{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1478928602354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1478928602354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "registro 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"registro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1478928602376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478928602443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478928602443 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1478928602977 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1478928603009 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1478928603079 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 65 " "No exact pin location assignment(s) for 65 pins of 65 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1478928603372 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1478928612457 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478928612735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1478928612735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478928612735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478928612735 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1478928612743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1478928612743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1478928612743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1478928612743 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1478928612744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1478928612744 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478928612760 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1478928619971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "registro.sdc " "Synopsys Design Constraints File file not found: 'registro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1478928619971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1478928619971 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1478928619971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1478928619971 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1478928619971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1478928619989 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1478928620046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478928620772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1478928622267 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1478928626750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478928626750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1478928628509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1478928635119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1478928635119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1478928636568 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1478928636568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478928636575 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1478928638158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478928638205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478928638776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478928638776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478928640095 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478928643917 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[0\] a permanently enabled " "Pin Q\[0\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[0] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 133 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[1\] a permanently enabled " "Pin Q\[1\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[1] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 134 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[2\] a permanently enabled " "Pin Q\[2\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[2] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 135 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[3\] a permanently enabled " "Pin Q\[3\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[3] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 136 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[4\] a permanently enabled " "Pin Q\[4\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[4] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 137 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[5\] a permanently enabled " "Pin Q\[5\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[5] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 138 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[6\] a permanently enabled " "Pin Q\[6\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[6] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 139 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[7\] a permanently enabled " "Pin Q\[7\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[7] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 140 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[8\] a permanently enabled " "Pin Q\[8\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[8] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 141 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[9\] a permanently enabled " "Pin Q\[9\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[9] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 142 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[10\] a permanently enabled " "Pin Q\[10\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[10] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 143 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[11\] a permanently enabled " "Pin Q\[11\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[11] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 144 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[12\] a permanently enabled " "Pin Q\[12\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[12] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 145 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[13\] a permanently enabled " "Pin Q\[13\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[13] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 146 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[14\] a permanently enabled " "Pin Q\[14\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[14] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 147 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[15\] a permanently enabled " "Pin Q\[15\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[15] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[16\] a permanently enabled " "Pin Q\[16\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[16] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 149 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[17\] a permanently enabled " "Pin Q\[17\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[17] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 150 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[18\] a permanently enabled " "Pin Q\[18\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[18] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 151 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[19\] a permanently enabled " "Pin Q\[19\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[19] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 152 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[20\] a permanently enabled " "Pin Q\[20\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[20] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 153 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[21\] a permanently enabled " "Pin Q\[21\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[21] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 154 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[22\] a permanently enabled " "Pin Q\[22\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[22] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 155 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[23\] a permanently enabled " "Pin Q\[23\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[23] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 156 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[24\] a permanently enabled " "Pin Q\[24\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[24] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 157 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[25\] a permanently enabled " "Pin Q\[25\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[25] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 158 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[26\] a permanently enabled " "Pin Q\[26\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[26] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 159 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[27\] a permanently enabled " "Pin Q\[27\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[27] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 160 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[28\] a permanently enabled " "Pin Q\[28\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[28] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 161 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[29\] a permanently enabled " "Pin Q\[29\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[29] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 162 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[30\] a permanently enabled " "Pin Q\[30\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[30] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 163 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[31\] a permanently enabled " "Pin Q\[31\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Q[31] } } } { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/" { { 0 { 0 ""} 0 164 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478928644275 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1478928644275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/output_files/registro.fit.smsg " "Generated suppressed messages file F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/output_files/registro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1478928644330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2819 " "Peak virtual memory: 2819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478928645230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 00:30:45 2016 " "Processing ended: Sat Nov 12 00:30:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478928645230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478928645230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478928645230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1478928645230 ""}
