// Seed: 738067375
module module_0 (
    output tri  id_0,
    input  wand id_1
);
  wire id_3;
  always @(posedge id_1) id_3 = id_3;
  assign id_0 = 1;
  tri0 id_4;
  assign id_4 = 1'b0;
  uwire id_5;
  tri1  id_6;
  always @(posedge id_4) id_4 = id_5 < id_1;
  wire id_7, id_8, id_9;
  always @(*) id_5 = id_6;
  wire id_10;
  supply1 id_11 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  logic [7:0] id_3;
  module_0(
      id_1, id_0
  );
  wire id_4;
  assign id_3[(1)] = id_0 < 1;
  wire id_5;
endmodule
