# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 10 2022 22:24:57

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 119.58 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 94.29 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 98.71 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            54137       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           489394      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            10700       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  2983         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  2776         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  11771         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  11905         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -2031       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -1783       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  8767                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  8571                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 119.58 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_9_19_4/lcout
Path End         : up_cnt_1_20_LC_9_19_4/in3
Capture Clock    : up_cnt_1_20_LC_9_19_4/clk
Setup Constraint : 62500p
Path slack       : 54137p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      7163
-----------------------------------   ----- 
End-of-path arrival time (ps)         15085
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1326/I                                   Odrv12                         0              1420  RISE       1
I__1326/O                                   Odrv12                       724              2143  RISE       1
I__1327/I                                   Span12Mux_h                    0              2143  RISE       1
I__1327/O                                   Span12Mux_h                  724              2867  RISE       1
I__1328/I                                   Span12Mux_v                    0              2867  RISE       1
I__1328/O                                   Span12Mux_v                  724              3590  RISE       1
I__1329/I                                   Span12Mux_v                    0              3590  RISE       1
I__1329/O                                   Span12Mux_v                  724              4314  RISE       1
I__1330/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1330/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1331/I                                   LocalMux                       0              4665  RISE       1
I__1331/O                                   LocalMux                     486              5151  RISE       1
I__1332/I                                   IoInMux                        0              5151  RISE       1
I__1332/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10709/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10709/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10710/I                                  GlobalMux                      0              6443  RISE       1
I__10710/O                                  GlobalMux                    227              6671  RISE       1
I__10718/I                                  ClkMux                         0              6671  RISE       1
I__10718/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_9_19_4/lcout          LogicCell40_SEQ_MODE_1010    796              7922  54137  RISE       4
I__6335/I                            LocalMux                       0              7922  54137  RISE       1
I__6335/O                            LocalMux                     486              8407  54137  RISE       1
I__6339/I                            InMux                          0              8407  54137  RISE       1
I__6339/O                            InMux                        382              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_10_18_7/in1    LogicCell40_SEQ_MODE_0000      0              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_10_18_7/lcout  LogicCell40_SEQ_MODE_0000    589              9379  54137  RISE       2
I__6345/I                            LocalMux                       0              9379  54137  RISE       1
I__6345/O                            LocalMux                     486              9865  54137  RISE       1
I__6347/I                            InMux                          0              9865  54137  RISE       1
I__6347/O                            InMux                        382             10247  54137  RISE       1
I__6349/I                            CascadeMux                     0             10247  54137  RISE       1
I__6349/O                            CascadeMux                     0             10247  54137  RISE       1
up_cnt_0_LC_9_17_0/in2               LogicCell40_SEQ_MODE_1010      0             10247  54137  RISE       1
up_cnt_0_LC_9_17_0/carryout          LogicCell40_SEQ_MODE_1010    341             10588  54137  RISE       2
up_cnt_1_LC_9_17_1/carryin           LogicCell40_SEQ_MODE_1010      0             10588  54137  RISE       1
up_cnt_1_LC_9_17_1/carryout          LogicCell40_SEQ_MODE_1010    186             10775  54137  RISE       2
up_cnt_2_LC_9_17_2/carryin           LogicCell40_SEQ_MODE_1010      0             10775  54137  RISE       1
up_cnt_2_LC_9_17_2/carryout          LogicCell40_SEQ_MODE_1010    186             10961  54137  RISE       2
up_cnt_3_LC_9_17_3/carryin           LogicCell40_SEQ_MODE_1010      0             10961  54137  RISE       1
up_cnt_3_LC_9_17_3/carryout          LogicCell40_SEQ_MODE_1010    186             11147  54137  RISE       2
up_cnt_4_LC_9_17_4/carryin           LogicCell40_SEQ_MODE_1010      0             11147  54137  RISE       1
up_cnt_4_LC_9_17_4/carryout          LogicCell40_SEQ_MODE_1010    186             11333  54137  RISE       2
up_cnt_5_LC_9_17_5/carryin           LogicCell40_SEQ_MODE_1010      0             11333  54137  RISE       1
up_cnt_5_LC_9_17_5/carryout          LogicCell40_SEQ_MODE_1010    186             11519  54137  RISE       2
up_cnt_6_LC_9_17_6/carryin           LogicCell40_SEQ_MODE_1010      0             11519  54137  RISE       1
up_cnt_6_LC_9_17_6/carryout          LogicCell40_SEQ_MODE_1010    186             11705  54137  RISE       2
up_cnt_7_LC_9_17_7/carryin           LogicCell40_SEQ_MODE_1010      0             11705  54137  RISE       1
up_cnt_7_LC_9_17_7/carryout          LogicCell40_SEQ_MODE_1010    186             11891  54137  RISE       1
IN_MUX_bfv_9_18_0_/carryinitin       ICE_CARRY_IN_MUX               0             11891  54137  RISE       1
IN_MUX_bfv_9_18_0_/carryinitout      ICE_CARRY_IN_MUX             289             12180  54137  RISE       2
up_cnt_8_LC_9_18_0/carryin           LogicCell40_SEQ_MODE_1010      0             12180  54137  RISE       1
up_cnt_8_LC_9_18_0/carryout          LogicCell40_SEQ_MODE_1010    186             12366  54137  RISE       2
up_cnt_9_LC_9_18_1/carryin           LogicCell40_SEQ_MODE_1010      0             12366  54137  RISE       1
up_cnt_9_LC_9_18_1/carryout          LogicCell40_SEQ_MODE_1010    186             12553  54137  RISE       2
up_cnt_10_LC_9_18_2/carryin          LogicCell40_SEQ_MODE_1010      0             12553  54137  RISE       1
up_cnt_10_LC_9_18_2/carryout         LogicCell40_SEQ_MODE_1010    186             12739  54137  RISE       2
up_cnt_11_LC_9_18_3/carryin          LogicCell40_SEQ_MODE_1010      0             12739  54137  RISE       1
up_cnt_11_LC_9_18_3/carryout         LogicCell40_SEQ_MODE_1010    186             12925  54137  RISE       2
up_cnt_12_LC_9_18_4/carryin          LogicCell40_SEQ_MODE_1010      0             12925  54137  RISE       1
up_cnt_12_LC_9_18_4/carryout         LogicCell40_SEQ_MODE_1010    186             13111  54137  RISE       2
up_cnt_13_LC_9_18_5/carryin          LogicCell40_SEQ_MODE_1010      0             13111  54137  RISE       1
up_cnt_13_LC_9_18_5/carryout         LogicCell40_SEQ_MODE_1010    186             13297  54137  RISE       2
up_cnt_14_LC_9_18_6/carryin          LogicCell40_SEQ_MODE_1010      0             13297  54137  RISE       1
up_cnt_14_LC_9_18_6/carryout         LogicCell40_SEQ_MODE_1010    186             13483  54137  RISE       2
up_cnt_15_LC_9_18_7/carryin          LogicCell40_SEQ_MODE_1010      0             13483  54137  RISE       1
up_cnt_15_LC_9_18_7/carryout         LogicCell40_SEQ_MODE_1010    186             13669  54137  RISE       1
IN_MUX_bfv_9_19_0_/carryinitin       ICE_CARRY_IN_MUX               0             13669  54137  RISE       1
IN_MUX_bfv_9_19_0_/carryinitout      ICE_CARRY_IN_MUX             289             13958  54137  RISE       2
up_cnt_16_LC_9_19_0/carryin          LogicCell40_SEQ_MODE_1010      0             13958  54137  RISE       1
up_cnt_16_LC_9_19_0/carryout         LogicCell40_SEQ_MODE_1010    186             14144  54137  RISE       2
up_cnt_17_LC_9_19_1/carryin          LogicCell40_SEQ_MODE_1010      0             14144  54137  RISE       1
up_cnt_17_LC_9_19_1/carryout         LogicCell40_SEQ_MODE_1010    186             14330  54137  RISE       2
up_cnt_18_LC_9_19_2/carryin          LogicCell40_SEQ_MODE_1010      0             14330  54137  RISE       1
up_cnt_18_LC_9_19_2/carryout         LogicCell40_SEQ_MODE_1010    186             14517  54137  RISE       2
up_cnt_19_LC_9_19_3/carryin          LogicCell40_SEQ_MODE_1010      0             14517  54137  RISE       1
up_cnt_19_LC_9_19_3/carryout         LogicCell40_SEQ_MODE_1010    186             14703  54137  RISE       1
I__5902/I                            InMux                          0             14703  54137  RISE       1
I__5902/O                            InMux                        382             15085  54137  RISE       1
up_cnt_1_20_LC_9_19_4/in3            LogicCell40_SEQ_MODE_1010      0             15085  54137  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1326/I                                   Odrv12                         0              1420  RISE       1
I__1326/O                                   Odrv12                       724              2143  RISE       1
I__1327/I                                   Span12Mux_h                    0              2143  RISE       1
I__1327/O                                   Span12Mux_h                  724              2867  RISE       1
I__1328/I                                   Span12Mux_v                    0              2867  RISE       1
I__1328/O                                   Span12Mux_v                  724              3590  RISE       1
I__1329/I                                   Span12Mux_v                    0              3590  RISE       1
I__1329/O                                   Span12Mux_v                  724              4314  RISE       1
I__1330/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1330/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1331/I                                   LocalMux                       0              4665  RISE       1
I__1331/O                                   LocalMux                     486              5151  RISE       1
I__1332/I                                   IoInMux                        0              5151  RISE       1
I__1332/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10709/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10709/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10710/I                                  GlobalMux                      0              6443  RISE       1
I__10710/O                                  GlobalMux                    227              6671  RISE       1
I__10718/I                                  ClkMux                         0              6671  RISE       1
I__10718/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 94.29 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_0_LC_12_19_3/lcout
Path End         : u_app.data_q_4_LC_11_20_7/ce
Capture Clock    : u_app.data_q_4_LC_11_20_7/clk
Setup Constraint : 500000p
Path slack       : 489394p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5375
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505375

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5375
+ Clock To Q                                796
+ Data Path Delay                          9810
---------------------------------------   ----- 
End-of-path arrival time (ps)             15981
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_13_20_5/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8412/I                                       Odrv12                         0                 0  RISE       1
I__8412/O                                       Odrv12                       724               724  RISE       1
I__8416/I                                       Span12Mux_v                    0               724  RISE       1
I__8416/O                                       Span12Mux_v                  724              1447  RISE       1
I__8418/I                                       Span12Mux_s7_v                 0              1447  RISE       1
I__8418/O                                       Span12Mux_s7_v               413              1861  RISE       1
I__8419/I                                       Sp12to4                        0              1861  RISE       1
I__8419/O                                       Sp12to4                      631              2491  RISE       1
I__8420/I                                       IoSpan4Mux                     0              2491  RISE       1
I__8420/O                                       IoSpan4Mux                   424              2915  RISE       1
I__8421/I                                       LocalMux                       0              2915  RISE       1
I__8421/O                                       LocalMux                     486              3401  RISE       1
I__8422/I                                       IoInMux                        0              3401  RISE       1
I__8422/O                                       IoInMux                      382              3783  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3783  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4693  RISE      58
I__10390/I                                      gio2CtrlBuf                    0              4693  RISE       1
I__10390/O                                      gio2CtrlBuf                    0              4693  RISE       1
I__10391/I                                      GlobalMux                      0              4693  RISE       1
I__10391/O                                      GlobalMux                    227              4920  RISE       1
I__10400/I                                      ClkMux                         0              4920  RISE       1
I__10400/O                                      ClkMux                       455              5375  RISE       1
u_app.data_q_0_LC_12_19_3/clk                   LogicCell40_SEQ_MODE_1010      0              5375  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_0_LC_12_19_3/lcout             LogicCell40_SEQ_MODE_1010    796              6171  489394  RISE       7
I__8320/I                                   LocalMux                       0              6171  489394  RISE       1
I__8320/O                                   LocalMux                     486              6657  489394  RISE       1
I__8325/I                                   InMux                          0              6657  489394  RISE       1
I__8325/O                                   InMux                        382              7039  489394  RISE       1
u_app.data_q_RNIDKPU_0_LC_12_18_0/in1       LogicCell40_SEQ_MODE_0000      0              7039  489394  RISE       1
u_app.data_q_RNIDKPU_0_LC_12_18_0/lcout     LogicCell40_SEQ_MODE_0000    589              7629  489394  RISE       1
I__7652/I                                   LocalMux                       0              7629  489394  RISE       1
I__7652/O                                   LocalMux                     486              8114  489394  RISE       1
I__7653/I                                   InMux                          0              8114  489394  RISE       1
I__7653/O                                   InMux                        382              8497  489394  RISE       1
u_app.data_q_RNIJ50D2_1_LC_11_19_1/in1      LogicCell40_SEQ_MODE_0000      0              8497  489394  RISE       1
u_app.data_q_RNIJ50D2_1_LC_11_19_1/lcout    LogicCell40_SEQ_MODE_0000    589              9086  489394  RISE       1
I__7655/I                                   Odrv12                         0              9086  489394  RISE       1
I__7655/O                                   Odrv12                       724              9810  489394  RISE       1
I__7656/I                                   LocalMux                       0              9810  489394  RISE       1
I__7656/O                                   LocalMux                     486             10296  489394  RISE       1
I__7657/I                                   InMux                          0             10296  489394  RISE       1
I__7657/O                                   InMux                        382             10678  489394  RISE       1
u_app.data_q_RNIN7786_7_LC_12_19_6/in3      LogicCell40_SEQ_MODE_0000      0             10678  489394  RISE       1
u_app.data_q_RNIN7786_7_LC_12_19_6/lcout    LogicCell40_SEQ_MODE_0000    465             11143  489394  RISE       2
I__7735/I                                   LocalMux                       0             11143  489394  RISE       1
I__7735/O                                   LocalMux                     486             11629  489394  RISE       1
I__7737/I                                   InMux                          0             11629  489394  RISE       1
I__7737/O                                   InMux                        382             12012  489394  RISE       1
u_app.status_q_RNI25J8G_6_LC_12_20_3/in1    LogicCell40_SEQ_MODE_0000      0             12012  489394  RISE       1
u_app.status_q_RNI25J8G_6_LC_12_20_3/ltout  LogicCell40_SEQ_MODE_0000    558             12570  489394  FALL       1
I__7730/I                                   CascadeMux                     0             12570  489394  FALL       1
I__7730/O                                   CascadeMux                     0             12570  489394  FALL       1
u_app.status_q_RNISGRUI_8_LC_12_20_4/in2    LogicCell40_SEQ_MODE_0000      0             12570  489394  FALL       1
u_app.status_q_RNISGRUI_8_LC_12_20_4/lcout  LogicCell40_SEQ_MODE_0000    558             13128  489394  RISE       8
I__8227/I                                   Odrv4                          0             13128  489394  RISE       1
I__8227/O                                   Odrv4                        517             13645  489394  RISE       1
I__8229/I                                   Span4Mux_v                     0             13645  489394  RISE       1
I__8229/O                                   Span4Mux_v                   517             14162  489394  RISE       1
I__8232/I                                   Span4Mux_h                     0             14162  489394  RISE       1
I__8232/O                                   Span4Mux_h                   444             14606  489394  RISE       1
I__8235/I                                   LocalMux                       0             14606  489394  RISE       1
I__8235/O                                   LocalMux                     486             15092  489394  RISE       1
I__8237/I                                   CEMux                          0             15092  489394  RISE       1
I__8237/O                                   CEMux                        889             15981  489394  RISE       1
u_app.data_q_4_LC_11_20_7/ce                LogicCell40_SEQ_MODE_1010      0             15981  489394  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_13_20_5/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8412/I                                       Odrv12                         0                 0  RISE       1
I__8412/O                                       Odrv12                       724               724  RISE       1
I__8416/I                                       Span12Mux_v                    0               724  RISE       1
I__8416/O                                       Span12Mux_v                  724              1447  RISE       1
I__8418/I                                       Span12Mux_s7_v                 0              1447  RISE       1
I__8418/O                                       Span12Mux_s7_v               413              1861  RISE       1
I__8419/I                                       Sp12to4                        0              1861  RISE       1
I__8419/O                                       Sp12to4                      631              2491  RISE       1
I__8420/I                                       IoSpan4Mux                     0              2491  RISE       1
I__8420/O                                       IoSpan4Mux                   424              2915  RISE       1
I__8421/I                                       LocalMux                       0              2915  RISE       1
I__8421/O                                       LocalMux                     486              3401  RISE       1
I__8422/I                                       IoInMux                        0              3401  RISE       1
I__8422/O                                       IoInMux                      382              3783  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3783  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4693  RISE      58
I__10390/I                                      gio2CtrlBuf                    0              4693  RISE       1
I__10390/O                                      gio2CtrlBuf                    0              4693  RISE       1
I__10391/I                                      GlobalMux                      0              4693  RISE       1
I__10391/O                                      GlobalMux                    227              4920  RISE       1
I__10404/I                                      ClkMux                         0              4920  RISE       1
I__10404/O                                      ClkMux                       455              5375  RISE       1
u_app.data_q_4_LC_11_20_7/clk                   LogicCell40_SEQ_MODE_1010      0              5375  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 98.71 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/clk
Setup Constraint : 20830p
Path slack       : 10700p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8642
---------------------------------------   ----- 
End-of-path arrival time (ps)             10120
 
Launch Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10945/I                                                           GlobalMux                               0                 0  RISE       1
I__10945/O                                                           GlobalMux                             227               227  RISE       1
I__10982/I                                                           ClkMux                                  0               227  RISE       1
I__10982/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/lcout                LogicCell40_SEQ_MODE_1010    796              1478  10700  RISE      12
I__7554/I                                                                            LocalMux                       0              1478  10700  RISE       1
I__7554/O                                                                            LocalMux                     486              1964  10700  RISE       1
I__7562/I                                                                            InMux                          0              1964  10700  RISE       1
I__7562/O                                                                            InMux                        382              2346  10700  RISE       1
I__7574/I                                                                            CascadeMux                     0              2346  10700  RISE       1
I__7574/O                                                                            CascadeMux                     0              2346  10700  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_0_LC_11_24_0/in2                         LogicCell40_SEQ_MODE_0000      0              2346  10700  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_0_LC_11_24_0/lcout                       LogicCell40_SEQ_MODE_0000    558              2905  10700  RISE       1
I__7530/I                                                                            Odrv4                          0              2905  10700  RISE       1
I__7530/O                                                                            Odrv4                        517              3422  10700  RISE       1
I__7531/I                                                                            LocalMux                       0              3422  10700  RISE       1
I__7531/O                                                                            LocalMux                     486              3907  10700  RISE       1
I__7532/I                                                                            InMux                          0              3907  10700  RISE       1
I__7532/O                                                                            InMux                        382              4290  10700  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIC9MG3_2_LC_11_23_6/in3                           LogicCell40_SEQ_MODE_0000      0              4290  10700  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIC9MG3_2_LC_11_23_6/lcout                         LogicCell40_SEQ_MODE_0000    465              4755  10700  RISE       1
I__7250/I                                                                            LocalMux                       0              4755  10700  RISE       1
I__7250/O                                                                            LocalMux                     486              5241  10700  RISE       1
I__7251/I                                                                            InMux                          0              5241  10700  RISE       1
I__7251/O                                                                            InMux                        382              5623  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI4S2IA_3_LC_11_23_3/in3         LogicCell40_SEQ_MODE_0000      0              5623  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI4S2IA_3_LC_11_23_3/ltout       LogicCell40_SEQ_MODE_0000    403              6026  10700  FALL       1
I__7283/I                                                                            CascadeMux                     0              6026  10700  FALL       1
I__7283/O                                                                            CascadeMux                     0              6026  10700  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNI1DGRB_LC_11_23_4/in2       LogicCell40_SEQ_MODE_0000      0              6026  10700  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNI1DGRB_LC_11_23_4/lcout     LogicCell40_SEQ_MODE_0000    558              6585  10700  RISE       4
I__7817/I                                                                            LocalMux                       0              6585  10700  RISE       1
I__7817/O                                                                            LocalMux                     486              7070  10700  RISE       1
I__7819/I                                                                            InMux                          0              7070  10700  RISE       1
I__7819/O                                                                            InMux                        382              7453  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIOB9UB_0_LC_11_23_7/in3    LogicCell40_SEQ_MODE_0000      0              7453  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIOB9UB_0_LC_11_23_7/lcout  LogicCell40_SEQ_MODE_0000    465              7918  10700  RISE       5
I__7577/I                                                                            LocalMux                       0              7918  10700  RISE       1
I__7577/O                                                                            LocalMux                     486              8404  10700  RISE       1
I__7580/I                                                                            InMux                          0              8404  10700  RISE       1
I__7580/O                                                                            InMux                        382              8786  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIEP1LD_3_LC_11_22_0/in3         LogicCell40_SEQ_MODE_0000      0              8786  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIEP1LD_3_LC_11_22_0/lcout       LogicCell40_SEQ_MODE_0000    465              9252  10700  RISE      10
I__7237/I                                                                            LocalMux                       0              9252  10700  RISE       1
I__7237/O                                                                            LocalMux                     486              9737  10700  RISE       1
I__7240/I                                                                            InMux                          0              9737  10700  RISE       1
I__7240/O                                                                            InMux                        382             10120  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/in0                  LogicCell40_SEQ_MODE_1010      0             10120  10700  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10945/I                                                           GlobalMux                               0                 0  RISE       1
I__10945/O                                                           GlobalMux                             227               227  RISE       1
I__10982/I                                                           ClkMux                                  0               227  RISE       1
I__10982/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_9_19_4/lcout
Path End         : up_cnt_1_20_LC_9_19_4/in3
Capture Clock    : up_cnt_1_20_LC_9_19_4/clk
Setup Constraint : 62500p
Path slack       : 54137p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      7163
-----------------------------------   ----- 
End-of-path arrival time (ps)         15085
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1326/I                                   Odrv12                         0              1420  RISE       1
I__1326/O                                   Odrv12                       724              2143  RISE       1
I__1327/I                                   Span12Mux_h                    0              2143  RISE       1
I__1327/O                                   Span12Mux_h                  724              2867  RISE       1
I__1328/I                                   Span12Mux_v                    0              2867  RISE       1
I__1328/O                                   Span12Mux_v                  724              3590  RISE       1
I__1329/I                                   Span12Mux_v                    0              3590  RISE       1
I__1329/O                                   Span12Mux_v                  724              4314  RISE       1
I__1330/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1330/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1331/I                                   LocalMux                       0              4665  RISE       1
I__1331/O                                   LocalMux                     486              5151  RISE       1
I__1332/I                                   IoInMux                        0              5151  RISE       1
I__1332/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10709/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10709/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10710/I                                  GlobalMux                      0              6443  RISE       1
I__10710/O                                  GlobalMux                    227              6671  RISE       1
I__10718/I                                  ClkMux                         0              6671  RISE       1
I__10718/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_9_19_4/lcout          LogicCell40_SEQ_MODE_1010    796              7922  54137  RISE       4
I__6335/I                            LocalMux                       0              7922  54137  RISE       1
I__6335/O                            LocalMux                     486              8407  54137  RISE       1
I__6339/I                            InMux                          0              8407  54137  RISE       1
I__6339/O                            InMux                        382              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_10_18_7/in1    LogicCell40_SEQ_MODE_0000      0              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_10_18_7/lcout  LogicCell40_SEQ_MODE_0000    589              9379  54137  RISE       2
I__6345/I                            LocalMux                       0              9379  54137  RISE       1
I__6345/O                            LocalMux                     486              9865  54137  RISE       1
I__6347/I                            InMux                          0              9865  54137  RISE       1
I__6347/O                            InMux                        382             10247  54137  RISE       1
I__6349/I                            CascadeMux                     0             10247  54137  RISE       1
I__6349/O                            CascadeMux                     0             10247  54137  RISE       1
up_cnt_0_LC_9_17_0/in2               LogicCell40_SEQ_MODE_1010      0             10247  54137  RISE       1
up_cnt_0_LC_9_17_0/carryout          LogicCell40_SEQ_MODE_1010    341             10588  54137  RISE       2
up_cnt_1_LC_9_17_1/carryin           LogicCell40_SEQ_MODE_1010      0             10588  54137  RISE       1
up_cnt_1_LC_9_17_1/carryout          LogicCell40_SEQ_MODE_1010    186             10775  54137  RISE       2
up_cnt_2_LC_9_17_2/carryin           LogicCell40_SEQ_MODE_1010      0             10775  54137  RISE       1
up_cnt_2_LC_9_17_2/carryout          LogicCell40_SEQ_MODE_1010    186             10961  54137  RISE       2
up_cnt_3_LC_9_17_3/carryin           LogicCell40_SEQ_MODE_1010      0             10961  54137  RISE       1
up_cnt_3_LC_9_17_3/carryout          LogicCell40_SEQ_MODE_1010    186             11147  54137  RISE       2
up_cnt_4_LC_9_17_4/carryin           LogicCell40_SEQ_MODE_1010      0             11147  54137  RISE       1
up_cnt_4_LC_9_17_4/carryout          LogicCell40_SEQ_MODE_1010    186             11333  54137  RISE       2
up_cnt_5_LC_9_17_5/carryin           LogicCell40_SEQ_MODE_1010      0             11333  54137  RISE       1
up_cnt_5_LC_9_17_5/carryout          LogicCell40_SEQ_MODE_1010    186             11519  54137  RISE       2
up_cnt_6_LC_9_17_6/carryin           LogicCell40_SEQ_MODE_1010      0             11519  54137  RISE       1
up_cnt_6_LC_9_17_6/carryout          LogicCell40_SEQ_MODE_1010    186             11705  54137  RISE       2
up_cnt_7_LC_9_17_7/carryin           LogicCell40_SEQ_MODE_1010      0             11705  54137  RISE       1
up_cnt_7_LC_9_17_7/carryout          LogicCell40_SEQ_MODE_1010    186             11891  54137  RISE       1
IN_MUX_bfv_9_18_0_/carryinitin       ICE_CARRY_IN_MUX               0             11891  54137  RISE       1
IN_MUX_bfv_9_18_0_/carryinitout      ICE_CARRY_IN_MUX             289             12180  54137  RISE       2
up_cnt_8_LC_9_18_0/carryin           LogicCell40_SEQ_MODE_1010      0             12180  54137  RISE       1
up_cnt_8_LC_9_18_0/carryout          LogicCell40_SEQ_MODE_1010    186             12366  54137  RISE       2
up_cnt_9_LC_9_18_1/carryin           LogicCell40_SEQ_MODE_1010      0             12366  54137  RISE       1
up_cnt_9_LC_9_18_1/carryout          LogicCell40_SEQ_MODE_1010    186             12553  54137  RISE       2
up_cnt_10_LC_9_18_2/carryin          LogicCell40_SEQ_MODE_1010      0             12553  54137  RISE       1
up_cnt_10_LC_9_18_2/carryout         LogicCell40_SEQ_MODE_1010    186             12739  54137  RISE       2
up_cnt_11_LC_9_18_3/carryin          LogicCell40_SEQ_MODE_1010      0             12739  54137  RISE       1
up_cnt_11_LC_9_18_3/carryout         LogicCell40_SEQ_MODE_1010    186             12925  54137  RISE       2
up_cnt_12_LC_9_18_4/carryin          LogicCell40_SEQ_MODE_1010      0             12925  54137  RISE       1
up_cnt_12_LC_9_18_4/carryout         LogicCell40_SEQ_MODE_1010    186             13111  54137  RISE       2
up_cnt_13_LC_9_18_5/carryin          LogicCell40_SEQ_MODE_1010      0             13111  54137  RISE       1
up_cnt_13_LC_9_18_5/carryout         LogicCell40_SEQ_MODE_1010    186             13297  54137  RISE       2
up_cnt_14_LC_9_18_6/carryin          LogicCell40_SEQ_MODE_1010      0             13297  54137  RISE       1
up_cnt_14_LC_9_18_6/carryout         LogicCell40_SEQ_MODE_1010    186             13483  54137  RISE       2
up_cnt_15_LC_9_18_7/carryin          LogicCell40_SEQ_MODE_1010      0             13483  54137  RISE       1
up_cnt_15_LC_9_18_7/carryout         LogicCell40_SEQ_MODE_1010    186             13669  54137  RISE       1
IN_MUX_bfv_9_19_0_/carryinitin       ICE_CARRY_IN_MUX               0             13669  54137  RISE       1
IN_MUX_bfv_9_19_0_/carryinitout      ICE_CARRY_IN_MUX             289             13958  54137  RISE       2
up_cnt_16_LC_9_19_0/carryin          LogicCell40_SEQ_MODE_1010      0             13958  54137  RISE       1
up_cnt_16_LC_9_19_0/carryout         LogicCell40_SEQ_MODE_1010    186             14144  54137  RISE       2
up_cnt_17_LC_9_19_1/carryin          LogicCell40_SEQ_MODE_1010      0             14144  54137  RISE       1
up_cnt_17_LC_9_19_1/carryout         LogicCell40_SEQ_MODE_1010    186             14330  54137  RISE       2
up_cnt_18_LC_9_19_2/carryin          LogicCell40_SEQ_MODE_1010      0             14330  54137  RISE       1
up_cnt_18_LC_9_19_2/carryout         LogicCell40_SEQ_MODE_1010    186             14517  54137  RISE       2
up_cnt_19_LC_9_19_3/carryin          LogicCell40_SEQ_MODE_1010      0             14517  54137  RISE       1
up_cnt_19_LC_9_19_3/carryout         LogicCell40_SEQ_MODE_1010    186             14703  54137  RISE       1
I__5902/I                            InMux                          0             14703  54137  RISE       1
I__5902/O                            InMux                        382             15085  54137  RISE       1
up_cnt_1_20_LC_9_19_4/in3            LogicCell40_SEQ_MODE_1010      0             15085  54137  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1326/I                                   Odrv12                         0              1420  RISE       1
I__1326/O                                   Odrv12                       724              2143  RISE       1
I__1327/I                                   Span12Mux_h                    0              2143  RISE       1
I__1327/O                                   Span12Mux_h                  724              2867  RISE       1
I__1328/I                                   Span12Mux_v                    0              2867  RISE       1
I__1328/O                                   Span12Mux_v                  724              3590  RISE       1
I__1329/I                                   Span12Mux_v                    0              3590  RISE       1
I__1329/O                                   Span12Mux_v                  724              4314  RISE       1
I__1330/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1330/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1331/I                                   LocalMux                       0              4665  RISE       1
I__1331/O                                   LocalMux                     486              5151  RISE       1
I__1332/I                                   IoInMux                        0              5151  RISE       1
I__1332/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10709/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10709/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10710/I                                  GlobalMux                      0              6443  RISE       1
I__10710/O                                  GlobalMux                    227              6671  RISE       1
I__10718/I                                  ClkMux                         0              6671  RISE       1
I__10718/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/clk
Setup Constraint : 20830p
Path slack       : 10700p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8642
---------------------------------------   ----- 
End-of-path arrival time (ps)             10120
 
Launch Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10945/I                                                           GlobalMux                               0                 0  RISE       1
I__10945/O                                                           GlobalMux                             227               227  RISE       1
I__10982/I                                                           ClkMux                                  0               227  RISE       1
I__10982/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/lcout                LogicCell40_SEQ_MODE_1010    796              1478  10700  RISE      12
I__7554/I                                                                            LocalMux                       0              1478  10700  RISE       1
I__7554/O                                                                            LocalMux                     486              1964  10700  RISE       1
I__7562/I                                                                            InMux                          0              1964  10700  RISE       1
I__7562/O                                                                            InMux                        382              2346  10700  RISE       1
I__7574/I                                                                            CascadeMux                     0              2346  10700  RISE       1
I__7574/O                                                                            CascadeMux                     0              2346  10700  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_0_LC_11_24_0/in2                         LogicCell40_SEQ_MODE_0000      0              2346  10700  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_0_LC_11_24_0/lcout                       LogicCell40_SEQ_MODE_0000    558              2905  10700  RISE       1
I__7530/I                                                                            Odrv4                          0              2905  10700  RISE       1
I__7530/O                                                                            Odrv4                        517              3422  10700  RISE       1
I__7531/I                                                                            LocalMux                       0              3422  10700  RISE       1
I__7531/O                                                                            LocalMux                     486              3907  10700  RISE       1
I__7532/I                                                                            InMux                          0              3907  10700  RISE       1
I__7532/O                                                                            InMux                        382              4290  10700  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIC9MG3_2_LC_11_23_6/in3                           LogicCell40_SEQ_MODE_0000      0              4290  10700  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIC9MG3_2_LC_11_23_6/lcout                         LogicCell40_SEQ_MODE_0000    465              4755  10700  RISE       1
I__7250/I                                                                            LocalMux                       0              4755  10700  RISE       1
I__7250/O                                                                            LocalMux                     486              5241  10700  RISE       1
I__7251/I                                                                            InMux                          0              5241  10700  RISE       1
I__7251/O                                                                            InMux                        382              5623  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI4S2IA_3_LC_11_23_3/in3         LogicCell40_SEQ_MODE_0000      0              5623  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI4S2IA_3_LC_11_23_3/ltout       LogicCell40_SEQ_MODE_0000    403              6026  10700  FALL       1
I__7283/I                                                                            CascadeMux                     0              6026  10700  FALL       1
I__7283/O                                                                            CascadeMux                     0              6026  10700  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNI1DGRB_LC_11_23_4/in2       LogicCell40_SEQ_MODE_0000      0              6026  10700  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNI1DGRB_LC_11_23_4/lcout     LogicCell40_SEQ_MODE_0000    558              6585  10700  RISE       4
I__7817/I                                                                            LocalMux                       0              6585  10700  RISE       1
I__7817/O                                                                            LocalMux                     486              7070  10700  RISE       1
I__7819/I                                                                            InMux                          0              7070  10700  RISE       1
I__7819/O                                                                            InMux                        382              7453  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIOB9UB_0_LC_11_23_7/in3    LogicCell40_SEQ_MODE_0000      0              7453  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIOB9UB_0_LC_11_23_7/lcout  LogicCell40_SEQ_MODE_0000    465              7918  10700  RISE       5
I__7577/I                                                                            LocalMux                       0              7918  10700  RISE       1
I__7577/O                                                                            LocalMux                     486              8404  10700  RISE       1
I__7580/I                                                                            InMux                          0              8404  10700  RISE       1
I__7580/O                                                                            InMux                        382              8786  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIEP1LD_3_LC_11_22_0/in3         LogicCell40_SEQ_MODE_0000      0              8786  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIEP1LD_3_LC_11_22_0/lcout       LogicCell40_SEQ_MODE_0000    465              9252  10700  RISE      10
I__7237/I                                                                            LocalMux                       0              9252  10700  RISE       1
I__7237/O                                                                            LocalMux                     486              9737  10700  RISE       1
I__7240/I                                                                            InMux                          0              9737  10700  RISE       1
I__7240/O                                                                            InMux                        382             10120  10700  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/in0                  LogicCell40_SEQ_MODE_1010      0             10120  10700  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10945/I                                                           GlobalMux                               0                 0  RISE       1
I__10945/O                                                           GlobalMux                             227               227  RISE       1
I__10982/I                                                           ClkMux                                  0               227  RISE       1
I__10982/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_10_23_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_0_LC_12_19_3/lcout
Path End         : u_app.data_q_4_LC_11_20_7/ce
Capture Clock    : u_app.data_q_4_LC_11_20_7/clk
Setup Constraint : 500000p
Path slack       : 489394p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5375
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505375

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5375
+ Clock To Q                                796
+ Data Path Delay                          9810
---------------------------------------   ----- 
End-of-path arrival time (ps)             15981
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_13_20_5/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8412/I                                       Odrv12                         0                 0  RISE       1
I__8412/O                                       Odrv12                       724               724  RISE       1
I__8416/I                                       Span12Mux_v                    0               724  RISE       1
I__8416/O                                       Span12Mux_v                  724              1447  RISE       1
I__8418/I                                       Span12Mux_s7_v                 0              1447  RISE       1
I__8418/O                                       Span12Mux_s7_v               413              1861  RISE       1
I__8419/I                                       Sp12to4                        0              1861  RISE       1
I__8419/O                                       Sp12to4                      631              2491  RISE       1
I__8420/I                                       IoSpan4Mux                     0              2491  RISE       1
I__8420/O                                       IoSpan4Mux                   424              2915  RISE       1
I__8421/I                                       LocalMux                       0              2915  RISE       1
I__8421/O                                       LocalMux                     486              3401  RISE       1
I__8422/I                                       IoInMux                        0              3401  RISE       1
I__8422/O                                       IoInMux                      382              3783  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3783  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4693  RISE      58
I__10390/I                                      gio2CtrlBuf                    0              4693  RISE       1
I__10390/O                                      gio2CtrlBuf                    0              4693  RISE       1
I__10391/I                                      GlobalMux                      0              4693  RISE       1
I__10391/O                                      GlobalMux                    227              4920  RISE       1
I__10400/I                                      ClkMux                         0              4920  RISE       1
I__10400/O                                      ClkMux                       455              5375  RISE       1
u_app.data_q_0_LC_12_19_3/clk                   LogicCell40_SEQ_MODE_1010      0              5375  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_0_LC_12_19_3/lcout             LogicCell40_SEQ_MODE_1010    796              6171  489394  RISE       7
I__8320/I                                   LocalMux                       0              6171  489394  RISE       1
I__8320/O                                   LocalMux                     486              6657  489394  RISE       1
I__8325/I                                   InMux                          0              6657  489394  RISE       1
I__8325/O                                   InMux                        382              7039  489394  RISE       1
u_app.data_q_RNIDKPU_0_LC_12_18_0/in1       LogicCell40_SEQ_MODE_0000      0              7039  489394  RISE       1
u_app.data_q_RNIDKPU_0_LC_12_18_0/lcout     LogicCell40_SEQ_MODE_0000    589              7629  489394  RISE       1
I__7652/I                                   LocalMux                       0              7629  489394  RISE       1
I__7652/O                                   LocalMux                     486              8114  489394  RISE       1
I__7653/I                                   InMux                          0              8114  489394  RISE       1
I__7653/O                                   InMux                        382              8497  489394  RISE       1
u_app.data_q_RNIJ50D2_1_LC_11_19_1/in1      LogicCell40_SEQ_MODE_0000      0              8497  489394  RISE       1
u_app.data_q_RNIJ50D2_1_LC_11_19_1/lcout    LogicCell40_SEQ_MODE_0000    589              9086  489394  RISE       1
I__7655/I                                   Odrv12                         0              9086  489394  RISE       1
I__7655/O                                   Odrv12                       724              9810  489394  RISE       1
I__7656/I                                   LocalMux                       0              9810  489394  RISE       1
I__7656/O                                   LocalMux                     486             10296  489394  RISE       1
I__7657/I                                   InMux                          0             10296  489394  RISE       1
I__7657/O                                   InMux                        382             10678  489394  RISE       1
u_app.data_q_RNIN7786_7_LC_12_19_6/in3      LogicCell40_SEQ_MODE_0000      0             10678  489394  RISE       1
u_app.data_q_RNIN7786_7_LC_12_19_6/lcout    LogicCell40_SEQ_MODE_0000    465             11143  489394  RISE       2
I__7735/I                                   LocalMux                       0             11143  489394  RISE       1
I__7735/O                                   LocalMux                     486             11629  489394  RISE       1
I__7737/I                                   InMux                          0             11629  489394  RISE       1
I__7737/O                                   InMux                        382             12012  489394  RISE       1
u_app.status_q_RNI25J8G_6_LC_12_20_3/in1    LogicCell40_SEQ_MODE_0000      0             12012  489394  RISE       1
u_app.status_q_RNI25J8G_6_LC_12_20_3/ltout  LogicCell40_SEQ_MODE_0000    558             12570  489394  FALL       1
I__7730/I                                   CascadeMux                     0             12570  489394  FALL       1
I__7730/O                                   CascadeMux                     0             12570  489394  FALL       1
u_app.status_q_RNISGRUI_8_LC_12_20_4/in2    LogicCell40_SEQ_MODE_0000      0             12570  489394  FALL       1
u_app.status_q_RNISGRUI_8_LC_12_20_4/lcout  LogicCell40_SEQ_MODE_0000    558             13128  489394  RISE       8
I__8227/I                                   Odrv4                          0             13128  489394  RISE       1
I__8227/O                                   Odrv4                        517             13645  489394  RISE       1
I__8229/I                                   Span4Mux_v                     0             13645  489394  RISE       1
I__8229/O                                   Span4Mux_v                   517             14162  489394  RISE       1
I__8232/I                                   Span4Mux_h                     0             14162  489394  RISE       1
I__8232/O                                   Span4Mux_h                   444             14606  489394  RISE       1
I__8235/I                                   LocalMux                       0             14606  489394  RISE       1
I__8235/O                                   LocalMux                     486             15092  489394  RISE       1
I__8237/I                                   CEMux                          0             15092  489394  RISE       1
I__8237/O                                   CEMux                        889             15981  489394  RISE       1
u_app.data_q_4_LC_11_20_7/ce                LogicCell40_SEQ_MODE_1010      0             15981  489394  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_13_20_5/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8412/I                                       Odrv12                         0                 0  RISE       1
I__8412/O                                       Odrv12                       724               724  RISE       1
I__8416/I                                       Span12Mux_v                    0               724  RISE       1
I__8416/O                                       Span12Mux_v                  724              1447  RISE       1
I__8418/I                                       Span12Mux_s7_v                 0              1447  RISE       1
I__8418/O                                       Span12Mux_s7_v               413              1861  RISE       1
I__8419/I                                       Sp12to4                        0              1861  RISE       1
I__8419/O                                       Sp12to4                      631              2491  RISE       1
I__8420/I                                       IoSpan4Mux                     0              2491  RISE       1
I__8420/O                                       IoSpan4Mux                   424              2915  RISE       1
I__8421/I                                       LocalMux                       0              2915  RISE       1
I__8421/O                                       LocalMux                     486              3401  RISE       1
I__8422/I                                       IoInMux                        0              3401  RISE       1
I__8422/O                                       IoInMux                      382              3783  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3783  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4693  RISE      58
I__10390/I                                      gio2CtrlBuf                    0              4693  RISE       1
I__10390/O                                      gio2CtrlBuf                    0              4693  RISE       1
I__10391/I                                      GlobalMux                      0              4693  RISE       1
I__10391/O                                      GlobalMux                    227              4920  RISE       1
I__10404/I                                      ClkMux                         0              4920  RISE       1
I__10404/O                                      ClkMux                       455              5375  RISE       1
u_app.data_q_4_LC_11_20_7/clk                   LogicCell40_SEQ_MODE_1010      0              5375  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2983


Data Path Delay                3262
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2983

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7124/I                                       Odrv12                     0      1670               RISE  1       
I__7124/O                                       Odrv12                     724    2393               RISE  1       
I__7125/I                                       LocalMux                   0      2393               RISE  1       
I__7125/O                                       LocalMux                   486    2879               RISE  1       
I__7126/I                                       InMux                      0      2879               RISE  1       
I__7126/O                                       InMux                      382    3262               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_27_0/in3  LogicCell40_SEQ_MODE_1010  0      3262               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10945/I                                      GlobalMux                           0      0                  RISE  1       
I__10945/O                                      GlobalMux                           227    227                RISE  1       
I__11004/I                                      ClkMux                              0      227                RISE  1       
I__11004/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_27_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2776


Data Path Delay                3055
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2776

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       soc                        0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6117/I                                      Odrv4                      0      1670               RISE  1       
I__6117/O                                      Odrv4                      517    2186               RISE  1       
I__6118/I                                      LocalMux                   0      2186               RISE  1       
I__6118/O                                      LocalMux                   486    2672               RISE  1       
I__6119/I                                      InMux                      0      2672               RISE  1       
I__6119/O                                      InMux                      382    3055               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_31_0/in3  LogicCell40_SEQ_MODE_1010  0      3055               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10945/I                                     GlobalMux                           0      0                  RISE  1       
I__10945/O                                     GlobalMux                           227    227                RISE  1       
I__11039/I                                     ClkMux                              0      227                RISE  1       
I__11039/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_31_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11771


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10293
---------------------------- ------
Clock To Out Delay            11771

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10945/I                                          GlobalMux                           0      0                  RISE  1       
I__10945/O                                          GlobalMux                           227    227                RISE  1       
I__11063/I                                          ClkMux                              0      227                RISE  1       
I__11063/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_1_28_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_1_28_7/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__3760/I                                                   Odrv4                      0      1478               RISE  1       
I__3760/O                                                   Odrv4                      517    1995               RISE  1       
I__3762/I                                                   Span4Mux_h                 0      1995               RISE  1       
I__3762/O                                                   Span4Mux_h                 444    2440               RISE  1       
I__3764/I                                                   Span4Mux_s2_v              0      2440               RISE  1       
I__3764/O                                                   Span4Mux_s2_v              372    2812               RISE  1       
I__3766/I                                                   LocalMux                   0      2812               RISE  1       
I__3766/O                                                   LocalMux                   486    3297               RISE  1       
I__3769/I                                                   InMux                      0      3297               RISE  1       
I__3769/O                                                   InMux                      382    3680               RISE  1       
I__3771/I                                                   CascadeMux                 0      3680               RISE  1       
I__3771/O                                                   CascadeMux                 0      3680               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_5_31_3/in2    LogicCell40_SEQ_MODE_0000  0      3680               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_5_31_3/lcout  LogicCell40_SEQ_MODE_0000  558    4238               RISE  1       
I__3838/I                                                   Odrv12                     0      4238               RISE  1       
I__3838/O                                                   Odrv12                     724    4962               RISE  1       
I__3839/I                                                   Span12Mux_s1_v             0      4962               RISE  1       
I__3839/O                                                   Span12Mux_s1_v             155    5117               RISE  1       
I__3840/I                                                   LocalMux                   0      5117               RISE  1       
I__3840/O                                                   LocalMux                   486    5603               RISE  1       
I__3841/I                                                   IoInMux                    0      5603               RISE  1       
I__3841/O                                                   IoInMux                    382    5985               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      5985               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   9283               FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      9283               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   11771              FALL  1       
usb_n:out                                                   soc                        0      11771              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11905


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10427
---------------------------- ------
Clock To Out Delay            11905

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10945/I                                           GlobalMux                           0      0                  RISE  1       
I__10945/O                                           GlobalMux                           227    227                RISE  1       
I__11050/I                                           ClkMux                              0      227                RISE  1       
I__11050/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_29_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_29_6/lcout     LogicCell40_SEQ_MODE_1010  796    1478               RISE  10      
I__3777/I                                                 Odrv4                      0      1478               RISE  1       
I__3777/O                                                 Odrv4                      517    1995               RISE  1       
I__3785/I                                                 Span4Mux_s3_v              0      1995               RISE  1       
I__3785/O                                                 Span4Mux_s3_v              465    2460               RISE  1       
I__3789/I                                                 LocalMux                   0      2460               RISE  1       
I__3789/O                                                 LocalMux                   486    2946               RISE  1       
I__3790/I                                                 InMux                      0      2946               RISE  1       
I__3790/O                                                 InMux                      382    3328               RISE  1       
I__3791/I                                                 CascadeMux                 0      3328               RISE  1       
I__3791/O                                                 CascadeMux                 0      3328               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_1_31_7/in2    LogicCell40_SEQ_MODE_0000  0      3328               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_1_31_7/lcout  LogicCell40_SEQ_MODE_0000  517    3845               FALL  1       
I__1448/I                                                 Odrv4                      0      3845               FALL  1       
I__1448/O                                                 Odrv4                      548    4393               FALL  1       
I__1449/I                                                 IoSpan4Mux                 0      4393               FALL  1       
I__1449/O                                                 IoSpan4Mux                 475    4869               FALL  1       
I__1450/I                                                 IoSpan4Mux                 0      4869               FALL  1       
I__1450/O                                                 IoSpan4Mux                 475    5344               FALL  1       
I__1451/I                                                 LocalMux                   0      5344               FALL  1       
I__1451/O                                                 LocalMux                   455    5799               FALL  1       
I__1452/I                                                 IoInMux                    0      5799               FALL  1       
I__1452/O                                                 IoInMux                    320    6119               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6119               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   9417               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9417               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   11905              FALL  1       
usb_p:out                                                 soc                        0      11905              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2031


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                     -2031

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7124/I                                       Odrv12                     0      1142               FALL  1       
I__7124/O                                       Odrv12                     796    1938               FALL  1       
I__7125/I                                       LocalMux                   0      1938               FALL  1       
I__7125/O                                       LocalMux                   455    2393               FALL  1       
I__7126/I                                       InMux                      0      2393               FALL  1       
I__7126/O                                       InMux                      320    2713               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_27_0/in3  LogicCell40_SEQ_MODE_1010  0      2713               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10945/I                                      GlobalMux                           0      0                  RISE  1       
I__10945/O                                      GlobalMux                           227    227                RISE  1       
I__11004/I                                      ClkMux                              0      227                RISE  1       
I__11004/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_27_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -1783


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2465
---------------------------- ------
Hold Time                     -1783

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       soc                        0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6117/I                                      Odrv4                      0      1142               FALL  1       
I__6117/O                                      Odrv4                      548    1690               FALL  1       
I__6118/I                                      LocalMux                   0      1690               FALL  1       
I__6118/O                                      LocalMux                   455    2145               FALL  1       
I__6119/I                                      InMux                      0      2145               FALL  1       
I__6119/O                                      InMux                      320    2465               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_31_0/in3  LogicCell40_SEQ_MODE_1010  0      2465               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10945/I                                     GlobalMux                           0      0                  RISE  1       
I__10945/O                                     GlobalMux                           227    227                RISE  1       
I__11039/I                                     ClkMux                              0      227                RISE  1       
I__11039/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_31_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8767


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7289
---------------------------- ------
Clock To Out Delay             8767

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10945/I                                           GlobalMux                           0      0                  RISE  1       
I__10945/O                                           GlobalMux                           227    227                RISE  1       
I__11050/I                                           ClkMux                              0      227                RISE  1       
I__11050/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_29_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_29_6/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__3773/I                                                        LocalMux                   0      1478               FALL  1       
I__3773/O                                                        LocalMux                   455    1933               FALL  1       
I__3779/I                                                        InMux                      0      1933               FALL  1       
I__3779/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_5_30_2/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_5_30_2/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  3       
I__5642/I                                                        Odrv4                      0      2677               FALL  1       
I__5642/O                                                        Odrv4                      548    3225               FALL  1       
I__5644/I                                                        Span4Mux_s2_v              0      3225               FALL  1       
I__5644/O                                                        Span4Mux_s2_v              372    3597               FALL  1       
I__5646/I                                                        LocalMux                   0      3597               FALL  1       
I__5646/O                                                        LocalMux                   455    4052               FALL  1       
I__5649/I                                                        InMux                      0      4052               FALL  1       
I__5649/O                                                        InMux                      320    4373               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_7_32_4/in3    LogicCell40_SEQ_MODE_0000  0      4373               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_7_32_4/lcout  LogicCell40_SEQ_MODE_0000  424    4796               FALL  2       
I__5634/I                                                        Odrv4                      0      4796               FALL  1       
I__5634/O                                                        Odrv4                      548    5344               FALL  1       
I__5636/I                                                        IoSpan4Mux                 0      5344               FALL  1       
I__5636/O                                                        IoSpan4Mux                 475    5820               FALL  1       
I__5638/I                                                        LocalMux                   0      5820               FALL  1       
I__5638/O                                                        LocalMux                   455    6275               FALL  1       
I__5640/I                                                        IoInMux                    0      6275               FALL  1       
I__5640/O                                                        IoInMux                    320    6595               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      6595               FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    6853               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      6853               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   8767               RISE  1       
usb_n:out                                                        soc                        0      8767               RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8571


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7093
---------------------------- ------
Clock To Out Delay             8571

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10945/I                                           GlobalMux                           0      0                  RISE  1       
I__10945/O                                           GlobalMux                           227    227                RISE  1       
I__11050/I                                           ClkMux                              0      227                RISE  1       
I__11050/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_29_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_29_6/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__3773/I                                                        LocalMux                   0      1478               FALL  1       
I__3773/O                                                        LocalMux                   455    1933               FALL  1       
I__3779/I                                                        InMux                      0      1933               FALL  1       
I__3779/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_5_30_2/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_5_30_2/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  3       
I__5642/I                                                        Odrv4                      0      2677               FALL  1       
I__5642/O                                                        Odrv4                      548    3225               FALL  1       
I__5644/I                                                        Span4Mux_s2_v              0      3225               FALL  1       
I__5644/O                                                        Span4Mux_s2_v              372    3597               FALL  1       
I__5646/I                                                        LocalMux                   0      3597               FALL  1       
I__5646/O                                                        LocalMux                   455    4052               FALL  1       
I__5649/I                                                        InMux                      0      4052               FALL  1       
I__5649/O                                                        InMux                      320    4373               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_7_32_4/in3    LogicCell40_SEQ_MODE_0000  0      4373               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_7_32_4/lcout  LogicCell40_SEQ_MODE_0000  424    4796               FALL  2       
I__5633/I                                                        Odrv4                      0      4796               FALL  1       
I__5633/O                                                        Odrv4                      548    5344               FALL  1       
I__5635/I                                                        Span4Mux_s0_v              0      5344               FALL  1       
I__5635/O                                                        Span4Mux_s0_v              279    5623               FALL  1       
I__5637/I                                                        LocalMux                   0      5623               FALL  1       
I__5637/O                                                        LocalMux                   455    6078               FALL  1       
I__5639/I                                                        IoInMux                    0      6078               FALL  1       
I__5639/O                                                        IoInMux                    320    6399               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      6399               FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    6657               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      6657               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   8571               RISE  1       
usb_p:out                                                        soc                        0      8571               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

