// Seed: 3416568863
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    output tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wand id_7,
    input uwire id_8,
    input wire id_9,
    output supply0 id_10,
    input uwire id_11,
    input wire id_12,
    input wor id_13
    , id_17,
    input uwire id_14,
    input supply1 id_15
);
  always @(negedge id_12 or negedge id_13) begin
    id_17 = (id_14);
  end
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input supply0 id_7,
    output tri id_8
);
  tri0 id_10 = id_1;
  module_0(
      id_10,
      id_5,
      id_4,
      id_8,
      id_8,
      id_8,
      id_10,
      id_1,
      id_10,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_10,
      id_2
  );
endmodule
