{"vcs1":{"timestamp_begin":1731840773.918428019, "rt":1.87, "ut":0.59, "st":0.20}}
{"vcselab":{"timestamp_begin":1731840775.857095738, "rt":1.31, "ut":0.23, "st":0.14}}
{"link":{"timestamp_begin":1731840777.252209337, "rt":0.41, "ut":0.09, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731840773.389974996}
{"VCS_COMP_START_TIME": 1731840773.389974996}
{"VCS_COMP_END_TIME": 1731843306.679725986}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331688}}
{"stitch_vcselab": {"peak_mem": 231552}}
