{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 29 10:51:27 2008 " "Info: Processing started: Mon Dec 29 10:51:27 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Horizontal_Control_Module -c Horizontal_Control_Module " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Horizontal_Control_Module -c Horizontal_Control_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 88 72 240 104 "Clk_100" "" } { 720 1216 1264 736 "Clk_100" "" } { 552 1192 1240 568 "Clk_100" "" } { 888 1240 1312 904 "Clk_100" "" } { 536 936 1000 552 "Clk_100" "" } { 48 424 472 64 "Clk_100" "" } { 216 1376 1432 232 "Clk_100" "" } { 784 544 616 800 "Clk_100" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_4MHz " "Info: Assuming node \"Clk_4MHz\" is an undefined clock" {  } { { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 512 240 408 528 "Clk_4MHz" "" } { 352 744 800 368 "Clk_4MHz" "" } { 0 584 633 16 "Clk_4MHz" "" } { 352 880 929 368 "Clk_4MHz" "" } { 32 1360 1416 48 "Clk_4MHz" "" } { 352 1040 1089 368 "Clk_4MHz" "" } { 408 1352 1401 424 "Clk_4MHz" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_4MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_16MHz " "Info: Assuming node \"Clk_16MHz\" is an undefined clock" {  } { { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 1024 64 232 1040 "Clk_16MHz" "" } { 1000 472 560 1016 "Clk_16MHz" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_16MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Wr_n " "Info: Assuming node \"Wr_n\" is an undefined clock" {  } { { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 312 72 240 328 "Wr_n" "" } { 704 792 856 720 "Wr_n" "" } { 872 792 856 888 "Wr_n" "" } { 552 624 688 568 "Wr_n" "" } { 224 272 336 240 "Wr_n" "" } { 368 272 336 384 "Wr_n" "" } { 16 896 960 32 "Wr_n" "" } { 160 864 928 176 "Wr_n" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_100 register lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[8\] register inst25 99.01 MHz 10.1 ns Internal " "Info: Clock \"Clk_100\" has Internal fmax of 99.01 MHz between source register \"lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[8\]\" and destination register \"inst25\" (period= 10.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[8\] 1 REG LC3_E6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_E6; Fanout = 5; REG Node = 'lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 2.700 ns lpm_compare1:inst8\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[4\]\|aeb_out 2 COMB LC2_E3 1 " "Info: 2: + IC(1.000 ns) + CELL(1.700 ns) = 2.700 ns; Loc. = LC2_E3; Fanout = 1; COMB Node = 'lpm_compare1:inst8\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[4\]\|aeb_out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.600 ns) 5.200 ns lpm_compare1:inst8\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC1_E2 1 " "Info: 3: + IC(0.900 ns) + CELL(1.600 ns) = 5.200 ns; Loc. = LC1_E2; Fanout = 1; COMB Node = 'lpm_compare1:inst8\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|aeb_out lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.600 ns) 7.700 ns lpm_compare1:inst8\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 4 COMB LC4_E1 2 " "Info: 4: + IC(0.900 ns) + CELL(1.600 ns) = 7.700 ns; Loc. = LC4_E1; Fanout = 2; COMB Node = 'lpm_compare1:inst8\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 9.000 ns inst25 5 REG LC2_E1 5 " "Info: 5: + IC(0.300 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC2_E1; Fanout = 5; REG Node = 'inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst25 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 864 1312 1376 944 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.900 ns ( 65.56 % ) " "Info: Total cell delay = 5.900 ns ( 65.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 34.44 % ) " "Info: Total interconnect delay = 3.100 ns ( 34.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|aeb_out lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst25 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] {} lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|aeb_out {} lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst25 {} } { 0.000ns 1.000ns 0.900ns 0.900ns 0.300ns } { 0.000ns 1.700ns 1.600ns 1.600ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_100 1 CLK PIN_183 23 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 23; CLK Node = 'Clk_100'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 88 72 240 104 "Clk_100" "" } { 720 1216 1264 736 "Clk_100" "" } { 552 1192 1240 568 "Clk_100" "" } { 888 1240 1312 904 "Clk_100" "" } { 536 936 1000 552 "Clk_100" "" } { 48 424 472 64 "Clk_100" "" } { 216 1376 1432 232 "Clk_100" "" } { 784 544 616 800 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns inst25 2 REG LC2_E1 5 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC2_E1; Fanout = 5; REG Node = 'inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_100 inst25 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 864 1312 1376 944 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 inst25 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} inst25 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_100 1 CLK PIN_183 23 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 23; CLK Node = 'Clk_100'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 88 72 240 104 "Clk_100" "" } { 720 1216 1264 736 "Clk_100" "" } { 552 1192 1240 568 "Clk_100" "" } { 888 1240 1312 904 "Clk_100" "" } { 536 936 1000 552 "Clk_100" "" } { 48 424 472 64 "Clk_100" "" } { 216 1376 1432 232 "Clk_100" "" } { 784 544 616 800 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[8\] 2 REG LC3_E6 5 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC3_E6; Fanout = 5; REG Node = 'lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_100 lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 inst25 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} inst25 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 864 1312 1376 944 "inst25" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|aeb_out lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst25 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] {} lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|aeb_out {} lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_compare1:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst25 {} } { 0.000ns 1.000ns 0.900ns 0.900ns 0.300ns } { 0.000ns 1.700ns 1.600ns 1.600ns 1.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 inst25 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} inst25 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_4MHz register lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[10\] register inst28 94.34 MHz 10.6 ns Internal " "Info: Clock \"Clk_4MHz\" has Internal fmax of 94.34 MHz between source register \"lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[10\]\" and destination register \"inst28\" (period= 10.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.500 ns + Longest register register " "Info: + Longest register to register delay is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[10\] 1 REG LC5_C32 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C32; Fanout = 8; REG Node = 'lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 2.700 ns lpm_compare2:inst16\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out 2 COMB LC1_C33 1 " "Info: 2: + IC(1.000 ns) + CELL(1.700 ns) = 2.700 ns; Loc. = LC1_C33; Fanout = 1; COMB Node = 'lpm_compare2:inst16\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.400 ns) 5.100 ns lpm_compare2:inst16\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC1_C34 1 " "Info: 3: + IC(1.000 ns) + CELL(1.400 ns) = 5.100 ns; Loc. = LC1_C34; Fanout = 1; COMB Node = 'lpm_compare2:inst16\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.600 ns) 7.600 ns lpm_compare2:inst16\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 4 COMB LC2_C35 1 " "Info: 4: + IC(0.900 ns) + CELL(1.600 ns) = 7.600 ns; Loc. = LC2_C35; Fanout = 1; COMB Node = 'lpm_compare2:inst16\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.000 ns) 9.500 ns inst28 5 REG LC1_C36 4 " "Info: 5: + IC(0.900 ns) + CELL(1.000 ns) = 9.500 ns; Loc. = LC1_C36; Fanout = 4; REG Node = 'inst28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst28 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 8 1416 1480 88 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 60.00 % ) " "Info: Total cell delay = 5.700 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 40.00 % ) " "Info: Total interconnect delay = 3.800 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst28 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] {} lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out {} lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst28 {} } { 0.000ns 1.000ns 1.000ns 0.900ns 0.900ns } { 0.000ns 1.700ns 1.400ns 1.600ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_4MHz destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_4MHz\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_4MHz 1 CLK PIN_182 18 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_182; Fanout = 18; CLK Node = 'Clk_4MHz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_4MHz } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 512 240 408 528 "Clk_4MHz" "" } { 352 744 800 368 "Clk_4MHz" "" } { 0 584 633 16 "Clk_4MHz" "" } { 352 880 929 368 "Clk_4MHz" "" } { 32 1360 1416 48 "Clk_4MHz" "" } { 352 1040 1089 368 "Clk_4MHz" "" } { 408 1352 1401 424 "Clk_4MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns inst28 2 REG LC1_C36 4 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_C36; Fanout = 4; REG Node = 'inst28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_4MHz inst28 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 8 1416 1480 88 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_4MHz inst28 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_4MHz {} Clk_4MHz~out {} inst28 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_4MHz source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"Clk_4MHz\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_4MHz 1 CLK PIN_182 18 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_182; Fanout = 18; CLK Node = 'Clk_4MHz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_4MHz } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 512 240 408 528 "Clk_4MHz" "" } { 352 744 800 368 "Clk_4MHz" "" } { 0 584 633 16 "Clk_4MHz" "" } { 352 880 929 368 "Clk_4MHz" "" } { 32 1360 1416 48 "Clk_4MHz" "" } { 352 1040 1089 368 "Clk_4MHz" "" } { 408 1352 1401 424 "Clk_4MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[10\] 2 REG LC5_C32 8 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC5_C32; Fanout = 8; REG Node = 'lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_4MHz lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_4MHz lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_4MHz {} Clk_4MHz~out {} lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_4MHz inst28 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_4MHz {} Clk_4MHz~out {} inst28 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_4MHz lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_4MHz {} Clk_4MHz~out {} lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 8 1416 1480 88 "inst28" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst28 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] {} lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out {} lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_compare2:inst16|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst28 {} } { 0.000ns 1.000ns 1.000ns 0.900ns 0.900ns } { 0.000ns 1.700ns 1.400ns 1.600ns 1.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_4MHz inst28 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_4MHz {} Clk_4MHz~out {} inst28 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_4MHz lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_4MHz {} Clk_4MHz~out {} lpm_counter1:inst5|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_16MHz register register inst30 lpm_counter6:inst36\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\] 200.0 MHz Internal " "Info: Clock \"Clk_16MHz\" Internal fmax is restricted to 200.0 MHz between source register \"inst30\" and destination register \"lpm_counter6:inst36\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.300 ns + Longest register register " "Info: + Longest register to register delay is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst30 1 REG LC5_C21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C21; Fanout = 2; REG Node = 'inst30'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst30 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 992 312 376 1072 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns inst38 2 COMB LC6_C21 5 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC6_C21; Fanout = 5; COMB Node = 'inst38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { inst30 inst38 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 1024 432 496 1072 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.100 ns) 3.300 ns lpm_counter6:inst36\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\] 3 REG LC2_C21 2 " "Info: 3: + IC(0.300 ns) + CELL(1.100 ns) = 3.300 ns; Loc. = LC2_C21; Fanout = 2; REG Node = 'lpm_counter6:inst36\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { inst38 lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 81.82 % ) " "Info: Total cell delay = 2.700 ns ( 81.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 18.18 % ) " "Info: Total interconnect delay = 0.600 ns ( 18.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst30 inst38 lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { inst30 {} inst38 {} lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } { 0.000ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_16MHz destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_16MHz\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_16MHz 1 CLK PIN_78 3 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 3; CLK Node = 'Clk_16MHz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_16MHz } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 1024 64 232 1040 "Clk_16MHz" "" } { 1000 472 560 1016 "Clk_16MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_counter6:inst36\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\] 2 REG LC2_C21 2 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC2_C21; Fanout = 2; REG Node = 'lpm_counter6:inst36\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_16MHz lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_16MHz lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_16MHz {} Clk_16MHz~out {} lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_16MHz source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"Clk_16MHz\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_16MHz 1 CLK PIN_78 3 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 3; CLK Node = 'Clk_16MHz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_16MHz } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 1024 64 232 1040 "Clk_16MHz" "" } { 1000 472 560 1016 "Clk_16MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns inst30 2 REG LC5_C21 2 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC5_C21; Fanout = 2; REG Node = 'inst30'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_16MHz inst30 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 992 312 376 1072 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_16MHz inst30 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_16MHz {} Clk_16MHz~out {} inst30 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_16MHz lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_16MHz {} Clk_16MHz~out {} lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_16MHz inst30 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_16MHz {} Clk_16MHz~out {} inst30 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 992 312 376 1072 "inst30" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst30 inst38 lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { inst30 {} inst38 {} lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } { 0.000ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.100ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_16MHz lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_16MHz {} Clk_16MHz~out {} lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_16MHz inst30 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_16MHz {} Clk_16MHz~out {} inst30 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter6:inst36|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } {  } {  } "" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Wr_n " "Info: No valid register-to-register data paths exist for clock \"Wr_n\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] HC_Gen_Cs_n4 Wr_n 14.600 ns register " "Info: tsu for register \"lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"HC_Gen_Cs_n4\", clock pin = \"Wr_n\") is 14.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.400 ns + Longest pin register " "Info: + Longest pin to register delay is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns HC_Gen_Cs_n4 1 PIN PIN_196 2 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_196; Fanout = 2; PIN Node = 'HC_Gen_Cs_n4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_Gen_Cs_n4 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 760 96 264 776 "HC_Gen_Cs_n4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns lpm_decode0:inst39\|lpm_decode:lpm_decode_component\|decode_hff:auto_generated\|cmpr1_aeb_int~11 2 COMB LC5_C31 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC5_C31; Fanout = 4; COMB Node = 'lpm_decode0:inst39\|lpm_decode:lpm_decode_component\|decode_hff:auto_generated\|cmpr1_aeb_int~11'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { HC_Gen_Cs_n4 lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr1_aeb_int~11 } "NODE_NAME" } } { "db/decode_hff.tdf" "" { Text "C:/altera/80/qdesigns/Main/db/decode_hff.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 12.500 ns lpm_decode0:inst39\|lpm_decode:lpm_decode_component\|decode_hff:auto_generated\|cmpr3_aeb_int~0 3 COMB LC8_C3 13 " "Info: 3: + IC(2.200 ns) + CELL(1.600 ns) = 12.500 ns; Loc. = LC8_C3; Fanout = 13; COMB Node = 'lpm_decode0:inst39\|lpm_decode:lpm_decode_component\|decode_hff:auto_generated\|cmpr3_aeb_int~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr1_aeb_int~11 lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr3_aeb_int~0 } "NODE_NAME" } } { "db/decode_hff.tdf" "" { Text "C:/altera/80/qdesigns/Main/db/decode_hff.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.000 ns) 16.400 ns lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LC8_C24 1 " "Info: 4: + IC(2.900 ns) + CELL(1.000 ns) = 16.400 ns; Loc. = LC8_C24; Fanout = 1; REG Node = 'lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr3_aeb_int~0 lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.100 ns ( 55.49 % ) " "Info: Total cell delay = 9.100 ns ( 55.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 44.51 % ) " "Info: Total interconnect delay = 7.300 ns ( 44.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { HC_Gen_Cs_n4 lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr1_aeb_int~11 lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr3_aeb_int~0 lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { HC_Gen_Cs_n4 {} HC_Gen_Cs_n4~out {} lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr1_aeb_int~11 {} lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr3_aeb_int~0 {} lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 2.200ns 2.200ns 2.900ns } { 0.000ns 4.900ns 1.600ns 1.600ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"Wr_n\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Wr_n 1 CLK PIN_79 79 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 79; CLK Node = 'Wr_n'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 312 72 240 328 "Wr_n" "" } { 704 792 856 720 "Wr_n" "" } { 872 792 856 888 "Wr_n" "" } { 552 624 688 568 "Wr_n" "" } { 224 272 336 240 "Wr_n" "" } { 368 272 336 384 "Wr_n" "" } { 16 896 960 32 "Wr_n" "" } { 160 864 928 176 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LC8_C24 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC8_C24; Fanout = 1; REG Node = 'lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Wr_n lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Wr_n lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Wr_n {} Wr_n~out {} lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { HC_Gen_Cs_n4 lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr1_aeb_int~11 lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr3_aeb_int~0 lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { HC_Gen_Cs_n4 {} HC_Gen_Cs_n4~out {} lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr1_aeb_int~11 {} lpm_decode0:inst39|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr3_aeb_int~0 {} lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 2.200ns 2.200ns 2.900ns } { 0.000ns 4.900ns 1.600ns 1.600ns 1.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Wr_n lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Wr_n {} Wr_n~out {} lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 Line_Enable inst26 14.000 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"Line_Enable\" through register \"inst26\" is 14.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.400 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_100 1 CLK PIN_183 23 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 23; CLK Node = 'Clk_100'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 88 72 240 104 "Clk_100" "" } { 720 1216 1264 736 "Clk_100" "" } { 552 1192 1240 568 "Clk_100" "" } { 888 1240 1312 904 "Clk_100" "" } { 536 936 1000 552 "Clk_100" "" } { 48 424 472 64 "Clk_100" "" } { 216 1376 1432 232 "Clk_100" "" } { 784 544 616 800 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns inst26 2 REG LC1_C9 2 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_C9; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_100 inst26 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 528 1240 1304 608 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} inst26 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 528 1240 1304 608 "inst26" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.100 ns + Longest register pin " "Info: + Longest register to pin delay is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst26 1 REG LC1_C9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C9; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 528 1240 1304 608 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 3.500 ns inst7 2 COMB LC8_E6 14 " "Info: 2: + IC(1.900 ns) + CELL(1.600 ns) = 3.500 ns; Loc. = LC8_E6; Fanout = 14; COMB Node = 'inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { inst26 inst7 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 536 1344 1408 584 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(6.300 ns) 11.100 ns Line_Enable 3 PIN PIN_119 0 " "Info: 3: + IC(1.300 ns) + CELL(6.300 ns) = 11.100 ns; Loc. = PIN_119; Fanout = 0; PIN Node = 'Line_Enable'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { inst7 Line_Enable } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 552 1440 1616 568 "Line_Enable" "" } { 752 544 616 768 "Line_Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 71.17 % ) " "Info: Total cell delay = 7.900 ns ( 71.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 28.83 % ) " "Info: Total interconnect delay = 3.200 ns ( 28.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { inst26 inst7 Line_Enable } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { inst26 {} inst7 {} Line_Enable {} } { 0.000ns 1.900ns 1.300ns } { 0.000ns 1.600ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} inst26 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { inst26 inst7 Line_Enable } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { inst26 {} inst7 {} Line_Enable {} } { 0.000ns 1.900ns 1.300ns } { 0.000ns 1.600ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[12\] Pix_Started Clk_100 0.500 ns register " "Info: th for register \"lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[12\]\" (data pin = \"Pix_Started\", clock pin = \"Clk_100\") is 0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.400 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_100 1 CLK PIN_183 23 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 23; CLK Node = 'Clk_100'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 88 72 240 104 "Clk_100" "" } { 720 1216 1264 736 "Clk_100" "" } { 552 1192 1240 568 "Clk_100" "" } { 888 1240 1312 904 "Clk_100" "" } { 536 936 1000 552 "Clk_100" "" } { 48 424 472 64 "Clk_100" "" } { 216 1376 1432 232 "Clk_100" "" } { 784 544 616 800 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[12\] 2 REG LC7_E6 3 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_E6; Fanout = 3; REG Node = 'lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_100 lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Pix_Started 1 PIN PIN_80 19 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 19; PIN Node = 'Pix_Started'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pix_Started } "NODE_NAME" } } { "Horizontal_Control_Module.bdf" "" { Schematic "C:/altera/80/qdesigns/Main/Horizontal_Control_Module.bdf" { { 48 72 240 64 "Pix_Started" "" } { 816 560 617 832 "Pix_Started" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 3.200 ns lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[12\] 2 REG LC7_E6 3 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 3.200 ns; Loc. = LC7_E6; Fanout = 3; REG Node = 'lpm_counter2:inst3\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Pix_Started lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 96.88 % ) " "Info: Total cell delay = 3.100 ns ( 96.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 3.13 % ) " "Info: Total interconnect delay = 0.100 ns ( 3.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Pix_Started lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { Pix_Started {} Pix_Started~out {} lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 2.000ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Pix_Started lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { Pix_Started {} Pix_Started~out {} lpm_counter2:inst3|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12] {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 2.000ns 1.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Peak virtual memory: 123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 29 10:51:28 2008 " "Info: Processing ended: Mon Dec 29 10:51:28 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
