Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Jun  1 23:15:40 2018
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file vga_simple_control_sets_placed.rpt
| Design       : vga_simple
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|     10 |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------+-------------------------+------------------+----------------+
|    Clock Signal    |  Enable Signal  |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+-----------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG     |                 |                         |                1 |              2 |
| ~Hsync_OBUF        |                 |                         |                1 |              2 |
|  pixel_clk_reg_n_0 |                 |                         |                1 |              2 |
|  Hsync_OBUF        | Vactive_reg_n_0 | line_counter[9]_i_2_n_0 |                3 |             10 |
| ~Hsync_OBUF        |                 | Vcount                  |                2 |             10 |
|  pixel_clk_reg_n_0 |                 | Hcount[9]_i_1_n_0       |                2 |             10 |
+--------------------+-----------------+-------------------------+------------------+----------------+


