INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software Traning/Vivado verilog/4_bit counter/project_1/project_1.sim/sim_1/synth/func/xsim/test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module glbl
