{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4211, "design__instance__area": 73495.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 6, "power__internal__total": 0.05557993799448013, "power__switching__total": 0.02061712183058262, "power__leakage__total": 1.116368935072387e-06, "power__total": 0.07619817554950714, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.284263, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.284263, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.384163, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.958652, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.384163, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.12544, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 81, "design__max_cap_violation__count": 6, "clock__skew__worst_hold": -0.181892, "clock__skew__worst_setup": -0.515048, "timing__hold__ws": -0.020935, "timing__setup__ws": -2.996314, "timing__hold__tns": -0.020935, "timing__setup__tns": -107.855606, "timing__hold__wns": -0.020935, "timing__setup__wns": -2.996314, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.134116, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 277, "timing__setup_r2r__ws": -2.819313, "timing__setup_r2r_vio__count": 244, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4211, "design__instance__area__stdcell": 73495.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.466224, "design__instance__utilization__stdcell": 0.466224, "floorplan__design__io": 53, "design__io__hpwl": 11381881, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 80826.8, "design__violations": 0, "design__instance__count__setup_buffer": 45, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2183, "route__net__special": 2, "route__drc_errors__iter:1": 595, "route__wirelength__iter:1": 92880, "route__drc_errors__iter:2": 68, "route__wirelength__iter:2": 92217, "route__drc_errors__iter:3": 44, "route__wirelength__iter:3": 92099, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92085, "route__drc_errors": 0, "route__wirelength": 92085, "route__vias": 14015, "route__vias__singlecut": 14015, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 652.19, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.508789, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.508789, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.027415, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.865959, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -90.271141, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.865959, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.956397, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 94, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.6935, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 83, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.184173, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.184173, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.139879, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.008584, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.139879, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.604871, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.280904, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.280904, "timing__hold__ws__corner:min_tt_025C_5v00": 0.375417, "timing__setup__ws__corner:min_tt_025C_5v00": 2.021375, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.375417, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.180117, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.50359, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.50359, "timing__hold__ws__corner:min_ss_125C_4v50": 0.068651, "timing__setup__ws__corner:min_ss_125C_4v50": -2.756123, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -78.818375, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.756123, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.941545, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 73, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.587194, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.181892, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.181892, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.134116, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.036549, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.134116, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.640545, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.288058, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.288058, "timing__hold__ws__corner:max_tt_025C_5v00": 0.394376, "timing__setup__ws__corner:max_tt_025C_5v00": 1.883999, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.394376, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.060308, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.515048, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.515048, "timing__hold__ws__corner:max_ss_125C_4v50": -0.020935, "timing__setup__ws__corner:max_ss_125C_4v50": -2.996314, "timing__hold__tns__corner:max_ss_125C_4v50": -0.020935, "timing__setup__tns__corner:max_ss_125C_4v50": -107.855606, "timing__hold__wns__corner:max_ss_125C_4v50": -0.020935, "timing__setup__wns__corner:max_ss_125C_4v50": -2.996314, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.974089, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 110, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.819313, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 99, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.18687, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.18687, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.146756, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.974869, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.146756, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.562287, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9858, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00194782, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0142042, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0137112, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00194194, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0137112, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00195, "ir__drop__worst": 0.0142, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}