Dual NAND Gate w/ Open Drain, Low-Voltage CMOS
Dual Gate NAND Open Drain LVC CMOS
http://www.ti.com/lit/sg/scyt129e/scyt129e.pdf


	    +---------+
	  ~ |[1]   [8]| VCC
	  ~ |[2]   [7]| ~
	  ~ |[3]   [6]| ~
	GND |[4]   [5]| ~
	    +---------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/74xGxx.kicad_sym