$comment
	File created using the following command:
		vcd file pruebaControl.msim.vcd -direction
$end
$date
	Wed May 29 18:29:24 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pruebaControl_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " aluOP [2] $end
$var wire 1 # aluOP [1] $end
$var wire 1 $ aluOP [0] $end
$var wire 1 % aluSrcA $end
$var wire 1 & aluSrcB [1] $end
$var wire 1 ' aluSrcB [0] $end
$var wire 1 ( branch $end
$var wire 1 ) IorD $end
$var wire 1 * IRwrite $end
$var wire 1 + memRead $end
$var wire 1 , memToReg $end
$var wire 1 - memWrite $end
$var wire 1 . PCsrc [1] $end
$var wire 1 / PCsrc [0] $end
$var wire 1 0 pcWrite $end
$var wire 1 1 regDst $end
$var wire 1 2 regWrite $end
$var wire 1 3 sampler $end
$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : decoder|state~regout $end
$var wire 1 ; decoder|state~0_combout $end
$var wire 1 < clk~combout $end
$var wire 1 = decoder|state~clkctrl_outclk $end
$var wire 1 > control|state.decode~0_combout $end
$var wire 1 ? control|state.decode~regout $end
$var wire 1 @ control|state.fetch~feeder_combout $end
$var wire 1 A control|state.fetch~regout $end
$var wire 1 B control|state.jump~regout $end
$var wire 1 C control|pcWrite~combout $end
$var wire 1 D control|aluSrcB [1] $end
$var wire 1 E control|aluSrcB [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0$
0#
0"
0%
1'
0&
0(
0)
1*
1+
0,
0-
0/
0.
10
01
02
x3
04
15
x6
17
18
19
0:
1;
0<
0=
1>
0?
1@
0A
0B
1C
1E
zD
$end
#30000
1!
1<
03
1:
1=
0;
1A
1?
0C
0>
1&
0+
0*
00
#60000
0!
0<
13
#90000
1!
1<
03
0:
0=
1;
#120000
0!
0<
13
#150000
1!
1<
03
1:
1=
0;
1B
0?
1C
0E
1.
0&
0@
10
0'
#180000
0!
0<
13
#210000
1!
1<
03
0:
0=
1;
#240000
0!
0<
13
#270000
1!
1<
03
1:
1=
0;
0B
0A
1E
1>
0.
1+
1*
1@
1'
#300000
0!
0<
13
#330000
1!
1<
03
0:
0=
1;
#360000
0!
0<
13
#390000
1!
1<
03
1:
1=
0;
1A
1?
0C
0>
1&
0+
0*
00
#420000
0!
0<
13
#450000
1!
1<
03
0:
0=
1;
#480000
0!
0<
13
#510000
1!
1<
03
1:
1=
0;
1B
0?
1C
0E
1.
0&
0@
10
0'
#540000
0!
0<
13
#570000
1!
1<
03
0:
0=
1;
#600000
0!
0<
13
#630000
1!
1<
03
1:
1=
0;
0B
0A
1E
1>
0.
1+
1*
1@
1'
#660000
0!
0<
13
#690000
1!
1<
03
0:
0=
1;
#720000
0!
0<
13
#750000
1!
1<
03
1:
1=
0;
1A
1?
0C
0>
1&
0+
0*
00
#780000
0!
0<
13
#810000
1!
1<
03
0:
0=
1;
#840000
0!
0<
13
#870000
1!
1<
03
1:
1=
0;
1B
0?
1C
0E
1.
0&
0@
10
0'
#900000
0!
0<
13
#930000
1!
1<
03
0:
0=
1;
#960000
0!
0<
13
#990000
1!
1<
03
1:
1=
0;
0B
0A
1E
1>
0.
1+
1*
1@
1'
#1000000
