Metric,Value
design__max_slew_violation__count__corner:nom_tt_025C_1v80,14
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,110
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.00577374966815114
power__switching__total,0.0033050512429326773
power__leakage__total,3.235649614907743e-08
power__total,0.009078833274543285
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-3.336115
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-3.333239
timing__hold__ws__corner:nom_tt_025C_1v80,-3.236575
timing__setup__ws__corner:nom_tt_025C_1v80,-9.360878
timing__hold__tns__corner:nom_tt_025C_1v80,-23.850267
timing__setup__tns__corner:nom_tt_025C_1v80,-832.241638
timing__hold__wns__corner:nom_tt_025C_1v80,-3.236575
timing__setup__wns__corner:nom_tt_025C_1v80,-9.360878
timing__hold_vio__count__corner:nom_tt_025C_1v80,10
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,-3.236575
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,6
timing__setup_vio__count__corner:nom_tt_025C_1v80,297
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,-9.360878
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,83
design__max_slew_violation__count__corner:nom_ss_100C_1v60,258
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,110
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-6.25212
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-6.205618
timing__hold__ws__corner:nom_ss_100C_1v60,-5.876461
timing__setup__ws__corner:nom_ss_100C_1v60,-15.029453
timing__hold__tns__corner:nom_ss_100C_1v60,-46.235477
timing__setup__tns__corner:nom_ss_100C_1v60,-2781.659912
timing__hold__wns__corner:nom_ss_100C_1v60,-5.876461
timing__setup__wns__corner:nom_ss_100C_1v60,-15.029453
timing__hold_vio__count__corner:nom_ss_100C_1v60,11
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,-5.876461
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,7
timing__setup_vio__count__corner:nom_ss_100C_1v60,322
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-7.942006
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,10
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,110
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.204115
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-2.201747
timing__hold__ws__corner:nom_ff_n40C_1v95,-2.217517
timing__setup__ws__corner:nom_ff_n40C_1v95,-8.816479
timing__hold__tns__corner:nom_ff_n40C_1v95,-15.608468
timing__setup__tns__corner:nom_ff_n40C_1v95,-324.97287
timing__hold__wns__corner:nom_ff_n40C_1v95,-2.217517
timing__setup__wns__corner:nom_ff_n40C_1v95,-8.816479
timing__hold_vio__count__corner:nom_ff_n40C_1v95,17
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,-2.217517
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,10
timing__setup_vio__count__corner:nom_ff_n40C_1v95,204
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,-8.816479
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,83
design__max_slew_violation__count,290
design__max_fanout_violation__count,110
design__max_cap_violation__count,2
clock__skew__worst_hold,-2.180383
clock__skew__worst_setup,-6.273293
timing__hold__ws,-5.927141
timing__setup__ws,-15.271065
timing__hold__tns,-46.690701
timing__setup__tns,-2849.029053
timing__hold__wns,-5.927141
timing__setup__wns,-15.271065
timing__hold_vio__count,114
timing__hold_r2r__ws,-5.927141
timing__hold_r2r_vio__count,69
timing__setup_vio__count,2464
timing__setup_r2r__ws,-9.382292
timing__setup_r2r_vio__count,529
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,128
design__die__area,90000
design__core__area,80146.9
design__instance__count,3685
design__instance__area,24035.6
design__instance__count__stdcell,3685
design__instance__area__stdcell,24035.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.299894
design__instance__utilization__stdcell,0.299894
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,126
design__io__hpwl,17919015
timing__drv__floating__nets,6
timing__drv__floating__pins,4
design__instance__displacement__total,27.06
design__instance__displacement__mean,0.006
design__instance__displacement__max,4.14
route__wirelength__estimated,65532.6
design__violations,0
design__instance__count__setup_buffer,3
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1310
route__net__special,2
route__drc_errors__iter:1,1093
route__wirelength__iter:1,77793
route__drc_errors__iter:2,283
route__wirelength__iter:2,77220
route__drc_errors__iter:3,191
route__wirelength__iter:3,76929
route__drc_errors__iter:4,10
route__wirelength__iter:4,76866
route__drc_errors__iter:5,0
route__wirelength__iter:5,76855
route__drc_errors,0
route__wirelength,76855
route__vias,12915
route__vias__singlecut,12915
route__vias__multicut,0
design__disconnected_pin__count,18
design__critical_disconnected_pin__count,4
route__wirelength__max,756.8
timing__unannotated_net__count__corner:nom_tt_025C_1v80,9
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,9
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,9
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,14
design__max_fanout_violation__count__corner:min_tt_025C_1v80,110
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-3.299978
clock__skew__worst_setup__corner:min_tt_025C_1v80,-3.297285
timing__hold__ws__corner:min_tt_025C_1v80,-3.211807
timing__setup__ws__corner:min_tt_025C_1v80,-9.325667
timing__hold__tns__corner:min_tt_025C_1v80,-23.656143
timing__setup__tns__corner:min_tt_025C_1v80,-803.668396
timing__hold__wns__corner:min_tt_025C_1v80,-3.211807
timing__setup__wns__corner:min_tt_025C_1v80,-9.325667
timing__hold_vio__count__corner:min_tt_025C_1v80,10
timing__hold_r2r__ws__corner:min_tt_025C_1v80,-3.211807
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,6
timing__setup_vio__count__corner:min_tt_025C_1v80,295
timing__setup_r2r__ws__corner:min_tt_025C_1v80,-9.325667
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,85
timing__unannotated_net__count__corner:min_tt_025C_1v80,9
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,187
design__max_fanout_violation__count__corner:min_ss_100C_1v60,110
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-6.210735
clock__skew__worst_setup__corner:min_ss_100C_1v60,-6.147414
timing__hold__ws__corner:min_ss_100C_1v60,-5.832323
timing__setup__ws__corner:min_ss_100C_1v60,-14.794859
timing__hold__tns__corner:min_ss_100C_1v60,-45.824421
timing__setup__tns__corner:min_ss_100C_1v60,-2713.829834
timing__hold__wns__corner:min_ss_100C_1v60,-5.832323
timing__setup__wns__corner:min_ss_100C_1v60,-14.794859
timing__hold_vio__count__corner:min_ss_100C_1v60,11
timing__hold_r2r__ws__corner:min_ss_100C_1v60,-5.832323
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,7
timing__setup_vio__count__corner:min_ss_100C_1v60,322
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-7.920978
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,10
timing__unannotated_net__count__corner:min_ss_100C_1v60,9
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,110
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.180383
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-2.178202
timing__hold__ws__corner:min_ff_n40C_1v95,-2.198727
timing__setup__ws__corner:min_ff_n40C_1v95,-8.796976
timing__hold__tns__corner:min_ff_n40C_1v95,-15.472267
timing__setup__tns__corner:min_ff_n40C_1v95,-312.652252
timing__hold__wns__corner:min_ff_n40C_1v95,-2.198727
timing__setup__wns__corner:min_ff_n40C_1v95,-8.796976
timing__hold_vio__count__corner:min_ff_n40C_1v95,18
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,-2.198727
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,11
timing__setup_vio__count__corner:min_ff_n40C_1v95,199
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,-8.796976
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,83
timing__unannotated_net__count__corner:min_ff_n40C_1v95,9
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,14
design__max_fanout_violation__count__corner:max_tt_025C_1v80,110
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-3.376656
clock__skew__worst_setup__corner:max_tt_025C_1v80,-3.373555
timing__hold__ws__corner:max_tt_025C_1v80,-3.266334
timing__setup__ws__corner:max_tt_025C_1v80,-9.382292
timing__hold__tns__corner:max_tt_025C_1v80,-24.098637
timing__setup__tns__corner:max_tt_025C_1v80,-860.35083
timing__hold__wns__corner:max_tt_025C_1v80,-3.266334
timing__setup__wns__corner:max_tt_025C_1v80,-9.382292
timing__hold_vio__count__corner:max_tt_025C_1v80,10
timing__hold_r2r__ws__corner:max_tt_025C_1v80,-3.266334
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,6
timing__setup_vio__count__corner:max_tt_025C_1v80,297
timing__setup_r2r__ws__corner:max_tt_025C_1v80,-9.382292
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,81
timing__unannotated_net__count__corner:max_tt_025C_1v80,9
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,290
design__max_fanout_violation__count__corner:max_ss_100C_1v60,110
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-6.305877
clock__skew__worst_setup__corner:max_ss_100C_1v60,-6.273293
timing__hold__ws__corner:max_ss_100C_1v60,-5.927141
timing__setup__ws__corner:max_ss_100C_1v60,-15.271065
timing__hold__tns__corner:max_ss_100C_1v60,-46.690701
timing__setup__tns__corner:max_ss_100C_1v60,-2849.029053
timing__hold__wns__corner:max_ss_100C_1v60,-5.927141
timing__setup__wns__corner:max_ss_100C_1v60,-15.271065
timing__hold_vio__count__corner:max_ss_100C_1v60,11
timing__hold_r2r__ws__corner:max_ss_100C_1v60,-5.927141
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,7
timing__setup_vio__count__corner:max_ss_100C_1v60,321
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-7.961633
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,9
timing__unannotated_net__count__corner:max_ss_100C_1v60,9
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,110
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.232129
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-2.229536
timing__hold__ws__corner:max_ff_n40C_1v95,-2.240737
timing__setup__ws__corner:max_ff_n40C_1v95,-8.82644
timing__hold__tns__corner:max_ff_n40C_1v95,-15.788969
timing__setup__tns__corner:max_ff_n40C_1v95,-337.606842
timing__hold__wns__corner:max_ff_n40C_1v95,-2.240737
timing__setup__wns__corner:max_ff_n40C_1v95,-8.82644
timing__hold_vio__count__corner:max_ff_n40C_1v95,16
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,-2.240737
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,9
timing__setup_vio__count__corner:max_ff_n40C_1v95,207
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,-8.82644
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,85
timing__unannotated_net__count__corner:max_ff_n40C_1v95,9
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,9
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79973
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00129758
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00154197
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000252365
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00154197
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0002709999999999999735489364383056454244069755077362060546875
ir__drop__worst,0.001299999999999999940325512426397835952229797840118408203125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
