============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  08:00:38 pm
  Module:                 INTER_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type         Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)               launch                                         0 R 
reg_line_in_reg[18][1]/CP                                         0             0 R 
reg_line_in_reg[18][1]/Q         HS65_LS_DFPRQX18      21 91.7  172  +220     220 R 
gen_filter[3].U_S0/e0[1] 
  addinc_U_0_U_S0_add_18_16/A[3] 
    g269/A                                                             +0     220   
    g269/Z                       HS65_LS_IVX9           1  4.2   45   +72     292 F 
    g259/A0                                                            +0     292   
    g259/CO                      HS65_LS_HA1X4          1  6.6   49  +100     392 F 
    g258/A0                                                            +0     392   
    g258/CO                      HS65_LS_FA1X4          1  6.6   66  +160     552 F 
    g257/A0                                                            +0     552   
    g257/CO                      HS65_LS_FA1X4          1  6.6   66  +168     721 F 
    g256/A0                                                            +0     721   
    g256/CO                      HS65_LS_FA1X4          1  6.6   66  +168     889 F 
    g255/A0                                                            +0     889   
    g255/CO                      HS65_LS_FA1X4          1  6.6   66  +168    1057 F 
    g254/A0                                                            +0    1057   
    g254/CO                      HS65_LS_FA1X4          1  6.6   65  +168    1226 F 
    g253/A0                                                            +0    1226   
    g253/CO                      HS65_LS_FA1X4          1  6.6   66  +168    1394 F 
    g252/A0                                                            +0    1394   
    g252/CO                      HS65_LS_FA1X4          1  6.6   65  +168    1562 F 
    g251/A0                                                            +0    1562   
    g251/S0                      HS65_LS_FA1X4          2  9.5   82  +244    1805 R 
  addinc_U_0_U_S0_add_18_16/Z[9] 
  csa_tree_U_S13_add_18_10_groupi/in_0[9] 
    g311/A0                                                            +0    1805   
    g311/S0                      HS65_LS_HA1X4          1  6.4   52  +175    1980 F 
    g296/B0                                                            +0    1980   
    g296/S0                      HS65_LS_FA1X4          1  6.6   64  +231    2211 R 
  csa_tree_U_S13_add_18_10_groupi/out_0[9] 
  csa_tree_U_S14_add_18_10_groupi/in_0[9] 
    g559/A0                                                            +0    2211   
    g559/S0                      HS65_LS_FA1X4          1  6.4   63  +231    2442 R 
    g543/B0                                                            +0    2442   
    g543/S0                      HS65_LS_FA1X4          1  5.4   57  +230    2673 R 
  csa_tree_U_S14_add_18_10_groupi/out_0[9] 
  csa_tree_U_S15_add_41_16_groupi/in_0[9] 
    g530/CI                                                            +0    2673   
    g530/S0                      HS65_LS_FA1X4          1  6.4   61  +203    2876 F 
    g263/B0                                                            +0    2876   
    g263/CO                      HS65_LS_FA1X4          1  6.6   64  +167    3043 F 
    g262/A0                                                            +0    3043   
    g262/CO                      HS65_LS_FA1X4          1  6.6   64  +167    3210 F 
    g261/A0                                                            +0    3210   
    g261/CO                      HS65_LS_FA1X4          1  6.6   64  +167    3377 F 
    g260/A0                                                            +0    3378   
    g260/CO                      HS65_LS_FA1X4          1  6.6   64  +167    3545 F 
    g259/A0                                                            +0    3545   
    g259/CO                      HS65_LS_FA1X4          1  6.6   64  +167    3712 F 
    g258/A0                                                            +0    3712   
    g258/CO                      HS65_LS_FA1X4          1  4.2   51  +155    3867 F 
    g2/C                                                               +0    3867   
    g2/Z                         HS65_LS_PAO3X4         1  3.8   50  +154    4020 F 
  csa_tree_U_S15_add_41_16_groupi/out_0[16] 
gen_filter[3].U_S0/f2[10] 
reg_out_inter_reg[10][9]/D  <<<  HS65_LS_DFPRQX4                       +0    4021   
reg_out_inter_reg[10][9]/CP      setup                            0  +118    4138 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)               capture                                     5880 R 
                                 adjustments                         -100    5780   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    1642ps 
Start-point  : reg_line_in_reg[18][1]/CP
End-point    : reg_out_inter_reg[10][9]/D
