#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  9 16:44:48 2023
# Process ID: 6520
# Current directory: C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8144 C:\Users\jiangyi\Desktop\LAB1\IP_included\Logic\srl_32\srl_32.xpr
# Log file: C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/vivado.log
# Journal file: C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jiangyi/Desktop/LAB0/Logic/srl_32' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.gen/sources_1', nor could it be found using path 'C:/Users/jiangyi/Desktop/LAB0/Logic/srl_32/srl_32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'srl_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj srl_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.srcs/sources_1/new/srl_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.srcs/sim_1/new/srl_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.sim/sim_1/behav/xsim'
"xelab -wto a2f4b3c251814bacb4e044f9c3bb7eae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot srl_32_tb_behav xil_defaultlib.srl_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a2f4b3c251814bacb4e044f9c3bb7eae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot srl_32_tb_behav xil_defaultlib.srl_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.srl_32
Compiling module xil_defaultlib.srl_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot srl_32_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.sim/sim_1/behav/xsim/xsim.dir/srl_32_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  9 16:47:43 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "srl_32_tb_behav -key {Behavioral:sim_1:Functional:srl_32_tb} -tclbatch {srl_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source srl_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'srl_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::package_project -root_dir c:/users/jiangyi/desktop/lab1/ip_included/logic/srl_32/srl_32.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.srcs'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 16:51:43 2023...
