# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/VHDL/design of a rom/rom.vhd}
