
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004118  08000000  0c000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00030000  2**0
                  ALLOC
  2 .ram_code     00000000  10000800  10000800  00020460  2**0
                  CONTENTS
  3 PSRAM_DATA    00000000  10000800  10000800  00020460  2**0
                  CONTENTS
  4 PSRAM_BSS     00000000  10000800  10000800  00020460  2**0
                  CONTENTS
  5 .data         00000460  20000000  0c004118  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000006e8  20000460  0c004578  00020460  2**2
                  ALLOC
  7 .no_init      00000014  2000ffc0  2000ffc0  0002ffc0  2**2
                  ALLOC
  8 DSRAM2_DATA   00000000  30000000  30000000  00020460  2**0
                  CONTENTS
  9 DSRAM2_BSS    00000e00  30000000  0c004578  00030000  2**2
                  ALLOC
 10 .debug_aranges 000007c0  00000000  00000000  00020460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00013582  00000000  00000000  00020c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002d71  00000000  00000000  000341a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0000e512  00000000  00000000  00036f13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_frame  00001334  00000000  00000000  00045428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00082fe3  00000000  00000000  0004675c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc    000069b3  00000000  00000000  000c973f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001120  00000000  00000000  000d00f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .build_attributes 000003fe  00000000  00000000  000d1212  2**0
                  CONTENTS, READONLY
 19 .debug_macro  0001c431  00000000  00000000  000d1610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b5 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b9 05 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
 8000206:	4780      	blx	r0
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)
 800020c:	42ac      	cmp	r4, r5
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
 8000210:	6821      	ldr	r1, [r4, #0]
 8000212:	6862      	ldr	r2, [r4, #4]
 8000214:	68a3      	ldr	r3, [r4, #8]
 8000216:	3b04      	subs	r3, #4
 8000218:	bfa2      	ittt	ge
 800021a:	58c8      	ldrge	r0, [r1, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>
 8000220:	340c      	adds	r4, #12
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)
 8000228:	42a3      	cmp	r3, r4
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
 800022c:	6819      	ldr	r1, [r3, #0]
 800022e:	685a      	ldr	r2, [r3, #4]
 8000230:	2000      	movs	r0, #0
 8000232:	3a04      	subs	r2, #4
 8000234:	bfa4      	itt	ge
 8000236:	5088      	strge	r0, [r1, r2]
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>
 800023a:	3308      	adds	r3, #8
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
 8000240:	4780      	blx	r0
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c004118 	.word	0x0c004118
 800024c:	20000000 	.word	0x20000000
 8000250:	00000460 	.word	0x00000460
 8000254:	0c004578 	.word	0x0c004578
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c004118 	.word	0x0c004118
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c004118 	.word	0x0c004118
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000460 	.word	0x20000460
 800027c:	000006e4 	.word	0x000006e4
 8000280:	30000000 	.word	0x30000000
 8000284:	00000e00 	.word	0x00000e00
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
 8000290:	10000800 	.word	0x10000800
 8000294:	08003c41 	.word	0x08003c41
 8000298:	08000248 	.word	0x08000248
 800029c:	08000278 	.word	0x08000278
 80002a0:	08000278 	.word	0x08000278
 80002a4:	08000290 	.word	0x08000290
 80002a8:	08003ca9 	.word	0x08003ca9
 80002ac:	080002d9 	.word	0x080002d9

080002b0 <BusFault_Handler>:
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <SysTick_Handler>:
#define LED2 P1_0

 volatile uint32_t ticks = 0;
void SysTick_Handler(void){

  ticks++;
 80002b4:	4a02      	ldr	r2, [pc, #8]	; (80002c0 <SysTick_Handler+0xc>)
 80002b6:	6813      	ldr	r3, [r2, #0]
 80002b8:	3301      	adds	r3, #1
 80002ba:	6013      	str	r3, [r2, #0]
  
  
  }
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	20000460 	.word	0x20000460

080002c4 <delay_ms>:

void delay_ms(uint32_t delay){
    uint32_t aux= delay+ticks;
 80002c4:	4a03      	ldr	r2, [pc, #12]	; (80002d4 <delay_ms+0x10>)
 80002c6:	6813      	ldr	r3, [r2, #0]
 80002c8:	4418      	add	r0, r3
    while(ticks<=aux){
 80002ca:	6813      	ldr	r3, [r2, #0]
 80002cc:	4283      	cmp	r3, r0
 80002ce:	d9fc      	bls.n	80002ca <delay_ms+0x6>
 
    }
}  
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	20000460 	.word	0x20000460

080002d8 <main>:
 --         ---         .-.         ...         .
 */


int main(void)
{
 80002d8:	b500      	push	{lr}
 80002da:	b085      	sub	sp, #20
  XMC_GPIO_CONFIG_t config;

  config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
  config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
  config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 80002dc:	2304      	movs	r3, #4
  config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
 80002de:	f44f 3180 	mov.w	r1, #65536	; 0x10000

  XMC_GPIO_Init(LED1, &config);
 80002e2:	eb0d 0203 	add.w	r2, sp, r3
  config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
 80002e6:	9102      	str	r1, [sp, #8]
  XMC_GPIO_Init(LED1, &config);
 80002e8:	4896      	ldr	r0, [pc, #600]	; (8000544 <main+0x26c>)
  config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 80002ea:	f88d 300c 	strb.w	r3, [sp, #12]
  config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 80002ee:	2480      	movs	r4, #128	; 0x80
  XMC_GPIO_Init(LED1, &config);
 80002f0:	2101      	movs	r1, #1
  config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 80002f2:	f88d 4004 	strb.w	r4, [sp, #4]
  XMC_GPIO_Init(LED1, &config);
 80002f6:	f003 faf3 	bl	80038e0 <XMC_GPIO_Init>
/*
  config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
  XMC_GPIO_Init(LED2, &config);
*/
  /* System timer configuration */
  SysTick_Config(SystemCoreClock / TICKS_PER_SECOND);
 80002fa:	4b93      	ldr	r3, [pc, #588]	; (8000548 <main+0x270>)
 80002fc:	4a93      	ldr	r2, [pc, #588]	; (800054c <main+0x274>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	fba2 2303 	umull	r2, r3, r2, r3
 8000304:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000306:	3b01      	subs	r3, #1
 8000308:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800030c:	d20a      	bcs.n	8000324 <main+0x4c>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800030e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000312:	488f      	ldr	r0, [pc, #572]	; (8000550 <main+0x278>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000314:	6153      	str	r3, [r2, #20]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000316:	24fc      	movs	r4, #252	; 0xfc
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000318:	2100      	movs	r1, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800031a:	2307      	movs	r3, #7
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800031c:	f880 4023 	strb.w	r4, [r0, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000320:	6191      	str	r1, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000322:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000324:	4b8b      	ldr	r3, [pc, #556]	; (8000554 <main+0x27c>)

__STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
  XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10001U << pin;
 8000326:	4987      	ldr	r1, [pc, #540]	; (8000544 <main+0x26c>)
 8000328:	f04f 1202 	mov.w	r2, #131074	; 0x20002
  XMC_GPIO_ToggleOutput(LED1);//5
  delay_ms(DASH);
  //" " = "-"
  XMC_GPIO_ToggleOutput(LED1);//1
  delay_ms(DASH);
  ticks=0;
 800032c:	2400      	movs	r4, #0
    uint32_t aux= delay+ticks;
 800032e:	f241 3c88 	movw	ip, #5000	; 0x1388
 8000332:	604a      	str	r2, [r1, #4]
 8000334:	6818      	ldr	r0, [r3, #0]
 8000336:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 800033a:	6818      	ldr	r0, [r3, #0]
 800033c:	4586      	cmp	lr, r0
 800033e:	d2fc      	bcs.n	800033a <main+0x62>
 8000340:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000342:	6818      	ldr	r0, [r3, #0]
 8000344:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000348:	6818      	ldr	r0, [r3, #0]
 800034a:	4586      	cmp	lr, r0
 800034c:	d2fc      	bcs.n	8000348 <main+0x70>
 800034e:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000350:	6818      	ldr	r0, [r3, #0]
 8000352:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000356:	6818      	ldr	r0, [r3, #0]
 8000358:	4586      	cmp	lr, r0
 800035a:	d2fc      	bcs.n	8000356 <main+0x7e>
 800035c:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800035e:	6818      	ldr	r0, [r3, #0]
 8000360:	f500 7e2f 	add.w	lr, r0, #700	; 0x2bc
    while(ticks<=aux){
 8000364:	6818      	ldr	r0, [r3, #0]
 8000366:	4586      	cmp	lr, r0
 8000368:	d2fc      	bcs.n	8000364 <main+0x8c>
 800036a:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800036c:	6818      	ldr	r0, [r3, #0]
 800036e:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 8000372:	6818      	ldr	r0, [r3, #0]
 8000374:	4586      	cmp	lr, r0
 8000376:	d2fc      	bcs.n	8000372 <main+0x9a>
 8000378:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800037a:	6818      	ldr	r0, [r3, #0]
 800037c:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000380:	6818      	ldr	r0, [r3, #0]
 8000382:	4586      	cmp	lr, r0
 8000384:	d2fc      	bcs.n	8000380 <main+0xa8>
 8000386:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000388:	6818      	ldr	r0, [r3, #0]
 800038a:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 800038e:	6818      	ldr	r0, [r3, #0]
 8000390:	4586      	cmp	lr, r0
 8000392:	d2fc      	bcs.n	800038e <main+0xb6>
 8000394:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000396:	6818      	ldr	r0, [r3, #0]
 8000398:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 800039c:	6818      	ldr	r0, [r3, #0]
 800039e:	4586      	cmp	lr, r0
 80003a0:	d2fc      	bcs.n	800039c <main+0xc4>
 80003a2:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80003a4:	6818      	ldr	r0, [r3, #0]
 80003a6:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 80003aa:	6818      	ldr	r0, [r3, #0]
 80003ac:	4586      	cmp	lr, r0
 80003ae:	d2fc      	bcs.n	80003aa <main+0xd2>
 80003b0:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80003b2:	6818      	ldr	r0, [r3, #0]
 80003b4:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 80003b8:	6818      	ldr	r0, [r3, #0]
 80003ba:	4586      	cmp	lr, r0
 80003bc:	d2fc      	bcs.n	80003b8 <main+0xe0>
 80003be:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80003c0:	6818      	ldr	r0, [r3, #0]
 80003c2:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 80003c6:	6818      	ldr	r0, [r3, #0]
 80003c8:	4586      	cmp	lr, r0
 80003ca:	d2fc      	bcs.n	80003c6 <main+0xee>
 80003cc:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80003ce:	6818      	ldr	r0, [r3, #0]
 80003d0:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 80003d4:	6818      	ldr	r0, [r3, #0]
 80003d6:	4586      	cmp	lr, r0
 80003d8:	d2fc      	bcs.n	80003d4 <main+0xfc>
 80003da:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80003dc:	6818      	ldr	r0, [r3, #0]
 80003de:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 80003e2:	6818      	ldr	r0, [r3, #0]
 80003e4:	4586      	cmp	lr, r0
 80003e6:	d2fc      	bcs.n	80003e2 <main+0x10a>
 80003e8:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80003ea:	6818      	ldr	r0, [r3, #0]
 80003ec:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 80003f0:	6818      	ldr	r0, [r3, #0]
 80003f2:	4586      	cmp	lr, r0
 80003f4:	d2fc      	bcs.n	80003f0 <main+0x118>
 80003f6:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80003f8:	6818      	ldr	r0, [r3, #0]
 80003fa:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 80003fe:	6818      	ldr	r0, [r3, #0]
 8000400:	4586      	cmp	lr, r0
 8000402:	d2fc      	bcs.n	80003fe <main+0x126>
 8000404:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000406:	6818      	ldr	r0, [r3, #0]
 8000408:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 800040c:	6818      	ldr	r0, [r3, #0]
 800040e:	4586      	cmp	lr, r0
 8000410:	d2fc      	bcs.n	800040c <main+0x134>
 8000412:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000414:	6818      	ldr	r0, [r3, #0]
 8000416:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 800041a:	6818      	ldr	r0, [r3, #0]
 800041c:	4586      	cmp	lr, r0
 800041e:	d2fc      	bcs.n	800041a <main+0x142>
 8000420:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000422:	6818      	ldr	r0, [r3, #0]
 8000424:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000428:	6818      	ldr	r0, [r3, #0]
 800042a:	4586      	cmp	lr, r0
 800042c:	d2fc      	bcs.n	8000428 <main+0x150>
 800042e:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000430:	6818      	ldr	r0, [r3, #0]
 8000432:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000436:	6818      	ldr	r0, [r3, #0]
 8000438:	4586      	cmp	lr, r0
 800043a:	d2fc      	bcs.n	8000436 <main+0x15e>
 800043c:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800043e:	6818      	ldr	r0, [r3, #0]
 8000440:	f500 7e2f 	add.w	lr, r0, #700	; 0x2bc
    while(ticks<=aux){
 8000444:	6818      	ldr	r0, [r3, #0]
 8000446:	4586      	cmp	lr, r0
 8000448:	d2fc      	bcs.n	8000444 <main+0x16c>
 800044a:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800044c:	6818      	ldr	r0, [r3, #0]
 800044e:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 8000452:	6818      	ldr	r0, [r3, #0]
 8000454:	4586      	cmp	lr, r0
 8000456:	d2fc      	bcs.n	8000452 <main+0x17a>
 8000458:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800045a:	6818      	ldr	r0, [r3, #0]
 800045c:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000460:	6818      	ldr	r0, [r3, #0]
 8000462:	4586      	cmp	lr, r0
 8000464:	d2fc      	bcs.n	8000460 <main+0x188>
 8000466:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000468:	6818      	ldr	r0, [r3, #0]
 800046a:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 800046e:	6818      	ldr	r0, [r3, #0]
 8000470:	4586      	cmp	lr, r0
 8000472:	d2fc      	bcs.n	800046e <main+0x196>
 8000474:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000476:	6818      	ldr	r0, [r3, #0]
 8000478:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 800047c:	6818      	ldr	r0, [r3, #0]
 800047e:	4586      	cmp	lr, r0
 8000480:	d2fc      	bcs.n	800047c <main+0x1a4>
 8000482:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000484:	6818      	ldr	r0, [r3, #0]
 8000486:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 800048a:	6818      	ldr	r0, [r3, #0]
 800048c:	4586      	cmp	lr, r0
 800048e:	d2fc      	bcs.n	800048a <main+0x1b2>
 8000490:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000492:	6818      	ldr	r0, [r3, #0]
 8000494:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000498:	6818      	ldr	r0, [r3, #0]
 800049a:	4586      	cmp	lr, r0
 800049c:	d2fc      	bcs.n	8000498 <main+0x1c0>
 800049e:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80004a0:	6818      	ldr	r0, [r3, #0]
 80004a2:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 80004a6:	6818      	ldr	r0, [r3, #0]
 80004a8:	4586      	cmp	lr, r0
 80004aa:	d2fc      	bcs.n	80004a6 <main+0x1ce>
 80004ac:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80004ae:	6818      	ldr	r0, [r3, #0]
 80004b0:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 80004b4:	6818      	ldr	r0, [r3, #0]
 80004b6:	4586      	cmp	lr, r0
 80004b8:	d2fc      	bcs.n	80004b4 <main+0x1dc>
 80004ba:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80004bc:	6818      	ldr	r0, [r3, #0]
 80004be:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 80004c2:	6818      	ldr	r0, [r3, #0]
 80004c4:	4586      	cmp	lr, r0
 80004c6:	d2fc      	bcs.n	80004c2 <main+0x1ea>
 80004c8:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80004ca:	6818      	ldr	r0, [r3, #0]
 80004cc:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 80004d0:	6818      	ldr	r0, [r3, #0]
 80004d2:	4586      	cmp	lr, r0
 80004d4:	d2fc      	bcs.n	80004d0 <main+0x1f8>
  ticks=0;
 80004d6:	601c      	str	r4, [r3, #0]
 80004d8:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80004da:	6818      	ldr	r0, [r3, #0]
 80004dc:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 80004e0:	6818      	ldr	r0, [r3, #0]
 80004e2:	4586      	cmp	lr, r0
 80004e4:	d2fc      	bcs.n	80004e0 <main+0x208>
 80004e6:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80004e8:	6818      	ldr	r0, [r3, #0]
 80004ea:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 80004ee:	6818      	ldr	r0, [r3, #0]
 80004f0:	4586      	cmp	lr, r0
 80004f2:	d2fc      	bcs.n	80004ee <main+0x216>
 80004f4:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80004f6:	6818      	ldr	r0, [r3, #0]
 80004f8:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 80004fc:	6818      	ldr	r0, [r3, #0]
 80004fe:	4586      	cmp	lr, r0
 8000500:	d2fc      	bcs.n	80004fc <main+0x224>
 8000502:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000504:	6818      	ldr	r0, [r3, #0]
 8000506:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 800050a:	6818      	ldr	r0, [r3, #0]
 800050c:	4586      	cmp	lr, r0
 800050e:	d2fc      	bcs.n	800050a <main+0x232>
 8000510:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000512:	6818      	ldr	r0, [r3, #0]
 8000514:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000518:	6818      	ldr	r0, [r3, #0]
 800051a:	4586      	cmp	lr, r0
 800051c:	d2fc      	bcs.n	8000518 <main+0x240>
 800051e:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000520:	6818      	ldr	r0, [r3, #0]
 8000522:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 8000526:	6818      	ldr	r0, [r3, #0]
 8000528:	4586      	cmp	lr, r0
 800052a:	d2fc      	bcs.n	8000526 <main+0x24e>
 800052c:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800052e:	6818      	ldr	r0, [r3, #0]
 8000530:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000534:	6818      	ldr	r0, [r3, #0]
 8000536:	4586      	cmp	lr, r0
 8000538:	d2fc      	bcs.n	8000534 <main+0x25c>
 800053a:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800053c:	6818      	ldr	r0, [r3, #0]
 800053e:	f100 0e64 	add.w	lr, r0, #100	; 0x64
 8000542:	e009      	b.n	8000558 <main+0x280>
 8000544:	48028100 	.word	0x48028100
 8000548:	2000ffc0 	.word	0x2000ffc0
 800054c:	10624dd3 	.word	0x10624dd3
 8000550:	e000ed00 	.word	0xe000ed00
 8000554:	20000460 	.word	0x20000460
    while(ticks<=aux){
 8000558:	6818      	ldr	r0, [r3, #0]
 800055a:	4586      	cmp	lr, r0
 800055c:	d2fc      	bcs.n	8000558 <main+0x280>
 800055e:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000560:	6818      	ldr	r0, [r3, #0]
 8000562:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000566:	6818      	ldr	r0, [r3, #0]
 8000568:	4586      	cmp	lr, r0
 800056a:	d2fc      	bcs.n	8000566 <main+0x28e>
 800056c:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800056e:	6818      	ldr	r0, [r3, #0]
 8000570:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000574:	6818      	ldr	r0, [r3, #0]
 8000576:	4586      	cmp	lr, r0
 8000578:	d2fc      	bcs.n	8000574 <main+0x29c>
 800057a:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800057c:	6818      	ldr	r0, [r3, #0]
 800057e:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 8000582:	6818      	ldr	r0, [r3, #0]
 8000584:	4586      	cmp	lr, r0
 8000586:	d2fc      	bcs.n	8000582 <main+0x2aa>
 8000588:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 800058a:	6818      	ldr	r0, [r3, #0]
 800058c:	f500 7e96 	add.w	lr, r0, #300	; 0x12c
    while(ticks<=aux){
 8000590:	6818      	ldr	r0, [r3, #0]
 8000592:	4586      	cmp	lr, r0
 8000594:	d2fc      	bcs.n	8000590 <main+0x2b8>
 8000596:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 8000598:	6818      	ldr	r0, [r3, #0]
 800059a:	f100 0e64 	add.w	lr, r0, #100	; 0x64
    while(ticks<=aux){
 800059e:	6818      	ldr	r0, [r3, #0]
 80005a0:	4586      	cmp	lr, r0
 80005a2:	d2fc      	bcs.n	800059e <main+0x2c6>
 80005a4:	604a      	str	r2, [r1, #4]
    uint32_t aux= delay+ticks;
 80005a6:	6818      	ldr	r0, [r3, #0]
 80005a8:	eb00 0e0c 	add.w	lr, r0, ip
    while(ticks<=aux){
 80005ac:	6818      	ldr	r0, [r3, #0]
 80005ae:	4586      	cmp	lr, r0
 80005b0:	d2fc      	bcs.n	80005ac <main+0x2d4>
  XMC_GPIO_ToggleOutput(LED1);//1
  delay_ms(DOT);  
  //"END"
  XMC_GPIO_ToggleOutput(LED1);//1
  delay_ms(REST); 
  ticks=0;
 80005b2:	601c      	str	r4, [r3, #0]
  XMC_GPIO_ToggleOutput(LED1);//1
 80005b4:	e6bd      	b.n	8000332 <main+0x5a>
 80005b6:	bf00      	nop

080005b8 <USB0_0_IRQHandler>:
**                     Public Function Definitions                            **
*******************************************************************************/

void USB0_0_IRQHandler(void)
{
  XMC_USBD_IRQHandler(&USB_runtime);
 80005b8:	4801      	ldr	r0, [pc, #4]	; (80005c0 <USB0_0_IRQHandler+0x8>)
 80005ba:	f001 b8bd 	b.w	8001738 <XMC_USBD_IRQHandler>
 80005be:	bf00      	nop
 80005c0:	20000000 	.word	0x20000000

080005c4 <USB_Init>:
}

/*The function initializes the USB core layer and register call backs. */
void USB_Init(void)
{
 80005c4:	b510      	push	{r4, lr}
  USBD_Initialize(&USB_runtime);
 80005c6:	4815      	ldr	r0, [pc, #84]	; (800061c <USB_Init+0x58>)
 80005c8:	f000 fb88 	bl	8000cdc <USBD_Initialize>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005cc:	4b14      	ldr	r3, [pc, #80]	; (8000620 <USB_Init+0x5c>)
 80005ce:	68da      	ldr	r2, [r3, #12]
 80005d0:	f3c2 2202 	ubfx	r2, r2, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005d4:	f1c2 0107 	rsb	r1, r2, #7
 80005d8:	2906      	cmp	r1, #6
 80005da:	bf28      	it	cs
 80005dc:	2106      	movcs	r1, #6
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005de:	b102      	cbz	r2, 80005e2 <USB_Init+0x1e>
 80005e0:	3a01      	subs	r2, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005e6:	408b      	lsls	r3, r1
 80005e8:	43db      	mvns	r3, r3
 80005ea:	4093      	lsls	r3, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ec:	009b      	lsls	r3, r3, #2
 80005ee:	4a0d      	ldr	r2, [pc, #52]	; (8000624 <USB_Init+0x60>)
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				device.Driver->DeviceConnect();
 80005f0:	480d      	ldr	r0, [pc, #52]	; (8000628 <USB_Init+0x64>)
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	f882 336b 	strb.w	r3, [r2, #875]	; 0x36b
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80005f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 63, 0));
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
  NVIC_EnableIRQ(USB0_0_IRQn);

  /* LUFA Class Line Encoding*/
  VirtualSerial_CDC_Interface.State.LineEncoding.BaudRateBPS = 9600;
 80005fc:	4b07      	ldr	r3, [pc, #28]	; (800061c <USB_Init+0x58>)
 80005fe:	f8c2 118c 	str.w	r1, [r2, #396]	; 0x18c
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000602:	60d1      	str	r1, [r2, #12]
 8000604:	6802      	ldr	r2, [r0, #0]
  VirtualSerial_CDC_Interface.State.LineEncoding.DataBits = 8;
 8000606:	2008      	movs	r0, #8
 8000608:	f883 002e 	strb.w	r0, [r3, #46]	; 0x2e
  VirtualSerial_CDC_Interface.State.LineEncoding.BaudRateBPS = 9600;
 800060c:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8000610:	68d2      	ldr	r2, [r2, #12]
 8000612:	6299      	str	r1, [r3, #40]	; 0x28

  /* USB Connection*/
  USB_Attach();
	
}
 8000614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000618:	4710      	bx	r2
 800061a:	bf00      	nop
 800061c:	20000000 	.word	0x20000000
 8000620:	e000ed00 	.word	0xe000ed00
 8000624:	e000e100 	.word	0xe000e100
 8000628:	20000524 	.word	0x20000524

0800062c <EVENT_USB_Device_Connect>:

/** Event handler for the library USB Connection event. */
void EVENT_USB_Device_Connect(void)
{
}
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop

08000630 <EVENT_USB_Device_Disconnect>:
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <EVENT_USB_Device_Reset>:
{
}

/** Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Reset(void)
{
 8000634:	b510      	push	{r4, lr}
  if(device.IsConfigured)
 8000636:	4c07      	ldr	r4, [pc, #28]	; (8000654 <EVENT_USB_Device_Reset+0x20>)
 8000638:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 800063c:	07db      	lsls	r3, r3, #31
 800063e:	d400      	bmi.n	8000642 <EVENT_USB_Device_Reset+0xe>
  {
    USB_Init();
    device.IsConfigured=0;
  }
}
 8000640:	bd10      	pop	{r4, pc}
    USB_Init();
 8000642:	f7ff ffbf 	bl	80005c4 <USB_Init>
    device.IsConfigured=0;
 8000646:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 800064a:	f36f 0300 	bfc	r3, #0, #1
 800064e:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
}
 8000652:	bd10      	pop	{r4, pc}
 8000654:	20000524 	.word	0x20000524

08000658 <EVENT_USB_Device_ConfigurationChanged>:

/* Event handler for the library USB Configuration Changed event. */
void EVENT_USB_Device_ConfigurationChanged(void)
{
 8000658:	b510      	push	{r4, lr}
  USBD_SetEndpointBuffer(CDC_NOTIFICATION_EPADDR, ep2_buf, 64);
 800065a:	4c0e      	ldr	r4, [pc, #56]	; (8000694 <EVENT_USB_Device_ConfigurationChanged+0x3c>)
 800065c:	2240      	movs	r2, #64	; 0x40
 800065e:	4621      	mov	r1, r4
 8000660:	2081      	movs	r0, #129	; 0x81
 8000662:	f000 fb7b 	bl	8000d5c <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer(CDC_TX_EPADDR, ep3_buf, 64);
 8000666:	2240      	movs	r2, #64	; 0x40
 8000668:	18a1      	adds	r1, r4, r2
 800066a:	2082      	movs	r0, #130	; 0x82
 800066c:	f000 fb76 	bl	8000d5c <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer(CDC_RX_EPADDR, ep4_buf, 64);
 8000670:	2240      	movs	r2, #64	; 0x40
 8000672:	f104 0180 	add.w	r1, r4, #128	; 0x80
 8000676:	2003      	movs	r0, #3
 8000678:	f000 fb70 	bl	8000d5c <USBD_SetEndpointBuffer>
  CDC_Device_ConfigureEndpoints(&VirtualSerial_CDC_Interface);
 800067c:	4806      	ldr	r0, [pc, #24]	; (8000698 <EVENT_USB_Device_ConfigurationChanged+0x40>)
 800067e:	f001 fb95 	bl	8001dac <CDC_Device_ConfigureEndpoints>

  device.IsConfigured = 1;
 8000682:	4a06      	ldr	r2, [pc, #24]	; (800069c <EVENT_USB_Device_ConfigurationChanged+0x44>)
 8000684:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
}
 8000690:	bd10      	pop	{r4, pc}
 8000692:	bf00      	nop
 8000694:	20000464 	.word	0x20000464
 8000698:	20000010 	.word	0x20000010
 800069c:	20000524 	.word	0x20000524

080006a0 <EVENT_USB_Device_ControlRequest>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_ControlRequest()
{
  CDC_Device_ProcessControlRequest(&VirtualSerial_CDC_Interface);
 80006a0:	4801      	ldr	r0, [pc, #4]	; (80006a8 <EVENT_USB_Device_ControlRequest+0x8>)
 80006a2:	f001 bd1f 	b.w	80020e4 <CDC_Device_ProcessControlRequest>
 80006a6:	bf00      	nop
 80006a8:	20000010 	.word	0x20000010

080006ac <EVENT_USB_Device_StartOfFrame>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <EVENT_USB_Device_WakeUp>:
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop

080006b4 <EVENT_USB_Device_Suspend>:
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <CALLBACK_USB_GetDescriptor>:
 */
uint16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
	const uint8_t  DescriptorType   = (wValue >> 8);
 80006b8:	0a01      	lsrs	r1, r0, #8
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
	uint16_t    Size    = NO_DESCRIPTOR;

	switch (DescriptorType)
 80006ba:	2902      	cmp	r1, #2
 80006bc:	d018      	beq.n	80006f0 <CALLBACK_USB_GetDescriptor+0x38>
 80006be:	2903      	cmp	r1, #3
 80006c0:	d009      	beq.n	80006d6 <CALLBACK_USB_GetDescriptor+0x1e>
 80006c2:	2901      	cmp	r1, #1
 80006c4:	d003      	beq.n	80006ce <CALLBACK_USB_GetDescriptor+0x16>
	const uint8_t  DescriptorNumber = (wValue & 0xFF);
 80006c6:	2000      	movs	r0, #0
 80006c8:	4603      	mov	r3, r0
					break;
			}
			break;
	}

	*DescriptorAddress = Address;
 80006ca:	6013      	str	r3, [r2, #0]
	return Size;
}
 80006cc:	4770      	bx	lr
	switch (DescriptorType)
 80006ce:	4b0a      	ldr	r3, [pc, #40]	; (80006f8 <CALLBACK_USB_GetDescriptor+0x40>)
	*DescriptorAddress = Address;
 80006d0:	6013      	str	r3, [r2, #0]
	switch (DescriptorType)
 80006d2:	2012      	movs	r0, #18
}
 80006d4:	4770      	bx	lr
	const uint8_t  DescriptorNumber = (wValue & 0xFF);
 80006d6:	b2c0      	uxtb	r0, r0
			switch (DescriptorNumber)
 80006d8:	2802      	cmp	r0, #2
 80006da:	d8f4      	bhi.n	80006c6 <CALLBACK_USB_GetDescriptor+0xe>
 80006dc:	4b07      	ldr	r3, [pc, #28]	; (80006fc <CALLBACK_USB_GetDescriptor+0x44>)
 80006de:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 80006e2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80006e6:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80006e8:	f8b0 0060 	ldrh.w	r0, [r0, #96]	; 0x60
	*DescriptorAddress = Address;
 80006ec:	6013      	str	r3, [r2, #0]
}
 80006ee:	4770      	bx	lr
			Address = &ConfigurationDescriptor;
 80006f0:	4b02      	ldr	r3, [pc, #8]	; (80006fc <CALLBACK_USB_GetDescriptor+0x44>)
	*DescriptorAddress = Address;
 80006f2:	6013      	str	r3, [r2, #0]
			Size    = sizeof(USB_Descriptor_Configuration_t);
 80006f4:	203e      	movs	r0, #62	; 0x3e
}
 80006f6:	4770      	bx	lr
 80006f8:	0800401c 	.word	0x0800401c
 80006fc:	08003fdc 	.word	0x08003fdc

08000700 <USBD_HandleEP0_Stall>:
/**
 * \brief Handle protocol stall on EP0
 *
 * Stalls EP0 and then restarts a new transfer including setting state to \ref IDLE.
 */
void USBD_HandleEP0_Stall() {
 8000700:	b510      	push	{r4, lr}
	/* When we stall ep0 as protocol stall, we go back into idle state and start a new read */
	device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0,1);
 8000702:	4c08      	ldr	r4, [pc, #32]	; (8000724 <USBD_HandleEP0_Stall+0x24>)
 8000704:	6823      	ldr	r3, [r4, #0]
 8000706:	2101      	movs	r1, #1
 8000708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800070a:	2080      	movs	r0, #128	; 0x80
 800070c:	4798      	blx	r3
	device.EP0_State = IDLE;
	device.Driver->EndpointReadStart(0,24);
 800070e:	6823      	ldr	r3, [r4, #0]
	device.EP0_State = IDLE;
 8000710:	2201      	movs	r2, #1
 8000712:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
	device.Driver->EndpointReadStart(0,24);
 8000716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8000718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	device.Driver->EndpointReadStart(0,24);
 800071c:	2118      	movs	r1, #24
 800071e:	2000      	movs	r0, #0
 8000720:	4718      	bx	r3
 8000722:	bf00      	nop
 8000724:	20000524 	.word	0x20000524

08000728 <USB_Device_ProcessControlRequest>:
 * \ref EVENT_USB_Device_ControlRequest function. There the user has the chance to complete
 * some custom request or override the handling of this function. If the user has handled the
 * request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
void USB_Device_ProcessControlRequest() {
 8000728:	b570      	push	{r4, r5, r6, lr}
	uint16_t status = 0;
	void *buffer;
	uint8_t Value;
	uint16_t Index;

	Value = USB_ControlRequest.wValue & 0x00FF;
 800072a:	4d9a      	ldr	r5, [pc, #616]	; (8000994 <USB_Device_ProcessControlRequest+0x26c>)

	/* Handling of descriptors */
	EVENT_USB_Device_ControlRequest();
	if (!device.IsSetupRecieved)
 800072c:	4c9a      	ldr	r4, [pc, #616]	; (8000998 <USB_Device_ProcessControlRequest+0x270>)
	Value = USB_ControlRequest.wValue & 0x00FF;
 800072e:	886e      	ldrh	r6, [r5, #2]
void USB_Device_ProcessControlRequest() {
 8000730:	b082      	sub	sp, #8
	uint16_t status = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	f8ad 3002 	strh.w	r3, [sp, #2]
	EVENT_USB_Device_ControlRequest();
 8000738:	f7ff ffb2 	bl	80006a0 <EVENT_USB_Device_ControlRequest>
	if (!device.IsSetupRecieved)
 800073c:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 8000740:	079b      	lsls	r3, r3, #30
 8000742:	d529      	bpl.n	8000798 <USB_Device_ProcessControlRequest+0x70>
		return;

	/* default request handling */
	switch (USB_ControlRequest.bRequest) {
 8000744:	786b      	ldrb	r3, [r5, #1]
	Value = USB_ControlRequest.wValue & 0x00FF;
 8000746:	b2f6      	uxtb	r6, r6
	switch (USB_ControlRequest.bRequest) {
 8000748:	2b0c      	cmp	r3, #12
 800074a:	d812      	bhi.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
 800074c:	e8df f003 	tbb	[pc, r3]
 8000750:	7411992f 	.word	0x7411992f
 8000754:	11078f11 	.word	0x11078f11
 8000758:	5426655e 	.word	0x5426655e
 800075c:	11          	.byte	0x11
 800075d:	00          	.byte	0x00
	case REQ_GetConfiguration:
		device.Driver->EndpointWrite(0,&device.Configuration,1);
		break;

	case REQ_GetDescriptor:
		length = CALLBACK_USB_GetDescriptor(USB_ControlRequest.wValue,USB_ControlRequest.wIndex,(void*)&buffer);
 800075e:	88a9      	ldrh	r1, [r5, #4]
 8000760:	8868      	ldrh	r0, [r5, #2]
 8000762:	aa01      	add	r2, sp, #4
 8000764:	b2c9      	uxtb	r1, r1
 8000766:	f7ff ffa7 	bl	80006b8 <CALLBACK_USB_GetDescriptor>
		if (length==0)
 800076a:	4606      	mov	r6, r0
 800076c:	2800      	cmp	r0, #0
 800076e:	f040 8097 	bne.w	80008a0 <USB_Device_ProcessControlRequest+0x178>
	device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0,1);
 8000772:	6823      	ldr	r3, [r4, #0]
 8000774:	2101      	movs	r1, #1
 8000776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000778:	2080      	movs	r0, #128	; 0x80
 800077a:	4798      	blx	r3
	device.Driver->EndpointReadStart(0,24);
 800077c:	6823      	ldr	r3, [r4, #0]
	device.EP0_State = IDLE;
 800077e:	2201      	movs	r2, #1
 8000780:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
	device.Driver->EndpointReadStart(0,24);
 8000784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000786:	2118      	movs	r1, #24
 8000788:	2000      	movs	r0, #0
 800078a:	4798      	blx	r3
		break;

	default:
		USBD_HandleEP0_Stall();
	}
	device.IsSetupRecieved = 0;
 800078c:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 8000790:	f36f 0341 	bfc	r3, #1, #1
 8000794:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
}
 8000798:	b002      	add	sp, #8
 800079a:	bd70      	pop	{r4, r5, r6, pc}
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 800079c:	4b7f      	ldr	r3, [pc, #508]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
 800079e:	781a      	ldrb	r2, [r3, #0]
 80007a0:	2a04      	cmp	r2, #4
 80007a2:	f000 80a5 	beq.w	80008f0 <USB_Device_ProcessControlRequest+0x1c8>
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b03      	cmp	r3, #3
 80007aa:	d1ef      	bne.n	800078c <USB_Device_ProcessControlRequest+0x64>
 80007ac:	e7e1      	b.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_DEVICE) {
 80007ae:	7828      	ldrb	r0, [r5, #0]
 80007b0:	f010 0003 	ands.w	r0, r0, #3
 80007b4:	f000 808b 	beq.w	80008ce <USB_Device_ProcessControlRequest+0x1a6>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_INTERFACE && USB_DeviceState == DEVICE_STATE_Configured) {
 80007b8:	2801      	cmp	r0, #1
 80007ba:	f000 80c8 	beq.w	800094e <USB_Device_ProcessControlRequest+0x226>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT) {
 80007be:	2802      	cmp	r0, #2
 80007c0:	d1d7      	bne.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 80007c2:	4a76      	ldr	r2, [pc, #472]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
			Index = USB_ControlRequest.wIndex & 0xFF & ENDPOINT_EPNUM_MASK;
 80007c4:	88ab      	ldrh	r3, [r5, #4]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 80007c6:	7812      	ldrb	r2, [r2, #0]
 80007c8:	2a04      	cmp	r2, #4
 80007ca:	d001      	beq.n	80007d0 <USB_Device_ProcessControlRequest+0xa8>
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d1d0      	bne.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
					device.Endpoints[Index].IsConfigured==1) {
 80007d0:	f003 030f 	and.w	r3, r3, #15
 80007d4:	222c      	movs	r2, #44	; 0x2c
 80007d6:	fb02 4303 	mla	r3, r2, r3, r4
 80007da:	7a1b      	ldrb	r3, [r3, #8]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 80007dc:	07d8      	lsls	r0, r3, #31
 80007de:	d5c8      	bpl.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
				device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 80007e0:	6822      	ldr	r2, [r4, #0]
				status = device.Endpoints[Index].IsHalted;
 80007e2:	f3c3 0380 	ubfx	r3, r3, #2, #1
				device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 80007e6:	6b15      	ldr	r5, [r2, #48]	; 0x30
				status = device.Endpoints[Index].IsHalted;
 80007e8:	f8ad 3002 	strh.w	r3, [sp, #2]
				device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 80007ec:	2202      	movs	r2, #2
 80007ee:	eb0d 0102 	add.w	r1, sp, r2
 80007f2:	2000      	movs	r0, #0
 80007f4:	47a8      	blx	r5
				break;
 80007f6:	e7c9      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 80007f8:	4b68      	ldr	r3, [pc, #416]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	2a04      	cmp	r2, #4
 80007fe:	d1d2      	bne.n	80007a6 <USB_Device_ProcessControlRequest+0x7e>
			device.InterfaceSettings[USB_ControlRequest.wIndex] = USB_ControlRequest.wValue;
 8000800:	88ab      	ldrh	r3, [r5, #4]
 8000802:	886a      	ldrh	r2, [r5, #2]
 8000804:	4423      	add	r3, r4
 8000806:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
			break;
 800080a:	e7bf      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
		device.Driver->EndpointWrite(0,&device.Configuration,1);
 800080c:	6823      	ldr	r3, [r4, #0]
 800080e:	4964      	ldr	r1, [pc, #400]	; (80009a0 <USB_Device_ProcessControlRequest+0x278>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	2201      	movs	r2, #1
 8000814:	2000      	movs	r0, #0
 8000816:	4798      	blx	r3
		break;
 8000818:	e7b8      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
		device.Configuration = Value;
 800081a:	f884 6139 	strb.w	r6, [r4, #313]	; 0x139
		EVENT_USB_Device_ConfigurationChanged();
 800081e:	f7ff ff1b 	bl	8000658 <EVENT_USB_Device_ConfigurationChanged>
		if (Value == 0) {
 8000822:	2e00      	cmp	r6, #0
 8000824:	d04c      	beq.n	80008c0 <USB_Device_ProcessControlRequest+0x198>
		if (device.IsConfigured == 1)
 8000826:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 800082a:	f013 0501 	ands.w	r5, r3, #1
 800082e:	d0a0      	beq.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
			USB_DeviceState = DEVICE_STATE_Configured;
 8000830:	4b5a      	ldr	r3, [pc, #360]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
 8000832:	2204      	movs	r2, #4
 8000834:	701a      	strb	r2, [r3, #0]
 8000836:	e7a9      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
		if (Value == FEATURE_SEL_TestMode) {
 8000838:	2e02      	cmp	r6, #2
 800083a:	d09a      	beq.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 800083c:	4b57      	ldr	r3, [pc, #348]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
 800083e:	781a      	ldrb	r2, [r3, #0]
 8000840:	2a04      	cmp	r2, #4
 8000842:	d079      	beq.n	8000938 <USB_Device_ProcessControlRequest+0x210>
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b03      	cmp	r3, #3
 8000848:	d193      	bne.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
			if (Value == FEATURE_SEL_EndpointHalt &&
 800084a:	2e00      	cmp	r6, #0
 800084c:	d191      	bne.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
 800084e:	782b      	ldrb	r3, [r5, #0]
 8000850:	f003 0303 	and.w	r3, r3, #3
 8000854:	2b02      	cmp	r3, #2
 8000856:	d18c      	bne.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
					(USB_ControlRequest.wIndex & 0x00FF) == 0x0) {
 8000858:	88ab      	ldrh	r3, [r5, #4]
					(USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT &&
 800085a:	b2db      	uxtb	r3, r3
 800085c:	2b00      	cmp	r3, #0
 800085e:	d188      	bne.n	8000772 <USB_Device_ProcessControlRequest+0x4a>
				device.Endpoints[0].IsHalted = 1;
 8000860:	7a23      	ldrb	r3, [r4, #8]
 8000862:	f043 0304 	orr.w	r3, r3, #4
 8000866:	7223      	strb	r3, [r4, #8]
				USBD_HandleEP0_Stall();
 8000868:	f7ff ff4a 	bl	8000700 <USBD_HandleEP0_Stall>
				break;
 800086c:	e78e      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
			USB_DeviceState = DEVICE_STATE_Default;
 800086e:	4b4b      	ldr	r3, [pc, #300]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
		if (Value == 0)
 8000870:	b356      	cbz	r6, 80008c8 <USB_Device_ProcessControlRequest+0x1a0>
			USB_DeviceState = DEVICE_STATE_Addressed;
 8000872:	2203      	movs	r2, #3
 8000874:	701a      	strb	r2, [r3, #0]
		device.Driver->DeviceSetAddress(Value,XMC_USBD_SET_ADDRESS_STAGE_SETUP);
 8000876:	6823      	ldr	r3, [r4, #0]
 8000878:	2100      	movs	r1, #0
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	4630      	mov	r0, r6
 800087e:	4798      	blx	r3
		break;
 8000880:	e784      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT) {
 8000882:	782b      	ldrb	r3, [r5, #0]
 8000884:	f003 0303 	and.w	r3, r3, #3
 8000888:	2b02      	cmp	r3, #2
 800088a:	d03b      	beq.n	8000904 <USB_Device_ProcessControlRequest+0x1dc>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_DEVICE) {
 800088c:	2b00      	cmp	r3, #0
 800088e:	f47f af70 	bne.w	8000772 <USB_Device_ProcessControlRequest+0x4a>
			 device.RemoteWakeUp = 0;
 8000892:	f894 213e 	ldrb.w	r2, [r4, #318]	; 0x13e
 8000896:	f363 0282 	bfi	r2, r3, #2, #1
 800089a:	f884 213e 	strb.w	r2, [r4, #318]	; 0x13e
			 break;
 800089e:	e775      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
			length = length < USB_ControlRequest.wLength ?
 80008a0:	88ea      	ldrh	r2, [r5, #6]
			ret = device.Driver->EndpointWrite(0,buffer,length);
 80008a2:	6823      	ldr	r3, [r4, #0]
 80008a4:	9901      	ldr	r1, [sp, #4]
 80008a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			length = length < USB_ControlRequest.wLength ?
 80008a8:	4290      	cmp	r0, r2
 80008aa:	bf28      	it	cs
 80008ac:	4616      	movcs	r6, r2
			ret = device.Driver->EndpointWrite(0,buffer,length);
 80008ae:	4632      	mov	r2, r6
 80008b0:	2000      	movs	r0, #0
 80008b2:	4798      	blx	r3
			device.Endpoints[0].InDataBuffer = (uint8_t *)((uint32_t)buffer + ret);
 80008b4:	9b01      	ldr	r3, [sp, #4]
			device.Endpoints[0].InDataLeft = length - ret;
 80008b6:	1a36      	subs	r6, r6, r0
			device.Endpoints[0].InDataBuffer = (uint8_t *)((uint32_t)buffer + ret);
 80008b8:	4418      	add	r0, r3
 80008ba:	e9c4 600a 	strd	r6, r0, [r4, #40]	; 0x28
 80008be:	e765      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
			USB_DeviceState = DEVICE_STATE_Addressed;
 80008c0:	4b36      	ldr	r3, [pc, #216]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
 80008c2:	2203      	movs	r2, #3
 80008c4:	701a      	strb	r2, [r3, #0]
			break;
 80008c6:	e761      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
			USB_DeviceState = DEVICE_STATE_Default;
 80008c8:	2202      	movs	r2, #2
 80008ca:	701a      	strb	r2, [r3, #0]
 80008cc:	e7d3      	b.n	8000876 <USB_Device_ProcessControlRequest+0x14e>
			status = device.RemoteWakeUp << 1 | device.SelfPowered;
 80008ce:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 80008d2:	f3c3 0280 	ubfx	r2, r3, #2, #1
 80008d6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80008da:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 80008de:	6822      	ldr	r2, [r4, #0]
			status = device.RemoteWakeUp << 1 | device.SelfPowered;
 80008e0:	f8ad 3002 	strh.w	r3, [sp, #2]
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 80008e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80008e6:	2202      	movs	r2, #2
 80008e8:	eb0d 0102 	add.w	r1, sp, r2
 80008ec:	4798      	blx	r3
			break;
 80008ee:	e74d      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
			device.Driver->EndpointWrite(0,&device.InterfaceSettings[USB_ControlRequest.wIndex],1);
 80008f0:	88a9      	ldrh	r1, [r5, #4]
 80008f2:	6823      	ldr	r3, [r4, #0]
 80008f4:	f501 719c 	add.w	r1, r1, #312	; 0x138
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	2201      	movs	r2, #1
 80008fc:	4421      	add	r1, r4
 80008fe:	2000      	movs	r0, #0
 8000900:	4798      	blx	r3
			break;
 8000902:	e743      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000904:	4b25      	ldr	r3, [pc, #148]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
			Index = USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK;
 8000906:	88a8      	ldrh	r0, [r5, #4]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b04      	cmp	r3, #4
 800090c:	d002      	beq.n	8000914 <USB_Device_ProcessControlRequest+0x1ec>
 800090e:	2800      	cmp	r0, #0
 8000910:	f47f af2f 	bne.w	8000772 <USB_Device_ProcessControlRequest+0x4a>
					device.Endpoints[Index].IsConfigured==1) {
 8000914:	222c      	movs	r2, #44	; 0x2c
 8000916:	f000 030f 	and.w	r3, r0, #15
 800091a:	fb02 4303 	mla	r3, r2, r3, r4
 800091e:	7a1a      	ldrb	r2, [r3, #8]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000920:	07d5      	lsls	r5, r2, #31
 8000922:	f57f af26 	bpl.w	8000772 <USB_Device_ProcessControlRequest+0x4a>
				device.Driver->EndpointStall(USB_ControlRequest.wIndex,0);
 8000926:	6821      	ldr	r1, [r4, #0]
				device.Endpoints[Index].IsHalted = 0;
 8000928:	f36f 0282 	bfc	r2, #2, #1
				device.Driver->EndpointStall(USB_ControlRequest.wIndex,0);
 800092c:	6a4d      	ldr	r5, [r1, #36]	; 0x24
				device.Endpoints[Index].IsHalted = 0;
 800092e:	721a      	strb	r2, [r3, #8]
				device.Driver->EndpointStall(USB_ControlRequest.wIndex,0);
 8000930:	2100      	movs	r1, #0
 8000932:	b2c0      	uxtb	r0, r0
 8000934:	47a8      	blx	r5
 8000936:	e729      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
			switch (Value) {
 8000938:	b1c6      	cbz	r6, 800096c <USB_Device_ProcessControlRequest+0x244>
 800093a:	2e01      	cmp	r6, #1
 800093c:	f47f af26 	bne.w	800078c <USB_Device_ProcessControlRequest+0x64>
				device.RemoteWakeUp = 1;
 8000940:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 8000944:	f043 0304 	orr.w	r3, r3, #4
 8000948:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
				break;
 800094c:	e71e      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_INTERFACE && USB_DeviceState == DEVICE_STATE_Configured) {
 800094e:	4b13      	ldr	r3, [pc, #76]	; (800099c <USB_Device_ProcessControlRequest+0x274>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b04      	cmp	r3, #4
 8000954:	f47f af0d 	bne.w	8000772 <USB_Device_ProcessControlRequest+0x4a>
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000958:	6823      	ldr	r3, [r4, #0]
 800095a:	2202      	movs	r2, #2
			status = 0;
 800095c:	2000      	movs	r0, #0
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 800095e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			status = 0;
 8000960:	f8ad 0002 	strh.w	r0, [sp, #2]
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000964:	eb0d 0102 	add.w	r1, sp, r2
 8000968:	4798      	blx	r3
			break;
 800096a:	e70f      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
				Index = USB_ControlRequest.wIndex & 0xFF & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK;
 800096c:	88a8      	ldrh	r0, [r5, #4]
				if (device.Endpoints[Index].IsConfigured == 0)
 800096e:	222c      	movs	r2, #44	; 0x2c
 8000970:	f000 030f 	and.w	r3, r0, #15
 8000974:	fb02 4303 	mla	r3, r2, r3, r4
 8000978:	7a1a      	ldrb	r2, [r3, #8]
 800097a:	07d1      	lsls	r1, r2, #31
 800097c:	f57f aef9 	bpl.w	8000772 <USB_Device_ProcessControlRequest+0x4a>
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
 8000980:	6821      	ldr	r1, [r4, #0]
					device.Endpoints[Index].IsHalted = 1;
 8000982:	f042 0204 	orr.w	r2, r2, #4
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
 8000986:	6a4d      	ldr	r5, [r1, #36]	; 0x24
					device.Endpoints[Index].IsHalted = 1;
 8000988:	721a      	strb	r2, [r3, #8]
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
 800098a:	2101      	movs	r1, #1
 800098c:	b2c0      	uxtb	r0, r0
 800098e:	47a8      	blx	r5
 8000990:	e6fc      	b.n	800078c <USB_Device_ProcessControlRequest+0x64>
 8000992:	bf00      	nop
 8000994:	20000aac 	.word	0x20000aac
 8000998:	20000524 	.word	0x20000524
 800099c:	20000aa8 	.word	0x20000aa8
 80009a0:	2000065d 	.word	0x2000065d

080009a4 <USBD_HandleEP0_IN>:
 * \brief Handle complete IN transfer on EP0
 *
 * In \ref IN_DATA state it starts a receive and switches to \ref OUT_STATUS state.
 * In \ref IN_STATUS state its starts a new read of setup packets and switches to \ref IDLE.
 */
void USBD_HandleEP0_IN() {
 80009a4:	b510      	push	{r4, lr}
	if (device.EP0_State == IN_DATA) {
 80009a6:	4c0c      	ldr	r4, [pc, #48]	; (80009d8 <USBD_HandleEP0_IN+0x34>)
 80009a8:	f894 313b 	ldrb.w	r3, [r4, #315]	; 0x13b
 80009ac:	2b02      	cmp	r3, #2
 80009ae:	d00a      	beq.n	80009c6 <USBD_HandleEP0_IN+0x22>
		/* Read zero length out data packet */
		device.Driver->EndpointReadStart(0,0);
		device.EP0_State = OUT_STATUS;
	}
	if (device.EP0_State == IN_STATUS) {
 80009b0:	2b03      	cmp	r3, #3
 80009b2:	d107      	bne.n	80009c4 <USBD_HandleEP0_IN+0x20>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 80009b4:	6823      	ldr	r3, [r4, #0]
 80009b6:	7920      	ldrb	r0, [r4, #4]
 80009b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009ba:	2118      	movs	r1, #24
 80009bc:	4798      	blx	r3
		device.EP0_State = IDLE;
 80009be:	2301      	movs	r3, #1
 80009c0:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
	}
}
 80009c4:	bd10      	pop	{r4, pc}
		device.Driver->EndpointReadStart(0,0);
 80009c6:	6823      	ldr	r3, [r4, #0]
 80009c8:	2100      	movs	r1, #0
 80009ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009cc:	4608      	mov	r0, r1
 80009ce:	4798      	blx	r3
		device.EP0_State = OUT_STATUS;
 80009d0:	2305      	movs	r3, #5
 80009d2:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
}
 80009d6:	bd10      	pop	{r4, pc}
 80009d8:	20000524 	.word	0x20000524

080009dc <USBD_HandleEP0_OUT>:
 * \brief Handle complete OUT transfer on EP0
 *
 * Handles the OUT packet based on the state of endpoint 0. Starts a new read for new SETUP packets, when in \ref OUT_STATUS.
 * When endpoint 0 is in \ref OUT_DATA state, it handles the received data and starts a write transaction for \ref IN_STATUS.
 */
void USBD_HandleEP0_OUT() {
 80009dc:	b510      	push	{r4, lr}
	if (device.EP0_State == OUT_DATA) {
 80009de:	4c0e      	ldr	r4, [pc, #56]	; (8000a18 <USBD_HandleEP0_OUT+0x3c>)
 80009e0:	f894 313b 	ldrb.w	r3, [r4, #315]	; 0x13b
 80009e4:	2b04      	cmp	r3, #4
 80009e6:	d00b      	beq.n	8000a00 <USBD_HandleEP0_OUT+0x24>
		USB_Device_ProcessControlRequest();
		/* Zero length packet for status stage */
		device.Driver->EndpointWrite(ENDPOINT_DIR_MASK & 0,0,0);
		device.EP0_State = IN_STATUS;
	}
	if (device.EP0_State == OUT_STATUS) {
 80009e8:	2b05      	cmp	r3, #5
 80009ea:	d000      	beq.n	80009ee <USBD_HandleEP0_OUT+0x12>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
		device.EP0_State = IDLE;
	}
}
 80009ec:	bd10      	pop	{r4, pc}
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 80009ee:	6823      	ldr	r3, [r4, #0]
 80009f0:	7920      	ldrb	r0, [r4, #4]
 80009f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009f4:	2118      	movs	r1, #24
 80009f6:	4798      	blx	r3
		device.EP0_State = IDLE;
 80009f8:	2301      	movs	r3, #1
 80009fa:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
}
 80009fe:	bd10      	pop	{r4, pc}
		USB_Device_ProcessControlRequest();
 8000a00:	f7ff fe92 	bl	8000728 <USB_Device_ProcessControlRequest>
		device.Driver->EndpointWrite(ENDPOINT_DIR_MASK & 0,0,0);
 8000a04:	6823      	ldr	r3, [r4, #0]
 8000a06:	2200      	movs	r2, #0
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	4611      	mov	r1, r2
 8000a0c:	4610      	mov	r0, r2
 8000a0e:	4798      	blx	r3
		device.EP0_State = IN_STATUS;
 8000a10:	2303      	movs	r3, #3
 8000a12:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
}
 8000a16:	bd10      	pop	{r4, pc}
 8000a18:	20000524 	.word	0x20000524

08000a1c <USBD_HandleEP0_SETUP>:
 * Handles the setup package an switches to correct state. If data is send from host to device it switches into \ref OUT_DATA state.
 * When the hosts sends all data within the setup package and \ref wLength equals zero, starts processing the request and sends a
 * in status reponse including the switch to \ref IN_STATUS.
 * When the host expects data from the device, the function processes the control request and switches to \ref IN_DATA state.
 */
void USBD_HandleEP0_SETUP() {
 8000a1c:	b570      	push	{r4, r5, r6, lr}
	/* read setup package from ep0 */
	int32_t ret_val = device.Driver->EndpointRead(0,(void*)&USB_ControlRequest,8);
 8000a1e:	4c1a      	ldr	r4, [pc, #104]	; (8000a88 <USBD_HandleEP0_SETUP+0x6c>)
 8000a20:	4d1a      	ldr	r5, [pc, #104]	; (8000a8c <USBD_HandleEP0_SETUP+0x70>)
 8000a22:	6823      	ldr	r3, [r4, #0]
 8000a24:	2208      	movs	r2, #8
 8000a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a28:	4629      	mov	r1, r5
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	4798      	blx	r3
#if NO_COPY_DRIVER
	MEMCPY(&USB_ControlRequest,device.Endpoints[0].OutBuffer,sizeof(USB_ControlRequest));
#endif
	device.IsSetupRecieved = true;
 8000a2e:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
	if (ret_val != 8 )
 8000a32:	2808      	cmp	r0, #8
	device.IsSetupRecieved = true;
 8000a34:	f043 0302 	orr.w	r3, r3, #2
 8000a38:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
	if (ret_val != 8 )
 8000a3c:	d10f      	bne.n	8000a5e <USBD_HandleEP0_SETUP+0x42>
		return;

	/* preprocess */
	/* if length is zero we have only a in_status phase */
	if (USB_ControlRequest.wLength==0) {
 8000a3e:	88ee      	ldrh	r6, [r5, #6]
 8000a40:	b176      	cbz	r6, 8000a60 <USBD_HandleEP0_SETUP+0x44>
		device.EP0_State = IN_STATUS;
		USB_Device_ProcessControlRequest();
		device.Driver->EndpointWrite(0,0,0);
	} else {
		if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION) {
 8000a42:	f995 3000 	ldrsb.w	r3, [r5]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	db17      	blt.n	8000a7a <USBD_HandleEP0_SETUP+0x5e>
			USB_Device_ProcessControlRequest();
		}
		else {
			device.EP0_State = OUT_DATA;
			/* Do not process request here, first read data */
			device.Driver->EndpointReadStart(0,USB_ControlRequest.wLength);
 8000a4a:	6823      	ldr	r3, [r4, #0]
			device.EP0_State = OUT_DATA;
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
			device.Driver->EndpointReadStart(0,USB_ControlRequest.wLength);
 8000a52:	4631      	mov	r1, r6
 8000a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		}
	}
}
 8000a56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			device.Driver->EndpointReadStart(0,USB_ControlRequest.wLength);
 8000a5a:	2000      	movs	r0, #0
 8000a5c:	4718      	bx	r3
}
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
		device.EP0_State = IN_STATUS;
 8000a60:	2303      	movs	r3, #3
 8000a62:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
		USB_Device_ProcessControlRequest();
 8000a66:	f7ff fe5f 	bl	8000728 <USB_Device_ProcessControlRequest>
		device.Driver->EndpointWrite(0,0,0);
 8000a6a:	6823      	ldr	r3, [r4, #0]
 8000a6c:	4632      	mov	r2, r6
 8000a6e:	4631      	mov	r1, r6
 8000a70:	4630      	mov	r0, r6
 8000a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 8000a74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		device.Driver->EndpointWrite(0,0,0);
 8000a78:	4718      	bx	r3
			device.EP0_State = IN_DATA;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
}
 8000a80:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			USB_Device_ProcessControlRequest();
 8000a84:	f7ff be50 	b.w	8000728 <USB_Device_ProcessControlRequest>
 8000a88:	20000524 	.word	0x20000524
 8000a8c:	20000aac 	.word	0x20000aac

08000a90 <USBD_SignalDeviceEventHandler>:
 * The device can have several events, where it notifies the application about.
 *
 * \note Not all events are available on all chip series. (Power Events are only supported on XMC4500)
 * \see USB_USBD_EVENT
 */
void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event) {
 8000a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a94:	b082      	sub	sp, #8
	int i;
	switch (event) {
 8000a96:	2809      	cmp	r0, #9
 8000a98:	d80b      	bhi.n	8000ab2 <USBD_SignalDeviceEventHandler+0x22>
 8000a9a:	e8df f000 	tbb	[pc, r0]
 8000a9e:	360d      	.short	0x360d
 8000aa0:	0a4d4540 	.word	0x0a4d4540
 8000aa4:	050a9488 	.word	0x050a9488
		EVENT_USB_Device_Suspend();
		break;
	default:
		return;
	}
}
 8000aa8:	b002      	add	sp, #8
 8000aaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		EVENT_USB_Device_StartOfFrame();
 8000aae:	f7ff bdfd 	b.w	80006ac <EVENT_USB_Device_StartOfFrame>
}
 8000ab2:	b002      	add	sp, #8
 8000ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		 memset(&device,0x0,sizeof(USB_Device_t));
 8000ab8:	4b48      	ldr	r3, [pc, #288]	; (8000bdc <USBD_SignalDeviceEventHandler+0x14c>)
		 USB_DeviceState = DEVICE_STATE_Powered;
 8000aba:	4849      	ldr	r0, [pc, #292]	; (8000be0 <USBD_SignalDeviceEventHandler+0x150>)
 8000abc:	2401      	movs	r4, #1
 8000abe:	7004      	strb	r4, [r0, #0]
		 memset(&device,0x0,sizeof(USB_Device_t));
 8000ac0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f003 f9ac 	bl	8003e24 <memset>
		 device.Driver = &Driver_USBD0;
 8000acc:	4945      	ldr	r1, [pc, #276]	; (8000be4 <USBD_SignalDeviceEventHandler+0x154>)
		 memset(&device,0x0,sizeof(USB_Device_t));
 8000ace:	4603      	mov	r3, r0
		 device.Endpoints[0].InBufferLength = 256;
 8000ad0:	f44f 7280 	mov.w	r2, #256	; 0x100
		 device.Driver = &Driver_USBD0;
 8000ad4:	6019      	str	r1, [r3, #0]
		 device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8000ad6:	69c9      	ldr	r1, [r1, #28]
 8000ad8:	9101      	str	r1, [sp, #4]
 8000ada:	eddd 7a01 	vldr	s15, [sp, #4]
		 device.Endpoints[0].OutBufferLength = 256;
 8000ade:	619a      	str	r2, [r3, #24]
		 device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 8000ae0:	f500 70a0 	add.w	r0, r0, #320	; 0x140
		 device.Endpoints[0].InBufferLength = 256;
 8000ae4:	e9c3 0208 	strd	r0, r2, [r3, #32]
		 device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8000ae8:	f503 7110 	add.w	r1, r3, #576	; 0x240
		 device.Endpoints[0].IsConfigured = 1;
 8000aec:	f241 0003 	movw	r0, #4099	; 0x1003
		 device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8000af0:	6159      	str	r1, [r3, #20]
		 device.Endpoints[0].IsConfigured = 1;
 8000af2:	8118      	strh	r0, [r3, #8]
		 device.EP0_State = IDLE;
 8000af4:	f883 413b 	strb.w	r4, [r3, #315]	; 0x13b
		 device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8000af8:	2100      	movs	r1, #0
 8000afa:	ee17 3a90 	vmov	r3, s15
 8000afe:	2240      	movs	r2, #64	; 0x40
 8000b00:	4608      	mov	r0, r1
}
 8000b02:	b002      	add	sp, #8
 8000b04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		 device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8000b08:	4718      	bx	r3
		 device.Driver->EndpointUnconfigure(0);
 8000b0a:	4b34      	ldr	r3, [pc, #208]	; (8000bdc <USBD_SignalDeviceEventHandler+0x14c>)
		 USB_DeviceState = DEVICE_STATE_Unattached;
 8000b0c:	4a34      	ldr	r2, [pc, #208]	; (8000be0 <USBD_SignalDeviceEventHandler+0x150>)
		 device.Driver->EndpointUnconfigure(0);
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	6a1b      	ldr	r3, [r3, #32]
		 USB_DeviceState = DEVICE_STATE_Unattached;
 8000b12:	2000      	movs	r0, #0
 8000b14:	7010      	strb	r0, [r2, #0]
}
 8000b16:	b002      	add	sp, #8
 8000b18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		 device.Driver->EndpointUnconfigure(0);
 8000b1c:	4718      	bx	r3
}
 8000b1e:	b002      	add	sp, #8
 8000b20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		EVENT_USB_Device_Connect();
 8000b24:	f7ff bd82 	b.w	800062c <EVENT_USB_Device_Connect>
		USB_DeviceState = DEVICE_STATE_Powered;
 8000b28:	4b2d      	ldr	r3, [pc, #180]	; (8000be0 <USBD_SignalDeviceEventHandler+0x150>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	701a      	strb	r2, [r3, #0]
}
 8000b2e:	b002      	add	sp, #8
 8000b30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		EVENT_USB_Device_Disconnect();
 8000b34:	f7ff bd7c 	b.w	8000630 <EVENT_USB_Device_Disconnect>
		device.EP0_State = IDLE;
 8000b38:	4f28      	ldr	r7, [pc, #160]	; (8000bdc <USBD_SignalDeviceEventHandler+0x14c>)
		USB_DeviceState = DEVICE_STATE_Default;
 8000b3a:	4a29      	ldr	r2, [pc, #164]	; (8000be0 <USBD_SignalDeviceEventHandler+0x150>)
		device.RemoteWakeUp = 0;
 8000b3c:	f897 313e 	ldrb.w	r3, [r7, #318]	; 0x13e
		device.EP0_State = IDLE;
 8000b40:	2601      	movs	r6, #1
		USB_DeviceState = DEVICE_STATE_Default;
 8000b42:	2102      	movs	r1, #2
		device.RemoteWakeUp = 0;
 8000b44:	f36f 0382 	bfc	r3, #2, #1
		USB_DeviceState = DEVICE_STATE_Default;
 8000b48:	7011      	strb	r1, [r2, #0]
		device.EP0_State = IDLE;
 8000b4a:	f887 613b 	strb.w	r6, [r7, #315]	; 0x13b
		device.RemoteWakeUp = 0;
 8000b4e:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
 8000b52:	2500      	movs	r5, #0
			device.Endpoints[i].InInUse = 0;
 8000b54:	f04f 082c 	mov.w	r8, #44	; 0x2c
 8000b58:	e001      	b.n	8000b5e <USBD_SignalDeviceEventHandler+0xce>
 8000b5a:	3501      	adds	r5, #1
 8000b5c:	3601      	adds	r6, #1
 8000b5e:	fb08 7405 	mla	r4, r8, r5, r7
 8000b62:	8923      	ldrh	r3, [r4, #8]
 8000b64:	f36f 1304 	bfc	r3, #4, #1
 8000b68:	8123      	strh	r3, [r4, #8]
			device.Endpoints[i].OutInUse = 0;
 8000b6a:	8923      	ldrh	r3, [r4, #8]
 8000b6c:	f36f 03c3 	bfc	r3, #3, #1
 8000b70:	8123      	strh	r3, [r4, #8]
			device.Endpoints[i].IsHalted = 0;
 8000b72:	7a23      	ldrb	r3, [r4, #8]
 8000b74:	f36f 0382 	bfc	r3, #2, #1
 8000b78:	7223      	strb	r3, [r4, #8]
			if (i!=0 && device.Endpoints[i].IsConfigured) {
 8000b7a:	2d00      	cmp	r5, #0
 8000b7c:	d0ed      	beq.n	8000b5a <USBD_SignalDeviceEventHandler+0xca>
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	07db      	lsls	r3, r3, #31
 8000b82:	d507      	bpl.n	8000b94 <USBD_SignalDeviceEventHandler+0x104>
				device.Driver->EndpointUnconfigure(device.Endpoints[i].Address);
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	7920      	ldrb	r0, [r4, #4]
 8000b88:	6a1b      	ldr	r3, [r3, #32]
 8000b8a:	4798      	blx	r3
				device.Endpoints[i].IsConfigured = 0;
 8000b8c:	7a23      	ldrb	r3, [r4, #8]
 8000b8e:	f023 0303 	bic.w	r3, r3, #3
 8000b92:	7223      	strb	r3, [r4, #8]
		for (i=0;i<(uint8_t)XMC_USBD_NUM_EPS; i++) {
 8000b94:	2e07      	cmp	r6, #7
 8000b96:	d1e0      	bne.n	8000b5a <USBD_SignalDeviceEventHandler+0xca>
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	7938      	ldrb	r0, [r7, #4]
			device.InterfaceSettings[i] = 0;
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f8a7 2138 	strh.w	r2, [r7, #312]	; 0x138
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ba4:	2118      	movs	r1, #24
}
 8000ba6:	b002      	add	sp, #8
 8000ba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000bac:	4718      	bx	r3
		device.PreSuspendDeviceState = USB_DeviceState;
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <USBD_SignalDeviceEventHandler+0x150>)
 8000bb0:	490a      	ldr	r1, [pc, #40]	; (8000bdc <USBD_SignalDeviceEventHandler+0x14c>)
 8000bb2:	7818      	ldrb	r0, [r3, #0]
 8000bb4:	f881 013a 	strb.w	r0, [r1, #314]	; 0x13a
		USB_DeviceState = DEVICE_STATE_Suspended;
 8000bb8:	2205      	movs	r2, #5
 8000bba:	701a      	strb	r2, [r3, #0]
}
 8000bbc:	b002      	add	sp, #8
 8000bbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		EVENT_USB_Device_Suspend();
 8000bc2:	f7ff bd77 	b.w	80006b4 <EVENT_USB_Device_Suspend>
		USB_DeviceState = device.PreSuspendDeviceState;
 8000bc6:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <USBD_SignalDeviceEventHandler+0x14c>)
 8000bc8:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <USBD_SignalDeviceEventHandler+0x150>)
 8000bca:	f892 213a 	ldrb.w	r2, [r2, #314]	; 0x13a
 8000bce:	701a      	strb	r2, [r3, #0]
}
 8000bd0:	b002      	add	sp, #8
 8000bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		EVENT_USB_Device_WakeUp();
 8000bd6:	f7ff bd6b 	b.w	80006b0 <EVENT_USB_Device_WakeUp>
 8000bda:	bf00      	nop
 8000bdc:	20000524 	.word	0x20000524
 8000be0:	20000aa8 	.word	0x20000aa8
 8000be4:	080040cc 	.word	0x080040cc

08000be8 <USBD_SignalEndpointEvent_Handler>:
 *
 * \param[in] ep_addr Endpoint address
 * \param[in] ep_event Endpoint event type
 *
 */
void USBD_SignalEndpointEvent_Handler (uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event) {
 8000be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	USBD_Endpoint_t *ep =  &device.Endpoints[ep_addr & ENDPOINT_EPNUM_MASK];
	uint8_t temp_num,temp_dir;
	int32_t data_count;
	/* store CurrentEndpoint and direction for restore after handling */
	temp_num = device.CurrentEndpoint;
 8000bea:	4c3a      	ldr	r4, [pc, #232]	; (8000cd4 <USBD_SignalEndpointEvent_Handler+0xec>)
 8000bec:	f000 030f 	and.w	r3, r0, #15
	temp_dir = device.CurrentDirection;
	/* select the given endpoint */
	device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
	device.CurrentDirection = ep_addr & ENDPOINT_DIR_MASK;
	/* choose what to do based on the event */
	switch (ep_event) {
 8000bf0:	2901      	cmp	r1, #1
	device.CurrentDirection = ep_addr & ENDPOINT_DIR_MASK;
 8000bf2:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
	temp_num = device.CurrentEndpoint;
 8000bf6:	f8b4 713c 	ldrh.w	r7, [r4, #316]	; 0x13c
	device.CurrentDirection = ep_addr & ENDPOINT_DIR_MASK;
 8000bfa:	f884 013d 	strb.w	r0, [r4, #317]	; 0x13d
	USBD_Endpoint_t *ep =  &device.Endpoints[ep_addr & ENDPOINT_EPNUM_MASK];
 8000bfe:	461e      	mov	r6, r3
	device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 8000c00:	f884 313c 	strb.w	r3, [r4, #316]	; 0x13c
	switch (ep_event) {
 8000c04:	d005      	beq.n	8000c12 <USBD_SignalEndpointEvent_Handler+0x2a>
 8000c06:	2902      	cmp	r1, #2
 8000c08:	d02e      	beq.n	8000c68 <USBD_SignalEndpointEvent_Handler+0x80>
 8000c0a:	b309      	cbz	r1, 8000c50 <USBD_SignalEndpointEvent_Handler+0x68>
		default:
			break;
		}
		break;
	}
	device.CurrentEndpoint = temp_num;
 8000c0c:	f8a4 713c 	strh.w	r7, [r4, #316]	; 0x13c
	device.CurrentDirection = temp_dir;
}
 8000c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		ep->IsOutRecieved = 1;
 8000c12:	252c      	movs	r5, #44	; 0x2c
 8000c14:	fb05 4503 	mla	r5, r5, r3, r4
 8000c18:	892a      	ldrh	r2, [r5, #8]
 8000c1a:	f042 0220 	orr.w	r2, r2, #32
 8000c1e:	812a      	strh	r2, [r5, #8]
		if (ep->OutBytesAvailable == 0) {
 8000c20:	68ea      	ldr	r2, [r5, #12]
 8000c22:	b94a      	cbnz	r2, 8000c38 <USBD_SignalEndpointEvent_Handler+0x50>
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 8000c24:	6823      	ldr	r3, [r4, #0]
			ep->OutOffset = 0; /* clear offset, new data is there */
 8000c26:	612a      	str	r2, [r5, #16]
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 8000c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c2a:	7928      	ldrb	r0, [r5, #4]
 8000c2c:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
 8000c30:	4798      	blx	r3
		switch(device.CurrentEndpoint) {
 8000c32:	f894 313c 	ldrb.w	r3, [r4, #316]	; 0x13c
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 8000c36:	60e8      	str	r0, [r5, #12]
		ep->OutInUse = 0;
 8000c38:	222c      	movs	r2, #44	; 0x2c
 8000c3a:	fb02 4606 	mla	r6, r2, r6, r4
 8000c3e:	8932      	ldrh	r2, [r6, #8]
 8000c40:	f36f 02c3 	bfc	r2, #3, #1
 8000c44:	8132      	strh	r2, [r6, #8]
		switch(device.CurrentEndpoint) {
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d1e0      	bne.n	8000c0c <USBD_SignalEndpointEvent_Handler+0x24>
			USBD_HandleEP0_OUT();
 8000c4a:	f7ff fec7 	bl	80009dc <USBD_HandleEP0_OUT>
			break;
 8000c4e:	e7dd      	b.n	8000c0c <USBD_SignalEndpointEvent_Handler+0x24>
		ep->OutInUse = 0;
 8000c50:	222c      	movs	r2, #44	; 0x2c
 8000c52:	fb02 4203 	mla	r2, r2, r3, r4
 8000c56:	8910      	ldrh	r0, [r2, #8]
 8000c58:	f361 00c3 	bfi	r0, r1, #3, #1
 8000c5c:	8110      	strh	r0, [r2, #8]
		switch(device.CurrentEndpoint) {
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d1d4      	bne.n	8000c0c <USBD_SignalEndpointEvent_Handler+0x24>
			USBD_HandleEP0_SETUP();
 8000c62:	f7ff fedb 	bl	8000a1c <USBD_HandleEP0_SETUP>
			break;
 8000c66:	e7d1      	b.n	8000c0c <USBD_SignalEndpointEvent_Handler+0x24>
		if (ep->InDataLeft> 0) {
 8000c68:	222c      	movs	r2, #44	; 0x2c
 8000c6a:	fb02 4503 	mla	r5, r2, r3, r4
 8000c6e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000c70:	bb22      	cbnz	r2, 8000cbc <USBD_SignalEndpointEvent_Handler+0xd4>
		} else if (ep->Number == 0 && ep->InBytesAvailable > 0 && ep->InBytesAvailable!=USB_ControlRequest.wLength && ep->InBytesAvailable % ep->MaxPacketSize == 0) {
 8000c72:	7928      	ldrb	r0, [r5, #4]
 8000c74:	0702      	lsls	r2, r0, #28
 8000c76:	d113      	bne.n	8000ca0 <USBD_SignalEndpointEvent_Handler+0xb8>
 8000c78:	69ea      	ldr	r2, [r5, #28]
 8000c7a:	b18a      	cbz	r2, 8000ca0 <USBD_SignalEndpointEvent_Handler+0xb8>
 8000c7c:	4916      	ldr	r1, [pc, #88]	; (8000cd8 <USBD_SignalEndpointEvent_Handler+0xf0>)
 8000c7e:	88c9      	ldrh	r1, [r1, #6]
 8000c80:	428a      	cmp	r2, r1
 8000c82:	d00d      	beq.n	8000ca0 <USBD_SignalEndpointEvent_Handler+0xb8>
 8000c84:	8929      	ldrh	r1, [r5, #8]
 8000c86:	f3c1 1186 	ubfx	r1, r1, #6, #7
 8000c8a:	fbb2 f5f1 	udiv	r5, r2, r1
 8000c8e:	fb01 2215 	mls	r2, r1, r5, r2
 8000c92:	b92a      	cbnz	r2, 8000ca0 <USBD_SignalEndpointEvent_Handler+0xb8>
			device.Driver->EndpointWrite(ep->Address,0,0);
 8000c94:	6823      	ldr	r3, [r4, #0]
 8000c96:	4611      	mov	r1, r2
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	4798      	blx	r3
		switch(device.CurrentEndpoint) {
 8000c9c:	f894 313c 	ldrb.w	r3, [r4, #316]	; 0x13c
		ep->InBytesAvailable = 0;
 8000ca0:	222c      	movs	r2, #44	; 0x2c
 8000ca2:	fb02 4606 	mla	r6, r2, r6, r4
 8000ca6:	2100      	movs	r1, #0
		ep->InInUse = 0;
 8000ca8:	8932      	ldrh	r2, [r6, #8]
		ep->InBytesAvailable = 0;
 8000caa:	61f1      	str	r1, [r6, #28]
		ep->InInUse = 0;
 8000cac:	f361 1204 	bfi	r2, r1, #4, #1
 8000cb0:	8132      	strh	r2, [r6, #8]
		switch(device.CurrentEndpoint) {
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d1aa      	bne.n	8000c0c <USBD_SignalEndpointEvent_Handler+0x24>
			USBD_HandleEP0_IN();
 8000cb6:	f7ff fe75 	bl	80009a4 <USBD_HandleEP0_IN>
			break;
 8000cba:	e7a7      	b.n	8000c0c <USBD_SignalEndpointEvent_Handler+0x24>
			data_count = device.Driver->EndpointWrite(ep->Address,ep->InDataBuffer,ep->InDataLeft);
 8000cbc:	6823      	ldr	r3, [r4, #0]
 8000cbe:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	7928      	ldrb	r0, [r5, #4]
 8000cc4:	4798      	blx	r3
			ep->InDataBuffer+= data_count;
 8000cc6:	e9d5 230a 	ldrd	r2, r3, [r5, #40]	; 0x28
			ep->InDataLeft -= data_count;
 8000cca:	1a12      	subs	r2, r2, r0
			ep->InDataBuffer+= data_count;
 8000ccc:	4418      	add	r0, r3
 8000cce:	e9c5 200a 	strd	r2, r0, [r5, #40]	; 0x28
}
 8000cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000cd4:	20000524 	.word	0x20000524
 8000cd8:	20000aac 	.word	0x20000aac

08000cdc <USBD_Initialize>:
 * \brief Initialize driver core and driver
 *
 * Intializes the USB driver core data structures and sets it into default state. Afterwards
 * it initializes the USB device controller driver and prepare it for connection via \ref USBD_Connect.
 */
int USBD_Initialize(XMC_USBD_t *usb_init) {
 8000cdc:	b538      	push	{r3, r4, r5, lr}
	int32_t status = 0;
	memset(&device,0x0,sizeof(USB_Device_t));
 8000cde:	4c16      	ldr	r4, [pc, #88]	; (8000d38 <USBD_Initialize+0x5c>)
int USBD_Initialize(XMC_USBD_t *usb_init) {
 8000ce0:	4605      	mov	r5, r0
	memset(&device,0x0,sizeof(USB_Device_t));
 8000ce2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4620      	mov	r0, r4
 8000cea:	f003 f89b 	bl	8003e24 <memset>
	USB_DeviceState = DEVICE_STATE_Unattached;
 8000cee:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <USBD_Initialize+0x60>)
	device.Driver = &Driver_USBD0;
 8000cf0:	4a13      	ldr	r2, [pc, #76]	; (8000d40 <USBD_Initialize+0x64>)
 8000cf2:	6022      	str	r2, [r4, #0]
	USB_DeviceState = DEVICE_STATE_Unattached;
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	7019      	strb	r1, [r3, #0]
	device.EP0_State = IDLE;
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	f884 113b 	strb.w	r1, [r4, #315]	; 0x13b
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 8000cfe:	f504 71a0 	add.w	r1, r4, #320	; 0x140
 8000d02:	6221      	str	r1, [r4, #32]
	device.Endpoints[0].InBufferLength = 256;
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8000d04:	f504 7110 	add.w	r1, r4, #576	; 0x240
	device.Endpoints[0].InBufferLength = 256;
 8000d08:	f44f 7380 	mov.w	r3, #256	; 0x100
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8000d0c:	6161      	str	r1, [r4, #20]
	device.Endpoints[0].OutBufferLength = 256;
	device.Endpoints[0].Direction = 0;
	device.Endpoints[0].IsConfigured = 1;
 8000d0e:	f241 0103 	movw	r1, #4099	; 0x1003
	device.Endpoints[0].IsEnabled = 1;
	device.Endpoints[0].MaxPacketSize = 64;

	/* First initalize the device */
	status = device.Driver->Initialize(usb_init);
 8000d12:	6852      	ldr	r2, [r2, #4]
	device.Endpoints[0].InBufferLength = 256;
 8000d14:	6263      	str	r3, [r4, #36]	; 0x24
	device.Endpoints[0].OutBufferLength = 256;
 8000d16:	61a3      	str	r3, [r4, #24]
	device.Endpoints[0].IsConfigured = 1;
 8000d18:	8121      	strh	r1, [r4, #8]
	status = device.Driver->Initialize(usb_init);
 8000d1a:	4628      	mov	r0, r5
 8000d1c:	4790      	blx	r2
	if (status != XMC_USBD_STATUS_OK)
 8000d1e:	b938      	cbnz	r0, 8000d30 <USBD_Initialize+0x54>
		return -1;

	/* then configure endpoint 0 */
	device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8000d20:	6823      	ldr	r3, [r4, #0]
 8000d22:	4605      	mov	r5, r0
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	2240      	movs	r2, #64	; 0x40
 8000d28:	4601      	mov	r1, r0
 8000d2a:	4798      	blx	r3
	if (status != XMC_USBD_STATUS_OK) {
		device.Driver->Uninitialize();
		return -1;
	}

	return 0;
 8000d2c:	4628      	mov	r0, r5
}
 8000d2e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 8000d30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop
 8000d38:	20000524 	.word	0x20000524
 8000d3c:	20000aa8 	.word	0x20000aa8
 8000d40:	080040cc 	.word	0x080040cc

08000d44 <USB_IsEnumDone>:
/**
 * \brief Is the enumeration finished?
 *
 * Tell the USB device controller driver if the enumeration interrupt have been reached
 */
int USB_IsEnumDone(void){
 8000d44:	b508      	push	{r3, lr}
	if (device.Driver->IsEnumDone())
 8000d46:	4b04      	ldr	r3, [pc, #16]	; (8000d58 <USB_IsEnumDone+0x14>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d4c:	4798      	blx	r3
		return 1;
	else
		return 0;
 }
 8000d4e:	3800      	subs	r0, #0
 8000d50:	bf18      	it	ne
 8000d52:	2001      	movne	r0, #1
 8000d54:	bd08      	pop	{r3, pc}
 8000d56:	bf00      	nop
 8000d58:	20000524 	.word	0x20000524

08000d5c <USBD_SetEndpointBuffer>:
 * \param[in] len Buffer length
 */
void USBD_SetEndpointBuffer(uint8_t addr,uint8_t *buf,uint16_t len) {
	uint8_t number  = addr & ENDPOINT_EPNUM_MASK;
	if (addr & ENDPOINT_DIR_MASK) {
		device.Endpoints[number].InBuffer = buf;
 8000d5c:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <USBD_SetEndpointBuffer+0x20>)
	if (addr & ENDPOINT_DIR_MASK) {
 8000d5e:	f010 0f80 	tst.w	r0, #128	; 0x80
	uint8_t number  = addr & ENDPOINT_EPNUM_MASK;
 8000d62:	f000 0c0f 	and.w	ip, r0, #15
		device.Endpoints[number].InBuffer = buf;
 8000d66:	f04f 002c 	mov.w	r0, #44	; 0x2c
 8000d6a:	fb00 330c 	mla	r3, r0, ip, r3
		device.Endpoints[number].InBufferLength = len;
 8000d6e:	bf14      	ite	ne
 8000d70:	e9c3 1208 	strdne	r1, r2, [r3, #32]
	} else {
		device.Endpoints[number].OutBuffer = buf;
		device.Endpoints[number].OutBufferLength = len;
 8000d74:	e9c3 1205 	strdeq	r1, r2, [r3, #20]
	}
}
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	20000524 	.word	0x20000524

08000d80 <XMC_USBD_lReadFifo>:
 *
 * @arg ep_num the endpoint to read for
 * @arg byte_count the byte count to read
 */
static void XMC_USBD_lReadFifo(const uint32_t ep_num,const uint32_t byte_count) 
{
 8000d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8000d84:	4d25      	ldr	r5, [pc, #148]	; (8000e1c <XMC_USBD_lReadFifo+0x9c>)
 8000d86:	eb05 0380 	add.w	r3, r5, r0, lsl #2
 8000d8a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8000d8e:	681b      	ldr	r3, [r3, #0]
  word_count = (byte_count >> 2U );
  temp_word_count = (word_count << 2U);
  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep)
 8000d90:	041b      	lsls	r3, r3, #16
 8000d92:	d401      	bmi.n	8000d98 <XMC_USBD_lReadFifo+0x18>

    /* save the amount of data */
    ep->xferCount += byte_count;
    ep->xferBuffer += byte_count;
  }
}
 8000d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if (ep->xferBuffer == NULL)
 8000d98:	f04f 0e34 	mov.w	lr, #52	; 0x34
 8000d9c:	fb0e 5e00 	mla	lr, lr, r0, r5
 8000da0:	f8de 2024 	ldr.w	r2, [lr, #36]	; 0x24
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	d0f5      	beq.n	8000d94 <XMC_USBD_lReadFifo+0x14>
    for (i = 0U;i < word_count; i++)
 8000da8:	ea5f 0891 	movs.w	r8, r1, lsr #2
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 8000dac:	f8d5 61e0 	ldr.w	r6, [r5, #480]	; 0x1e0
    for (i = 0U;i < word_count; i++)
 8000db0:	d00a      	beq.n	8000dc8 <XMC_USBD_lReadFifo+0x48>
 8000db2:	ea4f 0c88 	mov.w	ip, r8, lsl #2
 8000db6:	2300      	movs	r3, #0
 8000db8:	e001      	b.n	8000dbe <XMC_USBD_lReadFifo+0x3e>
      *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
 8000dba:	f8de 2024 	ldr.w	r2, [lr, #36]	; 0x24
 8000dbe:	6834      	ldr	r4, [r6, #0]
 8000dc0:	50d4      	str	r4, [r2, r3]
    for (i = 0U;i < word_count; i++)
 8000dc2:	3304      	adds	r3, #4
 8000dc4:	459c      	cmp	ip, r3
 8000dc6:	d1f8      	bne.n	8000dba <XMC_USBD_lReadFifo+0x3a>
  temp_word_count = (word_count << 2U);
 8000dc8:	f021 0303 	bic.w	r3, r1, #3
    if (byte_count!=temp_word_count)
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	d019      	beq.n	8000e04 <XMC_USBD_lReadFifo+0x84>
      temp_data = *fifo;
 8000dd0:	6837      	ldr	r7, [r6, #0]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 8000dd2:	d917      	bls.n	8000e04 <XMC_USBD_lReadFifo+0x84>
 8000dd4:	1ace      	subs	r6, r1, r3
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 8000dd6:	f04f 0e34 	mov.w	lr, #52	; 0x34
 8000dda:	ea4f 0c88 	mov.w	ip, r8, lsl #2
 8000dde:	00f6      	lsls	r6, r6, #3
 8000de0:	fb0e 5e00 	mla	lr, lr, r0, r5
 8000de4:	2200      	movs	r2, #0
 8000de6:	f04f 08ff 	mov.w	r8, #255	; 0xff
 8000dea:	fa08 f302 	lsl.w	r3, r8, r2
 8000dee:	403b      	ands	r3, r7
 8000df0:	40d3      	lsrs	r3, r2
 8000df2:	f8de 4024 	ldr.w	r4, [lr, #36]	; 0x24
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 8000df6:	3208      	adds	r2, #8
 8000df8:	42b2      	cmp	r2, r6
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 8000dfa:	f804 300c 	strb.w	r3, [r4, ip]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 8000dfe:	f10c 0c01 	add.w	ip, ip, #1
 8000e02:	d1f2      	bne.n	8000dea <XMC_USBD_lReadFifo+0x6a>
    ep->xferCount += byte_count;
 8000e04:	2334      	movs	r3, #52	; 0x34
 8000e06:	fb03 5000 	mla	r0, r3, r0, r5
 8000e0a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 8000e0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
    ep->xferCount += byte_count;
 8000e0e:	440a      	add	r2, r1
    ep->xferBuffer += byte_count;
 8000e10:	4419      	add	r1, r3
    ep->xferCount += byte_count;
 8000e12:	62c2      	str	r2, [r0, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 8000e14:	6241      	str	r1, [r0, #36]	; 0x24
}
 8000e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000864 	.word	0x20000864

08000e20 <XMC_USBD_lStartReadXfer>:
{
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 8000e20:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8000e22:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000e24:	6881      	ldr	r1, [r0, #8]
{
 8000e26:	b410      	push	{r4}
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 8000e28:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8000e2c:	1a9c      	subs	r4, r3, r2
 8000e2e:	428c      	cmp	r4, r1
  {
    ep->xferLength += ep->maxTransferSize;
 8000e30:	bf88      	it	hi
 8000e32:	1852      	addhi	r2, r2, r1
  }
  else
  {
    ep->xferLength = ep->xferTotal;
  }
  if (ep->address_u.address_st.number == 0U)
 8000e34:	7801      	ldrb	r1, [r0, #0]
    ep->xferLength = ep->xferTotal;
 8000e36:	bf98      	it	ls
 8000e38:	461a      	movls	r2, r3
  if (ep->address_u.address_st.number == 0U)
 8000e3a:	070c      	lsls	r4, r1, #28
 8000e3c:	6282      	str	r2, [r0, #40]	; 0x28
 8000e3e:	d11c      	bne.n	8000e7a <XMC_USBD_lStartReadXfer+0x5a>
	/* Setup the endpoint to receive 3 setup packages and one normal package.*/
	/* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t*)&data;
    ep0_data->b.pktcnt = 0x1U;
    ep0_data->b.supcnt = 0x3U;
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
 8000e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e44:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8000e48:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8000e4c:	4a18      	ldr	r2, [pc, #96]	; (8000eb0 <XMC_USBD_lStartReadXfer+0x90>)
 8000e4e:	f8d2 4208 	ldr.w	r4, [r2, #520]	; 0x208
 8000e52:	7b64      	ldrb	r4, [r4, #13]
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 8000e54:	f001 010f 	and.w	r1, r1, #15
 8000e58:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8000e5c:	b18c      	cbz	r4, 8000e82 <XMC_USBD_lStartReadXfer+0x62>
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 8000e5e:	f8d2 21c4 	ldr.w	r2, [r2, #452]	; 0x1c4
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 8000e62:	6113      	str	r3, [r2, #16]
 
  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8000e64:	6813      	ldr	r3, [r2, #0]
  epctl.b.cnak = 1U;
  epctl.b.epena = 1U;
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
}
 8000e66:	f85d 4b04 	ldr.w	r4, [sp], #4
  epctl.b.cnak = 1U;
 8000e6a:	f3c3 6107 	ubfx	r1, r3, #24, #8
 8000e6e:	f061 017b 	orn	r1, r1, #123	; 0x7b
 8000e72:	f361 631f 	bfi	r3, r1, #24, #8
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
 8000e76:	6013      	str	r3, [r2, #0]
}
 8000e78:	4770      	bx	lr
    if (ep->xferLength == 0U)
 8000e7a:	b93a      	cbnz	r2, 8000e8c <XMC_USBD_lStartReadXfer+0x6c>
 8000e7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000e80:	e7e4      	b.n	8000e4c <XMC_USBD_lStartReadXfer+0x2c>
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 8000e82:	f8d2 21c4 	ldr.w	r2, [r2, #452]	; 0x1c4
 8000e86:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8000e88:	6151      	str	r1, [r2, #20]
 8000e8a:	e7ea      	b.n	8000e62 <XMC_USBD_lStartReadXfer+0x42>
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
 8000e8c:	6844      	ldr	r4, [r0, #4]
 8000e8e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000e90:	f3c4 2cc6 	ubfx	ip, r4, #11, #7
 8000e94:	1ad2      	subs	r2, r2, r3
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8000e96:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <XMC_USBD_lStartReadXfer+0x94>)
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
 8000e98:	f10c 34ff 	add.w	r4, ip, #4294967295	; 0xffffffff
 8000e9c:	4414      	add	r4, r2
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8000e9e:	f3c2 0212 	ubfx	r2, r2, #0, #19
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
 8000ea2:	fbb4 f4fc 	udiv	r4, r4, ip
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8000ea6:	ea03 43c4 	and.w	r3, r3, r4, lsl #19
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	e7ce      	b.n	8000e4c <XMC_USBD_lStartReadXfer+0x2c>
 8000eae:	bf00      	nop
 8000eb0:	20000864 	.word	0x20000864
 8000eb4:	1ff80000 	.word	0x1ff80000

08000eb8 <XMC_USBD_lStartWriteXfer>:
 * to start a new in transfer
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartWriteXfer(XMC_USBD_EP_t *const ep) 
{
 8000eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000eba:	f890 e000 	ldrb.w	lr, [r0]
 8000ebe:	4d27      	ldr	r5, [pc, #156]	; (8000f5c <XMC_USBD_lStartWriteXfer+0xa4>)

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8000ec0:	6a86      	ldr	r6, [r0, #40]	; 0x28
 8000ec2:	6882      	ldr	r2, [r0, #8]
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000ec4:	f00e 0c0f 	and.w	ip, lr, #15
 8000ec8:	f10c 036a 	add.w	r3, ip, #106	; 0x6a
  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8000ecc:	f3c2 0212 	ubfx	r2, r2, #0, #19
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000ed0:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8000ed4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000ed6:	680c      	ldr	r4, [r1, #0]
  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8000ed8:	1b9f      	subs	r7, r3, r6
 8000eda:	4297      	cmp	r7, r2
  {
    ep->xferLength = ep->xferTotal;
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
 8000edc:	bf28      	it	cs
 8000ede:	18b3      	addcs	r3, r6, r2
 8000ee0:	6283      	str	r3, [r0, #40]	; 0x28
  }
  if (ep->xferLength == 0U)
 8000ee2:	b1d3      	cbz	r3, 8000f1a <XMC_USBD_lStartWriteXfer+0x62>
    size.b.xfersize = 0U;
    size.b.pktcnt = 1U;
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
 8000ee4:	f01e 0f0f 	tst.w	lr, #15
 8000ee8:	d022      	beq.n	8000f30 <XMC_USBD_lStartWriteXfer+0x78>
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8000eea:	6846      	ldr	r6, [r0, #4]
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8000eec:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8000eee:	f3c6 27c6 	ubfx	r7, r6, #11, #7
 8000ef2:	1a9b      	subs	r3, r3, r2
 8000ef4:	1e7e      	subs	r6, r7, #1
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8000ef6:	4a1a      	ldr	r2, [pc, #104]	; (8000f60 <XMC_USBD_lStartWriteXfer+0xa8>)
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8000ef8:	b2b6      	uxth	r6, r6
 8000efa:	fa16 f683 	uxtah	r6, r6, r3
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8000efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8000f02:	fbb6 f6f7 	udiv	r6, r6, r7
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8000f06:	ea02 42c6 	and.w	r2, r2, r6, lsl #19
 8000f0a:	4313      	orrs	r3, r2
    		 ep->maxPacketSize);
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8000f0c:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
 8000f10:	7b52      	ldrb	r2, [r2, #13]
 8000f12:	b9c2      	cbnz	r2, 8000f46 <XMC_USBD_lStartWriteXfer+0x8e>
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
 8000f14:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8000f16:	614a      	str	r2, [r1, #20]
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8000f18:	e001      	b.n	8000f1e <XMC_USBD_lStartWriteXfer+0x66>
 8000f1a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
  ctl.b.epena = 1U;
  ctl.b.cnak = 1U;
 8000f1e:	f3c4 6207 	ubfx	r2, r4, #24, #8
 8000f22:	f062 027b 	orn	r2, r2, #123	; 0x7b
 8000f26:	f362 641f 	bfi	r4, r2, #24, #8
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 8000f2a:	610b      	str	r3, [r1, #16]
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = ctl.d32;
 8000f2c:	600c      	str	r4, [r1, #0]
}
 8000f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8000f30:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8000f32:	1a9b      	subs	r3, r3, r2
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8000f34:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
 8000f38:	7b52      	ldrb	r2, [r2, #13]
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8000f3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8000f42:	2a00      	cmp	r2, #0
 8000f44:	d0e6      	beq.n	8000f14 <XMC_USBD_lStartWriteXfer+0x5c>
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8000f46:	2a01      	cmp	r2, #1
 8000f48:	d1e9      	bne.n	8000f1e <XMC_USBD_lStartWriteXfer+0x66>
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 8000f4a:	f8d5 01a4 	ldr.w	r0, [r5, #420]	; 0x1a4
 8000f4e:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8000f50:	fa02 f20c 	lsl.w	r2, r2, ip
 8000f54:	432a      	orrs	r2, r5
 8000f56:	6342      	str	r2, [r0, #52]	; 0x34
 8000f58:	e7e1      	b.n	8000f1e <XMC_USBD_lStartWriteXfer+0x66>
 8000f5a:	bf00      	nop
 8000f5c:	20000864 	.word	0x20000864
 8000f60:	1ff80000 	.word	0x1ff80000

08000f64 <XMC_USBD_GetCapabilities>:
  cap.event_reset = 1U;
  cap.event_resume = 1U;
  cap.event_suspend = 1U;
  cap.reserved = 0U;
  return cap;
}
 8000f64:	f240 10df 	movw	r0, #479	; 0x1df
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <XMC_USBD_DeviceConnect>:
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceConnect() 
{
  /* Just disable softdisconnect */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8000f6c:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <XMC_USBD_DeviceConnect+0x14>)
 8000f6e:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8000f72:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 0U;
 8000f74:	f36f 0341 	bfc	r3, #1, #1
  xmc_device.device_register->dctl = dctl.d32;
  return XMC_USBD_STATUS_OK;
}
 8000f78:	2000      	movs	r0, #0
  xmc_device.device_register->dctl = dctl.d32;
 8000f7a:	6053      	str	r3, [r2, #4]
}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	20000864 	.word	0x20000864

08000f84 <XMC_USBD_DeviceDisconnect>:
 * Disconnects the USB device from host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceDisconnect() 
{
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8000f84:	4b04      	ldr	r3, [pc, #16]	; (8000f98 <XMC_USBD_DeviceDisconnect+0x14>)
 8000f86:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8000f8a:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 1U;
 8000f8c:	f043 0302 	orr.w	r3, r3, #2
  xmc_device.device_register->dctl = dctl.d32;
  return XMC_USBD_STATUS_OK;
}
 8000f90:	2000      	movs	r0, #0
  xmc_device.device_register->dctl = dctl.d32;
 8000f92:	6053      	str	r3, [r2, #4]
}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20000864 	.word	0x20000864

08000f9c <XMC_USBD_EndpointReadStart>:

/**
 * Prepares the endpoint to read next OUT packet
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointReadStart(const uint8_t ep_addr, uint32_t size) 
{
 8000f9c:	b538      	push	{r3, r4, r5, lr}
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
  XMC_USBD_STATUS_t result;
	
  if (ep->outInUse || !ep->isConfigured)
 8000f9e:	4d12      	ldr	r5, [pc, #72]	; (8000fe8 <XMC_USBD_EndpointReadStart+0x4c>)
 8000fa0:	f000 020f 	and.w	r2, r0, #15
 8000fa4:	2334      	movs	r3, #52	; 0x34
 8000fa6:	fb03 5302 	mla	r3, r3, r2, r5
 8000faa:	6858      	ldr	r0, [r3, #4]
 8000fac:	f3c0 1400 	ubfx	r4, r0, #4, #1
 8000fb0:	06c0      	lsls	r0, r0, #27
 8000fb2:	d402      	bmi.n	8000fba <XMC_USBD_EndpointReadStart+0x1e>
 8000fb4:	7918      	ldrb	r0, [r3, #4]
 8000fb6:	0740      	lsls	r0, r0, #29
 8000fb8:	d401      	bmi.n	8000fbe <XMC_USBD_EndpointReadStart+0x22>
  {
    result = XMC_USBD_STATUS_ERROR;
 8000fba:	2001      	movs	r0, #1
    ep->outBytesAvailable = 0U;
    XMC_USBD_lStartReadXfer(ep);
    result= XMC_USBD_STATUS_OK;
  }
  return result;
}
 8000fbc:	bd38      	pop	{r3, r4, r5, pc}
    ep->xferTotal = size;
 8000fbe:	6958      	ldr	r0, [r3, #20]
    ep->outBytesAvailable = 0U;
 8000fc0:	611c      	str	r4, [r3, #16]
    ep->xferTotal = size;
 8000fc2:	4281      	cmp	r1, r0
 8000fc4:	bf28      	it	cs
 8000fc6:	4601      	movcs	r1, r0
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8000fc8:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    ep->xferTotal = size;
 8000fcc:	6319      	str	r1, [r3, #48]	; 0x30
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8000fce:	eb02 0080 	add.w	r0, r2, r0, lsl #2
    ep->xferBuffer = ep->outBuffer;
 8000fd2:	68d9      	ldr	r1, [r3, #12]
 8000fd4:	6259      	str	r1, [r3, #36]	; 0x24
    XMC_USBD_lStartReadXfer(ep);
 8000fd6:	eb05 0080 	add.w	r0, r5, r0, lsl #2
    ep->xferLength = 0U;
 8000fda:	e9c3 440a 	strd	r4, r4, [r3, #40]	; 0x28
    XMC_USBD_lStartReadXfer(ep);
 8000fde:	f7ff ff1f 	bl	8000e20 <XMC_USBD_lStartReadXfer>
    result= XMC_USBD_STATUS_OK;
 8000fe2:	4620      	mov	r0, r4
}
 8000fe4:	bd38      	pop	{r3, r4, r5, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000864 	.word	0x20000864

08000fec <XMC_USBD_DeviceSetAddress>:
 * Sets the USB device address.
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceSetAddress(const uint8_t address,const XMC_USBD_SET_ADDRESS_STAGE_t stage) 
{
  dcfg_data_t data;
  data.d32 = xmc_device.device_register->dcfg;
 8000fec:	4b04      	ldr	r3, [pc, #16]	; (8001000 <XMC_USBD_DeviceSetAddress+0x14>)
 8000fee:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8000ff2:	681a      	ldr	r2, [r3, #0]
  if (stage == XMC_USBD_SET_ADDRESS_STAGE_SETUP)
 8000ff4:	b911      	cbnz	r1, 8000ffc <XMC_USBD_DeviceSetAddress+0x10>
  {
    data.b.devaddr = address;
 8000ff6:	f360 120a 	bfi	r2, r0, #4, #7
    xmc_device.device_register->dcfg = data.d32;
 8000ffa:	601a      	str	r2, [r3, #0]
  }
	return XMC_USBD_STATUS_OK;
}
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	4770      	bx	lr
 8001000:	20000864 	.word	0x20000864

08001004 <XMC_USBD_EndpointStall>:
 * Set/clear stall on the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointStall(const uint8_t ep_addr, const bool stall) 
{
  depctl_data_t data;
  XMC_USBD_EP_t *ep = &xmc_device.ep[(ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK)];
 8001004:	f000 0c0f 	and.w	ip, r0, #15
  if (stall)
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001008:	2234      	movs	r2, #52	; 0x34
 800100a:	4b1c      	ldr	r3, [pc, #112]	; (800107c <XMC_USBD_EndpointStall+0x78>)
 800100c:	fb02 f20c 	mul.w	r2, r2, ip
 8001010:	5c9a      	ldrb	r2, [r3, r2]
 8001012:	f002 020f 	and.w	r2, r2, #15
  if (stall)
 8001016:	b1a9      	cbz	r1, 8001044 <XMC_USBD_EndpointStall+0x40>
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8001018:	0600      	lsls	r0, r0, #24
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800101a:	bf55      	itete	pl
 800101c:	eb03 0282 	addpl.w	r2, r3, r2, lsl #2
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001020:	326a      	addmi	r2, #106	; 0x6a
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001022:	f8d2 11c4 	ldrpl.w	r1, [r2, #452]	; 0x1c4
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001026:	f853 1022 	ldrmi.w	r1, [r3, r2, lsl #2]
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800102a:	680a      	ldr	r2, [r1, #0]
      data.b.stall = 1U;
 800102c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8001030:	600a      	str	r2, [r1, #0]
    }
    ep->isStalled = 1U;
 8001032:	2234      	movs	r2, #52	; 0x34
 8001034:	fb02 330c 	mla	r3, r2, ip, r3
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
		}
		ep->isStalled = 0U;
	}
	return XMC_USBD_STATUS_OK;
}
 8001038:	2000      	movs	r0, #0
    ep->isStalled = 1U;
 800103a:	791a      	ldrb	r2, [r3, #4]
 800103c:	f042 0220 	orr.w	r2, r2, #32
 8001040:	711a      	strb	r2, [r3, #4]
}
 8001042:	4770      	bx	lr
		if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8001044:	0601      	lsls	r1, r0, #24
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001046:	bf55      	itete	pl
 8001048:	eb03 0282 	addpl.w	r2, r3, r2, lsl #2
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 800104c:	326a      	addmi	r2, #106	; 0x6a
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800104e:	f8d2 01c4 	ldrpl.w	r0, [r2, #452]	; 0x1c4
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001052:	f853 0022 	ldrmi.w	r0, [r3, r2, lsl #2]
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001056:	6802      	ldr	r2, [r0, #0]
			data.b.stall = 0U;
 8001058:	f3c2 410f 	ubfx	r1, r2, #16, #16
 800105c:	f421 5181 	bic.w	r1, r1, #4128	; 0x1020
 8001060:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8001064:	f361 421f 	bfi	r2, r1, #16, #16
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8001068:	6002      	str	r2, [r0, #0]
		ep->isStalled = 0U;
 800106a:	2234      	movs	r2, #52	; 0x34
 800106c:	fb02 330c 	mla	r3, r2, ip, r3
}
 8001070:	2000      	movs	r0, #0
		ep->isStalled = 0U;
 8001072:	791a      	ldrb	r2, [r3, #4]
 8001074:	f36f 1245 	bfc	r2, #5, #1
 8001078:	711a      	strb	r2, [r3, #4]
}
 800107a:	4770      	bx	lr
 800107c:	20000864 	.word	0x20000864

08001080 <XMC_USBD_EndpointAbort>:

/**
 * Aborts the data transfer on the selected endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointAbort(const uint8_t ep_addr) {
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8001080:	f000 000f 	and.w	r0, r0, #15
  if (ep->address_u.address_st.direction)
 8001084:	2234      	movs	r2, #52	; 0x34
 8001086:	4b0d      	ldr	r3, [pc, #52]	; (80010bc <XMC_USBD_EndpointAbort+0x3c>)
 8001088:	fb00 f202 	mul.w	r2, r0, r2
 800108c:	1899      	adds	r1, r3, r2
 800108e:	569a      	ldrsb	r2, [r3, r2]
 8001090:	2a00      	cmp	r2, #0
  {
    ep->inInUse = 0U;
 8001092:	684a      	ldr	r2, [r1, #4]
 8001094:	bfb4      	ite	lt
 8001096:	f36f 02c3 	bfclt	r2, #3, #1
  }
  if (!ep->address_u.address_st.direction)
  {
    ep->outInUse = 0U;
 800109a:	f36f 1204 	bfcge	r2, #4, #1
 800109e:	604a      	str	r2, [r1, #4]
  }
  ep->isStalled = 0U;
 80010a0:	2234      	movs	r2, #52	; 0x34
 80010a2:	fb02 3300 	mla	r3, r2, r0, r3
  ep->outBytesAvailable = 0U;
 80010a6:	2000      	movs	r0, #0
  ep->isStalled = 0U;
 80010a8:	791a      	ldrb	r2, [r3, #4]
  ep->outBytesAvailable = 0U;
 80010aa:	6118      	str	r0, [r3, #16]
  ep->isStalled = 0U;
 80010ac:	f36f 1245 	bfc	r2, #5, #1
  ep->outOffset = 0U;
  ep->xferLength = 0U;
  ep->xferCount = 0U;
 80010b0:	e9c3 000a 	strd	r0, r0, [r3, #40]	; 0x28
  ep->isStalled = 0U;
 80010b4:	711a      	strb	r2, [r3, #4]
  ep->outOffset = 0U;
 80010b6:	6198      	str	r0, [r3, #24]
  ep->xferTotal = 0U;
 80010b8:	6318      	str	r0, [r3, #48]	; 0x30

  return XMC_USBD_STATUS_OK;
}
 80010ba:	4770      	bx	lr
 80010bc:	20000864 	.word	0x20000864

080010c0 <XMC_USBD_EndpointUnconfigure>:

/**
 * Unconfigure the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointUnconfigure(const uint8_t ep_addr) 
{
 80010c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  depctl_data_t data;
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 80010c2:	4b39      	ldr	r3, [pc, #228]	; (80011a8 <XMC_USBD_EndpointUnconfigure+0xe8>)
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 80010c4:	f000 000f 	and.w	r0, r0, #15
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
  /* if not configured return an error */
  if (!ep->isConfigured)
 80010c8:	2134      	movs	r1, #52	; 0x34
 80010ca:	fb00 f101 	mul.w	r1, r0, r1
 80010ce:	185a      	adds	r2, r3, r1
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 80010d0:	f8d3 41a4 	ldr.w	r4, [r3, #420]	; 0x1a4
  if (!ep->isConfigured)
 80010d4:	f892 c004 	ldrb.w	ip, [r2, #4]
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 80010d8:	69e6      	ldr	r6, [r4, #28]
  if (!ep->isConfigured)
 80010da:	f01c 0f04 	tst.w	ip, #4
 80010de:	d048      	beq.n	8001172 <XMC_USBD_EndpointUnconfigure+0xb2>
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 80010e0:	5c5f      	ldrb	r7, [r3, r1]
    /* disable the endpoint, deactivate it and only send naks */
    data.b.usbactep = 0U;
    data.b.epdis =  1U;
    data.b.snak =  1U;
    data.b.stall =  0U;
    ep->isConfigured =  0U;
 80010e2:	f02c 0c24 	bic.w	ip, ip, #36	; 0x24
 80010e6:	f882 c004 	strb.w	ip, [r2, #4]
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 80010ea:	f007 0c0f 	and.w	ip, r7, #15
    ep->isStalled =  0U;
    ep->outInUse =  0U;
 80010ee:	6857      	ldr	r7, [r2, #4]
 80010f0:	f36f 1704 	bfc	r7, #4, #1
 80010f4:	6057      	str	r7, [r2, #4]
    ep->inInUse =  0U;
 80010f6:	6857      	ldr	r7, [r2, #4]
 80010f8:	f36f 07c3 	bfc	r7, #3, #1
 80010fc:	6057      	str	r7, [r2, #4]
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80010fe:	565f      	ldrsb	r7, [r3, r1]
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 8001100:	2101      	movs	r1, #1
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001102:	2f00      	cmp	r7, #0
 8001104:	4635      	mov	r5, r6
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 8001106:	fa01 f10c 	lsl.w	r1, r1, ip
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 800110a:	db34      	blt.n	8001176 <XMC_USBD_EndpointUnconfigure+0xb6>
 800110c:	7912      	ldrb	r2, [r2, #4]
 800110e:	0792      	lsls	r2, r2, #30
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8001110:	ea6f 0101 	mvn.w	r1, r1
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001114:	d141      	bne.n	800119a <XMC_USBD_EndpointUnconfigure+0xda>
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8001116:	f10c 026a 	add.w	r2, ip, #106	; 0x6a
 800111a:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
 800111e:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8001122:	b28a      	uxth	r2, r1
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8001124:	f8c7 e000 	str.w	lr, [r7]
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8001128:	ea02 0706 	and.w	r7, r2, r6
 800112c:	f367 050f 	bfi	r5, r7, #0, #16
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8001130:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 8001134:	ea02 4216 	and.w	r2, r2, r6, lsr #16
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8001138:	f8dc 61c4 	ldr.w	r6, [ip, #452]	; 0x1c4
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 800113c:	f362 451f 	bfi	r5, r2, #16, #16
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8001140:	f04f 4790 	mov.w	r7, #1207959552	; 0x48000000
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001144:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8001148:	6037      	str	r7, [r6, #0]
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800114a:	7b52      	ldrb	r2, [r2, #13]
 800114c:	2a01      	cmp	r2, #1
 800114e:	d026      	beq.n	800119e <XMC_USBD_EndpointUnconfigure+0xde>
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 8001150:	2234      	movs	r2, #52	; 0x34
 8001152:	fb02 3000 	mla	r0, r2, r0, r3
    xmc_device.device_register->daintmsk = daintmsk.d32;
 8001156:	61e5      	str	r5, [r4, #28]
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 8001158:	8881      	ldrh	r1, [r0, #4]
  xmc_device.txfifomsk = (uint16_t)((uint32_t)xmc_device.txfifomsk & (uint32_t)(~((uint32_t)((uint32_t)1U << fifo_nr))));
 800115a:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 800115e:	f3c1 1083 	ubfx	r0, r1, #6, #4
 8001162:	2101      	movs	r1, #1
 8001164:	4081      	lsls	r1, r0
 8001166:	ea22 0201 	bic.w	r2, r2, r1
 800116a:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
    result = XMC_USBD_STATUS_OK;
 800116e:	2000      	movs	r0, #0
  }
  return result;
}
 8001170:	bdf0      	pop	{r4, r5, r6, r7, pc}
     result = XMC_USBD_STATUS_ERROR;
 8001172:	2001      	movs	r0, #1
}
 8001174:	bdf0      	pop	{r4, r5, r6, r7, pc}
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8001176:	f10c 076a 	add.w	r7, ip, #106	; 0x6a
 800117a:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
 800117e:	f853 7027 	ldr.w	r7, [r3, r7, lsl #2]
 8001182:	f8c7 e000 	str.w	lr, [r7]
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001186:	7917      	ldrb	r7, [r2, #4]
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8001188:	43c9      	mvns	r1, r1
 800118a:	b28a      	uxth	r2, r1
 800118c:	ea02 0e06 	and.w	lr, r2, r6
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001190:	07bf      	lsls	r7, r7, #30
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8001192:	f36e 050f 	bfi	r5, lr, #0, #16
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001196:	d0cb      	beq.n	8001130 <XMC_USBD_EndpointUnconfigure+0x70>
 8001198:	e7da      	b.n	8001150 <XMC_USBD_EndpointUnconfigure+0x90>
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 800119a:	b28a      	uxth	r2, r1
 800119c:	e7c8      	b.n	8001130 <XMC_USBD_EndpointUnconfigure+0x70>
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
 800119e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80011a0:	4011      	ands	r1, r2
 80011a2:	6361      	str	r1, [r4, #52]	; 0x34
 80011a4:	e7d4      	b.n	8001150 <XMC_USBD_EndpointUnconfigure+0x90>
 80011a6:	bf00      	nop
 80011a8:	20000864 	.word	0x20000864

080011ac <XMC_USBD_GetFrameNumber>:
 **/
uint16_t XMC_USBD_GetFrameNumber(void) 
{
  uint16_t result;
  dsts_data_t dsts;
  dsts.d32 = xmc_device.device_register->dsts;
 80011ac:	4b03      	ldr	r3, [pc, #12]	; (80011bc <XMC_USBD_GetFrameNumber+0x10>)
 80011ae:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80011b2:	6898      	ldr	r0, [r3, #8]
  result = (uint16_t)dsts.b.soffn;
  return result;
}
 80011b4:	f3c0 200d 	ubfx	r0, r0, #8, #14
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	20000864 	.word	0x20000864

080011c0 <XMC_USBD_IsEnumDone>:
 * This should not be used for the actual USB enumeration completion status. For the actual USB enumeration status,
 * the application layer should check for the completion of USB standard request Set configuration.
 **/
uint32_t XMC_USBD_IsEnumDone(void)
{
  return (uint32_t)((uint8_t)xmc_device.IsConnected && (uint8_t)xmc_device.IsPowered);
 80011c0:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <XMC_USBD_IsEnumDone+0x18>)
 80011c2:	f893 01fe 	ldrb.w	r0, [r3, #510]	; 0x1fe
 80011c6:	f000 0005 	and.w	r0, r0, #5
}
 80011ca:	f1a0 0005 	sub.w	r0, r0, #5
 80011ce:	fab0 f080 	clz	r0, r0
 80011d2:	0940      	lsrs	r0, r0, #5
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	20000864 	.word	0x20000864

080011dc <XMC_USBD_Uninitialize>:
	dctl.d32 = xmc_device.device_register->dctl;
 80011dc:	4807      	ldr	r0, [pc, #28]	; (80011fc <XMC_USBD_Uninitialize+0x20>)
{
 80011de:	b510      	push	{r4, lr}
	dctl.d32 = xmc_device.device_register->dctl;
 80011e0:	f8d0 41a4 	ldr.w	r4, [r0, #420]	; 0x1a4
 80011e4:	6863      	ldr	r3, [r4, #4]
  dctl.b.sftdiscon = 1U;
 80011e6:	f043 0302 	orr.w	r3, r3, #2
  memset((void*)&xmc_device,0U,sizeof(xmc_device));
 80011ea:	f44f 7202 	mov.w	r2, #520	; 0x208
 80011ee:	2100      	movs	r1, #0
  xmc_device.device_register->dctl = dctl.d32;
 80011f0:	6063      	str	r3, [r4, #4]
  memset((void*)&xmc_device,0U,sizeof(xmc_device));
 80011f2:	f002 fe17 	bl	8003e24 <memset>
}
 80011f6:	2000      	movs	r0, #0
 80011f8:	bd10      	pop	{r4, pc}
 80011fa:	bf00      	nop
 80011fc:	20000864 	.word	0x20000864

08001200 <XMC_USBD_EndpointConfigure>:
{
 8001200:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8001204:	4c9b      	ldr	r4, [pc, #620]	; (8001474 <XMC_USBD_EndpointConfigure+0x274>)
 8001206:	f8d4 31a4 	ldr.w	r3, [r4, #420]	; 0x1a4
{
 800120a:	4681      	mov	r9, r0
  ep =&xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 800120c:	f000 000f 	and.w	r0, r0, #15
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8001210:	69df      	ldr	r7, [r3, #28]
  ep =&xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8001212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8001216:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  memset((void*)ep,0x0U,sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
 800121a:	f04f 0a34 	mov.w	sl, #52	; 0x34
{
 800121e:	4615      	mov	r5, r2
 8001220:	460e      	mov	r6, r1
  memset((void*)ep,0x0U,sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
 8001222:	4652      	mov	r2, sl
 8001224:	2100      	movs	r1, #0
 8001226:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800122a:	f009 080f 	and.w	r8, r9, #15
 800122e:	f002 fdf9 	bl	8003e24 <memset>
  ep->address_u.address = ep_addr;
 8001232:	fb0a fc08 	mul.w	ip, sl, r8
 8001236:	eb04 010c 	add.w	r1, r4, ip
 800123a:	f804 900c 	strb.w	r9, [r4, ip]
  ep->isConfigured = 1U;
 800123e:	6848      	ldr	r0, [r1, #4]
 8001240:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8001244:	02db      	lsls	r3, r3, #11
 8001246:	f420 307e 	bic.w	r0, r0, #260096	; 0x3f800
 800124a:	f043 0304 	orr.w	r3, r3, #4
 800124e:	f020 0004 	bic.w	r0, r0, #4
 8001252:	4303      	orrs	r3, r0
 8001254:	604b      	str	r3, [r1, #4]
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8001256:	463a      	mov	r2, r7
  if (ep->address_u.address != 0U)
 8001258:	f1b9 0f00 	cmp.w	r9, #0
 800125c:	d07d      	beq.n	800135a <XMC_USBD_EndpointConfigure+0x15a>
 800125e:	688b      	ldr	r3, [r1, #8]
 8001260:	f64f 7ec0 	movw	lr, #65472	; 0xffc0
 8001264:	f36e 0312 	bfi	r3, lr, #0, #19
 8001268:	608b      	str	r3, [r1, #8]
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 800126a:	f814 c00c 	ldrb.w	ip, [r4, ip]
 800126e:	4b82      	ldr	r3, [pc, #520]	; (8001478 <XMC_USBD_EndpointConfigure+0x278>)
 8001270:	f00c 0c0f 	and.w	ip, ip, #15
 8001274:	fa4f f089 	sxtb.w	r0, r9
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 8001278:	eb04 0e8c 	add.w	lr, r4, ip, lsl #2
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 800127c:	f503 69e0 	add.w	r9, r3, #1792	; 0x700
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 8001280:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8001284:	61cb      	str	r3, [r1, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 8001286:	eb09 230c 	add.w	r3, r9, ip, lsl #8
 800128a:	60cb      	str	r3, [r1, #12]
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 800128c:	f8de 320c 	ldr.w	r3, [lr, #524]	; 0x20c
 8001290:	620b      	str	r3, [r1, #32]
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001292:	2800      	cmp	r0, #0
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 8001294:	f8de 3228 	ldr.w	r3, [lr, #552]	; 0x228
 8001298:	614b      	str	r3, [r1, #20]
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 800129a:	da7a      	bge.n	8001392 <XMC_USBD_EndpointConfigure+0x192>
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 800129c:	f10c 036a 	add.w	r3, ip, #106	; 0x6a
 80012a0:	f854 9023 	ldr.w	r9, [r4, r3, lsl #2]
		data.b.usbactep = 1U;
 80012a4:	f006 0303 	and.w	r3, r6, #3
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 80012a8:	f8d9 e000 	ldr.w	lr, [r9]
		data.b.usbactep = 1U;
 80012ac:	049b      	lsls	r3, r3, #18
 80012ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012b2:	f42e 2e48 	bic.w	lr, lr, #819200	; 0xc8000
 80012b6:	ea43 0e0e 	orr.w	lr, r3, lr
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 80012ba:	2e00      	cmp	r6, #0
 80012bc:	d074      	beq.n	80013a8 <XMC_USBD_EndpointConfigure+0x1a8>
			data.b.mps = ep_max_packet_size;
 80012be:	f365 0e0a 	bfi	lr, r5, #0, #11
		data.b.stall = 0U;
 80012c2:	f3ce 430f 	ubfx	r3, lr, #16, #16
 80012c6:	f423 5381 	bic.w	r3, r3, #4128	; 0x1020
 80012ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 80012ce:	f8b4 a1fc 	ldrh.w	sl, [r4, #508]	; 0x1fc
		data.b.stall = 0U;
 80012d2:	f363 4e1f 	bfi	lr, r3, #16, #16
  uint16_t mask = 1U;
 80012d6:	2101      	movs	r1, #1
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 80012d8:	2300      	movs	r3, #0
 80012da:	ea1a 0f01 	tst.w	sl, r1
    mask = (uint16_t)(mask << 1U);
 80012de:	ea4f 0b41 	mov.w	fp, r1, lsl #1
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 80012e2:	f000 809d 	beq.w	8001420 <XMC_USBD_EndpointConfigure+0x220>
 80012e6:	3301      	adds	r3, #1
 80012e8:	2b07      	cmp	r3, #7
    mask = (uint16_t)(mask << 1U);
 80012ea:	fa1f f18b 	uxth.w	r1, fp
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 80012ee:	d1f4      	bne.n	80012da <XMC_USBD_EndpointConfigure+0xda>
  if ((xmc_device.txfifomsk & mask) == 0U)
 80012f0:	ea11 0f0a 	tst.w	r1, sl
 80012f4:	f000 8096 	beq.w	8001424 <XMC_USBD_EndpointConfigure+0x224>
 80012f8:	2300      	movs	r3, #0
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 80012fa:	2134      	movs	r1, #52	; 0x34
 80012fc:	fb01 4808 	mla	r8, r1, r8, r4
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8001300:	2101      	movs	r1, #1
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 8001302:	f8b8 a004 	ldrh.w	sl, [r8, #4]
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8001306:	fa01 f10c 	lsl.w	r1, r1, ip
 800130a:	b289      	uxth	r1, r1
		data.b.txfnum = ep->txFifoNum;
 800130c:	f363 5e99 	bfi	lr, r3, #22, #4
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 8001310:	f363 1a89 	bfi	sl, r3, #6, #4
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001314:	2800      	cmp	r0, #0
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8001316:	ea41 0307 	orr.w	r3, r1, r7
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 800131a:	f8a8 a004 	strh.w	sl, [r8, #4]
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 800131e:	f363 020f 	bfi	r2, r3, #0, #16
		xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
 8001322:	f8c9 e000 	str.w	lr, [r9]
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001326:	f280 8082 	bge.w	800142e <XMC_USBD_EndpointConfigure+0x22e>
 800132a:	2e00      	cmp	r6, #0
 800132c:	d167      	bne.n	80013fe <XMC_USBD_EndpointConfigure+0x1fe>
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800132e:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 8001332:	f8dc 01c4 	ldr.w	r0, [ip, #452]	; 0x1c4
 8001336:	6803      	ldr	r3, [r0, #0]
		data.b.usbactep = 1U;
 8001338:	f423 2348 	bic.w	r3, r3, #819200	; 0xc8000
 800133c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
			switch(ep_max_packet_size)
 8001340:	2d20      	cmp	r5, #32
 8001342:	f000 808b 	beq.w	800145c <XMC_USBD_EndpointConfigure+0x25c>
 8001346:	d860      	bhi.n	800140a <XMC_USBD_EndpointConfigure+0x20a>
 8001348:	2d08      	cmp	r5, #8
 800134a:	f000 8083 	beq.w	8001454 <XMC_USBD_EndpointConfigure+0x254>
 800134e:	2d10      	cmp	r5, #16
 8001350:	d148      	bne.n	80013e4 <XMC_USBD_EndpointConfigure+0x1e4>
					data.b.mps = 0x2U;
 8001352:	2502      	movs	r5, #2
 8001354:	f365 030a 	bfi	r3, r5, #0, #11
					break;
 8001358:	e044      	b.n	80013e4 <XMC_USBD_EndpointConfigure+0x1e4>
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
 800135a:	688b      	ldr	r3, [r1, #8]
 800135c:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8001360:	f36e 0312 	bfi	r3, lr, #0, #19
 8001364:	608b      	str	r3, [r1, #8]
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 8001366:	f814 c00c 	ldrb.w	ip, [r4, ip]
 800136a:	4b43      	ldr	r3, [pc, #268]	; (8001478 <XMC_USBD_EndpointConfigure+0x278>)
 800136c:	f00c 0c0f 	and.w	ip, ip, #15
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 8001370:	eb04 0e8c 	add.w	lr, r4, ip, lsl #2
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 8001374:	4648      	mov	r0, r9
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 8001376:	f503 69e0 	add.w	r9, r3, #1792	; 0x700
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 800137a:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 800137e:	61cb      	str	r3, [r1, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 8001380:	eb09 230c 	add.w	r3, r9, ip, lsl #8
 8001384:	60cb      	str	r3, [r1, #12]
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 8001386:	f8de 320c 	ldr.w	r3, [lr, #524]	; 0x20c
 800138a:	620b      	str	r3, [r1, #32]
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 800138c:	f8de 3228 	ldr.w	r3, [lr, #552]	; 0x228
 8001390:	614b      	str	r3, [r1, #20]
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001392:	b9a6      	cbnz	r6, 80013be <XMC_USBD_EndpointConfigure+0x1be>
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001394:	f10c 036a 	add.w	r3, ip, #106	; 0x6a
 8001398:	f854 9023 	ldr.w	r9, [r4, r3, lsl #2]
 800139c:	f8d9 e000 	ldr.w	lr, [r9]
		data.b.usbactep = 1U;
 80013a0:	f42e 2e48 	bic.w	lr, lr, #819200	; 0xc8000
 80013a4:	f44e 4e00 	orr.w	lr, lr, #32768	; 0x8000
			switch(ep_max_packet_size)
 80013a8:	2d20      	cmp	r5, #32
 80013aa:	d05f      	beq.n	800146c <XMC_USBD_EndpointConfigure+0x26c>
 80013ac:	d832      	bhi.n	8001414 <XMC_USBD_EndpointConfigure+0x214>
 80013ae:	2d08      	cmp	r5, #8
 80013b0:	d058      	beq.n	8001464 <XMC_USBD_EndpointConfigure+0x264>
 80013b2:	2d10      	cmp	r5, #16
 80013b4:	d185      	bne.n	80012c2 <XMC_USBD_EndpointConfigure+0xc2>
				data.b.mps = 0x2U;
 80013b6:	2302      	movs	r3, #2
 80013b8:	f363 0e0a 	bfi	lr, r3, #0, #11
				break;
 80013bc:	e781      	b.n	80012c2 <XMC_USBD_EndpointConfigure+0xc2>
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 80013be:	eb04 038c 	add.w	r3, r4, ip, lsl #2
		data.b.usbactep = 1U;
 80013c2:	f006 0603 	and.w	r6, r6, #3
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 80013c6:	f8d3 01c4 	ldr.w	r0, [r3, #452]	; 0x1c4
 80013ca:	6803      	ldr	r3, [r0, #0]
		data.b.usbactep = 1U;
 80013cc:	04b6      	lsls	r6, r6, #18
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 80013ce:	2101      	movs	r1, #1
		data.b.usbactep = 1U;
 80013d0:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 80013d4:	fa01 f10c 	lsl.w	r1, r1, ip
		data.b.usbactep = 1U;
 80013d8:	f423 2348 	bic.w	r3, r3, #819200	; 0xc8000
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 80013dc:	b289      	uxth	r1, r1
		data.b.usbactep = 1U;
 80013de:	4333      	orrs	r3, r6
			data.b.mps = ep_max_packet_size;
 80013e0:	f365 030a 	bfi	r3, r5, #0, #11
		daintmsk.ep.out |=(uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
 80013e4:	ea41 4117 	orr.w	r1, r1, r7, lsr #16
 80013e8:	f361 421f 	bfi	r2, r1, #16, #16
		data.b.stall =(uint8_t) 0U;
 80013ec:	f3c3 410f 	ubfx	r1, r3, #16, #16
 80013f0:	f421 5181 	bic.w	r1, r1, #4128	; 0x1020
 80013f4:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 80013f8:	f361 431f 	bfi	r3, r1, #16, #16
		xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
 80013fc:	6003      	str	r3, [r0, #0]
  xmc_device.device_register->daintmsk = daintmsk.d32;
 80013fe:	f8d4 31a4 	ldr.w	r3, [r4, #420]	; 0x1a4
}
 8001402:	2000      	movs	r0, #0
  xmc_device.device_register->daintmsk = daintmsk.d32;
 8001404:	61da      	str	r2, [r3, #28]
}
 8001406:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch(ep_max_packet_size)
 800140a:	2d40      	cmp	r5, #64	; 0x40
 800140c:	d1ea      	bne.n	80013e4 <XMC_USBD_EndpointConfigure+0x1e4>
					data.b.mps = 0x0U;
 800140e:	f36f 030a 	bfc	r3, #0, #11
					break;
 8001412:	e7e7      	b.n	80013e4 <XMC_USBD_EndpointConfigure+0x1e4>
			switch(ep_max_packet_size)
 8001414:	2d40      	cmp	r5, #64	; 0x40
 8001416:	f47f af54 	bne.w	80012c2 <XMC_USBD_EndpointConfigure+0xc2>
				data.b.mps = 0x0U;
 800141a:	f36f 0e0a 	bfc	lr, #0, #11
				break;
 800141e:	e750      	b.n	80012c2 <XMC_USBD_EndpointConfigure+0xc2>
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 8001420:	f003 030f 	and.w	r3, r3, #15
    xmc_device.txfifomsk |= mask;
 8001424:	ea4a 0101 	orr.w	r1, sl, r1
 8001428:	f8a4 11fc 	strh.w	r1, [r4, #508]	; 0x1fc
    result=i;
 800142c:	e765      	b.n	80012fa <XMC_USBD_EndpointConfigure+0xfa>
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800142e:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 8001432:	f8dc 01c4 	ldr.w	r0, [ip, #452]	; 0x1c4
		data.b.usbactep = 1U;
 8001436:	f006 0c03 	and.w	ip, r6, #3
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800143a:	6803      	ldr	r3, [r0, #0]
		data.b.usbactep = 1U;
 800143c:	ea4f 4c8c 	mov.w	ip, ip, lsl #18
 8001440:	f44c 4c00 	orr.w	ip, ip, #32768	; 0x8000
 8001444:	f423 2348 	bic.w	r3, r3, #819200	; 0xc8000
 8001448:	ea4c 0303 	orr.w	r3, ip, r3
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 800144c:	2e00      	cmp	r6, #0
 800144e:	f43f af77 	beq.w	8001340 <XMC_USBD_EndpointConfigure+0x140>
 8001452:	e7c5      	b.n	80013e0 <XMC_USBD_EndpointConfigure+0x1e0>
					data.b.mps = 0x3U;
 8001454:	2503      	movs	r5, #3
 8001456:	f365 030a 	bfi	r3, r5, #0, #11
					break;
 800145a:	e7c3      	b.n	80013e4 <XMC_USBD_EndpointConfigure+0x1e4>
					data.b.mps = 0x1U;
 800145c:	2501      	movs	r5, #1
 800145e:	f365 030a 	bfi	r3, r5, #0, #11
					break;
 8001462:	e7bf      	b.n	80013e4 <XMC_USBD_EndpointConfigure+0x1e4>
				data.b.mps = 0x3U;
 8001464:	2303      	movs	r3, #3
 8001466:	f363 0e0a 	bfi	lr, r3, #0, #11
				break;
 800146a:	e72a      	b.n	80012c2 <XMC_USBD_EndpointConfigure+0xc2>
				data.b.mps = 0x1U;
 800146c:	2301      	movs	r3, #1
 800146e:	f363 0e0a 	bfi	lr, r3, #0, #11
				break;
 8001472:	e726      	b.n	80012c2 <XMC_USBD_EndpointConfigure+0xc2>
 8001474:	20000864 	.word	0x20000864
 8001478:	30000000 	.word	0x30000000

0800147c <XMC_USBD_Init>:
{
 800147c:	b530      	push	{r4, r5, lr}
  usbd_init = obj;
 800147e:	4d52      	ldr	r5, [pc, #328]	; (80015c8 <XMC_USBD_Init+0x14c>)
{
 8001480:	b083      	sub	sp, #12
 8001482:	4604      	mov	r4, r0
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001484:	4851      	ldr	r0, [pc, #324]	; (80015cc <XMC_USBD_Init+0x150>)
 8001486:	f001 f9ad 	bl	80027e4 <XMC_SCU_RESET_DeassertPeripheralReset>
  XMC_SCU_POWER_EnableUsb();
 800148a:	f001 fbff 	bl	8002c8c <XMC_SCU_POWER_EnableUsb>
  usbd_init = obj;
 800148e:	f8c5 4208 	str.w	r4, [r5, #520]	; 0x208
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 8001492:	f505 7309 	add.w	r3, r5, #548	; 0x224
 8001496:	f505 7102 	add.w	r1, r5, #520	; 0x208
 800149a:	f505 7010 	add.w	r0, r5, #576	; 0x240
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 800149e:	2240      	movs	r2, #64	; 0x40
 80014a0:	f843 2f04 	str.w	r2, [r3, #4]!
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80014a4:	4283      	cmp	r3, r0
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
 80014a6:	f841 2f04 	str.w	r2, [r1, #4]!
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80014aa:	d1f9      	bne.n	80014a0 <XMC_USBD_Init+0x24>
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 80014ac:	f44f 7202 	mov.w	r2, #520	; 0x208
 80014b0:	2100      	movs	r1, #0
 80014b2:	4845      	ldr	r0, [pc, #276]	; (80015c8 <XMC_USBD_Init+0x14c>)
 80014b4:	f002 fcb6 	bl	8003e24 <memset>
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
 80014b8:	6823      	ldr	r3, [r4, #0]
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
 80014ba:	6861      	ldr	r1, [r4, #4]
 80014bc:	4a44      	ldr	r2, [pc, #272]	; (80015d0 <XMC_USBD_Init+0x154>)
 80014be:	f8c5 1200 	str.w	r1, [r5, #512]	; 0x200
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
 80014c2:	68a1      	ldr	r1, [r4, #8]
 80014c4:	f8c5 1204 	str.w	r1, [r5, #516]	; 0x204
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 80014c8:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 80014cc:	e9c5 3168 	strd	r3, r1, [r5, #416]	; 0x1a0
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80014d0:	f102 001c 	add.w	r0, r2, #28
 80014d4:	f503 6110 	add.w	r1, r3, #2304	; 0x900
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 80014d8:	f842 1b04 	str.w	r1, [r2], #4
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80014dc:	4282      	cmp	r2, r0
 80014de:	f101 0120 	add.w	r1, r1, #32
 80014e2:	d1f9      	bne.n	80014d8 <XMC_USBD_Init+0x5c>
 80014e4:	4a3b      	ldr	r2, [pc, #236]	; (80015d4 <XMC_USBD_Init+0x158>)
 80014e6:	f503 6130 	add.w	r1, r3, #2816	; 0xb00
 80014ea:	f102 001c 	add.w	r0, r2, #28
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
 80014ee:	f842 1b04 	str.w	r1, [r2], #4
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80014f2:	4282      	cmp	r2, r0
 80014f4:	f101 0120 	add.w	r1, r1, #32
 80014f8:	d1f9      	bne.n	80014ee <XMC_USBD_Init+0x72>
 80014fa:	4a37      	ldr	r2, [pc, #220]	; (80015d8 <XMC_USBD_Init+0x15c>)
 80014fc:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
 8001500:	f102 001c 	add.w	r0, r2, #28
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
 8001504:	f842 1b04 	str.w	r1, [r2], #4
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8001508:	4282      	cmp	r2, r0
 800150a:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800150e:	d1f9      	bne.n	8001504 <XMC_USBD_Init+0x88>
  if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001510:	7b61      	ldrb	r1, [r4, #13]
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
 8001512:	6898      	ldr	r0, [r3, #8]
  if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001514:	fab1 f281 	clz	r2, r1
 8001518:	0952      	lsrs	r2, r2, #5
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
 800151a:	0152      	lsls	r2, r2, #5
 800151c:	f000 045e 	and.w	r4, r0, #94	; 0x5e
 8001520:	f062 027e 	orn	r2, r2, #126	; 0x7e
 8001524:	4322      	orrs	r2, r4
 8001526:	f362 0007 	bfi	r0, r2, #0, #8
  xmc_device.global_register->gahbcfg = gahbcfg.d32;
 800152a:	6098      	str	r0, [r3, #8]
  gusbcfg.d32= xmc_device.global_register->gusbcfg;
 800152c:	68da      	ldr	r2, [r3, #12]
  gusbcfg.b.srpcap = 1U; /* enable session request protocoll */
 800152e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001532:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8001536:	60da      	str	r2, [r3, #12]
  dcfg.d32 = xmc_device.device_register->dcfg;
 8001538:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  dcfg.b.devspd = XMC_USBD_DCFG_DEVSPD_FS;
 800153c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001540:	f022 0203 	bic.w	r2, r2, #3
 8001544:	f042 0203 	orr.w	r2, r2, #3
  xmc_device.device_register->dcfg = dcfg.d32;
 8001548:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  dctl.d32 = xmc_device.device_register->dctl;
 800154c:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
  data.d32 = 0U;
 8001550:	2400      	movs	r4, #0
  dctl.b.sftdiscon = 1U; /* disconnect the device until its connected by the user */
 8001552:	f042 0202 	orr.w	r2, r2, #2
  xmc_device.device_register->dctl = dctl.d32;
 8001556:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  data.d32 = 0U;
 800155a:	9401      	str	r4, [sp, #4]
  data.b.txfflsh = 1U;
 800155c:	9a01      	ldr	r2, [sp, #4]
 800155e:	f042 0220 	orr.w	r2, r2, #32
 8001562:	9201      	str	r2, [sp, #4]
  data.b.txfnum = fifo_num;
 8001564:	9a01      	ldr	r2, [sp, #4]
 8001566:	2010      	movs	r0, #16
 8001568:	f360 128a 	bfi	r2, r0, #6, #5
 800156c:	9201      	str	r2, [sp, #4]
  xmc_device.global_register->grstctl = data.d32;
 800156e:	9a01      	ldr	r2, [sp, #4]
 8001570:	611a      	str	r2, [r3, #16]
   data.d32 = xmc_device.global_register->grstctl;
 8001572:	691a      	ldr	r2, [r3, #16]
 8001574:	9201      	str	r2, [sp, #4]
  } while (data.b.txfflsh);
 8001576:	9a01      	ldr	r2, [sp, #4]
 8001578:	0695      	lsls	r5, r2, #26
 800157a:	f3c2 1040 	ubfx	r0, r2, #5, #1
 800157e:	d4f8      	bmi.n	8001572 <XMC_USBD_Init+0xf6>
	data.d32 = 0U;
 8001580:	9000      	str	r0, [sp, #0]
  data.b.rxfflsh = 1U;
 8001582:	9a00      	ldr	r2, [sp, #0]
 8001584:	f042 0210 	orr.w	r2, r2, #16
 8001588:	9200      	str	r2, [sp, #0]
  xmc_device.global_register->grstctl = data.d32;
 800158a:	9a00      	ldr	r2, [sp, #0]
 800158c:	611a      	str	r2, [r3, #16]
    data.d32 = xmc_device.global_register->grstctl;
 800158e:	691a      	ldr	r2, [r3, #16]
 8001590:	9200      	str	r2, [sp, #0]
  } while (data.b.rxfflsh);
 8001592:	9a00      	ldr	r2, [sp, #0]
 8001594:	06d4      	lsls	r4, r2, #27
 8001596:	f3c2 1000 	ubfx	r0, r2, #4, #1
 800159a:	d4f8      	bmi.n	800158e <XMC_USBD_Init+0x112>
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800159c:	f1a1 0201 	sub.w	r2, r1, #1
 80015a0:	fab2 f282 	clz	r2, r2
 80015a4:	0952      	lsrs	r2, r2, #5
 80015a6:	0112      	lsls	r2, r2, #4
  gintmsk.b.inepintr = 1U;
 80015a8:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80015ac:	f442 2243 	orr.w	r2, r2, #798720	; 0xc3000
 80015b0:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
  xmc_device.global_register->gintsts = 0xFFFFFFFFU; /* clear all interrupts */
 80015b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  gintmsk.b.inepintr = 1U;
 80015b8:	f042 020e 	orr.w	r2, r2, #14
  xmc_device.global_register->gintmsk = 0U; /* disable all interrupts */
 80015bc:	6198      	str	r0, [r3, #24]
  xmc_device.global_register->gintsts = 0xFFFFFFFFU; /* clear all interrupts */
 80015be:	6159      	str	r1, [r3, #20]
  xmc_device.global_register->gintmsk = gintmsk.d32;
 80015c0:	619a      	str	r2, [r3, #24]
}
 80015c2:	b003      	add	sp, #12
 80015c4:	bd30      	pop	{r4, r5, pc}
 80015c6:	bf00      	nop
 80015c8:	20000864 	.word	0x20000864
 80015cc:	20000080 	.word	0x20000080
 80015d0:	20000a0c 	.word	0x20000a0c
 80015d4:	20000a28 	.word	0x20000a28
 80015d8:	20000a44 	.word	0x20000a44

080015dc <XMC_USBD_EndpointRead>:
{
 80015dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (length > ep->outBytesAvailable)
 80015de:	4e0e      	ldr	r6, [pc, #56]	; (8001618 <XMC_USBD_EndpointRead+0x3c>)
 80015e0:	2434      	movs	r4, #52	; 0x34
 80015e2:	fb04 6400 	mla	r4, r4, r0, r6
{
 80015e6:	4607      	mov	r7, r0
  if (length > ep->outBytesAvailable)
 80015e8:	6923      	ldr	r3, [r4, #16]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	bf28      	it	cs
 80015ee:	461a      	movcs	r2, r3
  memcpy(buffer,&ep->outBuffer[ep->outOffset],length);
 80015f0:	4608      	mov	r0, r1
 80015f2:	69a3      	ldr	r3, [r4, #24]
 80015f4:	68e1      	ldr	r1, [r4, #12]
 80015f6:	4419      	add	r1, r3
 80015f8:	4615      	mov	r5, r2
 80015fa:	f002 fb79 	bl	8003cf0 <memcpy>
  ep->outBytesAvailable -= length;
 80015fe:	6923      	ldr	r3, [r4, #16]
 8001600:	1b5b      	subs	r3, r3, r5
 8001602:	6123      	str	r3, [r4, #16]
  if (ep->outBytesAvailable)
 8001604:	b10b      	cbz	r3, 800160a <XMC_USBD_EndpointRead+0x2e>
    ep->outOffset += length;
 8001606:	69a3      	ldr	r3, [r4, #24]
 8001608:	442b      	add	r3, r5
 800160a:	2034      	movs	r0, #52	; 0x34
 800160c:	fb00 6607 	mla	r6, r0, r7, r6
}
 8001610:	4628      	mov	r0, r5
 8001612:	61b3      	str	r3, [r6, #24]
 8001614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001616:	bf00      	nop
 8001618:	20000864 	.word	0x20000864

0800161c <XMC_USBD_EndpointWrite>:
{
 800161c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (!ep->isConfigured)
 800161e:	4f16      	ldr	r7, [pc, #88]	; (8001678 <XMC_USBD_EndpointWrite+0x5c>)
 8001620:	f000 060f 	and.w	r6, r0, #15
 8001624:	2434      	movs	r4, #52	; 0x34
 8001626:	fb04 7406 	mla	r4, r4, r6, r7
 800162a:	7923      	ldrb	r3, [r4, #4]
 800162c:	0758      	lsls	r0, r3, #29
 800162e:	d504      	bpl.n	800163a <XMC_USBD_EndpointWrite+0x1e>
  else if (ep->inInUse == 1U)
 8001630:	6863      	ldr	r3, [r4, #4]
 8001632:	071b      	lsls	r3, r3, #28
 8001634:	d503      	bpl.n	800163e <XMC_USBD_EndpointWrite+0x22>
    result=(int32_t)0;
 8001636:	2000      	movs	r0, #0
}
 8001638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    result = (int32_t)XMC_USBD_STATUS_ERROR;
 800163a:	2001      	movs	r0, #1
}
 800163c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (length > ep->inBufferSize)
 800163e:	6a25      	ldr	r5, [r4, #32]
		memcpy(ep->inBuffer,(const void *)buffer,length);
 8001640:	69e0      	ldr	r0, [r4, #28]
 8001642:	4295      	cmp	r5, r2
 8001644:	bf28      	it	cs
 8001646:	4615      	movcs	r5, r2
 8001648:	462a      	mov	r2, r5
 800164a:	f002 fb51 	bl	8003cf0 <memcpy>
		ep->xferBuffer = ep->inBuffer;
 800164e:	69e3      	ldr	r3, [r4, #28]
 8001650:	6263      	str	r3, [r4, #36]	; 0x24
    ep->inInUse = 1U;
 8001652:	6863      	ldr	r3, [r4, #4]
    ep->xferTotal = length;
 8001654:	6325      	str	r5, [r4, #48]	; 0x30
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8001656:	eb06 0046 	add.w	r0, r6, r6, lsl #1
    ep->xferLength = 0U;
 800165a:	2200      	movs	r2, #0
    ep->inInUse = 1U;
 800165c:	f043 0308 	orr.w	r3, r3, #8
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8001660:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    XMC_USBD_lStartWriteXfer(ep);
 8001664:	eb07 0080 	add.w	r0, r7, r0, lsl #2
    ep->xferCount = 0U;
 8001668:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
    ep->inInUse = 1U;
 800166c:	6063      	str	r3, [r4, #4]
    XMC_USBD_lStartWriteXfer(ep);
 800166e:	f7ff fc23 	bl	8000eb8 <XMC_USBD_lStartWriteXfer>
    result=(int32_t)ep->xferTotal;
 8001672:	6b20      	ldr	r0, [r4, #48]	; 0x30
}
 8001674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001676:	bf00      	nop
 8001678:	20000864 	.word	0x20000864

0800167c <XMC_USBD_DeviceGetState>:
{
 800167c:	b570      	push	{r4, r5, r6, lr}
  state.connected = xmc_device.IsConnected;
 800167e:	4c1b      	ldr	r4, [pc, #108]	; (80016ec <XMC_USBD_DeviceGetState+0x70>)
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8001680:	7b05      	ldrb	r5, [r0, #12]
  state.connected = xmc_device.IsConnected;
 8001682:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
  XMC_USBD_STATE_t state={0U};
 8001686:	2000      	movs	r0, #0
  state.connected = xmc_device.IsConnected;
 8001688:	f003 0601 	and.w	r6, r3, #1
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 800168c:	b35d      	cbz	r5, 80016e6 <XMC_USBD_DeviceGetState+0x6a>
 800168e:	4602      	mov	r2, r0
  uint8_t result = 0U;
 8001690:	4684      	mov	ip, r0
 8001692:	4603      	mov	r3, r0
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8001694:	f04f 0e34 	mov.w	lr, #52	; 0x34
 8001698:	e009      	b.n	80016ae <XMC_USBD_DeviceGetState+0x32>
 800169a:	685b      	ldr	r3, [r3, #4]
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 800169c:	3201      	adds	r2, #1
      result = 1U;
 800169e:	f013 0f10 	tst.w	r3, #16
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 80016a2:	b2d3      	uxtb	r3, r2
      result = 1U;
 80016a4:	bf18      	it	ne
 80016a6:	f04f 0c01 	movne.w	ip, #1
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 80016aa:	429d      	cmp	r5, r3
 80016ac:	d90a      	bls.n	80016c4 <XMC_USBD_DeviceGetState+0x48>
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 80016ae:	fb0e 4303 	mla	r3, lr, r3, r4
 80016b2:	6859      	ldr	r1, [r3, #4]
 80016b4:	0709      	lsls	r1, r1, #28
 80016b6:	d5f0      	bpl.n	800169a <XMC_USBD_DeviceGetState+0x1e>
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 80016b8:	3201      	adds	r2, #1
 80016ba:	b2d3      	uxtb	r3, r2
 80016bc:	429d      	cmp	r5, r3
      result = 1U;
 80016be:	f04f 0c01 	mov.w	ip, #1
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 80016c2:	d8f4      	bhi.n	80016ae <XMC_USBD_DeviceGetState+0x32>
  state.active = XMC_USBD_lDeviceActive(obj);
 80016c4:	f00c 0c01 	and.w	ip, ip, #1
  state.powered = xmc_device.IsPowered;
 80016c8:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
 80016cc:	f3c3 0380 	ubfx	r3, r3, #2, #1
  return state;
 80016d0:	f043 0308 	orr.w	r3, r3, #8
 80016d4:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
 80016d8:	ea43 0c8c 	orr.w	ip, r3, ip, lsl #2
 80016dc:	f00c 0c1f 	and.w	ip, ip, #31
 80016e0:	f36c 0007 	bfi	r0, ip, #0, #8
}
 80016e4:	bd70      	pop	{r4, r5, r6, pc}
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 80016e6:	4684      	mov	ip, r0
 80016e8:	e7ee      	b.n	80016c8 <XMC_USBD_DeviceGetState+0x4c>
 80016ea:	bf00      	nop
 80016ec:	20000864 	.word	0x20000864

080016f0 <XMC_USBD_lDeviceActive>:
{
 80016f0:	b430      	push	{r4, r5}
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 80016f2:	7b04      	ldrb	r4, [r0, #12]
 80016f4:	b1dc      	cbz	r4, 800172e <XMC_USBD_lDeviceActive+0x3e>
 80016f6:	2300      	movs	r3, #0
 80016f8:	4d0e      	ldr	r5, [pc, #56]	; (8001734 <XMC_USBD_lDeviceActive+0x44>)
  uint8_t result = 0U;
 80016fa:	4618      	mov	r0, r3
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 80016fc:	f04f 0c34 	mov.w	ip, #52	; 0x34
 8001700:	e008      	b.n	8001714 <XMC_USBD_lDeviceActive+0x24>
 8001702:	6852      	ldr	r2, [r2, #4]
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8001704:	3301      	adds	r3, #1
      result = 1U;
 8001706:	f012 0f10 	tst.w	r2, #16
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 800170a:	b2da      	uxtb	r2, r3
      result = 1U;
 800170c:	bf18      	it	ne
 800170e:	2001      	movne	r0, #1
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8001710:	42a2      	cmp	r2, r4
 8001712:	d20a      	bcs.n	800172a <XMC_USBD_lDeviceActive+0x3a>
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8001714:	fb0c 5203 	mla	r2, ip, r3, r5
 8001718:	6851      	ldr	r1, [r2, #4]
 800171a:	0709      	lsls	r1, r1, #28
 800171c:	d5f1      	bpl.n	8001702 <XMC_USBD_lDeviceActive+0x12>
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 800171e:	3301      	adds	r3, #1
 8001720:	b2da      	uxtb	r2, r3
 8001722:	42a2      	cmp	r2, r4
      result = 1U;
 8001724:	f04f 0001 	mov.w	r0, #1
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8001728:	d3f4      	bcc.n	8001714 <XMC_USBD_lDeviceActive+0x24>
}
 800172a:	bc30      	pop	{r4, r5}
 800172c:	4770      	bx	lr
  uint8_t result = 0U;
 800172e:	4620      	mov	r0, r4
}
 8001730:	bc30      	pop	{r4, r5}
 8001732:	4770      	bx	lr
 8001734:	20000864 	.word	0x20000864

08001738 <XMC_USBD_IRQHandler>:
{
 8001738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  gintmsk.d32 = xmc_device.global_register->gintmsk;
 800173c:	4c94      	ldr	r4, [pc, #592]	; (8001990 <XMC_USBD_IRQHandler+0x258>)
 800173e:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001742:	699e      	ldr	r6, [r3, #24]
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 8001744:	695d      	ldr	r5, [r3, #20]
{
 8001746:	b08d      	sub	sp, #52	; 0x34
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 8001748:	4035      	ands	r5, r6
  if (data.b.sofintr)
 800174a:	b2eb      	uxtb	r3, r5
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	072b      	lsls	r3, r5, #28
{
 8001750:	4681      	mov	r9, r0
  if (data.b.sofintr)
 8001752:	d507      	bpl.n	8001764 <XMC_USBD_IRQHandler+0x2c>
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
 8001754:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001758:	2009      	movs	r0, #9
 800175a:	4798      	blx	r3
	xmc_device.global_register->gintsts = clear.d32;
 800175c:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001760:	2208      	movs	r2, #8
 8001762:	615a      	str	r2, [r3, #20]
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001764:	f899 300d 	ldrb.w	r3, [r9, #13]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d046      	beq.n	80017fa <XMC_USBD_IRQHandler+0xc2>
  if (data.b.erlysuspend)
 800176c:	0568      	lsls	r0, r5, #21
 800176e:	f3c5 2607 	ubfx	r6, r5, #8, #8
 8001772:	d504      	bpl.n	800177e <XMC_USBD_IRQHandler+0x46>
	xmc_device.global_register->gintsts = clear.d32;
 8001774:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001778:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800177c:	615a      	str	r2, [r3, #20]
  if (data.b.usbsuspend)
 800177e:	0731      	lsls	r1, r6, #28
 8001780:	d508      	bpl.n	8001794 <XMC_USBD_IRQHandler+0x5c>
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
 8001782:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001786:	2006      	movs	r0, #6
 8001788:	4798      	blx	r3
	xmc_device.global_register->gintsts = clear.d32;
 800178a:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 800178e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001792:	615a      	str	r2, [r3, #20]
  if (data.b.wkupintr)
 8001794:	2d00      	cmp	r5, #0
 8001796:	ea4f 6715 	mov.w	r7, r5, lsr #24
 800179a:	da08      	bge.n	80017ae <XMC_USBD_IRQHandler+0x76>
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
 800179c:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 80017a0:	2008      	movs	r0, #8
 80017a2:	4798      	blx	r3
	xmc_device.global_register->gintsts = clear.d32;
 80017a4:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 80017a8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80017ac:	615a      	str	r2, [r3, #20]
  if (data.b.sessreqintr)
 80017ae:	067a      	lsls	r2, r7, #25
 80017b0:	d50e      	bpl.n	80017d0 <XMC_USBD_IRQHandler+0x98>
    xmc_device.IsPowered = 1U;
 80017b2:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
 80017b6:	f043 0304 	orr.w	r3, r3, #4
 80017ba:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
 80017be:	2000      	movs	r0, #0
 80017c0:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 80017c4:	4798      	blx	r3
	xmc_device.global_register->gintsts = clear.d32;
 80017c6:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 80017ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017ce:	615a      	str	r2, [r3, #20]
  if (data.b.usbreset)
 80017d0:	06f3      	lsls	r3, r6, #27
 80017d2:	f100 8167 	bmi.w	8001aa4 <XMC_USBD_IRQHandler+0x36c>
  if (data.b.enumdone)
 80017d6:	06b1      	lsls	r1, r6, #26
 80017d8:	f100 8147 	bmi.w	8001a6a <XMC_USBD_IRQHandler+0x332>
  if (data.b.inepint)
 80017dc:	f3c5 4307 	ubfx	r3, r5, #16, #8
 80017e0:	036a      	lsls	r2, r5, #13
 80017e2:	9302      	str	r3, [sp, #8]
 80017e4:	f100 80d6 	bmi.w	8001994 <XMC_USBD_IRQHandler+0x25c>
  if (data.b.outepintr)
 80017e8:	9b02      	ldr	r3, [sp, #8]
 80017ea:	071b      	lsls	r3, r3, #28
 80017ec:	d435      	bmi.n	800185a <XMC_USBD_IRQHandler+0x122>
	if (data.b.otgintr)
 80017ee:	9b00      	ldr	r3, [sp, #0]
 80017f0:	075f      	lsls	r7, r3, #29
 80017f2:	d41d      	bmi.n	8001830 <XMC_USBD_IRQHandler+0xf8>
}
 80017f4:	b00d      	add	sp, #52	; 0x34
 80017f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (data.b.rxstsqlvl)
 80017fa:	9b00      	ldr	r3, [sp, #0]
 80017fc:	06df      	lsls	r7, r3, #27
 80017fe:	d5b5      	bpl.n	800176c <XMC_USBD_IRQHandler+0x34>
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001800:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
      gintmsk.b.rxstsqlvl = 0U;
 8001804:	f36f 1604 	bfc	r6, #4, #1
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001808:	619e      	str	r6, [r3, #24]
  data.d32 = xmc_device.global_register->grxstsp;
 800180a:	6a18      	ldr	r0, [r3, #32]
  switch (data.b.pktsts)
 800180c:	f3c0 4243 	ubfx	r2, r0, #17, #4
 8001810:	f002 020b 	and.w	r2, r2, #11
 8001814:	2a02      	cmp	r2, #2
 8001816:	d107      	bne.n	8001828 <XMC_USBD_IRQHandler+0xf0>
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8001818:	f3c0 110a 	ubfx	r1, r0, #4, #11
 800181c:	f000 000f 	and.w	r0, r0, #15
 8001820:	f7ff faae 	bl	8000d80 <XMC_USBD_lReadFifo>
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001824:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
      gintmsk.b.rxstsqlvl = 1U;
 8001828:	f046 0610 	orr.w	r6, r6, #16
      xmc_device.global_register->gintmsk = gintmsk.d32;
 800182c:	619e      	str	r6, [r3, #24]
 800182e:	e79d      	b.n	800176c <XMC_USBD_IRQHandler+0x34>
  data.d32 = xmc_device.global_register->gotgint;
 8001830:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001834:	685d      	ldr	r5, [r3, #4]
  if (data.b.sesenddet)
 8001836:	076e      	lsls	r6, r5, #29
 8001838:	d50b      	bpl.n	8001852 <XMC_USBD_IRQHandler+0x11a>
		xmc_device.IsPowered = 0U;
 800183a:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
		xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 800183e:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
		xmc_device.IsPowered = 0U;
 8001842:	f36f 0382 	bfc	r3, #2, #1
 8001846:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
		xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 800184a:	2001      	movs	r0, #1
 800184c:	4790      	blx	r2
  xmc_device.global_register->gotgint = clear.d32;
 800184e:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001852:	605d      	str	r5, [r3, #4]
}
 8001854:	b00d      	add	sp, #52	; 0x34
 8001856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  daint.d32 = xmc_device.device_register->daint;
 800185a:	f8d4 21a4 	ldr.w	r2, [r4, #420]	; 0x1a4
 800185e:	6991      	ldr	r1, [r2, #24]
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 8001860:	69d3      	ldr	r3, [r2, #28]
  doepmsk.d32 = xmc_device.device_register->doepmsk;  
 8001862:	6952      	ldr	r2, [r2, #20]
 8001864:	9202      	str	r2, [sp, #8]
  mask = daint.ep.out & daintmsk.ep.out;
 8001866:	f3c3 4a0f 	ubfx	sl, r3, #16, #16
  while ((uint16_t)mask >> ep_num)
 800186a:	ea1a 4a11 	ands.w	sl, sl, r1, lsr #16
  doeptsiz.d32 = 0U;
 800186e:	f04f 0300 	mov.w	r3, #0
 8001872:	9301      	str	r3, [sp, #4]
  while ((uint16_t)mask >> ep_num)
 8001874:	d057      	beq.n	8001926 <XMC_USBD_IRQHandler+0x1ee>
  ep_num = 0U;
 8001876:	9e01      	ldr	r6, [sp, #4]
  while ((uint16_t)mask >> ep_num)
 8001878:	4653      	mov	r3, sl
  ep_num = 0U;
 800187a:	4635      	mov	r5, r6
        ep->isStalled = 0U;
 800187c:	f04f 0834 	mov.w	r8, #52	; 0x34
    if (temp)
 8001880:	07df      	lsls	r7, r3, #31
 8001882:	d54a      	bpl.n	800191a <XMC_USBD_IRQHandler+0x1e2>
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 8001884:	f106 0b70 	add.w	fp, r6, #112	; 0x70
 8001888:	eb04 038b 	add.w	r3, r4, fp, lsl #2
 800188c:	9a02      	ldr	r2, [sp, #8]
 800188e:	685b      	ldr	r3, [r3, #4]
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001890:	f899 100d 	ldrb.w	r1, [r9, #13]
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 8001894:	689f      	ldr	r7, [r3, #8]
 8001896:	4017      	ands	r7, r2
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001898:	2900      	cmp	r1, #0
 800189a:	d166      	bne.n	800196a <XMC_USBD_IRQHandler+0x232>
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
 800189c:	691a      	ldr	r2, [r3, #16]
 800189e:	9201      	str	r2, [sp, #4]
      if (doepint.b.setup)
 80018a0:	0738      	lsls	r0, r7, #28
 80018a2:	b2fa      	uxtb	r2, r7
 80018a4:	d545      	bpl.n	8001932 <XMC_USBD_IRQHandler+0x1fa>
		  (uint32_t)((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*(uint32_t)XMC_USBD_SETUP_SIZE);
 80018a6:	9b01      	ldr	r3, [sp, #4]
 80018a8:	f3c3 7341 	ubfx	r3, r3, #29, #2
        ep->isStalled = 0U;
 80018ac:	fb08 4006 	mla	r0, r8, r6, r4
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 80018b0:	f1c3 0303 	rsb	r3, r3, #3
 80018b4:	00db      	lsls	r3, r3, #3
 80018b6:	6103      	str	r3, [r0, #16]
        ep->isStalled = 0U;
 80018b8:	7903      	ldrb	r3, [r0, #4]
 80018ba:	f361 1345 	bfi	r3, r1, #5, #1
 80018be:	7103      	strb	r3, [r0, #4]
		ep->outInUse = 0U;
 80018c0:	fb08 4306 	mla	r3, r8, r6, r4
 80018c4:	9203      	str	r2, [sp, #12]
 80018c6:	6858      	ldr	r0, [r3, #4]
 80018c8:	f36f 1004 	bfc	r0, #4, #1
		xmc_device.EndpointEvent_cb(0U,XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 80018cc:	2100      	movs	r1, #0
		ep->outInUse = 0U;
 80018ce:	6058      	str	r0, [r3, #4]
		xmc_device.EndpointEvent_cb(0U,XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 80018d0:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 80018d4:	4608      	mov	r0, r1
 80018d6:	4798      	blx	r3
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 80018d8:	eb04 038b 	add.w	r3, r4, fp, lsl #2
      if (doepint.b.xfercompl)
 80018dc:	9a03      	ldr	r2, [sp, #12]
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	2108      	movs	r1, #8
      if (doepint.b.xfercompl)
 80018e2:	07d2      	lsls	r2, r2, #31
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 80018e4:	6099      	str	r1, [r3, #8]
      if (doepint.b.xfercompl)
 80018e6:	d517      	bpl.n	8001918 <XMC_USBD_IRQHandler+0x1e0>
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80018e8:	f899 300d 	ldrb.w	r3, [r9, #13]
 80018ec:	b31b      	cbz	r3, 8001936 <XMC_USBD_IRQHandler+0x1fe>
        if (ep->xferTotal == ep->xferLength)
 80018ee:	fb08 4006 	mla	r0, r8, r6, r4
 80018f2:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80018f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d130      	bne.n	800195c <XMC_USBD_IRQHandler+0x224>
          ep->outInUse = 0U;
 80018fa:	6843      	ldr	r3, [r0, #4]
 80018fc:	f36f 1304 	bfc	r3, #4, #1
 8001900:	6043      	str	r3, [r0, #4]
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8001902:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
          ep->outBytesAvailable = ep->xferCount;
 8001906:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001908:	6103      	str	r3, [r0, #16]
          xmc_device.EndpointEvent_cb(ep_num,XMC_USBD_EP_EVENT_OUT);
 800190a:	2101      	movs	r1, #1
 800190c:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 8001910:	4628      	mov	r0, r5
 8001912:	4798      	blx	r3
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8001914:	f8db 3004 	ldr.w	r3, [fp, #4]
 8001918:	609f      	str	r7, [r3, #8]
    ep_num++;
 800191a:	3501      	adds	r5, #1
 800191c:	b2ed      	uxtb	r5, r5
  while ((uint16_t)mask >> ep_num)
 800191e:	fa5a f305 	asrs.w	r3, sl, r5
 8001922:	462e      	mov	r6, r5
 8001924:	d1ac      	bne.n	8001880 <XMC_USBD_IRQHandler+0x148>
	xmc_device.global_register->gintsts = clear.d32;
 8001926:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 800192a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800192e:	615a      	str	r2, [r3, #20]
}
 8001930:	e75d      	b.n	80017ee <XMC_USBD_IRQHandler+0xb6>
      if (doepint.b.xfercompl)
 8001932:	07d0      	lsls	r0, r2, #31
 8001934:	d5f0      	bpl.n	8001918 <XMC_USBD_IRQHandler+0x1e0>
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
 8001936:	fb08 4106 	mla	r1, r8, r6, r4
 800193a:	9b01      	ldr	r3, [sp, #4]
 800193c:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800193e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	6aca      	ldr	r2, [r1, #44]	; 0x2c
          ep->xferCount += bytes;
 8001946:	62cb      	str	r3, [r1, #44]	; 0x2c
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
 8001948:	1a9b      	subs	r3, r3, r2
          ep->xferBuffer += bytes;
 800194a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
        if (ep->xferTotal == ep->xferLength)
 800194c:	fb08 4006 	mla	r0, r8, r6, r4
          ep->xferBuffer += bytes;
 8001950:	4413      	add	r3, r2
 8001952:	624b      	str	r3, [r1, #36]	; 0x24
        if (ep->xferTotal == ep->xferLength)
 8001954:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001956:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001958:	429a      	cmp	r2, r3
 800195a:	d0ce      	beq.n	80018fa <XMC_USBD_IRQHandler+0x1c2>
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 800195c:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
          XMC_USBD_lStartReadXfer(ep);
 8001960:	f7ff fa5e 	bl	8000e20 <XMC_USBD_lStartReadXfer>
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8001964:	f8db 3004 	ldr.w	r3, [fp, #4]
 8001968:	e7d6      	b.n	8001918 <XMC_USBD_IRQHandler+0x1e0>
      if (doepint.b.setup)
 800196a:	0738      	lsls	r0, r7, #28
 800196c:	b2fa      	uxtb	r2, r7
 800196e:	d50c      	bpl.n	800198a <XMC_USBD_IRQHandler+0x252>
        ep->isStalled = 0U;
 8001970:	fb08 4006 	mla	r0, r8, r6, r4
		if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001974:	2901      	cmp	r1, #1
        ep->isStalled = 0U;
 8001976:	7903      	ldrb	r3, [r0, #4]
 8001978:	f36f 1345 	bfc	r3, #5, #1
 800197c:	7103      	strb	r3, [r0, #4]
		if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800197e:	d19f      	bne.n	80018c0 <XMC_USBD_IRQHandler+0x188>
			ep->outBytesAvailable += ep->xferCount;
 8001980:	6903      	ldr	r3, [r0, #16]
 8001982:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001984:	440b      	add	r3, r1
 8001986:	6103      	str	r3, [r0, #16]
 8001988:	e79a      	b.n	80018c0 <XMC_USBD_IRQHandler+0x188>
      if (doepint.b.xfercompl)
 800198a:	07d1      	lsls	r1, r2, #31
 800198c:	d4af      	bmi.n	80018ee <XMC_USBD_IRQHandler+0x1b6>
 800198e:	e7c3      	b.n	8001918 <XMC_USBD_IRQHandler+0x1e0>
 8001990:	20000864 	.word	0x20000864
  daint.d32 = xmc_device.device_register->daint;
 8001994:	f8d4 31a4 	ldr.w	r3, [r4, #420]	; 0x1a4
 8001998:	699a      	ldr	r2, [r3, #24]
  diepmsk.d32 = xmc_device.device_register->diepmsk;
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	9303      	str	r3, [sp, #12]
  while ((uint16_t)mask >> ep_num)
 800199e:	fa1f fb82 	uxth.w	fp, r2
 80019a2:	f1bb 0f00 	cmp.w	fp, #0
 80019a6:	d05b      	beq.n	8001a60 <XMC_USBD_IRQHandler+0x328>
  ep_num = 0U;
 80019a8:	2500      	movs	r5, #0
  while ((uint16_t)mask >> ep_num)
 80019aa:	465b      	mov	r3, fp
 80019ac:	4628      	mov	r0, r5
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 80019ae:	f04f 0a34 	mov.w	sl, #52	; 0x34
 80019b2:	46c8      	mov	r8, r9
    if ((uint16_t)temp)
 80019b4:	07db      	lsls	r3, r3, #31
 80019b6:	d54c      	bpl.n	8001a52 <XMC_USBD_IRQHandler+0x31a>
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 80019b8:	f100 036a 	add.w	r3, r0, #106	; 0x6a
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 80019bc:	fb0a f200 	mul.w	r2, sl, r0
 80019c0:	f8d4 91a4 	ldr.w	r9, [r4, #420]	; 0x1a4
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 80019c4:	9301      	str	r3, [sp, #4]
 80019c6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 80019ca:	f814 c002 	ldrb.w	ip, [r4, r2]
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 80019ce:	6899      	ldr	r1, [r3, #8]
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 80019d0:	f8d9 6034 	ldr.w	r6, [r9, #52]	; 0x34
 80019d4:	f00c 0c0f 	and.w	ip, ip, #15
 80019d8:	4422      	add	r2, r4
 80019da:	fa26 f60c 	lsr.w	r6, r6, ip
 80019de:	9204      	str	r2, [sp, #16]
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
 80019e0:	01f6      	lsls	r6, r6, #7
 80019e2:	9a03      	ldr	r2, [sp, #12]
 80019e4:	b2f6      	uxtb	r6, r6
 80019e6:	4316      	orrs	r6, r2
      diepint.d32 = inepint &
 80019e8:	400e      	ands	r6, r1
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80019ea:	f898 100d 	ldrb.w	r1, [r8, #13]
 80019ee:	b9c1      	cbnz	r1, 8001a22 <XMC_USBD_IRQHandler+0x2ea>
      if (diepint.b.xfercompl)
 80019f0:	07f7      	lsls	r7, r6, #31
        dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
 80019f2:	6919      	ldr	r1, [r3, #16]
      if (diepint.b.xfercompl)
 80019f4:	d52c      	bpl.n	8001a50 <XMC_USBD_IRQHandler+0x318>
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
 80019f6:	f031 4360 	bics.w	r3, r1, #3758096384	; 0xe0000000
 80019fa:	d107      	bne.n	8001a0c <XMC_USBD_IRQHandler+0x2d4>
            uint32_t Bytes = ep->xferLength - ep->xferCount;
 80019fc:	9a04      	ldr	r2, [sp, #16]
 80019fe:	e9d2 310a 	ldrd	r3, r1, [r2, #40]	; 0x28
 8001a02:	1a59      	subs	r1, r3, r1
            ep->xferCount += Bytes;
 8001a04:	62d3      	str	r3, [r2, #44]	; 0x2c
            ep->xferBuffer += Bytes;
 8001a06:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001a08:	440b      	add	r3, r1
 8001a0a:	6253      	str	r3, [r2, #36]	; 0x24
        if (ep->xferTotal==ep->xferLength)
 8001a0c:	fb0a 4100 	mla	r1, sl, r0, r4
 8001a10:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8001a12:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d114      	bne.n	8001a42 <XMC_USBD_IRQHandler+0x30a>
          ep->inInUse = 0U;
 8001a18:	684b      	ldr	r3, [r1, #4]
 8001a1a:	f36f 03c3 	bfc	r3, #3, #1
 8001a1e:	604b      	str	r3, [r1, #4]
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001a20:	e0e0      	b.n	8001be4 <XMC_USBD_IRQHandler+0x4ac>
      if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001a22:	2901      	cmp	r1, #1
 8001a24:	d102      	bne.n	8001a2c <XMC_USBD_IRQHandler+0x2f4>
        if (diepint.b.emptyintr)
 8001a26:	0632      	lsls	r2, r6, #24
 8001a28:	f100 80e6 	bmi.w	8001bf8 <XMC_USBD_IRQHandler+0x4c0>
      if (diepint.b.xfercompl)
 8001a2c:	07f2      	lsls	r2, r6, #31
 8001a2e:	d50f      	bpl.n	8001a50 <XMC_USBD_IRQHandler+0x318>
        if (ep->xferTotal==ep->xferLength)
 8001a30:	fb0a 4c00 	mla	ip, sl, r0, r4
 8001a34:	f8dc 2030 	ldr.w	r2, [ip, #48]	; 0x30
 8001a38:	f8dc 3028 	ldr.w	r3, [ip, #40]	; 0x28
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	f000 80c1 	beq.w	8001bc4 <XMC_USBD_IRQHandler+0x48c>
          XMC_USBD_lStartWriteXfer(ep);
 8001a42:	fb0a 4000 	mla	r0, sl, r0, r4
 8001a46:	f7ff fa37 	bl	8000eb8 <XMC_USBD_lStartWriteXfer>
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8001a4a:	9b01      	ldr	r3, [sp, #4]
 8001a4c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001a50:	609e      	str	r6, [r3, #8]
    ep_num++;
 8001a52:	3501      	adds	r5, #1
 8001a54:	b2ed      	uxtb	r5, r5
  while ((uint16_t)mask >> ep_num)
 8001a56:	fa5b f305 	asrs.w	r3, fp, r5
 8001a5a:	4628      	mov	r0, r5
 8001a5c:	d1aa      	bne.n	80019b4 <XMC_USBD_IRQHandler+0x27c>
 8001a5e:	46c1      	mov	r9, r8
	xmc_device.global_register->gintsts = clear.d32;
 8001a60:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001a64:	2200      	movs	r2, #0
 8001a66:	615a      	str	r2, [r3, #20]
}
 8001a68:	e6be      	b.n	80017e8 <XMC_USBD_IRQHandler+0xb0>
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
 8001a6a:	f8d4 11a8 	ldr.w	r1, [r4, #424]	; 0x1a8
  xmc_device.IsConnected = 1U;
 8001a6e:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
 8001a72:	680a      	ldr	r2, [r1, #0]
  xmc_device.IsConnected = 1U;
 8001a74:	f023 0305 	bic.w	r3, r3, #5
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
 8001a78:	f36f 020a 	bfc	r2, #0, #11
  xmc_device.IsConnected = 1U;
 8001a7c:	f043 0305 	orr.w	r3, r3, #5
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;
 8001a80:	600a      	str	r2, [r1, #0]
  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 8001a82:	2002      	movs	r0, #2
  xmc_device.IsConnected = 1U;
 8001a84:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 8001a88:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001a8c:	4798      	blx	r3
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 8001a8e:	f8d4 21a0 	ldr.w	r2, [r4, #416]	; 0x1a0
 8001a92:	68d3      	ldr	r3, [r2, #12]
  gusbcfg.b.usbtrdtim = 9U; /* default value for LS/FS */
 8001a94:	2109      	movs	r1, #9
 8001a96:	f361 238d 	bfi	r3, r1, #10, #4
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8001a9a:	60d3      	str	r3, [r2, #12]
	xmc_device.global_register->gintsts = clear.d32;
 8001a9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aa0:	6153      	str	r3, [r2, #20]
}
 8001aa2:	e69b      	b.n	80017dc <XMC_USBD_IRQHandler+0xa4>
  dctl.d32 = xmc_device.device_register->dctl;
 8001aa4:	f8d4 21a4 	ldr.w	r2, [r4, #420]	; 0x1a4
 8001aa8:	4878      	ldr	r0, [pc, #480]	; (8001c8c <XMC_USBD_IRQHandler+0x554>)
 8001aaa:	6853      	ldr	r3, [r2, #4]
  dctl.b.rmtwkupsig = 1U;
 8001aac:	f043 0301 	orr.w	r3, r3, #1
  xmc_device.device_register->dctl = dctl.d32;
 8001ab0:	6053      	str	r3, [r2, #4]
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
 8001ab2:	f100 0c1c 	add.w	ip, r0, #28
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001ab6:	f850 7b04 	ldr.w	r7, [r0], #4
 8001aba:	683b      	ldr	r3, [r7, #0]
		epctl.b.stall = 0U;
 8001abc:	f3c3 410f 	ubfx	r1, r3, #16, #16
 8001ac0:	f421 6102 	bic.w	r1, r1, #2080	; 0x820
 8001ac4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8001ac8:	f361 431f 	bfi	r3, r1, #16, #16
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
 8001acc:	4584      	cmp	ip, r0
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001ace:	603b      	str	r3, [r7, #0]
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
 8001ad0:	d1f1      	bne.n	8001ab6 <XMC_USBD_IRQHandler+0x37e>
  xmc_device.global_register->grxfsiz = 64U;
 8001ad2:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001ad6:	486e      	ldr	r0, [pc, #440]	; (8001c90 <XMC_USBD_IRQHandler+0x558>)
 8001ad8:	496e      	ldr	r1, [pc, #440]	; (8001c94 <XMC_USBD_IRQHandler+0x55c>)
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 8001ada:	f8df b1c0 	ldr.w	fp, [pc, #448]	; 8001c9c <XMC_USBD_IRQHandler+0x564>
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001ade:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001ca0 <XMC_USBD_IRQHandler+0x568>
 8001ae2:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 8001ca4 <XMC_USBD_IRQHandler+0x56c>
 8001ae6:	f8df c1c0 	ldr.w	ip, [pc, #448]	; 8001ca8 <XMC_USBD_IRQHandler+0x570>
 8001aea:	4f6b      	ldr	r7, [pc, #428]	; (8001c98 <XMC_USBD_IRQHandler+0x560>)
  xmc_device.global_register->grxfsiz = 64U;
 8001aec:	f04f 0a40 	mov.w	sl, #64	; 0x40
 8001af0:	f8c3 a024 	str.w	sl, [r3, #36]	; 0x24
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 8001af4:	f8c3 b028 	str.w	fp, [r3, #40]	; 0x28
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001af8:	f8c3 8104 	str.w	r8, [r3, #260]	; 0x104
 8001afc:	f8c3 e108 	str.w	lr, [r3, #264]	; 0x108
 8001b00:	f8c3 c10c 	str.w	ip, [r3, #268]	; 0x10c
 8001b04:	f8c3 7110 	str.w	r7, [r3, #272]	; 0x110
 8001b08:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
 8001b0c:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
  data.d32 = 0U;
 8001b10:	2100      	movs	r1, #0
 8001b12:	910b      	str	r1, [sp, #44]	; 0x2c
  data.b.txfflsh = 1U;
 8001b14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001b16:	f041 0120 	orr.w	r1, r1, #32
 8001b1a:	910b      	str	r1, [sp, #44]	; 0x2c
  data.b.txfnum = fifo_num;
 8001b1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001b1e:	2010      	movs	r0, #16
 8001b20:	f360 118a 	bfi	r1, r0, #6, #5
 8001b24:	910b      	str	r1, [sp, #44]	; 0x2c
  xmc_device.global_register->grstctl = data.d32;
 8001b26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001b28:	6119      	str	r1, [r3, #16]
   data.d32 = xmc_device.global_register->grstctl;
 8001b2a:	6919      	ldr	r1, [r3, #16]
 8001b2c:	910b      	str	r1, [sp, #44]	; 0x2c
  } while (data.b.txfflsh);
 8001b2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001b30:	068f      	lsls	r7, r1, #26
 8001b32:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8001b36:	d4f8      	bmi.n	8001b2a <XMC_USBD_IRQHandler+0x3f2>
  data.d32 = 0U;
 8001b38:	900a      	str	r0, [sp, #40]	; 0x28
  data.b.txfflsh = 1U;
 8001b3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b3c:	f041 0120 	orr.w	r1, r1, #32
 8001b40:	910a      	str	r1, [sp, #40]	; 0x28
  data.b.txfnum = fifo_num;
 8001b42:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b44:	f360 118a 	bfi	r1, r0, #6, #5
 8001b48:	910a      	str	r1, [sp, #40]	; 0x28
  xmc_device.global_register->grstctl = data.d32;
 8001b4a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b4c:	6119      	str	r1, [r3, #16]
   data.d32 = xmc_device.global_register->grstctl;
 8001b4e:	6919      	ldr	r1, [r3, #16]
 8001b50:	910a      	str	r1, [sp, #40]	; 0x28
  } while (data.b.txfflsh);
 8001b52:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b54:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8001b58:	0689      	lsls	r1, r1, #26
 8001b5a:	d4f8      	bmi.n	8001b4e <XMC_USBD_IRQHandler+0x416>
	data.d32 = 0U;
 8001b5c:	9009      	str	r0, [sp, #36]	; 0x24
  data.b.rxfflsh = 1U;
 8001b5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001b60:	f041 0110 	orr.w	r1, r1, #16
 8001b64:	9109      	str	r1, [sp, #36]	; 0x24
  xmc_device.global_register->grstctl = data.d32;
 8001b66:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001b68:	6119      	str	r1, [r3, #16]
    data.d32 = xmc_device.global_register->grstctl;
 8001b6a:	6919      	ldr	r1, [r3, #16]
 8001b6c:	9109      	str	r1, [sp, #36]	; 0x24
  } while (data.b.rxfflsh);
 8001b6e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001b70:	06cf      	lsls	r7, r1, #27
 8001b72:	f3c1 1000 	ubfx	r0, r1, #4, #1
 8001b76:	d4f8      	bmi.n	8001b6a <XMC_USBD_IRQHandler+0x432>
  xmc_device.device_register->daintmsk = daint.d32;
 8001b78:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8001b7c:	61d3      	str	r3, [r2, #28]
	xmc_device.device_register->doepmsk |= doepint.d32;
 8001b7e:	6953      	ldr	r3, [r2, #20]
 8001b80:	f043 030f 	orr.w	r3, r3, #15
 8001b84:	6153      	str	r3, [r2, #20]
	xmc_device.device_register->diepmsk |= diepint.d32;
 8001b86:	6913      	ldr	r3, [r2, #16]
 8001b88:	f043 030f 	orr.w	r3, r3, #15
 8001b8c:	6113      	str	r3, [r2, #16]
  dcfg.d32 = xmc_device.device_register->dcfg;
 8001b8e:	6813      	ldr	r3, [r2, #0]
  dcfg.b.devaddr = 0U;
 8001b90:	f360 130a 	bfi	r3, r0, #4, #7
  xmc_device.device_register->dcfg = dcfg.d32;
 8001b94:	6013      	str	r3, [r2, #0]
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001b96:	f899 300d 	ldrb.w	r3, [r9, #13]
 8001b9a:	2b01      	cmp	r3, #1
    xmc_device.device_register->dtknqr4_fifoemptymsk = 0U;
 8001b9c:	bf08      	it	eq
 8001b9e:	6350      	streq	r0, [r2, #52]	; 0x34
  xmc_device.ep[0U].outInUse = 0U;
 8001ba0:	6863      	ldr	r3, [r4, #4]
 8001ba2:	f36f 1304 	bfc	r3, #4, #1
 8001ba6:	6063      	str	r3, [r4, #4]
  xmc_device.ep[0U].inInUse = 0U;
 8001ba8:	6863      	ldr	r3, [r4, #4]
 8001baa:	f36f 03c3 	bfc	r3, #3, #1
 8001bae:	6063      	str	r3, [r4, #4]
  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_RESET);
 8001bb0:	2004      	movs	r0, #4
 8001bb2:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001bb6:	4798      	blx	r3
	xmc_device.global_register->gintsts = clear.d32;
 8001bb8:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001bbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001bc0:	615a      	str	r2, [r3, #20]
}
 8001bc2:	e608      	b.n	80017d6 <XMC_USBD_IRQHandler+0x9e>
          ep->inInUse = 0U;
 8001bc4:	f8dc 3004 	ldr.w	r3, [ip, #4]
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001bc8:	2901      	cmp	r1, #1
          ep->inInUse = 0U;
 8001bca:	f36f 03c3 	bfc	r3, #3, #1
 8001bce:	f8cc 3004 	str.w	r3, [ip, #4]
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001bd2:	d107      	bne.n	8001be4 <XMC_USBD_IRQHandler+0x4ac>
            (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
 8001bd4:	fa01 f000 	lsl.w	r0, r1, r0
 8001bd8:	f8d9 1034 	ldr.w	r1, [r9, #52]	; 0x34
 8001bdc:	ea21 0100 	bic.w	r1, r1, r0
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 8001be0:	f8c9 1034 	str.w	r1, [r9, #52]	; 0x34
          xmc_device.EndpointEvent_cb(0x80U | ep_num,XMC_USBD_EP_EVENT_IN);
 8001be4:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 8001be8:	2102      	movs	r1, #2
 8001bea:	f045 0080 	orr.w	r0, r5, #128	; 0x80
 8001bee:	4798      	blx	r3
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8001bf0:	9b01      	ldr	r3, [sp, #4]
 8001bf2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001bf6:	e72b      	b.n	8001a50 <XMC_USBD_IRQHandler+0x318>
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 8001bf8:	f10c 0e6a 	add.w	lr, ip, #106	; 0x6a
  byte_count = ep->xferLength - ep->xferCount;
 8001bfc:	9a04      	ldr	r2, [sp, #16]
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 8001bfe:	f854 e02e 	ldr.w	lr, [r4, lr, lsl #2]
 8001c02:	f8de 7018 	ldr.w	r7, [lr, #24]
  byte_count = ep->xferLength - ep->xferCount;
 8001c06:	e9d2 2e0a 	ldrd	r2, lr, [r2, #40]	; 0x28
  if (!byte_count)
 8001c0a:	ebb2 020e 	subs.w	r2, r2, lr
 8001c0e:	9204      	str	r2, [sp, #16]
 8001c10:	d02d      	beq.n	8001c6e <XMC_USBD_IRQHandler+0x536>
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
 8001c12:	3203      	adds	r2, #3
 8001c14:	b2bf      	uxth	r7, r7
 8001c16:	9706      	str	r7, [sp, #24]
 8001c18:	0897      	lsrs	r7, r2, #2
 8001c1a:	9705      	str	r7, [sp, #20]
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
 8001c1c:	9f06      	ldr	r7, [sp, #24]
 8001c1e:	ebb7 0f92 	cmp.w	r7, r2, lsr #2
      byte_count = (uint32_t)word_count << (uint32_t)2U;
 8001c22:	bf3c      	itt	cc
 8001c24:	00ba      	lslcc	r2, r7, #2
 8001c26:	e9cd 2704 	strdcc	r2, r7, [sp, #16]
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 8001c2a:	9a05      	ldr	r2, [sp, #20]
 8001c2c:	b352      	cbz	r2, 8001c84 <XMC_USBD_IRQHandler+0x54c>
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8001c2e:	f10c 0c78 	add.w	ip, ip, #120	; 0x78
      *fifo = *(uint32_t*)ep->xferBuffer;
 8001c32:	fb0a 4e00 	mla	lr, sl, r0, r4
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8001c36:	f854 702c 	ldr.w	r7, [r4, ip, lsl #2]
 8001c3a:	9706      	str	r7, [sp, #24]
      *fifo = *(uint32_t*)ep->xferBuffer;
 8001c3c:	f8de 2024 	ldr.w	r2, [lr, #36]	; 0x24
 8001c40:	9f05      	ldr	r7, [sp, #20]
 8001c42:	9005      	str	r0, [sp, #20]
 8001c44:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8001c48:	46bc      	mov	ip, r7
 8001c4a:	9806      	ldr	r0, [sp, #24]
 8001c4c:	9f01      	ldr	r7, [sp, #4]
 8001c4e:	9307      	str	r3, [sp, #28]
 8001c50:	f852 3b04 	ldr.w	r3, [r2], #4
 8001c54:	6003      	str	r3, [r0, #0]
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 8001c56:	4562      	cmp	r2, ip
 8001c58:	f8ce 2024 	str.w	r2, [lr, #36]	; 0x24
 8001c5c:	d1f8      	bne.n	8001c50 <XMC_USBD_IRQHandler+0x518>
          ep->xferCount += bytes;
 8001c5e:	f8de 202c 	ldr.w	r2, [lr, #44]	; 0x2c
 8001c62:	9701      	str	r7, [sp, #4]
 8001c64:	9f04      	ldr	r7, [sp, #16]
 8001c66:	9805      	ldr	r0, [sp, #20]
 8001c68:	9b07      	ldr	r3, [sp, #28]
 8001c6a:	eb07 0e02 	add.w	lr, r7, r2
 8001c6e:	fb0a 4c00 	mla	ip, sl, r0, r4
          ep->xferBuffer += bytes;
 8001c72:	9f04      	ldr	r7, [sp, #16]
 8001c74:	f8dc 2024 	ldr.w	r2, [ip, #36]	; 0x24
          ep->xferCount += bytes;
 8001c78:	f8cc e02c 	str.w	lr, [ip, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8001c7c:	443a      	add	r2, r7
 8001c7e:	f8cc 2024 	str.w	r2, [ip, #36]	; 0x24
 8001c82:	e6d3      	b.n	8001a2c <XMC_USBD_IRQHandler+0x2f4>
          ep->xferCount += bytes;
 8001c84:	9a04      	ldr	r2, [sp, #16]
 8001c86:	4496      	add	lr, r2
 8001c88:	e7f1      	b.n	8001c6e <XMC_USBD_IRQHandler+0x536>
 8001c8a:	bf00      	nop
 8001c8c:	20000a28 	.word	0x20000a28
 8001c90:	00100090 	.word	0x00100090
 8001c94:	001000a0 	.word	0x001000a0
 8001c98:	00100080 	.word	0x00100080
 8001c9c:	00100040 	.word	0x00100040
 8001ca0:	00100050 	.word	0x00100050
 8001ca4:	00100060 	.word	0x00100060
 8001ca8:	00100070 	.word	0x00100070

08001cac <XMC_USBD_Enable>:
{
 8001cac:	b508      	push	{r3, lr}
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001cae:	4803      	ldr	r0, [pc, #12]	; (8001cbc <XMC_USBD_Enable+0x10>)
 8001cb0:	f000 fd98 	bl	80027e4 <XMC_SCU_RESET_DeassertPeripheralReset>
}
 8001cb4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  XMC_SCU_POWER_EnableUsb();
 8001cb8:	f000 bfe8 	b.w	8002c8c <XMC_SCU_POWER_EnableUsb>
 8001cbc:	20000080 	.word	0x20000080

08001cc0 <XMC_USBD_Disable>:
{
 8001cc0:	b508      	push	{r3, lr}
  XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001cc2:	4803      	ldr	r0, [pc, #12]	; (8001cd0 <XMC_USBD_Disable+0x10>)
 8001cc4:	f000 fd82 	bl	80027cc <XMC_SCU_RESET_AssertPeripheralReset>
}
 8001cc8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  XMC_SCU_POWER_DisableUsb();
 8001ccc:	f000 bfe6 	b.w	8002c9c <XMC_SCU_POWER_DisableUsb>
 8001cd0:	20000080 	.word	0x20000080

08001cd4 <XMC_USBD_ClearEvent>:
  switch(event)
 8001cd4:	280d      	cmp	r0, #13
 8001cd6:	d808      	bhi.n	8001cea <XMC_USBD_ClearEvent+0x16>
 8001cd8:	e8df f000 	tbb	[pc, r0]
 8001cdc:	0707073d 	.word	0x0707073d
 8001ce0:	0d140736 	.word	0x0d140736
 8001ce4:	28211b0d 	.word	0x28211b0d
 8001ce8:	2f07      	.short	0x2f07
 8001cea:	2300      	movs	r3, #0
	xmc_device.global_register->gintsts = clear.d32;
 8001cec:	4a1b      	ldr	r2, [pc, #108]	; (8001d5c <XMC_USBD_ClearEvent+0x88>)
 8001cee:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
 8001cf2:	6153      	str	r3, [r2, #20]
}
 8001cf4:	4770      	bx	lr
	xmc_device.global_register->gintsts = clear.d32;
 8001cf6:	4a19      	ldr	r2, [pc, #100]	; (8001d5c <XMC_USBD_ClearEvent+0x88>)
 8001cf8:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
	  break;
 8001cfc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
	xmc_device.global_register->gintsts = clear.d32;
 8001d00:	6153      	str	r3, [r2, #20]
}
 8001d02:	4770      	bx	lr
	xmc_device.global_register->gintsts = clear.d32;
 8001d04:	4a15      	ldr	r2, [pc, #84]	; (8001d5c <XMC_USBD_ClearEvent+0x88>)
 8001d06:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
	  break;
 8001d0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
	xmc_device.global_register->gintsts = clear.d32;
 8001d0e:	6153      	str	r3, [r2, #20]
}
 8001d10:	4770      	bx	lr
	xmc_device.global_register->gintsts = clear.d32;
 8001d12:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <XMC_USBD_ClearEvent+0x88>)
 8001d14:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
	  break;
 8001d18:	2308      	movs	r3, #8
	xmc_device.global_register->gintsts = clear.d32;
 8001d1a:	6153      	str	r3, [r2, #20]
}
 8001d1c:	4770      	bx	lr
	xmc_device.global_register->gintsts = clear.d32;
 8001d1e:	4a0f      	ldr	r2, [pc, #60]	; (8001d5c <XMC_USBD_ClearEvent+0x88>)
 8001d20:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
	  break;
 8001d24:	f44f 6380 	mov.w	r3, #1024	; 0x400
	xmc_device.global_register->gintsts = clear.d32;
 8001d28:	6153      	str	r3, [r2, #20]
}
 8001d2a:	4770      	bx	lr
	xmc_device.global_register->gintsts = clear.d32;
 8001d2c:	4a0b      	ldr	r2, [pc, #44]	; (8001d5c <XMC_USBD_ClearEvent+0x88>)
 8001d2e:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
	  break;
 8001d32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	xmc_device.global_register->gintsts = clear.d32;
 8001d36:	6153      	str	r3, [r2, #20]
}
 8001d38:	4770      	bx	lr
	xmc_device.global_register->gintsts = clear.d32;
 8001d3a:	4a08      	ldr	r2, [pc, #32]	; (8001d5c <XMC_USBD_ClearEvent+0x88>)
 8001d3c:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
	  break;
 8001d40:	f44f 2300 	mov.w	r3, #524288	; 0x80000
	xmc_device.global_register->gintsts = clear.d32;
 8001d44:	6153      	str	r3, [r2, #20]
}
 8001d46:	4770      	bx	lr
	xmc_device.global_register->gintsts = clear.d32;
 8001d48:	4a04      	ldr	r2, [pc, #16]	; (8001d5c <XMC_USBD_ClearEvent+0x88>)
 8001d4a:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
	  break;
 8001d4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	xmc_device.global_register->gintsts = clear.d32;
 8001d52:	6153      	str	r3, [r2, #20]
}
 8001d54:	4770      	bx	lr
  switch(event)
 8001d56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d5a:	e7c7      	b.n	8001cec <XMC_USBD_ClearEvent+0x18>
 8001d5c:	20000864 	.word	0x20000864

08001d60 <XMC_USBD_ClearEventINEP>:
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8001d60:	4b02      	ldr	r3, [pc, #8]	; (8001d6c <XMC_USBD_ClearEventINEP+0xc>)
 8001d62:	316a      	adds	r1, #106	; 0x6a
 8001d64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001d68:	6098      	str	r0, [r3, #8]
}
 8001d6a:	4770      	bx	lr
 8001d6c:	20000864 	.word	0x20000864

08001d70 <XMC_USBD_ClearEventOUTEP>:
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8001d70:	4b03      	ldr	r3, [pc, #12]	; (8001d80 <XMC_USBD_ClearEventOUTEP+0x10>)
 8001d72:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001d76:	f8d1 31c4 	ldr.w	r3, [r1, #452]	; 0x1c4
 8001d7a:	6098      	str	r0, [r3, #8]
}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000864 	.word	0x20000864

08001d84 <XMC_USBD_EnableEventOUTEP>:
	xmc_device.device_register->doepmsk |= doepint.d32;
 8001d84:	4b03      	ldr	r3, [pc, #12]	; (8001d94 <XMC_USBD_EnableEventOUTEP+0x10>)
 8001d86:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8001d8a:	6953      	ldr	r3, [r2, #20]
 8001d8c:	4318      	orrs	r0, r3
 8001d8e:	6150      	str	r0, [r2, #20]
}
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	20000864 	.word	0x20000864

08001d98 <XMC_USBD_EnableEventINEP>:
	xmc_device.device_register->diepmsk |= diepint.d32;
 8001d98:	4b03      	ldr	r3, [pc, #12]	; (8001da8 <XMC_USBD_EnableEventINEP+0x10>)
 8001d9a:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8001d9e:	6913      	ldr	r3, [r2, #16]
 8001da0:	4318      	orrs	r0, r3
 8001da2:	6110      	str	r0, [r2, #16]
}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	20000864 	.word	0x20000864

08001dac <CDC_Device_ConfigureEndpoints>:
	}
}

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8001dac:	2300      	movs	r3, #0

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 8001dae:	2202      	movs	r2, #2
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8001db0:	2103      	movs	r1, #3
{
 8001db2:	b510      	push	{r4, lr}
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8001db4:	7481      	strb	r1, [r0, #18]
{
 8001db6:	4604      	mov	r4, r0
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8001db8:	6143      	str	r3, [r0, #20]
 8001dba:	6183      	str	r3, [r0, #24]
 8001dbc:	61c3      	str	r3, [r0, #28]
	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 8001dbe:	7182      	strb	r2, [r0, #6]
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
 8001dc0:	7302      	strb	r2, [r0, #12]

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	4410      	add	r0, r2
 8001dc6:	f000 fb7d 	bl	80024c4 <Endpoint_ConfigureEndpointTable>
 8001dca:	b908      	cbnz	r0, 8001dd0 <CDC_Device_ConfigureEndpoints+0x24>

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
	  return false;

	return true;
}
 8001dcc:	2000      	movs	r0, #0
 8001dce:	bd10      	pop	{r4, pc}
	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	f104 0008 	add.w	r0, r4, #8
 8001dd6:	f000 fb75 	bl	80024c4 <Endpoint_ConfigureEndpointTable>
 8001dda:	2800      	cmp	r0, #0
 8001ddc:	d0f6      	beq.n	8001dcc <CDC_Device_ConfigureEndpoints+0x20>
	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
 8001dde:	f104 000e 	add.w	r0, r4, #14
 8001de2:	2101      	movs	r1, #1
}
 8001de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
 8001de8:	f000 bb6c 	b.w	80024c4 <Endpoint_ConfigureEndpointTable>

08001dec <CDC_Device_SendString>:
}

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                              const char* const String)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8001dec:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <CDC_Device_SendString+0x3c>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	2b04      	cmp	r3, #4
 8001df2:	d117      	bne.n	8001e24 <CDC_Device_SendString+0x38>
 8001df4:	6983      	ldr	r3, [r0, #24]
 8001df6:	b1ab      	cbz	r3, 8001e24 <CDC_Device_SendString+0x38>
{
 8001df8:	b510      	push	{r4, lr}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8001dfa:	7883      	ldrb	r3, [r0, #2]
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address) ATTR_ALWAYS_INLINE;
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001dfc:	4a0b      	ldr	r2, [pc, #44]	; (8001e2c <CDC_Device_SendString+0x40>)
 8001dfe:	460c      	mov	r4, r1
	return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 8001e00:	4620      	mov	r0, r4
 8001e02:	f003 010f 	and.w	r1, r3, #15
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001e06:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001e0a:	f882 113c 	strb.w	r1, [r2, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001e0e:	f882 313d 	strb.w	r3, [r2, #317]	; 0x13d
 8001e12:	f002 f875 	bl	8003f00 <strlen>
 8001e16:	2200      	movs	r2, #0
 8001e18:	b281      	uxth	r1, r0
 8001e1a:	4620      	mov	r0, r4
}
 8001e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 8001e20:	f001 baf6 	b.w	8003410 <Endpoint_Write_Stream_LE>
}
 8001e24:	2002      	movs	r0, #2
 8001e26:	4770      	bx	lr
 8001e28:	20000aa8 	.word	0x20000aa8
 8001e2c:	20000524 	.word	0x20000524

08001e30 <CDC_Device_SendData>:

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const void* const Buffer,
                            const uint16_t Length)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8001e30:	4b0e      	ldr	r3, [pc, #56]	; (8001e6c <CDC_Device_SendData+0x3c>)
 8001e32:	f893 c000 	ldrb.w	ip, [r3]
 8001e36:	f1bc 0f04 	cmp.w	ip, #4
 8001e3a:	d114      	bne.n	8001e66 <CDC_Device_SendData+0x36>
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	6981      	ldr	r1, [r0, #24]
 8001e40:	b189      	cbz	r1, 8001e66 <CDC_Device_SendData+0x36>
{
 8001e42:	b510      	push	{r4, lr}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8001e44:	7881      	ldrb	r1, [r0, #2]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001e46:	4c0a      	ldr	r4, [pc, #40]	; (8001e70 <CDC_Device_SendData+0x40>)
 8001e48:	f001 0e0f 	and.w	lr, r1, #15
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001e4c:	f021 0c7f 	bic.w	ip, r1, #127	; 0x7f
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001e50:	f884 e13c 	strb.w	lr, [r4, #316]	; 0x13c
	return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 8001e54:	4611      	mov	r1, r2
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001e56:	f884 c13d 	strb.w	ip, [r4, #317]	; 0x13d
 8001e5a:	4618      	mov	r0, r3
}
 8001e5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 8001e60:	2200      	movs	r2, #0
 8001e62:	f001 bad5 	b.w	8003410 <Endpoint_Write_Stream_LE>
}
 8001e66:	2002      	movs	r0, #2
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	20000aa8 	.word	0x20000aa8
 8001e70:	20000524 	.word	0x20000524

08001e74 <CDC_Device_SendByte>:

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const uint8_t Data)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8001e74:	4b10      	ldr	r3, [pc, #64]	; (8001eb8 <CDC_Device_SendByte+0x44>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b04      	cmp	r3, #4
 8001e7a:	d11a      	bne.n	8001eb2 <CDC_Device_SendByte+0x3e>
 8001e7c:	6983      	ldr	r3, [r0, #24]
 8001e7e:	b1c3      	cbz	r3, 8001eb2 <CDC_Device_SendByte+0x3e>
{
 8001e80:	b510      	push	{r4, lr}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8001e82:	7883      	ldrb	r3, [r0, #2]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001e84:	4a0d      	ldr	r2, [pc, #52]	; (8001ebc <CDC_Device_SendByte+0x48>)
 8001e86:	460c      	mov	r4, r1
 8001e88:	f003 010f 	and.w	r1, r3, #15
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001e8c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001e90:	f882 113c 	strb.w	r1, [r2, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001e94:	f882 313d 	strb.w	r3, [r2, #317]	; 0x13d

	if (!(Endpoint_IsReadWriteAllowed()))
 8001e98:	f000 faa0 	bl	80023dc <Endpoint_IsReadWriteAllowed>
 8001e9c:	b920      	cbnz	r0, 8001ea8 <CDC_Device_SendByte+0x34>
	{
		Endpoint_ClearIN();
 8001e9e:	f000 fa53 	bl	8002348 <Endpoint_ClearIN>

		uint8_t ErrorCode;

		if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8001ea2:	f000 f9d7 	bl	8002254 <Endpoint_WaitUntilReady>
 8001ea6:	b918      	cbnz	r0, 8001eb0 <CDC_Device_SendByte+0x3c>
		  return ErrorCode;
	}

	Endpoint_Write_8(Data);
 8001ea8:	4620      	mov	r0, r4
 8001eaa:	f000 faaf 	bl	800240c <Endpoint_Write_8>
	return ENDPOINT_READYWAIT_NoError;
 8001eae:	2000      	movs	r0, #0
}
 8001eb0:	bd10      	pop	{r4, pc}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8001eb2:	2002      	movs	r0, #2
}
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000aa8 	.word	0x20000aa8
 8001ebc:	20000524 	.word	0x20000524

08001ec0 <CDC_Device_Flush>:

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8001ec0:	4b18      	ldr	r3, [pc, #96]	; (8001f24 <CDC_Device_Flush+0x64>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b04      	cmp	r3, #4
 8001ec6:	d122      	bne.n	8001f0e <CDC_Device_Flush+0x4e>
 8001ec8:	6983      	ldr	r3, [r0, #24]
 8001eca:	b303      	cbz	r3, 8001f0e <CDC_Device_Flush+0x4e>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;

	uint8_t ErrorCode;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8001ecc:	7882      	ldrb	r2, [r0, #2]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001ece:	4916      	ldr	r1, [pc, #88]	; (8001f28 <CDC_Device_Flush+0x68>)
 8001ed0:	f002 000f 	and.w	r0, r2, #15
	 */
	static inline uint16_t Endpoint_BytesInEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint16_t Endpoint_BytesInEndpoint(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
		if (ep->Direction)
 8001ed4:	232c      	movs	r3, #44	; 0x2c
 8001ed6:	fb03 1300 	mla	r3, r3, r0, r1
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001eda:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001ede:	f881 013c 	strb.w	r0, [r1, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001ee2:	f881 213d 	strb.w	r2, [r1, #317]	; 0x13d
		if (ep->Direction)
 8001ee6:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8001eea:	2a00      	cmp	r2, #0
			return ep->InBytesAvailable;
 8001eec:	bfb4      	ite	lt
 8001eee:	8b9b      	ldrhlt	r3, [r3, #28]
		else
			return ep->OutBytesAvailable;
 8001ef0:	899b      	ldrhge	r3, [r3, #12]

	if (!(Endpoint_BytesInEndpoint()))
 8001ef2:	b90b      	cbnz	r3, 8001ef8 <CDC_Device_Flush+0x38>
	  return ENDPOINT_READYWAIT_NoError;
 8001ef4:	2000      	movs	r0, #0

		Endpoint_ClearIN();
	}

	return ENDPOINT_READYWAIT_NoError;
}
 8001ef6:	4770      	bx	lr
{
 8001ef8:	b510      	push	{r4, lr}
 8001efa:	b082      	sub	sp, #8
	bool BankFull = !(Endpoint_IsReadWriteAllowed());
 8001efc:	f000 fa6e 	bl	80023dc <Endpoint_IsReadWriteAllowed>
 8001f00:	4604      	mov	r4, r0
	Endpoint_ClearIN();
 8001f02:	f000 fa21 	bl	8002348 <Endpoint_ClearIN>
	if (BankFull)
 8001f06:	b124      	cbz	r4, 8001f12 <CDC_Device_Flush+0x52>
	  return ENDPOINT_READYWAIT_NoError;
 8001f08:	2000      	movs	r0, #0
}
 8001f0a:	b002      	add	sp, #8
 8001f0c:	bd10      	pop	{r4, pc}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8001f0e:	2002      	movs	r0, #2
 8001f10:	4770      	bx	lr
		if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8001f12:	f000 f99f 	bl	8002254 <Endpoint_WaitUntilReady>
 8001f16:	2800      	cmp	r0, #0
 8001f18:	d1f7      	bne.n	8001f0a <CDC_Device_Flush+0x4a>
 8001f1a:	9001      	str	r0, [sp, #4]
		Endpoint_ClearIN();
 8001f1c:	f000 fa14 	bl	8002348 <Endpoint_ClearIN>
 8001f20:	9801      	ldr	r0, [sp, #4]
 8001f22:	e7f2      	b.n	8001f0a <CDC_Device_Flush+0x4a>
 8001f24:	20000aa8 	.word	0x20000aa8
 8001f28:	20000524 	.word	0x20000524

08001f2c <CDC_Device_USBTask>:
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8001f2c:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <CDC_Device_USBTask+0x38>)
 8001f2e:	781a      	ldrb	r2, [r3, #0]
 8001f30:	2a04      	cmp	r2, #4
 8001f32:	d116      	bne.n	8001f62 <CDC_Device_USBTask+0x36>
 8001f34:	6982      	ldr	r2, [r0, #24]
 8001f36:	b1a2      	cbz	r2, 8001f62 <CDC_Device_USBTask+0x36>
	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8001f38:	7882      	ldrb	r2, [r0, #2]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <CDC_Device_USBTask+0x3c>)
 8001f3c:	f002 010f 	and.w	r1, r2, #15
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001f40:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8001f44:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
		return ep->InInUse == 0 && ep->IsEnabled;
 8001f48:	222c      	movs	r2, #44	; 0x2c
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001f4a:	f883 113c 	strb.w	r1, [r3, #316]	; 0x13c
		return ep->InInUse == 0 && ep->IsEnabled;
 8001f4e:	fb02 3301 	mla	r3, r2, r1, r3
 8001f52:	689a      	ldr	r2, [r3, #8]
 8001f54:	06d2      	lsls	r2, r2, #27
 8001f56:	d404      	bmi.n	8001f62 <CDC_Device_USBTask+0x36>
 8001f58:	7a1b      	ldrb	r3, [r3, #8]
 8001f5a:	079b      	lsls	r3, r3, #30
 8001f5c:	d501      	bpl.n	8001f62 <CDC_Device_USBTask+0x36>
	  CDC_Device_Flush(CDCInterfaceInfo);
 8001f5e:	f7ff bfaf 	b.w	8001ec0 <CDC_Device_Flush>
}
 8001f62:	4770      	bx	lr
 8001f64:	20000aa8 	.word	0x20000aa8
 8001f68:	20000524 	.word	0x20000524

08001f6c <CDC_Device_BytesReceived>:

uint16_t CDC_Device_BytesReceived(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8001f6c:	4b14      	ldr	r3, [pc, #80]	; (8001fc0 <CDC_Device_BytesReceived+0x54>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d119      	bne.n	8001fa8 <CDC_Device_BytesReceived+0x3c>
 8001f74:	6983      	ldr	r3, [r0, #24]
 8001f76:	b1bb      	cbz	r3, 8001fa8 <CDC_Device_BytesReceived+0x3c>
	  return 0;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 8001f78:	7a02      	ldrb	r2, [r0, #8]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001f7a:	4912      	ldr	r1, [pc, #72]	; (8001fc4 <CDC_Device_BytesReceived+0x58>)
 8001f7c:	f002 000f 	and.w	r0, r2, #15
		return ep->IsOutRecieved;
 8001f80:	232c      	movs	r3, #44	; 0x2c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001f82:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
		return ep->IsOutRecieved;
 8001f86:	fb03 1300 	mla	r3, r3, r0, r1
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001f8a:	f881 013c 	strb.w	r0, [r1, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001f8e:	f881 213d 	strb.w	r2, [r1, #317]	; 0x13d
		return ep->IsOutRecieved;
 8001f92:	689a      	ldr	r2, [r3, #8]

	if (Endpoint_IsOUTReceived())
 8001f94:	0692      	lsls	r2, r2, #26
 8001f96:	d507      	bpl.n	8001fa8 <CDC_Device_BytesReceived+0x3c>
		if (ep->Direction)
 8001f98:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8001f9c:	2a00      	cmp	r2, #0
			return ep->InBytesAvailable;
 8001f9e:	bfb4      	ite	lt
 8001fa0:	8b98      	ldrhlt	r0, [r3, #28]
			return ep->OutBytesAvailable;
 8001fa2:	8998      	ldrhge	r0, [r3, #12]
	{
		if (!(Endpoint_BytesInEndpoint()))
 8001fa4:	b110      	cbz	r0, 8001fac <CDC_Device_BytesReceived+0x40>
	}
	else
	{
		return 0;
	}
}
 8001fa6:	4770      	bx	lr
	  return 0;
 8001fa8:	2000      	movs	r0, #0
 8001faa:	4770      	bx	lr
{
 8001fac:	b500      	push	{lr}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	9001      	str	r0, [sp, #4]
			Endpoint_ClearOUT();
 8001fb2:	f000 f99f 	bl	80022f4 <Endpoint_ClearOUT>
 8001fb6:	9801      	ldr	r0, [sp, #4]
}
 8001fb8:	b003      	add	sp, #12
 8001fba:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fbe:	bf00      	nop
 8001fc0:	20000aa8 	.word	0x20000aa8
 8001fc4:	20000524 	.word	0x20000524

08001fc8 <CDC_Device_ReceiveByte>:

int16_t CDC_Device_ReceiveByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8001fc8:	4b28      	ldr	r3, [pc, #160]	; (800206c <CDC_Device_ReceiveByte+0xa4>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b04      	cmp	r3, #4
 8001fce:	d149      	bne.n	8002064 <CDC_Device_ReceiveByte+0x9c>
 8001fd0:	6983      	ldr	r3, [r0, #24]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d046      	beq.n	8002064 <CDC_Device_ReceiveByte+0x9c>
{
 8001fd6:	b510      	push	{r4, lr}
	  return -1;

	int16_t ReceivedByte = -1;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 8001fd8:	7a02      	ldrb	r2, [r0, #8]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001fda:	4c25      	ldr	r4, [pc, #148]	; (8002070 <CDC_Device_ReceiveByte+0xa8>)
 8001fdc:	f002 000f 	and.w	r0, r2, #15
		return ep->IsOutRecieved;
 8001fe0:	232c      	movs	r3, #44	; 0x2c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001fe2:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
		return ep->IsOutRecieved;
 8001fe6:	fb03 4300 	mla	r3, r3, r0, r4
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8001fea:	f884 013c 	strb.w	r0, [r4, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8001fee:	f884 213d 	strb.w	r2, [r4, #317]	; 0x13d
		return ep->IsOutRecieved;
 8001ff2:	689a      	ldr	r2, [r3, #8]

	if (Endpoint_IsOUTReceived())
 8001ff4:	0692      	lsls	r2, r2, #26
{
 8001ff6:	b082      	sub	sp, #8
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8001ff8:	4601      	mov	r1, r0
	if (Endpoint_IsOUTReceived())
 8001ffa:	d530      	bpl.n	800205e <CDC_Device_ReceiveByte+0x96>
		if (ep->Direction)
 8001ffc:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8002000:	2a00      	cmp	r2, #0
 8002002:	db22      	blt.n	800204a <CDC_Device_ReceiveByte+0x82>
	{
		if (Endpoint_BytesInEndpoint())
 8002004:	899b      	ldrh	r3, [r3, #12]
 8002006:	b943      	cbnz	r3, 800201a <CDC_Device_ReceiveByte+0x52>
	int16_t ReceivedByte = -1;
 8002008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			return ep->OutBytesAvailable;
 800200c:	232c      	movs	r3, #44	; 0x2c
 800200e:	fb03 4401 	mla	r4, r3, r1, r4
 8002012:	89a3      	ldrh	r3, [r4, #12]
		  ReceivedByte = Endpoint_Read_8();

		if (!(Endpoint_BytesInEndpoint()))
 8002014:	b19b      	cbz	r3, 800203e <CDC_Device_ReceiveByte+0x76>
		  Endpoint_ClearOUT();
	}

	return ReceivedByte;
}
 8002016:	b002      	add	sp, #8
 8002018:	bd10      	pop	{r4, pc}
		  ReceivedByte = Endpoint_Read_8();
 800201a:	f000 fa0d 	bl	8002438 <Endpoint_Read_8>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800201e:	f894 113c 	ldrb.w	r1, [r4, #316]	; 0x13c
		if (ep->Direction)
 8002022:	232c      	movs	r3, #44	; 0x2c
 8002024:	fb03 4301 	mla	r3, r3, r1, r4
 8002028:	b200      	sxth	r0, r0
 800202a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	daec      	bge.n	800200c <CDC_Device_ReceiveByte+0x44>
			return ep->InBytesAvailable;
 8002032:	232c      	movs	r3, #44	; 0x2c
 8002034:	fb03 4401 	mla	r4, r3, r1, r4
 8002038:	8ba3      	ldrh	r3, [r4, #28]
		if (!(Endpoint_BytesInEndpoint()))
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1eb      	bne.n	8002016 <CDC_Device_ReceiveByte+0x4e>
 800203e:	9001      	str	r0, [sp, #4]
		  Endpoint_ClearOUT();
 8002040:	f000 f958 	bl	80022f4 <Endpoint_ClearOUT>
 8002044:	9801      	ldr	r0, [sp, #4]
}
 8002046:	b002      	add	sp, #8
 8002048:	bd10      	pop	{r4, pc}
		if (Endpoint_BytesInEndpoint())
 800204a:	8b9b      	ldrh	r3, [r3, #28]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1e4      	bne.n	800201a <CDC_Device_ReceiveByte+0x52>
 8002050:	232c      	movs	r3, #44	; 0x2c
 8002052:	fb03 4401 	mla	r4, r3, r1, r4
	int16_t ReceivedByte = -1;
 8002056:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800205a:	8ba3      	ldrh	r3, [r4, #28]
 800205c:	e7ed      	b.n	800203a <CDC_Device_ReceiveByte+0x72>
	  return -1;
 800205e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002062:	e7d8      	b.n	8002016 <CDC_Device_ReceiveByte+0x4e>
 8002064:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	20000aa8 	.word	0x20000aa8
 8002070:	20000524 	.word	0x20000524

08002074 <CDC_Device_SendControlLineStateChange>:

void CDC_Device_SendControlLineStateChange(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8002074:	4b15      	ldr	r3, [pc, #84]	; (80020cc <CDC_Device_SendControlLineStateChange+0x58>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b04      	cmp	r3, #4
 800207a:	d106      	bne.n	800208a <CDC_Device_SendControlLineStateChange+0x16>
{
 800207c:	b530      	push	{r4, r5, lr}
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 800207e:	6983      	ldr	r3, [r0, #24]
{
 8002080:	b083      	sub	sp, #12
 8002082:	4604      	mov	r4, r0
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8002084:	b913      	cbnz	r3, 800208c <CDC_Device_SendControlLineStateChange+0x18>
	Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
	Endpoint_Write_Stream_LE(&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
	                         sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
	                         NULL);
	Endpoint_ClearIN();
}
 8002086:	b003      	add	sp, #12
 8002088:	bd30      	pop	{r4, r5, pc}
 800208a:	4770      	bx	lr
	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.NotificationEndpoint.Address);
 800208c:	7b83      	ldrb	r3, [r0, #14]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800208e:	4d10      	ldr	r5, [pc, #64]	; (80020d0 <CDC_Device_SendControlLineStateChange+0x5c>)
	USB_Request_Header_t Notification = (USB_Request_Header_t)
 8002090:	4a10      	ldr	r2, [pc, #64]	; (80020d4 <CDC_Device_SendControlLineStateChange+0x60>)
 8002092:	f003 010f 	and.w	r1, r3, #15
 8002096:	f885 113c 	strb.w	r1, [r5, #316]	; 0x13c
 800209a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800209e:	46ec      	mov	ip, sp
 80020a0:	e88c 0003 	stmia.w	ip, {r0, r1}
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80020a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
	Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
 80020a8:	4660      	mov	r0, ip
 80020aa:	2200      	movs	r2, #0
 80020ac:	2108      	movs	r1, #8
 80020ae:	f885 313d 	strb.w	r3, [r5, #317]	; 0x13d
 80020b2:	f001 f9ad 	bl	8003410 <Endpoint_Write_Stream_LE>
	Endpoint_Write_Stream_LE(&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
 80020b6:	2200      	movs	r2, #0
 80020b8:	2102      	movs	r1, #2
 80020ba:	f104 0016 	add.w	r0, r4, #22
 80020be:	f001 f9a7 	bl	8003410 <Endpoint_Write_Stream_LE>
	Endpoint_ClearIN();
 80020c2:	f000 f941 	bl	8002348 <Endpoint_ClearIN>
}
 80020c6:	b003      	add	sp, #12
 80020c8:	bd30      	pop	{r4, r5, pc}
 80020ca:	bf00      	nop
 80020cc:	20000aa8 	.word	0x20000aa8
 80020d0:	20000524 	.word	0x20000524
 80020d4:	0800410c 	.word	0x0800410c

080020d8 <EVENT_CDC_Device_LineEncodingChanged>:
}
#endif

__WEAK void EVENT_CDC_Device_LineEncodingChanged(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
}
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop

080020dc <EVENT_CDC_Device_ControLineStateChanged>:
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop

080020e0 <EVENT_CDC_Device_BreakSent>:
}

__WEAK void EVENT_CDC_Device_BreakSent(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
				                               const uint8_t Duration)
{
}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop

080020e4 <CDC_Device_ProcessControlRequest>:
		return device.IsSetupRecieved;
 80020e4:	4b43      	ldr	r3, [pc, #268]	; (80021f4 <CDC_Device_ProcessControlRequest+0x110>)
 80020e6:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	if (!(Endpoint_IsSETUPReceived()))
 80020ea:	0792      	lsls	r2, r2, #30
 80020ec:	d50f      	bpl.n	800210e <CDC_Device_ProcessControlRequest+0x2a>
{
 80020ee:	b510      	push	{r4, lr}
	if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
 80020f0:	4a41      	ldr	r2, [pc, #260]	; (80021f8 <CDC_Device_ProcessControlRequest+0x114>)
 80020f2:	7801      	ldrb	r1, [r0, #0]
 80020f4:	4604      	mov	r4, r0
 80020f6:	8890      	ldrh	r0, [r2, #4]
 80020f8:	4288      	cmp	r0, r1
 80020fa:	d000      	beq.n	80020fe <CDC_Device_ProcessControlRequest+0x1a>
}
 80020fc:	bd10      	pop	{r4, pc}
	switch (USB_ControlRequest.bRequest)
 80020fe:	7851      	ldrb	r1, [r2, #1]
 8002100:	3920      	subs	r1, #32
 8002102:	2903      	cmp	r1, #3
 8002104:	d8fa      	bhi.n	80020fc <CDC_Device_ProcessControlRequest+0x18>
 8002106:	e8df f001 	tbb	[pc, r1]
 800210a:	284c      	.short	0x284c
 800210c:	0313      	.short	0x0313
 800210e:	4770      	bx	lr
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8002110:	7811      	ldrb	r1, [r2, #0]
 8002112:	2921      	cmp	r1, #33	; 0x21
 8002114:	d1f2      	bne.n	80020fc <CDC_Device_ProcessControlRequest+0x18>
		device.IsSetupRecieved = 0;
 8002116:	f893 013e 	ldrb.w	r0, [r3, #318]	; 0x13e
				EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
 800211a:	8851      	ldrh	r1, [r2, #2]
 800211c:	4602      	mov	r2, r0
 800211e:	f36f 0241 	bfc	r2, #1, #1
 8002122:	b2c9      	uxtb	r1, r1
 8002124:	4620      	mov	r0, r4
 8002126:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 800212a:	f7ff ffd9 	bl	80020e0 <EVENT_CDC_Device_BreakSent>
}
 800212e:	bd10      	pop	{r4, pc}
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8002130:	7811      	ldrb	r1, [r2, #0]
 8002132:	2921      	cmp	r1, #33	; 0x21
 8002134:	d1e2      	bne.n	80020fc <CDC_Device_ProcessControlRequest+0x18>
 8002136:	f893 113e 	ldrb.w	r1, [r3, #318]	; 0x13e
				CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 800213a:	f892 c002 	ldrb.w	ip, [r2, #2]
 800213e:	78d2      	ldrb	r2, [r2, #3]
 8002140:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8
 8002144:	460a      	mov	r2, r1
 8002146:	f36f 0241 	bfc	r2, #1, #1
 800214a:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
				EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 800214e:	4620      	mov	r0, r4
				CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 8002150:	f8a4 c014 	strh.w	ip, [r4, #20]
				EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 8002154:	f7ff ffc2 	bl	80020dc <EVENT_CDC_Device_ControLineStateChanged>
}
 8002158:	bd10      	pop	{r4, pc}
			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
 800215a:	7812      	ldrb	r2, [r2, #0]
 800215c:	2aa1      	cmp	r2, #161	; 0xa1
 800215e:	d1cd      	bne.n	80020fc <CDC_Device_ProcessControlRequest+0x18>
 8002160:	f893 113e 	ldrb.w	r1, [r3, #318]	; 0x13e
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002164:	f893 213c 	ldrb.w	r2, [r3, #316]	; 0x13c
		device.IsSetupRecieved = 0;
 8002168:	f36f 0141 	bfc	r1, #1, #1
		return ep->InInUse == 0 && ep->IsEnabled;
 800216c:	202c      	movs	r0, #44	; 0x2c
		device.IsSetupRecieved = 0;
 800216e:	f883 113e 	strb.w	r1, [r3, #318]	; 0x13e
		return ep->InInUse == 0 && ep->IsEnabled;
 8002172:	fb00 3302 	mla	r3, r0, r2, r3
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	06d0      	lsls	r0, r2, #27
 800217a:	d4fc      	bmi.n	8002176 <CDC_Device_ProcessControlRequest+0x92>
 800217c:	7a1a      	ldrb	r2, [r3, #8]
 800217e:	0791      	lsls	r1, r2, #30
 8002180:	d5f9      	bpl.n	8002176 <CDC_Device_ProcessControlRequest+0x92>
				Endpoint_Write_32_LE(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
 8002182:	69a0      	ldr	r0, [r4, #24]
 8002184:	f000 f96e 	bl	8002464 <Endpoint_Write_32_LE>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.CharFormat);
 8002188:	7f20      	ldrb	r0, [r4, #28]
 800218a:	f000 f93f 	bl	800240c <Endpoint_Write_8>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.ParityType);
 800218e:	7f60      	ldrb	r0, [r4, #29]
 8002190:	f000 f93c 	bl	800240c <Endpoint_Write_8>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.DataBits);
 8002194:	7fa0      	ldrb	r0, [r4, #30]
 8002196:	f000 f939 	bl	800240c <Endpoint_Write_8>
}
 800219a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				Endpoint_ClearIN();
 800219e:	f000 b8d3 	b.w	8002348 <Endpoint_ClearIN>
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 80021a2:	7812      	ldrb	r2, [r2, #0]
 80021a4:	2a21      	cmp	r2, #33	; 0x21
 80021a6:	d1a9      	bne.n	80020fc <CDC_Device_ProcessControlRequest+0x18>
		device.IsSetupRecieved = 0;
 80021a8:	f893 113e 	ldrb.w	r1, [r3, #318]	; 0x13e
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80021ac:	f893 213c 	ldrb.w	r2, [r3, #316]	; 0x13c
		device.IsSetupRecieved = 0;
 80021b0:	f36f 0141 	bfc	r1, #1, #1
		return ep->IsOutRecieved;
 80021b4:	202c      	movs	r0, #44	; 0x2c
		device.IsSetupRecieved = 0;
 80021b6:	f883 113e 	strb.w	r1, [r3, #318]	; 0x13e
					if (USB_DeviceState == DEVICE_STATE_Unattached)
 80021ba:	4910      	ldr	r1, [pc, #64]	; (80021fc <CDC_Device_ProcessControlRequest+0x118>)
		return ep->IsOutRecieved;
 80021bc:	fb00 3302 	mla	r3, r0, r2, r3
	}
 80021c0:	e002      	b.n	80021c8 <CDC_Device_ProcessControlRequest+0xe4>
 80021c2:	780a      	ldrb	r2, [r1, #0]
 80021c4:	2a00      	cmp	r2, #0
 80021c6:	d099      	beq.n	80020fc <CDC_Device_ProcessControlRequest+0x18>
		return ep->IsOutRecieved;
 80021c8:	689a      	ldr	r2, [r3, #8]
				while (!(Endpoint_IsOUTReceived()))
 80021ca:	0692      	lsls	r2, r2, #26
 80021cc:	d5f9      	bpl.n	80021c2 <CDC_Device_ProcessControlRequest+0xde>
				CDCInterfaceInfo->State.LineEncoding.BaudRateBPS = Endpoint_Read_32_LE();
 80021ce:	f000 f95f 	bl	8002490 <Endpoint_Read_32_LE>
 80021d2:	61a0      	str	r0, [r4, #24]
				CDCInterfaceInfo->State.LineEncoding.CharFormat  = Endpoint_Read_8();
 80021d4:	f000 f930 	bl	8002438 <Endpoint_Read_8>
 80021d8:	7720      	strb	r0, [r4, #28]
				CDCInterfaceInfo->State.LineEncoding.ParityType  = Endpoint_Read_8();
 80021da:	f000 f92d 	bl	8002438 <Endpoint_Read_8>
 80021de:	7760      	strb	r0, [r4, #29]
				CDCInterfaceInfo->State.LineEncoding.DataBits    = Endpoint_Read_8();
 80021e0:	f000 f92a 	bl	8002438 <Endpoint_Read_8>
 80021e4:	77a0      	strb	r0, [r4, #30]
				Endpoint_ClearOUT();
 80021e6:	f000 f885 	bl	80022f4 <Endpoint_ClearOUT>
				EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
 80021ea:	4620      	mov	r0, r4
 80021ec:	f7ff ff74 	bl	80020d8 <EVENT_CDC_Device_LineEncodingChanged>
}
 80021f0:	bd10      	pop	{r4, pc}
 80021f2:	bf00      	nop
 80021f4:	20000524 	.word	0x20000524
 80021f8:	20000aac 	.word	0x20000aac
 80021fc:	20000aa8 	.word	0x20000aa8

08002200 <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
 8002200:	b538      	push	{r3, r4, r5, lr}
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
	if (USB_DeviceState == DEVICE_STATE_Unattached)
 8002202:	4b12      	ldr	r3, [pc, #72]	; (800224c <USB_USBTask+0x4c>)
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	b1ab      	cbz	r3, 8002234 <USB_USBTask+0x34>
	 *  \return Index of the currently selected endpoint.
	 */
	static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint8_t Endpoint_GetCurrentEndpoint(void)
	{
		return device.CurrentDirection | device.CurrentEndpoint;
 8002208:	4c11      	ldr	r4, [pc, #68]	; (8002250 <USB_USBTask+0x50>)
	 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsSETUPReceived(void)
	{
		return device.IsSetupRecieved;
 800220a:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
		return device.CurrentDirection | device.CurrentEndpoint;
 800220e:	f894 513d 	ldrb.w	r5, [r4, #317]	; 0x13d
 8002212:	f894 213c 	ldrb.w	r2, [r4, #316]	; 0x13c
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002216:	2100      	movs	r1, #0

	uint8_t PrevEndpoint = Endpoint_GetCurrentEndpoint();

	Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);

	if (Endpoint_IsSETUPReceived())
 8002218:	079b      	lsls	r3, r3, #30
 800221a:	f8a4 113c 	strh.w	r1, [r4, #316]	; 0x13c
		return device.CurrentDirection | device.CurrentEndpoint;
 800221e:	ea45 0502 	orr.w	r5, r5, r2
 8002222:	d408      	bmi.n	8002236 <USB_USBTask+0x36>
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002224:	f005 030f 	and.w	r3, r5, #15
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002228:	f025 057f 	bic.w	r5, r5, #127	; 0x7f
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800222c:	f884 313c 	strb.w	r3, [r4, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002230:	f884 513d 	strb.w	r5, [r4, #317]	; 0x13d
}
 8002234:	bd38      	pop	{r3, r4, r5, pc}
	  USB_Device_ProcessControlRequest();
 8002236:	f7fe fa77 	bl	8000728 <USB_Device_ProcessControlRequest>
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800223a:	f005 030f 	and.w	r3, r5, #15
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 800223e:	f025 057f 	bic.w	r5, r5, #127	; 0x7f
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002242:	f884 313c 	strb.w	r3, [r4, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002246:	f884 513d 	strb.w	r5, [r4, #317]	; 0x13d
 800224a:	e7f3      	b.n	8002234 <USB_USBTask+0x34>
 800224c:	20000aa8 	.word	0x20000aa8
 8002250:	20000524 	.word	0x20000524

08002254 <Endpoint_WaitUntilReady>:
#define USB_STREAM_TIMEOUT_MS 100

extern volatile uint8_t zlp_flag;

uint8_t Endpoint_WaitUntilReady(void)
{
 8002254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			 *  \return Current USB frame number from the USB controller.
			 */
    
            static inline uint16_t USB_Device_GetFrameNumber(void) ATTR_ALWAYS_INLINE;
            static inline uint16_t USB_Device_GetFrameNumber(void) {
                return device.Driver->GetFrameNumber();
 8002258:	4c24      	ldr	r4, [pc, #144]	; (80022ec <Endpoint_WaitUntilReady+0x98>)
		{
			if (Endpoint_IsOUTReceived())
			  return ENDPOINT_READYWAIT_NoError;
		}

		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 800225a:	4e25      	ldr	r6, [pc, #148]	; (80022f0 <Endpoint_WaitUntilReady+0x9c>)
 800225c:	6823      	ldr	r3, [r4, #0]
 800225e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002260:	4798      	blx	r3
	 *  \return The currently selected endpoint's direction, as a \c ENDPOINT_DIR_* mask.
	 */
	static inline uint8_t Endpoint_GetEndpointDirection(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint8_t Endpoint_GetEndpointDirection(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002262:	f894 313c 	ldrb.w	r3, [r4, #316]	; 0x13c
		return ep->Address & ENDPOINT_DIR_MASK;
 8002266:	272c      	movs	r7, #44	; 0x2c
 8002268:	fb07 4203 	mla	r2, r7, r3, r4
	uint8_t  TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
 800226c:	2564      	movs	r5, #100	; 0x64
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 800226e:	f992 1004 	ldrsb.w	r1, [r2, #4]
 8002272:	2900      	cmp	r1, #0
 8002274:	4680      	mov	r8, r0
 8002276:	db1f      	blt.n	80022b8 <Endpoint_WaitUntilReady+0x64>
		return ep->IsOutRecieved;
 8002278:	6892      	ldr	r2, [r2, #8]
			if (Endpoint_IsOUTReceived())
 800227a:	0692      	lsls	r2, r2, #26
 800227c:	d432      	bmi.n	80022e4 <Endpoint_WaitUntilReady+0x90>
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 800227e:	7832      	ldrb	r2, [r6, #0]

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
 8002280:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 8002284:	b312      	cbz	r2, 80022cc <Endpoint_WaitUntilReady+0x78>
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
 8002286:	2905      	cmp	r1, #5
 8002288:	d023      	beq.n	80022d2 <Endpoint_WaitUntilReady+0x7e>
	 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
	 */
	static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsStalled(void)
	{
		return device.Endpoints[device.CurrentEndpoint].IsHalted == 1 ? true : false;
 800228a:	fb07 4303 	mla	r3, r7, r3, r4
 800228e:	7a1b      	ldrb	r3, [r3, #8]
		  return ENDPOINT_READYWAIT_BusSuspended;
		else if (Endpoint_IsStalled())
 8002290:	075b      	lsls	r3, r3, #29
 8002292:	d421      	bmi.n	80022d8 <Endpoint_WaitUntilReady+0x84>
 8002294:	6823      	ldr	r3, [r4, #0]
 8002296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002298:	4798      	blx	r3
		  return ENDPOINT_READYWAIT_EndpointStalled;

		uint16_t CurrentFrameNumber = USB_Device_GetFrameNumber();

		if (CurrentFrameNumber != PreviousFrameNumber)
 800229a:	4580      	cmp	r8, r0
 800229c:	d003      	beq.n	80022a6 <Endpoint_WaitUntilReady+0x52>
		{
			PreviousFrameNumber = CurrentFrameNumber;

			if (!(TimeoutMSRem--))
 800229e:	1e6b      	subs	r3, r5, #1
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	b1e5      	cbz	r5, 80022de <Endpoint_WaitUntilReady+0x8a>
 80022a4:	461d      	mov	r5, r3
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80022a6:	f894 313c 	ldrb.w	r3, [r4, #316]	; 0x13c
		return ep->Address & ENDPOINT_DIR_MASK;
 80022aa:	fb07 4203 	mla	r2, r7, r3, r4
 80022ae:	4680      	mov	r8, r0
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 80022b0:	f992 1004 	ldrsb.w	r1, [r2, #4]
 80022b4:	2900      	cmp	r1, #0
 80022b6:	dadf      	bge.n	8002278 <Endpoint_WaitUntilReady+0x24>
		return ep->InInUse == 0 && ep->IsEnabled;
 80022b8:	6891      	ldr	r1, [r2, #8]
 80022ba:	f3c1 1000 	ubfx	r0, r1, #4, #1
 80022be:	06c9      	lsls	r1, r1, #27
 80022c0:	d4dd      	bmi.n	800227e <Endpoint_WaitUntilReady+0x2a>
 80022c2:	7a12      	ldrb	r2, [r2, #8]
 80022c4:	0791      	lsls	r1, r2, #30
 80022c6:	d5da      	bpl.n	800227e <Endpoint_WaitUntilReady+0x2a>
			  return ENDPOINT_READYWAIT_Timeout;
		}
	}
}
 80022c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
 80022cc:	2002      	movs	r0, #2
}
 80022ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		  return ENDPOINT_READYWAIT_BusSuspended;
 80022d2:	2003      	movs	r0, #3
}
 80022d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		  return ENDPOINT_READYWAIT_EndpointStalled;
 80022d8:	2001      	movs	r0, #1
}
 80022da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			  return ENDPOINT_READYWAIT_Timeout;
 80022de:	2004      	movs	r0, #4
}
 80022e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			  return ENDPOINT_READYWAIT_NoError;
 80022e4:	2000      	movs	r0, #0
}
 80022e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022ea:	bf00      	nop
 80022ec:	20000524 	.word	0x20000524
 80022f0:	20000aa8 	.word	0x20000aa8

080022f4 <Endpoint_ClearOUT>:

void Endpoint_ClearOUT(void) {
 80022f4:	b570      	push	{r4, r5, r6, lr}
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80022f6:	4d13      	ldr	r5, [pc, #76]	; (8002344 <Endpoint_ClearOUT+0x50>)
 80022f8:	f895 413c 	ldrb.w	r4, [r5, #316]	; 0x13c
	/* if we have data left which isn't read yet, we leave this routine to not override it */
	if (ep->IsEnabled == 0)
 80022fc:	232c      	movs	r3, #44	; 0x2c
 80022fe:	fb03 5404 	mla	r4, r3, r4, r5
 8002302:	7a23      	ldrb	r3, [r4, #8]
 8002304:	079a      	lsls	r2, r3, #30
 8002306:	d51b      	bpl.n	8002340 <Endpoint_ClearOUT+0x4c>
		return;
	/* First Check whether we have data in the driver */
	ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 8002308:	682b      	ldr	r3, [r5, #0]
 800230a:	69a2      	ldr	r2, [r4, #24]
 800230c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230e:	6961      	ldr	r1, [r4, #20]
 8002310:	7920      	ldrb	r0, [r4, #4]
 8002312:	4798      	blx	r3
	ep->OutOffset = 0;
	/* If we didn't request new data and all data has been read, request new */
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
 8002314:	68a3      	ldr	r3, [r4, #8]
	ep->OutOffset = 0;
 8002316:	2200      	movs	r2, #0
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
 8002318:	071b      	lsls	r3, r3, #28
	ep->OutOffset = 0;
 800231a:	e9c4 0203 	strd	r0, r2, [r4, #12]
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
 800231e:	d40f      	bmi.n	8002340 <Endpoint_ClearOUT+0x4c>
 8002320:	b970      	cbnz	r0, 8002340 <Endpoint_ClearOUT+0x4c>
		ep->OutInUse = true;
 8002322:	8923      	ldrh	r3, [r4, #8]
		ep->IsOutRecieved = 0;
		device.Driver->EndpointReadStart(ep->Address,
 8002324:	69a1      	ldr	r1, [r4, #24]
		ep->OutInUse = true;
 8002326:	f043 0308 	orr.w	r3, r3, #8
 800232a:	8123      	strh	r3, [r4, #8]
		ep->IsOutRecieved = 0;
 800232c:	8923      	ldrh	r3, [r4, #8]
 800232e:	f360 1345 	bfi	r3, r0, #5, #1
 8002332:	8123      	strh	r3, [r4, #8]
		device.Driver->EndpointReadStart(ep->Address,
 8002334:	682b      	ldr	r3, [r5, #0]
 8002336:	7920      	ldrb	r0, [r4, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
				ep->OutBufferLength);
	}
}
 800233a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		device.Driver->EndpointReadStart(ep->Address,
 800233e:	4718      	bx	r3
}
 8002340:	bd70      	pop	{r4, r5, r6, pc}
 8002342:	bf00      	nop
 8002344:	20000524 	.word	0x20000524

08002348 <Endpoint_ClearIN>:

void Endpoint_ClearIN(void)
{
 8002348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800234a:	4d21      	ldr	r5, [pc, #132]	; (80023d0 <Endpoint_ClearIN+0x88>)
 800234c:	f895 413c 	ldrb.w	r4, [r5, #316]	; 0x13c
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 8002350:	232c      	movs	r3, #44	; 0x2c
 8002352:	fb03 5404 	mla	r4, r3, r4, r5
 8002356:	68a3      	ldr	r3, [r4, #8]
 8002358:	06d8      	lsls	r0, r3, #27
 800235a:	d426      	bmi.n	80023aa <Endpoint_ClearIN+0x62>
 800235c:	7a23      	ldrb	r3, [r4, #8]
 800235e:	0799      	lsls	r1, r3, #30
 8002360:	d523      	bpl.n	80023aa <Endpoint_ClearIN+0x62>
		return;
	ep->InInUse = true;
 8002362:	8923      	ldrh	r3, [r4, #8]
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002364:	4e1b      	ldr	r6, [pc, #108]	; (80023d4 <Endpoint_ClearIN+0x8c>)
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 8002366:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
	ep->InInUse = true;
 800236a:	f043 0310 	orr.w	r3, r3, #16
 800236e:	8123      	strh	r3, [r4, #8]
 8002370:	f44f 6700 	mov.w	r7, #2048	; 0x800
	ep->InDataLeft = ep->InBytesAvailable;
	ep->InBytesAvailable = 0;
 8002374:	2300      	movs	r3, #0
	ep->InDataBuffer = ep->InBuffer;
 8002376:	62e1      	str	r1, [r4, #44]	; 0x2c
	ep->InDataLeft = ep->InBytesAvailable;
 8002378:	62a2      	str	r2, [r4, #40]	; 0x28
	ep->InBytesAvailable = 0;
 800237a:	61e3      	str	r3, [r4, #28]
 800237c:	f8c6 708c 	str.w	r7, [r6, #140]	; 0x8c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002380:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002384:	f3bf 8f6f 	isb	sy
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
	data_count = device.Driver->EndpointWrite(ep->Address,
 8002388:	682b      	ldr	r3, [r5, #0]
 800238a:	7920      	ldrb	r0, [r4, #4]
 800238c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238e:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 8002392:	4798      	blx	r3
			ep->InDataBuffer,ep->InDataLeft);
	ep->InDataBuffer += data_count;
	ep->InDataLeft -= data_count;
 8002394:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	ep->InDataBuffer += data_count;
 8002396:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002398:	4401      	add	r1, r0
	ep->InDataLeft -= data_count;
 800239a:	1a18      	subs	r0, r3, r0
	ep->InDataBuffer += data_count;
 800239c:	62e1      	str	r1, [r4, #44]	; 0x2c
	ep->InDataLeft -= data_count;
 800239e:	62a0      	str	r0, [r4, #40]	; 0x28
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80023a0:	60f7      	str	r7, [r6, #12]
	NVIC_EnableIRQ(USB0_0_IRQn);
	if((zlp_flag == true) && (ep->Number != 0))
 80023a2:	4e0d      	ldr	r6, [pc, #52]	; (80023d8 <Endpoint_ClearIN+0x90>)
 80023a4:	7833      	ldrb	r3, [r6, #0]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d000      	beq.n	80023ac <Endpoint_ClearIN+0x64>
	  ep->InInUse = true;
	  device.Driver->EndpointWrite(ep->Address,
	  			ep->InDataBuffer,0);
	  zlp_flag = false;
	}
}
 80023aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if((zlp_flag == true) && (ep->Number != 0))
 80023ac:	7920      	ldrb	r0, [r4, #4]
 80023ae:	0702      	lsls	r2, r0, #28
 80023b0:	d0fb      	beq.n	80023aa <Endpoint_ClearIN+0x62>
	  while(ep->InInUse)
 80023b2:	68a3      	ldr	r3, [r4, #8]
 80023b4:	f3c3 1700 	ubfx	r7, r3, #4, #1
 80023b8:	06db      	lsls	r3, r3, #27
 80023ba:	d4fa      	bmi.n	80023b2 <Endpoint_ClearIN+0x6a>
	  ep->InInUse = true;
 80023bc:	8923      	ldrh	r3, [r4, #8]
 80023be:	f043 0310 	orr.w	r3, r3, #16
 80023c2:	8123      	strh	r3, [r4, #8]
	  device.Driver->EndpointWrite(ep->Address,
 80023c4:	682b      	ldr	r3, [r5, #0]
 80023c6:	463a      	mov	r2, r7
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4798      	blx	r3
	  zlp_flag = false;
 80023cc:	7037      	strb	r7, [r6, #0]
}
 80023ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023d0:	20000524 	.word	0x20000524
 80023d4:	e000e100 	.word	0xe000e100
 80023d8:	20000b38 	.word	0x20000b38

080023dc <Endpoint_IsReadWriteAllowed>:

bool Endpoint_IsReadWriteAllowed(void) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 80023dc:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <Endpoint_IsReadWriteAllowed+0x2c>)
 80023de:	f893 213c 	ldrb.w	r2, [r3, #316]	; 0x13c
	bool Retval = false;

	if(EndPoint->Direction)
 80023e2:	212c      	movs	r1, #44	; 0x2c
 80023e4:	fb01 3302 	mla	r3, r1, r2, r3
 80023e8:	f993 2004 	ldrsb.w	r2, [r3, #4]
 80023ec:	2a00      	cmp	r2, #0
 80023ee:	db04      	blt.n	80023fa <Endpoint_IsReadWriteAllowed+0x1e>
	{
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength) ? true : false;
	}
	else
	{
		Retval = (EndPoint->OutBytesAvailable > 0) ? true : false;
 80023f0:	68d8      	ldr	r0, [r3, #12]
 80023f2:	3800      	subs	r0, #0
 80023f4:	bf18      	it	ne
 80023f6:	2001      	movne	r0, #1
	}
	return Retval;
}
 80023f8:	4770      	bx	lr
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength) ? true : false;
 80023fa:	69d8      	ldr	r0, [r3, #28]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fe:	4298      	cmp	r0, r3
 8002400:	bf2c      	ite	cs
 8002402:	2000      	movcs	r0, #0
 8002404:	2001      	movcc	r0, #1
 8002406:	4770      	bx	lr
 8002408:	20000524 	.word	0x20000524

0800240c <Endpoint_Write_8>:

void Endpoint_Write_8(const uint8_t Data) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800240c:	4909      	ldr	r1, [pc, #36]	; (8002434 <Endpoint_Write_8+0x28>)
 800240e:	f891 c13c 	ldrb.w	ip, [r1, #316]	; 0x13c
	bool Success = false;

	 do
	  {
	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 8002412:	222c      	movs	r2, #44	; 0x2c
 8002414:	fb02 120c 	mla	r2, r2, ip, r1
 8002418:	69d3      	ldr	r3, [r2, #28]
 800241a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800241c:	4293      	cmp	r3, r2
 800241e:	d2fd      	bcs.n	800241c <Endpoint_Write_8+0x10>
	    {
	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 8002420:	222c      	movs	r2, #44	; 0x2c
 8002422:	fb02 110c 	mla	r1, r2, ip, r1
 8002426:	6a0a      	ldr	r2, [r1, #32]
 8002428:	54d0      	strb	r0, [r2, r3]
	      EndPoint->InBytesAvailable++;
 800242a:	69cb      	ldr	r3, [r1, #28]
 800242c:	3301      	adds	r3, #1
 800242e:	61cb      	str	r3, [r1, #28]

	      Success = true;
	    }
	  }while(!Success);
}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	20000524 	.word	0x20000524

08002438 <Endpoint_Read_8>:

uint8_t Endpoint_Read_8(void) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002438:	4b09      	ldr	r3, [pc, #36]	; (8002460 <Endpoint_Read_8+0x28>)
 800243a:	f893 213c 	ldrb.w	r2, [r3, #316]	; 0x13c
	bool Success = false;
	uint8_t data = 0;
	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
 800243e:	212c      	movs	r1, #44	; 0x2c
 8002440:	fb01 3302 	mla	r3, r1, r2, r3
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	b152      	cbz	r2, 800245e <Endpoint_Read_8+0x26>
uint8_t Endpoint_Read_8(void) {
 8002448:	b410      	push	{r4}
		{
          data = EndPoint->OutBuffer[EndPoint->OutOffset];
 800244a:	e9d3 1004 	ldrd	r1, r0, [r3, #16]
          EndPoint->OutOffset++;
          EndPoint->OutBytesAvailable--;
 800244e:	3a01      	subs	r2, #1
          EndPoint->OutOffset++;
 8002450:	1c4c      	adds	r4, r1, #1
          data = EndPoint->OutBuffer[EndPoint->OutOffset];
 8002452:	5c40      	ldrb	r0, [r0, r1]
          EndPoint->OutBytesAvailable--;
 8002454:	e9c3 2403 	strd	r2, r4, [r3, #12]
		  Success = true;
		}
	  }while(!Success);
	 return data;
}
 8002458:	f85d 4b04 	ldr.w	r4, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	e7fe      	b.n	800245e <Endpoint_Read_8+0x26>
 8002460:	20000524 	.word	0x20000524

08002464 <Endpoint_Write_32_LE>:

void Endpoint_Write_32_LE(const uint32_t Data) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002464:	4909      	ldr	r1, [pc, #36]	; (800248c <Endpoint_Write_32_LE+0x28>)
 8002466:	f891 c13c 	ldrb.w	ip, [r1, #316]	; 0x13c
	bool Success = false;

	do {
		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
 800246a:	232c      	movs	r3, #44	; 0x2c
 800246c:	fb03 130c 	mla	r3, r3, ip, r1
 8002470:	69da      	ldr	r2, [r3, #28]
 8002472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002474:	3b03      	subs	r3, #3
 8002476:	429a      	cmp	r2, r3
 8002478:	d2fd      	bcs.n	8002476 <Endpoint_Write_32_LE+0x12>
			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) = Data;
 800247a:	232c      	movs	r3, #44	; 0x2c
 800247c:	fb03 110c 	mla	r1, r3, ip, r1
 8002480:	6a0b      	ldr	r3, [r1, #32]
 8002482:	5098      	str	r0, [r3, r2]
			EndPoint->InBytesAvailable+=4;
 8002484:	69cb      	ldr	r3, [r1, #28]
 8002486:	3304      	adds	r3, #4
 8002488:	61cb      	str	r3, [r1, #28]

			Success = true;
		}
	}while(!Success);
}
 800248a:	4770      	bx	lr
 800248c:	20000524 	.word	0x20000524

08002490 <Endpoint_Read_32_LE>:

uint32_t Endpoint_Read_32_LE(void) {
 8002490:	b410      	push	{r4}
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002492:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <Endpoint_Read_32_LE+0x30>)
 8002494:	f893 113c 	ldrb.w	r1, [r3, #316]	; 0x13c
	bool Success = false;
	uint32_t data = 0;

	do {
		if(EndPoint->OutBytesAvailable > 3) {
 8002498:	222c      	movs	r2, #44	; 0x2c
 800249a:	fb02 3201 	mla	r2, r2, r1, r3
 800249e:	68d2      	ldr	r2, [r2, #12]
 80024a0:	2a03      	cmp	r2, #3
 80024a2:	d9fd      	bls.n	80024a0 <Endpoint_Read_32_LE+0x10>
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 80024a4:	202c      	movs	r0, #44	; 0x2c
 80024a6:	fb00 3301 	mla	r3, r0, r1, r3
 80024aa:	e9d3 1004 	ldrd	r1, r0, [r3, #16]
			EndPoint->OutOffset+=4;
			EndPoint->OutBytesAvailable-=4;
 80024ae:	3a04      	subs	r2, #4
			EndPoint->OutOffset+=4;
 80024b0:	1d0c      	adds	r4, r1, #4
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 80024b2:	5840      	ldr	r0, [r0, r1]
			EndPoint->OutBytesAvailable-=4;
 80024b4:	e9c3 2403 	strd	r2, r4, [r3, #12]

			Success = true;
		}
	} while(!Success);
	return data;
}
 80024b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	20000524 	.word	0x20000524

080024c4 <Endpoint_ConfigureEndpointTable>:

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 80024c4:	2900      	cmp	r1, #0
 80024c6:	d037      	beq.n	8002538 <Endpoint_ConfigureEndpointTable+0x74>
 80024c8:	3901      	subs	r1, #1
			                                     const uint8_t Entries) {
 80024ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80024ce:	b2c9      	uxtb	r1, r1
 80024d0:	1d83      	adds	r3, r0, #6
 80024d2:	2506      	movs	r5, #6
 80024d4:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8002540 <Endpoint_ConfigureEndpointTable+0x7c>
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
			return false;
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
		device.Endpoints[Number].IsConfigured = 1;
 80024d8:	4f18      	ldr	r7, [pc, #96]	; (800253c <Endpoint_ConfigureEndpointTable+0x78>)
 80024da:	4604      	mov	r4, r0
 80024dc:	fb15 3501 	smlabb	r5, r5, r1, r3
		device.Endpoints[Number].Address = Table[i].Address;
 80024e0:	262c      	movs	r6, #44	; 0x2c
 80024e2:	e016      	b.n	8002512 <Endpoint_ConfigureEndpointTable+0x4e>
		device.Endpoints[Number].IsConfigured = 1;
 80024e4:	8863      	ldrh	r3, [r4, #2]
 80024e6:	8911      	ldrh	r1, [r2, #8]
		device.Endpoints[Number].Address = Table[i].Address;
 80024e8:	7820      	ldrb	r0, [r4, #0]
 80024ea:	7110      	strb	r0, [r2, #4]
		device.Endpoints[Number].IsConfigured = 1;
 80024ec:	019b      	lsls	r3, r3, #6
 80024ee:	f403 53fe 	and.w	r3, r3, #8128	; 0x1fc0
 80024f2:	f043 0303 	orr.w	r3, r3, #3
 80024f6:	4039      	ands	r1, r7
 80024f8:	430b      	orrs	r3, r1
 80024fa:	8113      	strh	r3, [r2, #8]
		device.Endpoints[Number].IsEnabled = 1;
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 80024fc:	0603      	lsls	r3, r0, #24
	for (i=0;i<Entries;i++) {
 80024fe:	f104 0406 	add.w	r4, r4, #6
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 8002502:	d404      	bmi.n	800250e <Endpoint_ConfigureEndpointTable+0x4a>
			device.Driver->EndpointReadStart(Table[i].Address,
 8002504:	f8d8 3000 	ldr.w	r3, [r8]
 8002508:	6991      	ldr	r1, [r2, #24]
 800250a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250c:	4798      	blx	r3
	for (i=0;i<Entries;i++) {
 800250e:	42ac      	cmp	r4, r5
 8002510:	d00f      	beq.n	8002532 <Endpoint_ConfigureEndpointTable+0x6e>
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
 8002512:	f8d8 3000 	ldr.w	r3, [r8]
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 8002516:	7820      	ldrb	r0, [r4, #0]
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
 8002518:	8862      	ldrh	r2, [r4, #2]
 800251a:	7921      	ldrb	r1, [r4, #4]
 800251c:	69db      	ldr	r3, [r3, #28]
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 800251e:	f000 090f 	and.w	r9, r0, #15
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
 8002522:	4798      	blx	r3
		device.Endpoints[Number].Address = Table[i].Address;
 8002524:	fb06 8209 	mla	r2, r6, r9, r8
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
 8002528:	2800      	cmp	r0, #0
 800252a:	d0db      	beq.n	80024e4 <Endpoint_ConfigureEndpointTable+0x20>
			return false;
 800252c:	2000      	movs	r0, #0
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
}
 800252e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return true;
 8002532:	2001      	movs	r0, #1
}
 8002534:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return true;
 8002538:	2001      	movs	r0, #1
}
 800253a:	4770      	bx	lr
 800253c:	ffffe03c 	.word	0xffffe03c
 8002540:	20000524 	.word	0x20000524

08002544 <XMC_SCU_INTERRUPT_EnableEvent>:
}

/* API to enable the SCU event */
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 8002544:	4a02      	ldr	r2, [pc, #8]	; (8002550 <XMC_SCU_INTERRUPT_EnableEvent+0xc>)
 8002546:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
 8002548:	4318      	orrs	r0, r3
 800254a:	67d0      	str	r0, [r2, #124]	; 0x7c
}
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	50004000 	.word	0x50004000

08002554 <XMC_SCU_INTERRUPT_DisableEvent>:

/* API to disable the SCU event */
void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 8002554:	4a02      	ldr	r2, [pc, #8]	; (8002560 <XMC_SCU_INTERRUPT_DisableEvent+0xc>)
 8002556:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
 8002558:	ea23 0000 	bic.w	r0, r3, r0
 800255c:	67d0      	str	r0, [r2, #124]	; 0x7c
}
 800255e:	4770      	bx	lr
 8002560:	50004000 	.word	0x50004000

08002564 <XMC_SCU_INTERRUPT_TriggerEvent>:

/* API to trigger the SCU event */
void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
 8002564:	4a03      	ldr	r2, [pc, #12]	; (8002574 <XMC_SCU_INTERRUPT_TriggerEvent+0x10>)
 8002566:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 800256a:	4318      	orrs	r0, r3
 800256c:	f8c2 0084 	str.w	r0, [r2, #132]	; 0x84
}
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	50004000 	.word	0x50004000

08002578 <XMC_SCU_INTERUPT_GetEventStatus>:

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
  return (SCU_INTERRUPT->SRRAW);
 8002578:	4b01      	ldr	r3, [pc, #4]	; (8002580 <XMC_SCU_INTERUPT_GetEventStatus+0x8>)
 800257a:	6f98      	ldr	r0, [r3, #120]	; 0x78
}
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	50004000 	.word	0x50004000

08002584 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8002584:	4b01      	ldr	r3, [pc, #4]	; (800258c <XMC_SCU_INTERRUPT_ClearEventStatus+0x8>)
 8002586:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
}
 800258a:	4770      	bx	lr
 800258c:	50004000 	.word	0x50004000

08002590 <XMC_SCU_GetBootMode>:


/* API to retrieve the currently deployed device bootmode */
uint32_t XMC_SCU_GetBootMode(void)
{
  return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 8002590:	4b02      	ldr	r3, [pc, #8]	; (800259c <XMC_SCU_GetBootMode+0xc>)
 8002592:	6918      	ldr	r0, [r3, #16]
}
 8002594:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	50004000 	.word	0x50004000

080025a0 <XMC_SCU_SetBootMode>:

/* API to program a new device bootmode */
void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
{
  SCU_GENERAL->STCON = (uint32_t)bootmode;
 80025a0:	4b01      	ldr	r3, [pc, #4]	; (80025a8 <XMC_SCU_SetBootMode+0x8>)
 80025a2:	6118      	str	r0, [r3, #16]
}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	50004000 	.word	0x50004000

080025ac <XMC_SCU_ReadGPR>:

/* API to read from General purpose register */
uint32_t XMC_SCU_ReadGPR(const uint32_t index)
{
  return (SCU_GENERAL->GPR[index]);
 80025ac:	4b02      	ldr	r3, [pc, #8]	; (80025b8 <XMC_SCU_ReadGPR+0xc>)
 80025ae:	0080      	lsls	r0, r0, #2
 80025b0:	4403      	add	r3, r0
 80025b2:	6858      	ldr	r0, [r3, #4]
}
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	50004028 	.word	0x50004028

080025bc <XMC_SCU_WriteGPR>:

/* API to write to GPR */
void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
{
  SCU_GENERAL->GPR[index] = data;
 80025bc:	4b02      	ldr	r3, [pc, #8]	; (80025c8 <XMC_SCU_WriteGPR+0xc>)
 80025be:	0080      	lsls	r0, r0, #2
 80025c0:	4403      	add	r3, r0
 80025c2:	6059      	str	r1, [r3, #4]
}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	50004028 	.word	0x50004028

080025cc <XMC_SCU_EnableOutOfRangeComparator>:
void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 80025cc:	0080      	lsls	r0, r0, #2
 80025ce:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
 80025d2:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80025d6:	2301      	movs	r3, #1
 80025d8:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
 80025dc:	fa03 f101 	lsl.w	r1, r3, r1
 80025e0:	4311      	orrs	r1, r2
 80025e2:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
}
 80025e6:	4770      	bx	lr

080025e8 <XMC_SCU_DisableOutOfRangeComparator>:
void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 80025e8:	0080      	lsls	r0, r0, #2
 80025ea:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
 80025ee:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80025f2:	2201      	movs	r2, #1
 80025f4:	f8d0 30a0 	ldr.w	r3, [r0, #160]	; 0xa0
 80025f8:	fa02 f101 	lsl.w	r1, r2, r1
 80025fc:	ea23 0301 	bic.w	r3, r3, r1
 8002600:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
}
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop

08002608 <XMC_SCU_CalibrateTemperatureSensor>:

/* API to calibrate temperature sensor */
void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
{
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
                        (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 8002608:	02c9      	lsls	r1, r1, #11
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 800260a:	4b04      	ldr	r3, [pc, #16]	; (800261c <XMC_SCU_CalibrateTemperatureSensor+0x14>)
 800260c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
                        (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 8002610:	f441 0108 	orr.w	r1, r1, #8912896	; 0x880000
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 8002614:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
                        (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
}
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	50004000 	.word	0x50004000

08002620 <XMC_SCU_EnableTemperatureSensor>:
/* API to enable die temperature measurement by powering the DTS module. */
void XMC_SCU_EnableTemperatureSensor(void)
{
  SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 8002620:	4a03      	ldr	r2, [pc, #12]	; (8002630 <XMC_SCU_EnableTemperatureSensor+0x10>)
 8002622:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002626:	f023 0301 	bic.w	r3, r3, #1
 800262a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 800262e:	4770      	bx	lr
 8002630:	50004000 	.word	0x50004000

08002634 <XMC_SCU_DisableTemperatureSensor>:

/* API to disable die temperature measurement by powering the DTS module off. */
void XMC_SCU_DisableTemperatureSensor(void)
{
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 8002634:	4a03      	ldr	r2, [pc, #12]	; (8002644 <XMC_SCU_DisableTemperatureSensor+0x10>)
 8002636:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800263a:	f043 0301 	orr.w	r3, r3, #1
 800263e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8002642:	4770      	bx	lr
 8002644:	50004000 	.word	0x50004000

08002648 <XMC_SCU_IsTemperatureSensorEnabled>:

/* API to provide the die temperature sensor power status. */
bool XMC_SCU_IsTemperatureSensorEnabled(void)
{
  return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <XMC_SCU_IsTemperatureSensorEnabled+0x10>)
 800264a:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 800264e:	43c0      	mvns	r0, r0
}
 8002650:	f000 0001 	and.w	r0, r0, #1
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	50004000 	.word	0x50004000

0800265c <XMC_SCU_IsTemperatureSensorReady>:

/* API to check if the die temperature sensor is ready to start a measurement. */
bool XMC_SCU_IsTemperatureSensorReady(void)
{
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 800265c:	4b02      	ldr	r3, [pc, #8]	; (8002668 <XMC_SCU_IsTemperatureSensorReady+0xc>)
 800265e:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
}
 8002662:	f3c0 3080 	ubfx	r0, r0, #14, #1
 8002666:	4770      	bx	lr
 8002668:	50004000 	.word	0x50004000

0800266c <XMC_SCU_StartTemperatureMeasurement>:
  return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 800266c:	4b08      	ldr	r3, [pc, #32]	; (8002690 <XMC_SCU_StartTemperatureMeasurement+0x24>)
  {
    status = XMC_SCU_STATUS_BUSY;
  }

  /* And start the measurement */
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 800266e:	4a08      	ldr	r2, [pc, #32]	; (8002690 <XMC_SCU_StartTemperatureMeasurement+0x24>)
  return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 8002670:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
}

/* API to know whether Die temperature sensor is busy */
bool XMC_SCU_IsTemperatureSensorBusy(void)
{
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 8002674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
  if (XMC_SCU_IsTemperatureSensorBusy() == true)
 8002678:	041b      	lsls	r3, r3, #16
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 800267a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800267e:	f043 0302 	orr.w	r3, r3, #2
  XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 8002682:	bf54      	ite	pl
 8002684:	f000 0001 	andpl.w	r0, r0, #1
    status = XMC_SCU_STATUS_BUSY;
 8002688:	2002      	movmi	r0, #2
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 800268a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 800268e:	4770      	bx	lr
 8002690:	50004000 	.word	0x50004000

08002694 <XMC_SCU_GetTemperatureMeasurement>:
  return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 8002694:	4b05      	ldr	r3, [pc, #20]	; (80026ac <XMC_SCU_GetTemperatureMeasurement+0x18>)
 8002696:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 800269a:	07d2      	lsls	r2, r2, #31
    temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL_DTSSTAT_RESULT_Pos);
 800269c:	bf5a      	itte	pl
 800269e:	f8d3 0090 	ldrpl.w	r0, [r3, #144]	; 0x90
 80026a2:	f3c0 0009 	ubfxpl	r0, r0, #0, #10
    temperature = 0x7FFFFFFFUL;
 80026a6:	f06f 4000 	mvnmi.w	r0, #2147483648	; 0x80000000
}
 80026aa:	4770      	bx	lr
 80026ac:	50004000 	.word	0x50004000

080026b0 <XMC_SCU_IsTemperatureSensorBusy>:
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 80026b0:	4b02      	ldr	r3, [pc, #8]	; (80026bc <XMC_SCU_IsTemperatureSensorBusy+0xc>)
 80026b2:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
}
 80026b6:	f3c0 30c0 	ubfx	r0, r0, #15, #1
 80026ba:	4770      	bx	lr
 80026bc:	50004000 	.word	0x50004000

080026c0 <XMC_SCU_WriteToRetentionMemory>:
void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
{
  uint32_t rmacr;
  
  /* Get the address right */  
  rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 80026c0:	0400      	lsls	r0, r0, #16
  
  /* Transfer from RMDATA to Retention memory */
  rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
  
  /* Write desired data into RMDATA register */  
  SCU_GENERAL->RMDATA = data;
 80026c2:	4a07      	ldr	r2, [pc, #28]	; (80026e0 <XMC_SCU_WriteToRetentionMemory+0x20>)
  rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 80026c4:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
  rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 80026c8:	f040 0001 	orr.w	r0, r0, #1
  SCU_GENERAL->RMDATA = data;
 80026cc:	f8c2 10cc 	str.w	r1, [r2, #204]	; 0xcc
  
  /* Write address & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 80026d0:	f8c2 00c8 	str.w	r0, [r2, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 80026d4:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80026d8:	049b      	lsls	r3, r3, #18
 80026da:	d4fb      	bmi.n	80026d4 <XMC_SCU_WriteToRetentionMemory+0x14>
  {
  }
}
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	50004000 	.word	0x50004000

080026e4 <XMC_SCU_ReadFromRetentionMemory>:
  
  /* Transfer from RMDATA to Retention memory */
  rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
  
  /* Writing an adress & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 80026e4:	4a06      	ldr	r2, [pc, #24]	; (8002700 <XMC_SCU_ReadFromRetentionMemory+0x1c>)
  rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 80026e6:	0400      	lsls	r0, r0, #16
 80026e8:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
  SCU_GENERAL->RMACR = rmacr;
 80026ec:	f8c2 00c8 	str.w	r0, [r2, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 80026f0:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80026f4:	049b      	lsls	r3, r3, #18
 80026f6:	d4fb      	bmi.n	80026f0 <XMC_SCU_ReadFromRetentionMemory+0xc>
  {
  }

  return (SCU_GENERAL->RMDATA);
 80026f8:	f8d2 00cc 	ldr.w	r0, [r2, #204]	; 0xcc
}
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	50004000 	.word	0x50004000

08002704 <XMC_SCU_TRAP_Enable>:
}

/* API to enable a trap source */
void XMC_SCU_TRAP_Enable(const uint32_t trap)
{
  SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 8002704:	4a02      	ldr	r2, [pc, #8]	; (8002710 <XMC_SCU_TRAP_Enable+0xc>)
 8002706:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8002708:	ea23 0000 	bic.w	r0, r3, r0
 800270c:	6690      	str	r0, [r2, #104]	; 0x68
}
 800270e:	4770      	bx	lr
 8002710:	50004100 	.word	0x50004100

08002714 <XMC_SCU_TRAP_Disable>:

/* API to disable a trap source */
void XMC_SCU_TRAP_Disable(const uint32_t trap)
{
  SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 8002714:	4a02      	ldr	r2, [pc, #8]	; (8002720 <XMC_SCU_TRAP_Disable+0xc>)
 8002716:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8002718:	4318      	orrs	r0, r3
 800271a:	6690      	str	r0, [r2, #104]	; 0x68
}
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	50004100 	.word	0x50004100

08002724 <XMC_SCU_TRAP_GetStatus>:

/* API to determine if a trap source has generated event */
uint32_t XMC_SCU_TRAP_GetStatus(void)
{
  return (SCU_TRAP->TRAPRAW);
 8002724:	4b01      	ldr	r3, [pc, #4]	; (800272c <XMC_SCU_TRAP_GetStatus+0x8>)
 8002726:	6e58      	ldr	r0, [r3, #100]	; 0x64
}
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	50004100 	.word	0x50004100

08002730 <XMC_SCU_TRAP_Trigger>:

/* API to manually trigger a trap event */
void XMC_SCU_TRAP_Trigger(const uint32_t trap)
{
  SCU_TRAP->TRAPSET = (uint32_t)trap;
 8002730:	4b01      	ldr	r3, [pc, #4]	; (8002738 <XMC_SCU_TRAP_Trigger+0x8>)
 8002732:	6718      	str	r0, [r3, #112]	; 0x70
}
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	50004100 	.word	0x50004100

0800273c <XMC_SCU_TRAP_ClearStatus>:

/* API to clear a trap event */
void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
{
  SCU_TRAP->TRAPCLR = (uint32_t)trap;
 800273c:	4b01      	ldr	r3, [pc, #4]	; (8002744 <XMC_SCU_TRAP_ClearStatus+0x8>)
 800273e:	66d8      	str	r0, [r3, #108]	; 0x6c
}
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	50004100 	.word	0x50004100

08002748 <XMC_SCU_PARITY_ClearStatus>:

/* API to clear parity error event */
void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
{
  SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 8002748:	4a02      	ldr	r2, [pc, #8]	; (8002754 <XMC_SCU_PARITY_ClearStatus+0xc>)
 800274a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800274c:	4318      	orrs	r0, r3
 800274e:	6510      	str	r0, [r2, #80]	; 0x50
}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	50004100 	.word	0x50004100

08002758 <XMC_SCU_PARITY_GetStatus>:

/* API to determine if the specified parity error has occured or not */
uint32_t XMC_SCU_PARITY_GetStatus(void)
{
  return (SCU_PARITY->PEFLAG);
 8002758:	4b01      	ldr	r3, [pc, #4]	; (8002760 <XMC_SCU_PARITY_GetStatus+0x8>)
 800275a:	6d18      	ldr	r0, [r3, #80]	; 0x50
} 
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	50004100 	.word	0x50004100

08002764 <XMC_SCU_PARITY_Enable>:

/* API to enable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Enable(const uint32_t memory)
{
  SCU_PARITY->PEEN |= (uint32_t)memory; 
 8002764:	4a02      	ldr	r2, [pc, #8]	; (8002770 <XMC_SCU_PARITY_Enable+0xc>)
 8002766:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002768:	4318      	orrs	r0, r3
 800276a:	63d0      	str	r0, [r2, #60]	; 0x3c
}
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	50004100 	.word	0x50004100

08002774 <XMC_SCU_PARITY_Disable>:

/* API to disable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Disable(const uint32_t memory)
{
  SCU_PARITY->PEEN &= (uint32_t)~memory; 
 8002774:	4a02      	ldr	r2, [pc, #8]	; (8002780 <XMC_SCU_PARITY_Disable+0xc>)
 8002776:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002778:	ea23 0000 	bic.w	r0, r3, r0
 800277c:	63d0      	str	r0, [r2, #60]	; 0x3c
}
 800277e:	4770      	bx	lr
 8002780:	50004100 	.word	0x50004100

08002784 <XMC_SCU_PARITY_EnableTrapGeneration>:

/* API to enable trap assertion for the parity error source */
void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
{
  SCU_PARITY->PETE |= (uint32_t)memory; 
 8002784:	4a02      	ldr	r2, [pc, #8]	; (8002790 <XMC_SCU_PARITY_EnableTrapGeneration+0xc>)
 8002786:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8002788:	4318      	orrs	r0, r3
 800278a:	6450      	str	r0, [r2, #68]	; 0x44
}
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	50004100 	.word	0x50004100

08002794 <XMC_SCU_PARITY_DisableTrapGeneration>:

/* API to disable the assertion of trap for the parity error source */
void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
{
  SCU_PARITY->PETE &= (uint32_t)~memory; 
 8002794:	4a02      	ldr	r2, [pc, #8]	; (80027a0 <XMC_SCU_PARITY_DisableTrapGeneration+0xc>)
 8002796:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8002798:	ea23 0000 	bic.w	r0, r3, r0
 800279c:	6450      	str	r0, [r2, #68]	; 0x44
}
 800279e:	4770      	bx	lr
 80027a0:	50004100 	.word	0x50004100

080027a4 <XMC_SCU_INTERRUPT_EnableNmiRequest>:

/* Enables a NMI source */
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
{
  SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 80027a4:	4a03      	ldr	r2, [pc, #12]	; (80027b4 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x10>)
 80027a6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80027aa:	4318      	orrs	r0, r3
 80027ac:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
}
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	50004000 	.word	0x50004000

080027b8 <XMC_SCU_INTERRUPT_DisableNmiRequest>:

/* Disables a NMI source */
void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
{
  SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 80027b8:	4a03      	ldr	r2, [pc, #12]	; (80027c8 <XMC_SCU_INTERRUPT_DisableNmiRequest+0x10>)
 80027ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80027be:	ea23 0000 	bic.w	r0, r3, r0
 80027c2:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
}
 80027c6:	4770      	bx	lr
 80027c8:	50004000 	.word	0x50004000

080027cc <XMC_SCU_RESET_AssertPeripheralReset>:

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80027cc:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));

  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 80027ce:	4a04      	ldr	r2, [pc, #16]	; (80027e0 <XMC_SCU_RESET_AssertPeripheralReset+0x14>)
 80027d0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80027d4:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 80027d8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	50004410 	.word	0x50004410

080027e4 <XMC_SCU_RESET_DeassertPeripheralReset>:

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80027e4:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 80027e6:	4a04      	ldr	r2, [pc, #16]	; (80027f8 <XMC_SCU_RESET_DeassertPeripheralReset+0x14>)
 80027e8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80027ec:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 80027f0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	50004414 	.word	0x50004414

080027fc <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80027fc:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));

  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 80027fe:	4a06      	ldr	r2, [pc, #24]	; (8002818 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x1c>)
 8002800:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002808:	4018      	ands	r0, r3
 800280a:	f030 4370 	bics.w	r3, r0, #4026531840	; 0xf0000000
}
 800280e:	bf14      	ite	ne
 8002810:	2001      	movne	r0, #1
 8002812:	2000      	moveq	r0, #0
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	5000440c 	.word	0x5000440c

0800281c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>:
uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
{
  uint32_t clock_frequency;

  /* Prescalar mode - fOSC is the parent*/
  if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 800281c:	4b12      	ldr	r3, [pc, #72]	; (8002868 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x4c>)
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	07da      	lsls	r2, r3, #31
{
 8002822:	b510      	push	{r4, lr}
  if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8002824:	d51c      	bpl.n	8002860 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x44>
  {
    clock_frequency = OSCHP_GetFrequency();
  }
  else
  {
    clock_frequency = OFI_FREQUENCY;
 8002826:	4811      	ldr	r0, [pc, #68]	; (800286c <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x50>)
  if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 8002828:	4a0f      	ldr	r2, [pc, #60]	; (8002868 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x4c>)
 800282a:	6913      	ldr	r3, [r2, #16]
 800282c:	07db      	lsls	r3, r3, #31
 800282e:	d506      	bpl.n	800283e <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x22>
                      ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1UL));
 8002830:	6993      	ldr	r3, [r2, #24]
 8002832:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002836:	3301      	adds	r3, #1
    clock_frequency = (uint32_t)(clock_frequency / 
 8002838:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800283c:	bd10      	pop	{r4, pc}
    p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1UL);
 800283e:	6991      	ldr	r1, [r2, #24]
    n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1UL);
 8002840:	6994      	ldr	r4, [r2, #24]
    k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1UL);
 8002842:	6993      	ldr	r3, [r2, #24]
 8002844:	f3c3 4306 	ubfx	r3, r3, #16, #7
    n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1UL);
 8002848:	f3c4 2c06 	ubfx	ip, r4, #8, #7
    p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1UL);
 800284c:	f3c1 6203 	ubfx	r2, r1, #24, #4
    k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1UL);
 8002850:	3301      	adds	r3, #1
    clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 8002852:	fb0c 0000 	mla	r0, ip, r0, r0
 8002856:	fb02 3303 	mla	r3, r2, r3, r3
 800285a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800285e:	bd10      	pop	{r4, pc}
    clock_frequency = OSCHP_GetFrequency();
 8002860:	f001 f8ba 	bl	80039d8 <OSCHP_GetFrequency>
 8002864:	e7e0      	b.n	8002828 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0xc>
 8002866:	bf00      	nop
 8002868:	50004700 	.word	0x50004700
 800286c:	016e3600 	.word	0x016e3600

08002870 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>:
  if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8002870:	4b03      	ldr	r3, [pc, #12]	; (8002880 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x10>)
 8002872:	69db      	ldr	r3, [r3, #28]
 8002874:	07db      	lsls	r3, r3, #31
 8002876:	d501      	bpl.n	800287c <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0xc>
  }
  
  return (clock_frequency);
}
 8002878:	4802      	ldr	r0, [pc, #8]	; (8002884 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x14>)
 800287a:	4770      	bx	lr
    clock_frequency = OSCHP_GetFrequency();
 800287c:	f001 b8ac 	b.w	80039d8 <OSCHP_GetFrequency>
 8002880:	50004700 	.word	0x50004700
 8002884:	016e3600 	.word	0x016e3600

08002888 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>:

/*
 * API to retrieve frequency of USB PLL output clock
 */
uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
{
 8002888:	b508      	push	{r3, lr}
  uint32_t clock_frequency;
  uint32_t n_div;
  uint32_t p_div;
  
  clock_frequency = OSCHP_GetFrequency();
 800288a:	f001 f8a5 	bl	80039d8 <OSCHP_GetFrequency>
  if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 800288e:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x28>)
 8002890:	6a1a      	ldr	r2, [r3, #32]
 8002892:	07d2      	lsls	r2, r2, #31
 8002894:	d40b      	bmi.n	80028ae <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x26>
  {
    /* Normal mode - fVCO is the parent*/
    n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_NDIV_Pos) + 1UL);
 8002896:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PDIV_Pos) + 1UL);
 8002898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289a:	f3c3 6303 	ubfx	r3, r3, #24, #4
    n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_NDIV_Pos) + 1UL);
 800289e:	f3c2 2206 	ubfx	r2, r2, #8, #7
    p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PDIV_Pos) + 1UL);
 80028a2:	3301      	adds	r3, #1
    clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 80028a4:	fb02 0000 	mla	r0, r2, r0, r0
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	fbb0 f0f3 	udiv	r0, r0, r3
  }
  return (clock_frequency);
}
 80028ae:	bd08      	pop	{r3, pc}
 80028b0:	50004700 	.word	0x50004700

080028b4 <XMC_SCU_CLOCK_GetCcuClockFrequency>:
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
{
  return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <XMC_SCU_CLOCK_GetCcuClockFrequency+0x18>)
 80028b6:	4906      	ldr	r1, [pc, #24]	; (80028d0 <XMC_SCU_CLOCK_GetCcuClockFrequency+0x1c>)
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	6808      	ldr	r0, [r1, #0]
uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
{
  uint32_t frequency = 0UL;
  frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
  
  return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	f002 0201 	and.w	r2, r2, #1
 80028c2:	4090      	lsls	r0, r2
 80028c4:	f003 0301 	and.w	r3, r3, #1
                                              SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
}
 80028c8:	40d8      	lsrs	r0, r3
 80028ca:	4770      	bx	lr
 80028cc:	50004600 	.word	0x50004600
 80028d0:	2000ffc0 	.word	0x2000ffc0

080028d4 <XMC_SCU_CLOCK_GetUsbClockFrequency>:

/*
 * API to retrieve USB and SDMMC clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
{
 80028d4:	b508      	push	{r3, lr}
  return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
 80028d6:	4b08      	ldr	r3, [pc, #32]	; (80028f8 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x24>)
 80028d8:	699b      	ldr	r3, [r3, #24]
  uint32_t frequency = 0UL;
  XMC_SCU_CLOCK_USBCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetUsbClockSource();

  if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 80028da:	03db      	lsls	r3, r3, #15
 80028dc:	d509      	bpl.n	80028f2 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x1e>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 80028de:	f7ff ff9d 	bl	800281c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
  }
  else
  {
  }

  return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 80028e2:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x24>)
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	f003 0307 	and.w	r3, r3, #7
                                   SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 80028ea:	3301      	adds	r3, #1
}
 80028ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80028f0:	bd08      	pop	{r3, pc}
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 80028f2:	f7ff ffc9 	bl	8002888 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
 80028f6:	e7f4      	b.n	80028e2 <XMC_SCU_CLOCK_GetUsbClockFrequency+0xe>
 80028f8:	50004600 	.word	0x50004600

080028fc <XMC_SCU_CLOCK_GetEbuClockFrequency>:
#if defined(EBU)
/*
 * API to retrieve EBU clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
{
 80028fc:	b508      	push	{r3, lr}
  uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 80028fe:	f7ff ff8d 	bl	800281c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
  
  return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 8002902:	4b04      	ldr	r3, [pc, #16]	; (8002914 <XMC_SCU_CLOCK_GetEbuClockFrequency+0x18>)
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f003 033f 	and.w	r3, r3, #63	; 0x3f
                                   SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 800290a:	3301      	adds	r3, #1
}
 800290c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002910:	bd08      	pop	{r3, pc}
 8002912:	bf00      	nop
 8002914:	50004600 	.word	0x50004600

08002918 <XMC_SCU_CLOCK_GetWdtClockFrequency>:

/*
 * API to retrieve WDT clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
{
 8002918:	b508      	push	{r3, lr}
  return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
 800291a:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x38>)
 800291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  uint32_t frequency = 0UL;
  XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetWdtClockSource();

  if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 8002922:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002926:	d00f      	beq.n	8002948 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x30>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 8002928:	b163      	cbz	r3, 8002944 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x2c>
  {
    frequency = OFI_FREQUENCY;
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
  {
    frequency = OSI_FREQUENCY;
 800292a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800292e:	bf14      	ite	ne
 8002930:	2000      	movne	r0, #0
 8002932:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
  else
  {

  }

  return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 8002936:	4b06      	ldr	r3, [pc, #24]	; (8002950 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x38>)
 8002938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293a:	b2db      	uxtb	r3, r3
                                    SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 800293c:	3301      	adds	r3, #1
}
 800293e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002942:	bd08      	pop	{r3, pc}
    frequency = OFI_FREQUENCY;
 8002944:	4803      	ldr	r0, [pc, #12]	; (8002954 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3c>)
 8002946:	e7f6      	b.n	8002936 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x1e>
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8002948:	f7ff ff68 	bl	800281c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 800294c:	e7f3      	b.n	8002936 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x1e>
 800294e:	bf00      	nop
 8002950:	50004600 	.word	0x50004600
 8002954:	016e3600 	.word	0x016e3600

08002958 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency>:
/**
 * @brief API to retrieve EXTERNAL-OUT clock frequency
 * @retval Clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
{
 8002958:	b510      	push	{r4, lr}
  return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 800295a:	4c12      	ldr	r4, [pc, #72]	; (80029a4 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x4c>)
 800295c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800295e:	f003 0303 	and.w	r3, r3, #3
  uint32_t frequency = 0UL;
  XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();

  if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 8002962:	2b03      	cmp	r3, #3
 8002964:	d00b      	beq.n	800297e <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x26>
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
    
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 8002966:	b11b      	cbz	r3, 8002970 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x18>
  {
    frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 8002968:	2b02      	cmp	r3, #2
 800296a:	d011      	beq.n	8002990 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x38>
  uint32_t frequency = 0UL;
 800296c:	2000      	movs	r0, #0
  {

  }

  return (frequency);
}
 800296e:	bd10      	pop	{r4, pc}
  return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8002970:	4a0d      	ldr	r2, [pc, #52]	; (80029a8 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x50>)
 8002972:	6923      	ldr	r3, [r4, #16]
 8002974:	6810      	ldr	r0, [r2, #0]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	4098      	lsls	r0, r3
 800297c:	bd10      	pop	{r4, pc}
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 800297e:	f7ff ff4d 	bl	800281c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 8002982:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002984:	f3c3 4308 	ubfx	r3, r3, #16, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 8002988:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 800298a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800298e:	bd10      	pop	{r4, pc}
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 8002990:	f7ff ff7a 	bl	8002888 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 8002994:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002996:	f3c3 4308 	ubfx	r3, r3, #16, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 800299a:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 800299c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80029a0:	bd10      	pop	{r4, pc}
 80029a2:	bf00      	nop
 80029a4:	50004600 	.word	0x50004600
 80029a8:	2000ffc0 	.word	0x2000ffc0

080029ac <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 80029ac:	4b03      	ldr	r3, [pc, #12]	; (80029bc <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
  return SystemCoreClock;
 80029ae:	4a04      	ldr	r2, [pc, #16]	; (80029c0 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x14>)
 80029b0:	695b      	ldr	r3, [r3, #20]
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 80029b2:	6810      	ldr	r0, [r2, #0]
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 80029b4:	f003 0301 	and.w	r3, r3, #1
}
 80029b8:	40d8      	lsrs	r0, r3
 80029ba:	4770      	bx	lr
 80029bc:	50004600 	.word	0x50004600
 80029c0:	2000ffc0 	.word	0x2000ffc0

080029c4 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80029c4:	4a03      	ldr	r2, [pc, #12]	; (80029d4 <XMC_SCU_CLOCK_SetSystemClockSource+0x10>)
 80029c6:	68d3      	ldr	r3, [r2, #12]
 80029c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029cc:	4318      	orrs	r0, r3
 80029ce:	60d0      	str	r0, [r2, #12]
                      ((uint32_t)source);
}
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	50004600 	.word	0x50004600

080029d8 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 80029d8:	4a03      	ldr	r2, [pc, #12]	; (80029e8 <XMC_SCU_CLOCK_SetUsbClockSource+0x10>)
 80029da:	6993      	ldr	r3, [r2, #24]
 80029dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029e0:	4318      	orrs	r0, r3
 80029e2:	6190      	str	r0, [r2, #24]
                      ((uint32_t)source);
}
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	50004600 	.word	0x50004600

080029ec <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 80029ec:	4a03      	ldr	r2, [pc, #12]	; (80029fc <XMC_SCU_CLOCK_SetWdtClockSource+0x10>)
 80029ee:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80029f0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80029f4:	4318      	orrs	r0, r3
 80029f6:	6250      	str	r0, [r2, #36]	; 0x24
                      ((uint32_t)source);
}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	50004600 	.word	0x50004600

08002a00 <XMC_SCU_CLOCK_SetExternalOutputClockSource>:

/* API to select fEXT */
void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
{
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 8002a00:	4a03      	ldr	r2, [pc, #12]	; (8002a10 <XMC_SCU_CLOCK_SetExternalOutputClockSource+0x10>)
 8002a02:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002a04:	f023 0303 	bic.w	r3, r3, #3
 8002a08:	4318      	orrs	r0, r3
 8002a0a:	6290      	str	r0, [r2, #40]	; 0x28
                      ((uint32_t)source);
}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	50004600 	.word	0x50004600

08002a14 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8002a14:	4a07      	ldr	r2, [pc, #28]	; (8002a34 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x20>)
 8002a16:	69d3      	ldr	r3, [r2, #28]
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8002a18:	b928      	cbnz	r0, 8002a26 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x12>
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8002a1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a1e:	f023 0301 	bic.w	r3, r3, #1
 8002a22:	61d3      	str	r3, [r2, #28]
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
  }
}
 8002a24:	4770      	bx	lr
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8002a26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a2a:	f043 0301 	orr.w	r3, r3, #1
 8002a2e:	61d3      	str	r3, [r2, #28]
}
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	50004700 	.word	0x50004700

08002a38 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002a38:	4a05      	ldr	r2, [pc, #20]	; (8002a50 <XMC_SCU_HIB_SetRtcClockSource+0x18>)
 8002a3a:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002a3e:	071b      	lsls	r3, r3, #28
 8002a40:	d4fb      	bmi.n	8002a3a <XMC_SCU_HIB_SetRtcClockSource+0x2>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8002a42:	4a04      	ldr	r2, [pc, #16]	; (8002a54 <XMC_SCU_HIB_SetRtcClockSource+0x1c>)
 8002a44:	68d3      	ldr	r3, [r2, #12]
 8002a46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a4a:	4318      	orrs	r0, r3
 8002a4c:	60d0      	str	r0, [r2, #12]
                        ((uint32_t)source);
}
 8002a4e:	4770      	bx	lr
 8002a50:	50004000 	.word	0x50004000
 8002a54:	50004300 	.word	0x50004300

08002a58 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002a58:	4a05      	ldr	r2, [pc, #20]	; (8002a70 <XMC_SCU_HIB_SetStandbyClockSource+0x18>)
 8002a5a:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002a5e:	071b      	lsls	r3, r3, #28
 8002a60:	d4fb      	bmi.n	8002a5a <XMC_SCU_HIB_SetStandbyClockSource+0x2>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8002a62:	4a04      	ldr	r2, [pc, #16]	; (8002a74 <XMC_SCU_HIB_SetStandbyClockSource+0x1c>)
 8002a64:	68d3      	ldr	r3, [r2, #12]
 8002a66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a6a:	4318      	orrs	r0, r3
 8002a6c:	60d0      	str	r0, [r2, #12]
                        ((uint32_t)source);
}
 8002a6e:	4770      	bx	lr
 8002a70:	50004000 	.word	0x50004000
 8002a74:	50004300 	.word	0x50004300

08002a78 <XMC_SCU_CLOCK_SetSystemClockDivider>:
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8002a78:	4a03      	ldr	r2, [pc, #12]	; (8002a88 <XMC_SCU_CLOCK_SetSystemClockDivider+0x10>)
 8002a7a:	68d3      	ldr	r3, [r2, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8002a7c:	3801      	subs	r0, #1
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8002a7e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a82:	4303      	orrs	r3, r0
 8002a84:	60d3      	str	r3, [r2, #12]
}
 8002a86:	4770      	bx	lr
 8002a88:	50004600 	.word	0x50004600

08002a8c <XMC_SCU_CLOCK_SetCcuClockDivider>:
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8002a8c:	4a03      	ldr	r2, [pc, #12]	; (8002a9c <XMC_SCU_CLOCK_SetCcuClockDivider+0x10>)
 8002a8e:	6a13      	ldr	r3, [r2, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8002a90:	3801      	subs	r0, #1
  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	4303      	orrs	r3, r0
 8002a98:	6213      	str	r3, [r2, #32]
}
 8002a9a:	4770      	bx	lr
 8002a9c:	50004600 	.word	0x50004600

08002aa0 <XMC_SCU_CLOCK_SetCpuClockDivider>:
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8002aa0:	4a03      	ldr	r2, [pc, #12]	; (8002ab0 <XMC_SCU_CLOCK_SetCpuClockDivider+0x10>)
 8002aa2:	6913      	ldr	r3, [r2, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8002aa4:	3801      	subs	r0, #1
  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8002aa6:	f023 0301 	bic.w	r3, r3, #1
 8002aaa:	4303      	orrs	r3, r0
 8002aac:	6113      	str	r3, [r2, #16]
}
 8002aae:	4770      	bx	lr
 8002ab0:	50004600 	.word	0x50004600

08002ab4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8002ab4:	4a03      	ldr	r2, [pc, #12]	; (8002ac4 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x10>)
 8002ab6:	6953      	ldr	r3, [r2, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 8002ab8:	3801      	subs	r0, #1
  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8002aba:	f023 0301 	bic.w	r3, r3, #1
 8002abe:	4303      	orrs	r3, r0
 8002ac0:	6153      	str	r3, [r2, #20]
}
 8002ac2:	4770      	bx	lr
 8002ac4:	50004600 	.word	0x50004600

08002ac8 <XMC_SCU_CLOCK_SetUsbClockDivider>:
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8002ac8:	4a03      	ldr	r2, [pc, #12]	; (8002ad8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x10>)
 8002aca:	6993      	ldr	r3, [r2, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 8002acc:	3801      	subs	r0, #1
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8002ace:	f023 0307 	bic.w	r3, r3, #7
 8002ad2:	4303      	orrs	r3, r0
 8002ad4:	6193      	str	r3, [r2, #24]
}
 8002ad6:	4770      	bx	lr
 8002ad8:	50004600 	.word	0x50004600

08002adc <XMC_SCU_CLOCK_SetEbuClockDivider>:
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8002adc:	4a03      	ldr	r2, [pc, #12]	; (8002aec <XMC_SCU_CLOCK_SetEbuClockDivider+0x10>)
 8002ade:	69d3      	ldr	r3, [r2, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8002ae0:	3801      	subs	r0, #1
  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8002ae2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ae6:	4303      	orrs	r3, r0
 8002ae8:	61d3      	str	r3, [r2, #28]
}
 8002aea:	4770      	bx	lr
 8002aec:	50004600 	.word	0x50004600

08002af0 <XMC_SCU_CLOCK_SetWdtClockDivider>:
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8002af0:	4a03      	ldr	r2, [pc, #12]	; (8002b00 <XMC_SCU_CLOCK_SetWdtClockDivider+0x10>)
 8002af2:	6a53      	ldr	r3, [r2, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8002af4:	3801      	subs	r0, #1
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8002af6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002afa:	4303      	orrs	r3, r0
 8002afc:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002afe:	4770      	bx	lr
 8002b00:	50004600 	.word	0x50004600

08002b04 <XMC_SCU_CLOCK_SetExternalOutputClockDivider>:
void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );

  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 8002b04:	4a05      	ldr	r2, [pc, #20]	; (8002b1c <XMC_SCU_CLOCK_SetExternalOutputClockDivider+0x18>)
 8002b06:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002b08:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 8002b0c:	3801      	subs	r0, #1
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 8002b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b12:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002b16:	6293      	str	r3, [r2, #40]	; 0x28
}
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	50004600 	.word	0x50004600

08002b20 <XMC_SCU_CLOCK_EnableClock>:
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8002b20:	4b01      	ldr	r3, [pc, #4]	; (8002b28 <XMC_SCU_CLOCK_EnableClock+0x8>)
 8002b22:	6058      	str	r0, [r3, #4]
}
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	50004600 	.word	0x50004600

08002b2c <XMC_SCU_CLOCK_DisableClock>:

/* API to disable a given module clock */
void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
{
  SCU_CLK->CLKCLR = ((uint32_t)clock);
 8002b2c:	4b01      	ldr	r3, [pc, #4]	; (8002b34 <XMC_SCU_CLOCK_DisableClock+0x8>)
 8002b2e:	6098      	str	r0, [r3, #8]
}
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	50004600 	.word	0x50004600

08002b38 <XMC_SCU_CLOCK_IsClockEnabled>:

/* API to determine if module clock of the given peripheral is enabled */
bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
{
  return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 8002b38:	4b03      	ldr	r3, [pc, #12]	; (8002b48 <XMC_SCU_CLOCK_IsClockEnabled+0x10>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4218      	tst	r0, r3
}
 8002b3e:	bf14      	ite	ne
 8002b40:	2001      	movne	r0, #1
 8002b42:	2000      	moveq	r0, #0
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	50004600 	.word	0x50004600

08002b4c <XMC_SCU_POWER_GetEVR13Voltage>:
}
#endif

float XMC_SCU_POWER_GetEVR13Voltage(void)
{
  return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <XMC_SCU_POWER_GetEVR13Voltage+0x1c>)
 8002b4e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002b6c <XMC_SCU_POWER_GetEVR13Voltage+0x20>
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	ee07 3a90 	vmov	s15, r3
 8002b5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8002b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b62:	ee17 0a90 	vmov	r0, s15
 8002b66:	4770      	bx	lr
 8002b68:	50004200 	.word	0x50004200
 8002b6c:	3bbe0ded 	.word	0x3bbe0ded

08002b70 <XMC_SCU_POWER_GetEVR33Voltage>:

float XMC_SCU_POWER_GetEVR33Voltage(void)
{
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
 8002b70:	4b07      	ldr	r3, [pc, #28]	; (8002b90 <XMC_SCU_POWER_GetEVR33Voltage+0x20>)
 8002b72:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002b94 <XMC_SCU_POWER_GetEVR33Voltage+0x24>
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8002b7c:	ee07 3a90 	vmov	s15, r3
 8002b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8002b84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b88:	ee17 0a90 	vmov	r0, s15
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	50004200 	.word	0x50004200
 8002b94:	3cb851ec 	.word	0x3cb851ec

08002b98 <XMC_SCU_CLOCK_EnableUsbPll>:

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8002b98:	4a03      	ldr	r2, [pc, #12]	; (8002ba8 <XMC_SCU_CLOCK_EnableUsbPll+0x10>)
 8002b9a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002b9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ba0:	f023 0302 	bic.w	r3, r3, #2
 8002ba4:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002ba6:	4770      	bx	lr
 8002ba8:	50004700 	.word	0x50004700

08002bac <XMC_SCU_CLOCK_DisableUsbPll>:

/* API to disable USB PLL for USB clock */
void XMC_SCU_CLOCK_DisableUsbPll(void)
{
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8002bac:	4a03      	ldr	r2, [pc, #12]	; (8002bbc <XMC_SCU_CLOCK_DisableUsbPll+0x10>)
 8002bae:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb4:	f043 0302 	orr.w	r3, r3, #2
 8002bb8:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002bba:	4770      	bx	lr
 8002bbc:	50004700 	.word	0x50004700

08002bc0 <XMC_SCU_CLOCK_StartUsbPll>:

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8002bc0:	4b0f      	ldr	r3, [pc, #60]	; (8002c00 <XMC_SCU_CLOCK_StartUsbPll+0x40>)
 8002bc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bc4:	f042 0201 	orr.w	r2, r2, #1
 8002bc8:	625a      	str	r2, [r3, #36]	; 0x24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8002bca:	6a5a      	ldr	r2, [r3, #36]	; 0x24

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8002bcc:	3801      	subs	r0, #1
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8002bce:	3901      	subs	r1, #1
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8002bd0:	0600      	lsls	r0, r0, #24
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8002bd2:	f042 0210 	orr.w	r2, r2, #16
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8002bd6:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8002bda:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8002bdc:	6258      	str	r0, [r3, #36]	; 0x24

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8002bde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002be0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002be4:	625a      	str	r2, [r3, #36]	; 0x24

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8002be6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002be8:	f022 0210 	bic.w	r2, r2, #16
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8002bee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bf0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002bf4:	625a      	str	r2, [r3, #36]	; 0x24

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8002bf6:	6a1a      	ldr	r2, [r3, #32]
 8002bf8:	0752      	lsls	r2, r2, #29
 8002bfa:	d5fc      	bpl.n	8002bf6 <XMC_SCU_CLOCK_StartUsbPll+0x36>
  {
    /* wait for PLL Lock */
  }

}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	50004700 	.word	0x50004700

08002c04 <XMC_SCU_CLOCK_StopUsbPll>:

/* API to disable USB PLL operation */
void XMC_SCU_CLOCK_StopUsbPll(void)
{
  SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 8002c04:	4b01      	ldr	r3, [pc, #4]	; (8002c0c <XMC_SCU_CLOCK_StopUsbPll+0x8>)
 8002c06:	4a02      	ldr	r2, [pc, #8]	; (8002c10 <XMC_SCU_CLOCK_StopUsbPll+0xc>)
 8002c08:	625a      	str	r2, [r3, #36]	; 0x24
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}
 8002c0a:	4770      	bx	lr
 8002c0c:	50004700 	.word	0x50004700
 8002c10:	00010003 	.word	0x00010003

08002c14 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8002c14:	4a1a      	ldr	r2, [pc, #104]	; (8002c80 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x6c>)
 8002c16:	6953      	ldr	r3, [r2, #20]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8002c18:	2801      	cmp	r0, #1
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8002c1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
{
 8002c1e:	b510      	push	{r4, lr}
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8002c20:	6153      	str	r3, [r2, #20]
  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8002c22:	d011      	beq.n	8002c48 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x34>
 8002c24:	4c17      	ldr	r4, [pc, #92]	; (8002c84 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x70>)
  SystemCoreClockUpdate();
 8002c26:	f000 fedb 	bl	80039e0 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8002c2a:	6822      	ldr	r2, [r4, #0]
 8002c2c:	4916      	ldr	r1, [pc, #88]	; (8002c88 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x74>)
 8002c2e:	fba1 1202 	umull	r1, r2, r1, r2
 8002c32:	2364      	movs	r3, #100	; 0x64
 8002c34:	0c92      	lsrs	r2, r2, #18
 8002c36:	fb03 f202 	mul.w	r2, r3, r2
  for (i = 0U; i < delay; ++i)
 8002c3a:	b122      	cbz	r2, 8002c46 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x32>
 8002c3c:	2300      	movs	r3, #0
    __NOP();
 8002c3e:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 8002c40:	3301      	adds	r3, #1
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d1fb      	bne.n	8002c3e <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x2a>
    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
  }

  XMC_SCU_lDelay(100UL);
}
 8002c46:	bd10      	pop	{r4, pc}
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8002c48:	6953      	ldr	r3, [r2, #20]
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8002c4a:	4c0e      	ldr	r4, [pc, #56]	; (8002c84 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x70>)
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8002c4c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002c50:	6153      	str	r3, [r2, #20]
  SystemCoreClockUpdate();
 8002c52:	f000 fec5 	bl	80039e0 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8002c56:	6823      	ldr	r3, [r4, #0]
 8002c58:	4a0b      	ldr	r2, [pc, #44]	; (8002c88 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x74>)
 8002c5a:	fba2 3203 	umull	r3, r2, r2, r3
 8002c5e:	2164      	movs	r1, #100	; 0x64
 8002c60:	0c92      	lsrs	r2, r2, #18
 8002c62:	fb01 f202 	mul.w	r2, r1, r2
  for (i = 0U; i < delay; ++i)
 8002c66:	b122      	cbz	r2, 8002c72 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x5e>
 8002c68:	2300      	movs	r3, #0
    __NOP();
 8002c6a:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d1fb      	bne.n	8002c6a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x56>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8002c72:	4a03      	ldr	r2, [pc, #12]	; (8002c80 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x6c>)
 8002c74:	6953      	ldr	r3, [r2, #20]
 8002c76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002c7a:	6153      	str	r3, [r2, #20]
 8002c7c:	e7d3      	b.n	8002c26 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x12>
 8002c7e:	bf00      	nop
 8002c80:	50004700 	.word	0x50004700
 8002c84:	2000ffc0 	.word	0x2000ffc0
 8002c88:	431bde83 	.word	0x431bde83

08002c8c <XMC_SCU_POWER_EnableUsb>:

/* API to enable USB Phy and comparator */
void XMC_SCU_POWER_EnableUsb(void)
{
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8002c8c:	4b02      	ldr	r3, [pc, #8]	; (8002c98 <XMC_SCU_POWER_EnableUsb+0xc>)
 8002c8e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002c92:	605a      	str	r2, [r3, #4]
#else
  SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#endif
}
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	50004200 	.word	0x50004200

08002c9c <XMC_SCU_POWER_DisableUsb>:

/* API to power down USB Phy and comparator */
void XMC_SCU_POWER_DisableUsb(void)
{
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8002c9c:	4b02      	ldr	r3, [pc, #8]	; (8002ca8 <XMC_SCU_POWER_DisableUsb+0xc>)
 8002c9e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002ca2:	609a      	str	r2, [r3, #8]
#else
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
#endif    
}
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	50004200 	.word	0x50004200

08002cac <XMC_SCU_CLOCK_IsUsbPllLocked>:

/* API to check USB PLL is locked or not */
bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
{
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 8002cac:	4b02      	ldr	r3, [pc, #8]	; (8002cb8 <XMC_SCU_CLOCK_IsUsbPllLocked+0xc>)
 8002cae:	6a18      	ldr	r0, [r3, #32]
}
 8002cb0:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	50004700 	.word	0x50004700

08002cbc <XMC_SCU_HIB_EnableHibernateDomain>:

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8002cbc:	4a09      	ldr	r2, [pc, #36]	; (8002ce4 <XMC_SCU_HIB_EnableHibernateDomain+0x28>)
 8002cbe:	6813      	ldr	r3, [r2, #0]
 8002cc0:	07db      	lsls	r3, r3, #31
 8002cc2:	d404      	bmi.n	8002cce <XMC_SCU_HIB_EnableHibernateDomain+0x12>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	6053      	str	r3, [r2, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8002cc8:	6813      	ldr	r3, [r2, #0]
 8002cca:	07d8      	lsls	r0, r3, #31
 8002ccc:	d5fc      	bpl.n	8002cc8 <XMC_SCU_HIB_EnableHibernateDomain+0xc>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8002cce:	4a06      	ldr	r2, [pc, #24]	; (8002ce8 <XMC_SCU_HIB_EnableHibernateDomain+0x2c>)
 8002cd0:	6813      	ldr	r3, [r2, #0]
 8002cd2:	0599      	lsls	r1, r3, #22
 8002cd4:	d505      	bpl.n	8002ce2 <XMC_SCU_HIB_EnableHibernateDomain+0x26>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8002cd6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cda:	6093      	str	r3, [r2, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8002cdc:	6813      	ldr	r3, [r2, #0]
 8002cde:	059b      	lsls	r3, r3, #22
 8002ce0:	d4fc      	bmi.n	8002cdc <XMC_SCU_HIB_EnableHibernateDomain+0x20>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8002ce2:	4770      	bx	lr
 8002ce4:	50004200 	.word	0x50004200
 8002ce8:	50004400 	.word	0x50004400

08002cec <XMC_SCU_HIB_DisableHibernateDomain>:

/* API to power down the hibernation domain */
void XMC_SCU_HIB_DisableHibernateDomain(void)
{
  /* Disable hibernate domain */   
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 8002cec:	4903      	ldr	r1, [pc, #12]	; (8002cfc <XMC_SCU_HIB_DisableHibernateDomain+0x10>)
  /* Reset of hibernate domain reset */  
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 8002cee:	4b04      	ldr	r3, [pc, #16]	; (8002d00 <XMC_SCU_HIB_DisableHibernateDomain+0x14>)
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 8002cf0:	2001      	movs	r0, #1
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 8002cf2:	f44f 7200 	mov.w	r2, #512	; 0x200
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 8002cf6:	6088      	str	r0, [r1, #8]
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 8002cf8:	605a      	str	r2, [r3, #4]
}
 8002cfa:	4770      	bx	lr
 8002cfc:	50004200 	.word	0x50004200
 8002d00:	50004400 	.word	0x50004400

08002d04 <XMC_SCU_HIB_IsHibernateDomainEnabled>:

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8002d04:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <XMC_SCU_HIB_IsHibernateDomainEnabled+0x18>)
 8002d06:	6818      	ldr	r0, [r3, #0]
 8002d08:	f010 0001 	ands.w	r0, r0, #1
 8002d0c:	d005      	beq.n	8002d1a <XMC_SCU_HIB_IsHibernateDomainEnabled+0x16>
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 8002d0e:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8002d12:	f480 7000 	eor.w	r0, r0, #512	; 0x200
 8002d16:	f3c0 2040 	ubfx	r0, r0, #9, #1
}
 8002d1a:	4770      	bx	lr
 8002d1c:	50004200 	.word	0x50004200

08002d20 <XMC_SCU_HIB_EnableInternalSlowClock>:

/* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_EnableInternalSlowClock(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 8002d20:	4a05      	ldr	r2, [pc, #20]	; (8002d38 <XMC_SCU_HIB_EnableInternalSlowClock+0x18>)
 8002d22:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002d26:	069b      	lsls	r3, r3, #26
 8002d28:	d4fb      	bmi.n	8002d22 <XMC_SCU_HIB_EnableInternalSlowClock+0x2>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 8002d2a:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <XMC_SCU_HIB_EnableInternalSlowClock+0x1c>)
 8002d2c:	6953      	ldr	r3, [r2, #20]
 8002d2e:	f023 0301 	bic.w	r3, r3, #1
 8002d32:	6153      	str	r3, [r2, #20]
}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	50004000 	.word	0x50004000
 8002d3c:	50004300 	.word	0x50004300

08002d40 <XMC_SCU_HIB_DisableInternalSlowClock>:

/* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_DisableInternalSlowClock(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 8002d40:	4a05      	ldr	r2, [pc, #20]	; (8002d58 <XMC_SCU_HIB_DisableInternalSlowClock+0x18>)
 8002d42:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002d46:	069b      	lsls	r3, r3, #26
 8002d48:	d4fb      	bmi.n	8002d42 <XMC_SCU_HIB_DisableInternalSlowClock+0x2>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 8002d4a:	4a04      	ldr	r2, [pc, #16]	; (8002d5c <XMC_SCU_HIB_DisableInternalSlowClock+0x1c>)
 8002d4c:	6953      	ldr	r3, [r2, #20]
 8002d4e:	f043 0301 	orr.w	r3, r3, #1
 8002d52:	6153      	str	r3, [r2, #20]
}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	50004000 	.word	0x50004000
 8002d5c:	50004300 	.word	0x50004300

08002d60 <XMC_SCU_HIB_ClearEventStatus>:

void XMC_SCU_HIB_ClearEventStatus(int32_t event)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 8002d60:	4a03      	ldr	r2, [pc, #12]	; (8002d70 <XMC_SCU_HIB_ClearEventStatus+0x10>)
 8002d62:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002d66:	079b      	lsls	r3, r3, #30
 8002d68:	d4fb      	bmi.n	8002d62 <XMC_SCU_HIB_ClearEventStatus+0x2>
  {
    /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->HDCLR = event;
 8002d6a:	4b02      	ldr	r3, [pc, #8]	; (8002d74 <XMC_SCU_HIB_ClearEventStatus+0x14>)
 8002d6c:	6058      	str	r0, [r3, #4]
}
 8002d6e:	4770      	bx	lr
 8002d70:	50004000 	.word	0x50004000
 8002d74:	50004300 	.word	0x50004300

08002d78 <XMC_SCU_HIB_TriggerEvent>:

void XMC_SCU_HIB_TriggerEvent(int32_t event)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8002d78:	4a03      	ldr	r2, [pc, #12]	; (8002d88 <XMC_SCU_HIB_TriggerEvent+0x10>)
 8002d7a:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002d7e:	075b      	lsls	r3, r3, #29
 8002d80:	d4fb      	bmi.n	8002d7a <XMC_SCU_HIB_TriggerEvent+0x2>
  {
    /* Wait until HDSET register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDSET = event;
 8002d82:	4b02      	ldr	r3, [pc, #8]	; (8002d8c <XMC_SCU_HIB_TriggerEvent+0x14>)
 8002d84:	6098      	str	r0, [r3, #8]
}
 8002d86:	4770      	bx	lr
 8002d88:	50004000 	.word	0x50004000
 8002d8c:	50004300 	.word	0x50004300

08002d90 <XMC_SCU_HIB_EnableEvent>:
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002d90:	4a04      	ldr	r2, [pc, #16]	; (8002da4 <XMC_SCU_HIB_EnableEvent+0x14>)
 8002d92:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002d96:	071b      	lsls	r3, r3, #28
 8002d98:	d4fb      	bmi.n	8002d92 <XMC_SCU_HIB_EnableEvent+0x2>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= event;
 8002d9a:	4b03      	ldr	r3, [pc, #12]	; (8002da8 <XMC_SCU_HIB_EnableEvent+0x18>)
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	4310      	orrs	r0, r2
 8002da0:	60d8      	str	r0, [r3, #12]
}
 8002da2:	4770      	bx	lr
 8002da4:	50004000 	.word	0x50004000
 8002da8:	50004300 	.word	0x50004300

08002dac <XMC_SCU_HIB_DisableEvent>:
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002dac:	4a05      	ldr	r2, [pc, #20]	; (8002dc4 <XMC_SCU_HIB_DisableEvent+0x18>)
 8002dae:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002db2:	071b      	lsls	r3, r3, #28
 8002db4:	d4fb      	bmi.n	8002dae <XMC_SCU_HIB_DisableEvent+0x2>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR &= ~event;
 8002db6:	4a04      	ldr	r2, [pc, #16]	; (8002dc8 <XMC_SCU_HIB_DisableEvent+0x1c>)
 8002db8:	68d3      	ldr	r3, [r2, #12]
 8002dba:	ea23 0000 	bic.w	r0, r3, r0
 8002dbe:	60d0      	str	r0, [r2, #12]
}
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	50004000 	.word	0x50004000
 8002dc8:	50004300 	.word	0x50004300

08002dcc <XMC_SCU_HIB_EnterHibernateState>:

void XMC_SCU_HIB_EnterHibernateState(void) 
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002dcc:	4a05      	ldr	r2, [pc, #20]	; (8002de4 <XMC_SCU_HIB_EnterHibernateState+0x18>)
 8002dce:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002dd2:	071b      	lsls	r3, r3, #28
 8002dd4:	d4fb      	bmi.n	8002dce <XMC_SCU_HIB_EnterHibernateState+0x2>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 8002dd6:	4a04      	ldr	r2, [pc, #16]	; (8002de8 <XMC_SCU_HIB_EnterHibernateState+0x1c>)
 8002dd8:	68d3      	ldr	r3, [r2, #12]
 8002dda:	f043 0310 	orr.w	r3, r3, #16
 8002dde:	60d3      	str	r3, [r2, #12]
}
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	50004000 	.word	0x50004000
 8002de8:	50004300 	.word	0x50004300

08002dec <XMC_SCU_HIB_EnterHibernateStateEx>:

void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
{
  if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 8002dec:	b948      	cbnz	r0, 8002e02 <XMC_SCU_HIB_EnterHibernateStateEx+0x16>
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002dee:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <XMC_SCU_HIB_EnterHibernateStateEx+0x18>)
 8002df0:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002df4:	071b      	lsls	r3, r3, #28
 8002df6:	d4fb      	bmi.n	8002df0 <XMC_SCU_HIB_EnterHibernateStateEx+0x4>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 8002df8:	4a03      	ldr	r2, [pc, #12]	; (8002e08 <XMC_SCU_HIB_EnterHibernateStateEx+0x1c>)
 8002dfa:	68d3      	ldr	r3, [r2, #12]
 8002dfc:	f043 0310 	orr.w	r3, r3, #16
 8002e00:	60d3      	str	r3, [r2, #12]
      /* Wait until HDCR register in hibernate domain is ready to accept a write */
    }
    SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
  }
#endif
}
 8002e02:	4770      	bx	lr
 8002e04:	50004000 	.word	0x50004000
 8002e08:	50004300 	.word	0x50004300

08002e0c <XMC_SCU_HIB_SetWakeupTriggerInput>:

void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002e0c:	4a07      	ldr	r2, [pc, #28]	; (8002e2c <XMC_SCU_HIB_SetWakeupTriggerInput+0x20>)
 8002e0e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002e12:	071b      	lsls	r3, r3, #28
 8002e14:	d4fb      	bmi.n	8002e0e <XMC_SCU_HIB_SetWakeupTriggerInput+0x2>
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 8002e16:	4a06      	ldr	r2, [pc, #24]	; (8002e30 <XMC_SCU_HIB_SetWakeupTriggerInput+0x24>)
 8002e18:	68d3      	ldr	r3, [r2, #12]
  if (pin == XMC_SCU_HIB_IO_0)
 8002e1a:	b918      	cbnz	r0, 8002e24 <XMC_SCU_HIB_SetWakeupTriggerInput+0x18>
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 8002e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e20:	60d3      	str	r3, [r2, #12]
 8002e22:	4770      	bx	lr
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 8002e24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e28:	60d3      	str	r3, [r2, #12]
  }
}
 8002e2a:	4770      	bx	lr
 8002e2c:	50004000 	.word	0x50004000
 8002e30:	50004300 	.word	0x50004300

08002e34 <XMC_SCU_HIB_SetPinMode>:

void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
{
 8002e34:	b410      	push	{r4}
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002e36:	4a0a      	ldr	r2, [pc, #40]	; (8002e60 <XMC_SCU_HIB_SetPinMode+0x2c>)
 8002e38:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002e3c:	071b      	lsls	r3, r3, #28
 8002e3e:	d4fb      	bmi.n	8002e38 <XMC_SCU_HIB_SetPinMode+0x4>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 8002e40:	4c08      	ldr	r4, [pc, #32]	; (8002e64 <XMC_SCU_HIB_SetPinMode+0x30>)
 8002e42:	0080      	lsls	r0, r0, #2
 8002e44:	68e3      	ldr	r3, [r4, #12]
 8002e46:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 8002e4a:	4082      	lsls	r2, r0
 8002e4c:	ea23 0302 	bic.w	r3, r3, r2
                        (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 8002e50:	fa01 f000 	lsl.w	r0, r1, r0
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 8002e54:	4318      	orrs	r0, r3
 8002e56:	60e0      	str	r0, [r4, #12]
}
 8002e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	50004000 	.word	0x50004000
 8002e64:	50004300 	.word	0x50004300

08002e68 <XMC_SCU_HIB_SetPinOutputLevel>:

void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
{
 8002e68:	b410      	push	{r4}
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002e6a:	4a09      	ldr	r2, [pc, #36]	; (8002e90 <XMC_SCU_HIB_SetPinOutputLevel+0x28>)
 8002e6c:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002e70:	071b      	lsls	r3, r3, #28
 8002e72:	d4fb      	bmi.n	8002e6c <XMC_SCU_HIB_SetPinOutputLevel+0x4>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 8002e74:	4c07      	ldr	r4, [pc, #28]	; (8002e94 <XMC_SCU_HIB_SetPinOutputLevel+0x2c>)
 8002e76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e7a:	68e2      	ldr	r2, [r4, #12]
 8002e7c:	4083      	lsls	r3, r0
 8002e7e:	ea22 0203 	bic.w	r2, r2, r3
                        (level << pin);
 8002e82:	fa01 f300 	lsl.w	r3, r1, r0
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 8002e86:	4313      	orrs	r3, r2
 8002e88:	60e3      	str	r3, [r4, #12]
}
 8002e8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	50004000 	.word	0x50004000
 8002e94:	50004300 	.word	0x50004300

08002e98 <XMC_SCU_HIB_SetInput0>:

void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002e98:	4a07      	ldr	r2, [pc, #28]	; (8002eb8 <XMC_SCU_HIB_SetInput0+0x20>)
 8002e9a:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002e9e:	071b      	lsls	r3, r3, #28
 8002ea0:	d4fb      	bmi.n	8002e9a <XMC_SCU_HIB_SetInput0+0x2>
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 8002ea2:	4a06      	ldr	r2, [pc, #24]	; (8002ebc <XMC_SCU_HIB_SetInput0+0x24>)
 8002ea4:	68d3      	ldr	r3, [r2, #12]
  if (pin == XMC_SCU_HIB_IO_0)
 8002ea6:	b918      	cbnz	r0, 8002eb0 <XMC_SCU_HIB_SetInput0+0x18>
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 8002ea8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002eac:	60d3      	str	r3, [r2, #12]
 8002eae:	4770      	bx	lr
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 8002eb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002eb4:	60d3      	str	r3, [r2, #12]
  }
}
 8002eb6:	4770      	bx	lr
 8002eb8:	50004000 	.word	0x50004000
 8002ebc:	50004300 	.word	0x50004300

08002ec0 <XMC_SCU_HIB_SetSR0Input>:

void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002ec0:	4a05      	ldr	r2, [pc, #20]	; (8002ed8 <XMC_SCU_HIB_SetSR0Input+0x18>)
 8002ec2:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002ec6:	071b      	lsls	r3, r3, #28
 8002ec8:	d4fb      	bmi.n	8002ec2 <XMC_SCU_HIB_SetSR0Input+0x2>
    /* Wait until HDCR register in hibernate domain is ready to accept a write */
  }
#if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIBERNATE_HDCR_ADIG0SEL_Msk)) | 
#else
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 8002eca:	4a04      	ldr	r2, [pc, #16]	; (8002edc <XMC_SCU_HIB_SetSR0Input+0x1c>)
 8002ecc:	68d3      	ldr	r3, [r2, #12]
 8002ece:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ed2:	4318      	orrs	r0, r3
 8002ed4:	60d0      	str	r0, [r2, #12]
#endif  
                        input;
}
 8002ed6:	4770      	bx	lr
 8002ed8:	50004000 	.word	0x50004000
 8002edc:	50004300 	.word	0x50004300

08002ee0 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8002ee0:	4b03      	ldr	r3, [pc, #12]	; (8002ef0 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x10>)
 8002ee2:	6818      	ldr	r0, [r3, #0]
 8002ee4:	f080 0008 	eor.w	r0, r0, #8
}
 8002ee8:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	50004300 	.word	0x50004300

08002ef4 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
  /* Enable OSC_ULP */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8002ef4:	4a10      	ldr	r2, [pc, #64]	; (8002f38 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
 8002ef6:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002efa:	0618      	lsls	r0, r3, #24
 8002efc:	d4fb      	bmi.n	8002ef6 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x2>
  {
    /* Wait until no pending update to OSCULCTRL register in hibernate domain */
  }
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8002efe:	490f      	ldr	r1, [pc, #60]	; (8002f3c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x48>)

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002f00:	4a0d      	ldr	r2, [pc, #52]	; (8002f38 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8002f02:	69cb      	ldr	r3, [r1, #28]
 8002f04:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002f08:	61cb      	str	r3, [r1, #28]
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002f0a:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002f0e:	0719      	lsls	r1, r3, #28
 8002f10:	d4fb      	bmi.n	8002f0a <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x16>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8002f12:	490a      	ldr	r1, [pc, #40]	; (8002f3c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x48>)

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8002f14:	4a08      	ldr	r2, [pc, #32]	; (8002f38 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8002f16:	68cb      	ldr	r3, [r1, #12]
 8002f18:	f043 0308 	orr.w	r3, r3, #8
 8002f1c:	60cb      	str	r3, [r1, #12]
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8002f1e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002f22:	075b      	lsls	r3, r3, #29
 8002f24:	d4fb      	bmi.n	8002f1e <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x2a>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 8002f26:	4b05      	ldr	r3, [pc, #20]	; (8002f3c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x48>)
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
  return(SCU_GENERAL->MIRRSTS);
 8002f28:	4a03      	ldr	r2, [pc, #12]	; (8002f38 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
 8002f2a:	2108      	movs	r1, #8
 8002f2c:	6099      	str	r1, [r3, #8]
 8002f2e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4

  while (XMC_SCU_GetMirrorStatus() != 0)
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1fb      	bne.n	8002f2e <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3a>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }
}
 8002f36:	4770      	bx	lr
 8002f38:	50004000 	.word	0x50004000
 8002f3c:	50004300 	.word	0x50004300

08002f40 <XMC_SCU_CLOCK_DisableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8002f40:	4a05      	ldr	r2, [pc, #20]	; (8002f58 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x18>)
 8002f42:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002f46:	061b      	lsls	r3, r3, #24
 8002f48:	d4fb      	bmi.n	8002f42 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x2>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8002f4a:	4a04      	ldr	r2, [pc, #16]	; (8002f5c <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x1c>)
 8002f4c:	69d3      	ldr	r3, [r2, #28]
 8002f4e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002f52:	61d3      	str	r3, [r2, #28]
}
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	50004000 	.word	0x50004000
 8002f5c:	50004300 	.word	0x50004300

08002f60 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8002f60:	4a05      	ldr	r2, [pc, #20]	; (8002f78 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x18>)
 8002f62:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002f66:	061b      	lsls	r3, r3, #24
 8002f68:	d4fb      	bmi.n	8002f62 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x2>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8002f6a:	4a04      	ldr	r2, [pc, #16]	; (8002f7c <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x1c>)
 8002f6c:	69d3      	ldr	r3, [r2, #28]
 8002f6e:	f043 0331 	orr.w	r3, r3, #49	; 0x31
 8002f72:	61d3      	str	r3, [r2, #28]
}
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	50004000 	.word	0x50004000
 8002f7c:	50004300 	.word	0x50004300

08002f80 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8002f80:	4a06      	ldr	r2, [pc, #24]	; (8002f9c <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x1c>)
 8002f82:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002f86:	061b      	lsls	r3, r3, #24
 8002f88:	d4fb      	bmi.n	8002f82 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x2>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk)) |
 8002f8a:	4a05      	ldr	r2, [pc, #20]	; (8002fa0 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x20>)
 8002f8c:	69d3      	ldr	r3, [r2, #28]
 8002f8e:	f023 0331 	bic.w	r3, r3, #49	; 0x31
 8002f92:	f043 0320 	orr.w	r3, r3, #32
 8002f96:	61d3      	str	r3, [r2, #28]
                             (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTRL_MODE_Pos);                       
}
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	50004000 	.word	0x50004000
 8002fa0:	50004300 	.word	0x50004300

08002fa4 <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
{
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 8002fa4:	4b02      	ldr	r3, [pc, #8]	; (8002fb0 <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus+0xc>)
 8002fa6:	6998      	ldr	r0, [r3, #24]
}
 8002fa8:	f000 0001 	and.w	r0, r0, #1
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	50004300 	.word	0x50004300

08002fb4 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8002fb4:	b538      	push	{r3, r4, r5, lr}
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8002fb6:	4d0c      	ldr	r5, [pc, #48]	; (8002fe8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x34>)
 8002fb8:	696b      	ldr	r3, [r5, #20]
 8002fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fbe:	616b      	str	r3, [r5, #20]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8002fc0:	686c      	ldr	r4, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8002fc2:	f000 fd09 	bl	80039d8 <OSCHP_GetFrequency>
 8002fc6:	4b09      	ldr	r3, [pc, #36]	; (8002fec <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x38>)
 8002fc8:	fba3 3000 	umull	r3, r0, r3, r0
 8002fcc:	0d03      	lsrs	r3, r0, #20
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8002fce:	f424 2270 	bic.w	r2, r4, #983040	; 0xf0000
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8002fd2:	3b01      	subs	r3, #1
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8002fd4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002fd8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8002fdc:	606b      	str	r3, [r5, #4]

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8002fde:	696b      	ldr	r3, [r5, #20]
 8002fe0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002fe4:	616b      	str	r3, [r5, #20]
}
 8002fe6:	bd38      	pop	{r3, r4, r5, pc}
 8002fe8:	50004700 	.word	0x50004700
 8002fec:	6b5fca6b 	.word	0x6b5fca6b

08002ff0 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8002ff0:	4b04      	ldr	r3, [pc, #16]	; (8003004 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x14>)
 8002ff2:	6918      	ldr	r0, [r3, #16]
 8002ff4:	f400 7060 	and.w	r0, r0, #896	; 0x380
}
 8002ff8:	f5a0 7060 	sub.w	r0, r0, #896	; 0x380
 8002ffc:	fab0 f080 	clz	r0, r0
 8003000:	0940      	lsrs	r0, r0, #5
 8003002:	4770      	bx	lr
 8003004:	50004700 	.word	0x50004700

08003008 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator>:

/* API to disable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
{
  SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 8003008:	4a02      	ldr	r2, [pc, #8]	; (8003014 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator+0xc>)
 800300a:	6853      	ldr	r3, [r2, #4]
 800300c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003010:	6053      	str	r3, [r2, #4]
}
 8003012:	4770      	bx	lr
 8003014:	50004700 	.word	0x50004700

08003018 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
{
  SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 8003018:	4a02      	ldr	r2, [pc, #8]	; (8003024 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput+0xc>)
 800301a:	6853      	ldr	r3, [r2, #4]
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	6053      	str	r3, [r2, #4]
}
 8003022:	4770      	bx	lr
 8003024:	50004700 	.word	0x50004700

08003028 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
{
  SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 8003028:	4a02      	ldr	r2, [pc, #8]	; (8003034 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput+0xc>)
 800302a:	6853      	ldr	r3, [r2, #4]
 800302c:	f023 0301 	bic.w	r3, r3, #1
 8003030:	6053      	str	r3, [r2, #4]
}
 8003032:	4770      	bx	lr
 8003034:	50004700 	.word	0x50004700

08003038 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
{
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 8003038:	4b02      	ldr	r3, [pc, #8]	; (8003044 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus+0xc>)
 800303a:	6818      	ldr	r0, [r3, #0]
}
 800303c:	f000 0001 	and.w	r0, r0, #1
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	50004700 	.word	0x50004700

08003048 <XMC_SCU_CLOCK_EnableSystemPll>:

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8003048:	4a03      	ldr	r2, [pc, #12]	; (8003058 <XMC_SCU_CLOCK_EnableSystemPll+0x10>)
 800304a:	6953      	ldr	r3, [r2, #20]
 800304c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003050:	f023 0302 	bic.w	r3, r3, #2
 8003054:	6153      	str	r3, [r2, #20]
}
 8003056:	4770      	bx	lr
 8003058:	50004700 	.word	0x50004700

0800305c <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800305c:	4a03      	ldr	r2, [pc, #12]	; (800306c <XMC_SCU_CLOCK_DisableSystemPll+0x10>)
 800305e:	6953      	ldr	r3, [r2, #20]
 8003060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003064:	f043 0302 	orr.w	r3, r3, #2
 8003068:	6153      	str	r3, [r2, #20]
}
 800306a:	4770      	bx	lr
 800306c:	50004700 	.word	0x50004700

08003070 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8003070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003074:	9e06      	ldr	r6, [sp, #24]
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8003076:	4c62      	ldr	r4, [pc, #392]	; (8003200 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
{
 8003078:	4690      	mov	r8, r2
 800307a:	461f      	mov	r7, r3
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 800307c:	b9b8      	cbnz	r0, 80030ae <XMC_SCU_CLOCK_StartSystemPll+0x3e>
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800307e:	69e0      	ldr	r0, [r4, #28]
 8003080:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8003084:	f020 0001 	bic.w	r0, r0, #1
  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8003088:	2901      	cmp	r1, #1
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800308a:	61e0      	str	r0, [r4, #28]
  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 800308c:	d07c      	beq.n	8003188 <XMC_SCU_CLOCK_StartSystemPll+0x118>

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 800308e:	4a5c      	ldr	r2, [pc, #368]	; (8003200 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8003090:	6993      	ldr	r3, [r2, #24]
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8003092:	3e01      	subs	r6, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8003094:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003098:	431e      	orrs	r6, r3
 800309a:	6196      	str	r6, [r2, #24]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 800309c:	6953      	ldr	r3, [r2, #20]
 800309e:	f043 0301 	orr.w	r3, r3, #1
 80030a2:	6153      	str	r3, [r2, #20]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 80030a4:	6913      	ldr	r3, [r2, #16]
 80030a6:	07db      	lsls	r3, r3, #31
 80030a8:	d5fc      	bpl.n	80030a4 <XMC_SCU_CLOCK_StartSystemPll+0x34>
    {
      /* wait for prescaler mode */
    }
  }
}
 80030aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80030ae:	69e0      	ldr	r0, [r4, #28]
 80030b0:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80030b4:	f040 0001 	orr.w	r0, r0, #1
  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 80030b8:	2901      	cmp	r1, #1
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80030ba:	61e0      	str	r0, [r4, #28]
  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 80030bc:	d1e7      	bne.n	800308e <XMC_SCU_CLOCK_StartSystemPll+0x1e>
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 80030be:	f04f 65c0 	mov.w	r5, #100663296	; 0x6000000
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80030c2:	494f      	ldr	r1, [pc, #316]	; (8003200 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 80030c4:	6948      	ldr	r0, [r1, #20]
 80030c6:	f040 0001 	orr.w	r0, r0, #1
 80030ca:	6148      	str	r0, [r1, #20]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 80030cc:	6948      	ldr	r0, [r1, #20]
 80030ce:	f040 0010 	orr.w	r0, r0, #16
 80030d2:	6148      	str	r0, [r1, #20]
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80030d4:	698c      	ldr	r4, [r1, #24]
 80030d6:	484b      	ldr	r0, [pc, #300]	; (8003204 <XMC_SCU_CLOCK_StartSystemPll+0x194>)
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 80030d8:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80030dc:	4020      	ands	r0, r4
 80030de:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 80030e2:	4a49      	ldr	r2, [pc, #292]	; (8003208 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 80030e4:	1e7b      	subs	r3, r7, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80030e6:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 80030ea:	fb07 f505 	mul.w	r5, r7, r5
 80030ee:	fbb5 f5f8 	udiv	r5, r5, r8
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 80030f2:	fba2 0205 	umull	r0, r2, r2, r5
 80030f6:	0e92      	lsrs	r2, r2, #26
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 80030f8:	3a01      	subs	r2, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80030fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80030fe:	618b      	str	r3, [r1, #24]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003100:	694b      	ldr	r3, [r1, #20]
 8003102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003106:	614b      	str	r3, [r1, #20]
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8003108:	694b      	ldr	r3, [r1, #20]
 800310a:	f023 0310 	bic.w	r3, r3, #16
 800310e:	614b      	str	r3, [r1, #20]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8003110:	694b      	ldr	r3, [r1, #20]
 8003112:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003116:	614b      	str	r3, [r1, #20]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8003118:	690b      	ldr	r3, [r1, #16]
 800311a:	075a      	lsls	r2, r3, #29
 800311c:	d5fc      	bpl.n	8003118 <XMC_SCU_CLOCK_StartSystemPll+0xa8>
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800311e:	694a      	ldr	r2, [r1, #20]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8003120:	4b37      	ldr	r3, [pc, #220]	; (8003200 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003122:	f022 0201 	bic.w	r2, r2, #1
 8003126:	614a      	str	r2, [r1, #20]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8003128:	691c      	ldr	r4, [r3, #16]
 800312a:	f014 0401 	ands.w	r4, r4, #1
 800312e:	d1fb      	bne.n	8003128 <XMC_SCU_CLOCK_StartSystemPll+0xb8>
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8003130:	4a36      	ldr	r2, [pc, #216]	; (800320c <XMC_SCU_CLOCK_StartSystemPll+0x19c>)
 8003132:	fba2 1205 	umull	r1, r2, r2, r5
    if (kdiv < kdiv_temp)
 8003136:	ebb6 6fd2 	cmp.w	r6, r2, lsr #27
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 800313a:	ea4f 61d2 	mov.w	r1, r2, lsr #27
    if (kdiv < kdiv_temp)
 800313e:	d345      	bcc.n	80031cc <XMC_SCU_CLOCK_StartSystemPll+0x15c>
 8003140:	4f33      	ldr	r7, [pc, #204]	; (8003210 <XMC_SCU_CLOCK_StartSystemPll+0x1a0>)
    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8003142:	4b34      	ldr	r3, [pc, #208]	; (8003214 <XMC_SCU_CLOCK_StartSystemPll+0x1a4>)
 8003144:	086d      	lsrs	r5, r5, #1
 8003146:	fba3 3505 	umull	r3, r5, r3, r5
    if (kdiv < kdiv_temp)
 800314a:	ebb6 6fd5 	cmp.w	r6, r5, lsr #27
    kdiv_temp = (vco_frequency / 90UL) >> 22;
 800314e:	ea4f 63d5 	mov.w	r3, r5, lsr #27
    if (kdiv < kdiv_temp)
 8003152:	d321      	bcc.n	8003198 <XMC_SCU_CLOCK_StartSystemPll+0x128>
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8003154:	4a2a      	ldr	r2, [pc, #168]	; (8003200 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8003156:	6993      	ldr	r3, [r2, #24]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8003158:	3e01      	subs	r6, #1
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800315a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800315e:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8003162:	6196      	str	r6, [r2, #24]
  SystemCoreClockUpdate();
 8003164:	f000 fc3c 	bl	80039e0 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	492b      	ldr	r1, [pc, #172]	; (8003218 <XMC_SCU_CLOCK_StartSystemPll+0x1a8>)
 800316c:	fba1 1303 	umull	r1, r3, r1, r3
 8003170:	2232      	movs	r2, #50	; 0x32
 8003172:	0c9b      	lsrs	r3, r3, #18
 8003174:	fb02 f303 	mul.w	r3, r2, r3
  for (i = 0U; i < delay; ++i)
 8003178:	2b00      	cmp	r3, #0
 800317a:	d096      	beq.n	80030aa <XMC_SCU_CLOCK_StartSystemPll+0x3a>
    __NOP();
 800317c:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 800317e:	3401      	adds	r4, #1
 8003180:	42a3      	cmp	r3, r4
 8003182:	d1fb      	bne.n	800317c <XMC_SCU_CLOCK_StartSystemPll+0x10c>
}
 8003184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8003188:	f000 fc26 	bl	80039d8 <OSCHP_GetFrequency>
 800318c:	4d22      	ldr	r5, [pc, #136]	; (8003218 <XMC_SCU_CLOCK_StartSystemPll+0x1a8>)
 800318e:	fba5 3500 	umull	r3, r5, r5, r0
 8003192:	0cad      	lsrs	r5, r5, #18
 8003194:	05ad      	lsls	r5, r5, #22
 8003196:	e794      	b.n	80030c2 <XMC_SCU_CLOCK_StartSystemPll+0x52>
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8003198:	4919      	ldr	r1, [pc, #100]	; (8003200 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 800319a:	698a      	ldr	r2, [r1, #24]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 800319c:	3b01      	subs	r3, #1
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800319e:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80031a2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80031a6:	618b      	str	r3, [r1, #24]
  SystemCoreClockUpdate();
 80031a8:	f000 fc1a 	bl	80039e0 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	4a1a      	ldr	r2, [pc, #104]	; (8003218 <XMC_SCU_CLOCK_StartSystemPll+0x1a8>)
 80031b0:	fba2 3203 	umull	r3, r2, r2, r3
 80031b4:	0c92      	lsrs	r2, r2, #18
 80031b6:	2332      	movs	r3, #50	; 0x32
 80031b8:	fb03 f202 	mul.w	r2, r3, r2
  for (i = 0U; i < delay; ++i)
 80031bc:	2a00      	cmp	r2, #0
 80031be:	d0c9      	beq.n	8003154 <XMC_SCU_CLOCK_StartSystemPll+0xe4>
 80031c0:	2300      	movs	r3, #0
    __NOP();
 80031c2:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 80031c4:	3301      	adds	r3, #1
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d1fb      	bne.n	80031c2 <XMC_SCU_CLOCK_StartSystemPll+0x152>
 80031ca:	e7c3      	b.n	8003154 <XMC_SCU_CLOCK_StartSystemPll+0xe4>
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80031cc:	699a      	ldr	r2, [r3, #24]
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 80031ce:	4f10      	ldr	r7, [pc, #64]	; (8003210 <XMC_SCU_CLOCK_StartSystemPll+0x1a0>)
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80031d0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 80031d4:	3901      	subs	r1, #1
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80031d6:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 80031da:	6199      	str	r1, [r3, #24]
  SystemCoreClockUpdate();
 80031dc:	f000 fc00 	bl	80039e0 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	4a0d      	ldr	r2, [pc, #52]	; (8003218 <XMC_SCU_CLOCK_StartSystemPll+0x1a8>)
 80031e4:	fba2 3203 	umull	r3, r2, r2, r3
 80031e8:	0c92      	lsrs	r2, r2, #18
 80031ea:	2332      	movs	r3, #50	; 0x32
 80031ec:	fb03 f202 	mul.w	r2, r3, r2
  for (i = 0U; i < delay; ++i)
 80031f0:	2a00      	cmp	r2, #0
 80031f2:	d0a6      	beq.n	8003142 <XMC_SCU_CLOCK_StartSystemPll+0xd2>
 80031f4:	4623      	mov	r3, r4
    __NOP();
 80031f6:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 80031f8:	3301      	adds	r3, #1
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d1fb      	bne.n	80031f6 <XMC_SCU_CLOCK_StartSystemPll+0x186>
 80031fe:	e7a0      	b.n	8003142 <XMC_SCU_CLOCK_StartSystemPll+0xd2>
 8003200:	50004700 	.word	0x50004700
 8003204:	f08080ff 	.word	0xf08080ff
 8003208:	aaaaaaab 	.word	0xaaaaaaab
 800320c:	88888889 	.word	0x88888889
 8003210:	2000ffc0 	.word	0x2000ffc0
 8003214:	b60b60b7 	.word	0xb60b60b7
 8003218:	431bde83 	.word	0x431bde83

0800321c <XMC_SCU_CLOCK_Init>:
{
 800321c:	b570      	push	{r4, r5, r6, lr}
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 800321e:	4a44      	ldr	r2, [pc, #272]	; (8003330 <XMC_SCU_CLOCK_Init+0x114>)
 8003220:	68d3      	ldr	r3, [r2, #12]
{
 8003222:	4604      	mov	r4, r0
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8003224:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003228:	60d3      	str	r3, [r2, #12]
{
 800322a:	b082      	sub	sp, #8
  XMC_SCU_HIB_EnableHibernateDomain();
 800322c:	f7ff fd46 	bl	8002cbc <XMC_SCU_HIB_EnableHibernateDomain>
  if (config->enable_osculp == true)
 8003230:	79e3      	ldrb	r3, [r4, #7]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d175      	bne.n	8003322 <XMC_SCU_CLOCK_Init+0x106>
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 8003236:	7a60      	ldrb	r0, [r4, #9]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8003238:	4a3e      	ldr	r2, [pc, #248]	; (8003334 <XMC_SCU_CLOCK_Init+0x118>)
 800323a:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 800323e:	071b      	lsls	r3, r3, #28
 8003240:	d4fb      	bmi.n	800323a <XMC_SCU_CLOCK_Init+0x1e>
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8003242:	493d      	ldr	r1, [pc, #244]	; (8003338 <XMC_SCU_CLOCK_Init+0x11c>)
 8003244:	4a3b      	ldr	r2, [pc, #236]	; (8003334 <XMC_SCU_CLOCK_Init+0x118>)
 8003246:	68cb      	ldr	r3, [r1, #12]
 8003248:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800324c:	4303      	orrs	r3, r0
 800324e:	60cb      	str	r3, [r1, #12]
 8003250:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
  while (XMC_SCU_GetMirrorStatus() != 0)
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1fb      	bne.n	8003250 <XMC_SCU_CLOCK_Init+0x34>
  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 8003258:	7a20      	ldrb	r0, [r4, #8]
 800325a:	f7ff fcdb 	bl	8002c14 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800325e:	4b34      	ldr	r3, [pc, #208]	; (8003330 <XMC_SCU_CLOCK_Init+0x114>)
  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8003260:	7c22      	ldrb	r2, [r4, #16]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8003262:	68d9      	ldr	r1, [r3, #12]
  if (config->enable_oschp == true)
 8003264:	79a0      	ldrb	r0, [r4, #6]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8003266:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 800326a:	3a01      	subs	r2, #1
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800326c:	430a      	orrs	r2, r1
 800326e:	60da      	str	r2, [r3, #12]
  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8003270:	6919      	ldr	r1, [r3, #16]
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 8003272:	7c62      	ldrb	r2, [r4, #17]
  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8003274:	f021 0101 	bic.w	r1, r1, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8003278:	3a01      	subs	r2, #1
  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 800327a:	430a      	orrs	r2, r1
 800327c:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 800327e:	6a19      	ldr	r1, [r3, #32]
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 8003280:	7ca2      	ldrb	r2, [r4, #18]
  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8003282:	f021 0101 	bic.w	r1, r1, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8003286:	3a01      	subs	r2, #1
  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8003288:	430a      	orrs	r2, r1
 800328a:	621a      	str	r2, [r3, #32]
  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 800328c:	6959      	ldr	r1, [r3, #20]
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 800328e:	7ce2      	ldrb	r2, [r4, #19]
  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8003290:	f021 0101 	bic.w	r1, r1, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 8003294:	3a01      	subs	r2, #1
  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8003296:	430a      	orrs	r2, r1
 8003298:	615a      	str	r2, [r3, #20]
  if (config->enable_oschp == true)
 800329a:	bb18      	cbnz	r0, 80032e4 <XMC_SCU_CLOCK_Init+0xc8>
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800329c:	4a27      	ldr	r2, [pc, #156]	; (800333c <XMC_SCU_CLOCK_Init+0x120>)
  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 800329e:	78e1      	ldrb	r1, [r4, #3]
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80032a0:	6953      	ldr	r3, [r2, #20]
  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 80032a2:	b991      	cbnz	r1, 80032ca <XMC_SCU_CLOCK_Init+0xae>
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80032a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a8:	f043 0302 	orr.w	r3, r3, #2
 80032ac:	6153      	str	r3, [r2, #20]
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 80032ae:	68e3      	ldr	r3, [r4, #12]
 80032b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b4:	d104      	bne.n	80032c0 <XMC_SCU_CLOCK_Init+0xa4>
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80032b6:	4a1e      	ldr	r2, [pc, #120]	; (8003330 <XMC_SCU_CLOCK_Init+0x114>)
 80032b8:	68d3      	ldr	r3, [r2, #12]
 80032ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032be:	60d3      	str	r3, [r2, #12]
}
 80032c0:	b002      	add	sp, #8
 80032c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SystemCoreClockUpdate();
 80032c6:	f000 bb8b 	b.w	80039e0 <SystemCoreClockUpdate>
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80032ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ce:	f023 0302 	bic.w	r3, r3, #2
 80032d2:	6153      	str	r3, [r2, #20]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80032d4:	78a0      	ldrb	r0, [r4, #2]
 80032d6:	7823      	ldrb	r3, [r4, #0]
 80032d8:	7862      	ldrb	r2, [r4, #1]
 80032da:	9000      	str	r0, [sp, #0]
 80032dc:	88a0      	ldrh	r0, [r4, #4]
 80032de:	f7ff fec7 	bl	8003070 <XMC_SCU_CLOCK_StartSystemPll>
 80032e2:	e7e4      	b.n	80032ae <XMC_SCU_CLOCK_Init+0x92>
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 80032e4:	4d15      	ldr	r5, [pc, #84]	; (800333c <XMC_SCU_CLOCK_Init+0x120>)
 80032e6:	696b      	ldr	r3, [r5, #20]
 80032e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ec:	616b      	str	r3, [r5, #20]
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 80032ee:	686e      	ldr	r6, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 80032f0:	f000 fb72 	bl	80039d8 <OSCHP_GetFrequency>
 80032f4:	4b12      	ldr	r3, [pc, #72]	; (8003340 <XMC_SCU_CLOCK_Init+0x124>)
 80032f6:	fba3 2300 	umull	r2, r3, r3, r0
 80032fa:	0d1b      	lsrs	r3, r3, #20
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 80032fc:	f426 2270 	bic.w	r2, r6, #983040	; 0xf0000
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8003300:	3b01      	subs	r3, #1
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8003302:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003306:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800330a:	606b      	str	r3, [r5, #4]
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 800330c:	696b      	ldr	r3, [r5, #20]
 800330e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003312:	616b      	str	r3, [r5, #20]
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8003314:	692b      	ldr	r3, [r5, #16]
 8003316:	f403 7360 	and.w	r3, r3, #896	; 0x380
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 800331a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800331e:	d1f9      	bne.n	8003314 <XMC_SCU_CLOCK_Init+0xf8>
 8003320:	e7bc      	b.n	800329c <XMC_SCU_CLOCK_Init+0x80>
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8003322:	f7ff fde7 	bl	8002ef4 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8003326:	4a04      	ldr	r2, [pc, #16]	; (8003338 <XMC_SCU_CLOCK_Init+0x11c>)
 8003328:	6813      	ldr	r3, [r2, #0]
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 800332a:	0719      	lsls	r1, r3, #28
 800332c:	d4fc      	bmi.n	8003328 <XMC_SCU_CLOCK_Init+0x10c>
 800332e:	e782      	b.n	8003236 <XMC_SCU_CLOCK_Init+0x1a>
 8003330:	50004600 	.word	0x50004600
 8003334:	50004000 	.word	0x50004000
 8003338:	50004300 	.word	0x50004300
 800333c:	50004700 	.word	0x50004700
 8003340:	6b5fca6b 	.word	0x6b5fca6b

08003344 <XMC_SCU_CLOCK_StopSystemPll>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 8003344:	4a02      	ldr	r2, [pc, #8]	; (8003350 <XMC_SCU_CLOCK_StopSystemPll+0xc>)
 8003346:	6953      	ldr	r3, [r2, #20]
 8003348:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800334c:	6153      	str	r3, [r2, #20]
}
 800334e:	4770      	bx	lr
 8003350:	50004700 	.word	0x50004700

08003354 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8003354:	4a0d      	ldr	r2, [pc, #52]	; (800338c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
{
 8003356:	b508      	push	{r3, lr}
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8003358:	6993      	ldr	r3, [r2, #24]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 800335a:	3801      	subs	r0, #1
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800335c:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003360:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003364:	6193      	str	r3, [r2, #24]
  SystemCoreClockUpdate();
 8003366:	f000 fb3b 	bl	80039e0 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 800336a:	4b09      	ldr	r3, [pc, #36]	; (8003390 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x3c>)
 800336c:	4909      	ldr	r1, [pc, #36]	; (8003394 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x40>)
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	fba1 1202 	umull	r1, r2, r1, r2
 8003374:	2332      	movs	r3, #50	; 0x32
 8003376:	0c92      	lsrs	r2, r2, #18
 8003378:	fb03 f202 	mul.w	r2, r3, r2
  for (i = 0U; i < delay; ++i)
 800337c:	b122      	cbz	r2, 8003388 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x34>
 800337e:	2300      	movs	r3, #0
    __NOP();
 8003380:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 8003382:	3301      	adds	r3, #1
 8003384:	429a      	cmp	r2, r3
 8003386:	d1fb      	bne.n	8003380 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x2c>

  XMC_SCU_lDelay(50U);
}
 8003388:	bd08      	pop	{r3, pc}
 800338a:	bf00      	nop
 800338c:	50004700 	.word	0x50004700
 8003390:	2000ffc0 	.word	0x2000ffc0
 8003394:	431bde83 	.word	0x431bde83

08003398 <XMC_SCU_CLOCK_IsSystemPllLocked>:

/* API to check main PLL is locked or not */
bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
{
  return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 8003398:	4b02      	ldr	r3, [pc, #8]	; (80033a4 <XMC_SCU_CLOCK_IsSystemPllLocked+0xc>)
 800339a:	6918      	ldr	r0, [r3, #16]
}
 800339c:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	50004700 	.word	0x50004700

080033a8 <XMC_SCU_INTERRUPT_SetEventHandler>:
{
  uint32_t index;
  XMC_SCU_STATUS_t status;
  
  index = 0U;
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 80033a8:	f010 0301 	ands.w	r3, r0, #1
 80033ac:	d002      	beq.n	80033b4 <XMC_SCU_INTERRUPT_SetEventHandler+0xc>
 80033ae:	e00f      	b.n	80033d0 <XMC_SCU_INTERRUPT_SetEventHandler+0x28>
 80033b0:	2b20      	cmp	r3, #32
 80033b2:	d00b      	beq.n	80033cc <XMC_SCU_INTERRUPT_SetEventHandler+0x24>
  {
    index++;
 80033b4:	3301      	adds	r3, #1
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 80033b6:	fa20 f203 	lsr.w	r2, r0, r3
 80033ba:	07d2      	lsls	r2, r2, #31
 80033bc:	d5f8      	bpl.n	80033b0 <XMC_SCU_INTERRUPT_SetEventHandler+0x8>
  }
  
  if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 80033be:	2b20      	cmp	r3, #32
 80033c0:	d004      	beq.n	80033cc <XMC_SCU_INTERRUPT_SetEventHandler+0x24>
  {
    status = XMC_SCU_STATUS_ERROR;
  }
  else
  {
    event_handler_list[index] = handler;
 80033c2:	4a04      	ldr	r2, [pc, #16]	; (80033d4 <XMC_SCU_INTERRUPT_SetEventHandler+0x2c>)
    status = XMC_SCU_STATUS_OK;      
 80033c4:	2000      	movs	r0, #0
    event_handler_list[index] = handler;
 80033c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    status = XMC_SCU_STATUS_OK;      
 80033ca:	4770      	bx	lr
    status = XMC_SCU_STATUS_ERROR;
 80033cc:	2001      	movs	r0, #1
  }
  
  return (status);
}
 80033ce:	4770      	bx	lr
  index = 0U;
 80033d0:	2300      	movs	r3, #0
 80033d2:	e7f6      	b.n	80033c2 <XMC_SCU_INTERRUPT_SetEventHandler+0x1a>
 80033d4:	20000ab8 	.word	0x20000ab8

080033d8 <XMC_SCU_IRQHandler>:
  return (SCU_INTERRUPT->SRRAW);
 80033d8:	4b0b      	ldr	r3, [pc, #44]	; (8003408 <XMC_SCU_IRQHandler+0x30>)

/*
 * API to execute callback functions for multiple events.
 */
void XMC_SCU_IRQHandler(uint32_t sr_num)
{
 80033da:	b510      	push	{r4, lr}
  return (SCU_INTERRUPT->SRRAW);
 80033dc:	6f9a      	ldr	r2, [r3, #120]	; 0x78
  XMC_SCU_INTERRUPT_EVENT_t event;
  XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
  
  XMC_UNUSED_ARG(sr_num);
  
  index = 0U;
 80033de:	2400      	movs	r4, #0
 80033e0:	e002      	b.n	80033e8 <XMC_SCU_IRQHandler+0x10>
      
      XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
      
      break;
    }   
    index++;    
 80033e2:	3401      	adds	r4, #1
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 80033e4:	2c20      	cmp	r4, #32
 80033e6:	d00e      	beq.n	8003406 <XMC_SCU_IRQHandler+0x2e>
    if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 80033e8:	fa22 f304 	lsr.w	r3, r2, r4
 80033ec:	07db      	lsls	r3, r3, #31
 80033ee:	d5f8      	bpl.n	80033e2 <XMC_SCU_IRQHandler+0xa>
      event_handler = event_handler_list[index];
 80033f0:	4b06      	ldr	r3, [pc, #24]	; (800340c <XMC_SCU_IRQHandler+0x34>)
 80033f2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
      if (event_handler != NULL)
 80033f6:	b103      	cbz	r3, 80033fa <XMC_SCU_IRQHandler+0x22>
          (event_handler)();
 80033f8:	4798      	blx	r3
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 80033fa:	4a03      	ldr	r2, [pc, #12]	; (8003408 <XMC_SCU_IRQHandler+0x30>)
      XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 80033fc:	2301      	movs	r3, #1
 80033fe:	fa03 f404 	lsl.w	r4, r3, r4
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8003402:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
  }
}
 8003406:	bd10      	pop	{r4, pc}
 8003408:	50004000 	.word	0x50004000
 800340c:	20000ab8 	.word	0x20000ab8

08003410 <Endpoint_Write_Stream_LE>:

#if defined(USB_CAN_BE_DEVICE)

#include "EndpointStream_XMC4000.h"

uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed)  {
 8003410:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003414:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 80034bc <Endpoint_Write_Stream_LE+0xac>
uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed)  {
 8003418:	4607      	mov	r7, r0
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800341a:	f89a b13c 	ldrb.w	fp, [sl, #316]	; 0x13c
uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed)  {
 800341e:	460d      	mov	r5, r1
	uint16_t Bytes = 0;
	uint16_t BytesTransfered = 0;
	uint8_t ErrorCode;
	uint16_t prev_length = 0;
	if (BytesProcessed!=NULL) {
 8003420:	4690      	mov	r8, r2
 8003422:	2a00      	cmp	r2, #0
 8003424:	d041      	beq.n	80034aa <Endpoint_Write_Stream_LE+0x9a>
		Length -= *BytesProcessed;
 8003426:	8816      	ldrh	r6, [r2, #0]
 8003428:	1b8d      	subs	r5, r1, r6
 800342a:	b2ad      	uxth	r5, r5
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->InInUse)
 800342c:	242c      	movs	r4, #44	; 0x2c
 800342e:	fb04 a40b 	mla	r4, r4, fp, sl
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
			MEMCPY((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable), (void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
			ep->InBytesAvailable += Bytes;
			BytesTransfered += Bytes;
			prev_length = Length;
			Length -= Bytes;
 8003432:	f04f 0900 	mov.w	r9, #0
	while (Length) {
 8003436:	b1f5      	cbz	r5, 8003476 <Endpoint_Write_Stream_LE+0x66>
		if (ep->InInUse)
 8003438:	68a3      	ldr	r3, [r4, #8]
 800343a:	06db      	lsls	r3, r3, #27
 800343c:	d4fb      	bmi.n	8003436 <Endpoint_Write_Stream_LE+0x26>
		if (Endpoint_IsReadWriteAllowed()) {
 800343e:	f7fe ffcd 	bl	80023dc <Endpoint_IsReadWriteAllowed>
			MEMCPY((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable), (void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8003442:	19b9      	adds	r1, r7, r6
		if (Endpoint_IsReadWriteAllowed()) {
 8003444:	b330      	cbz	r0, 8003494 <Endpoint_Write_Stream_LE+0x84>
			MEMCPY((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable), (void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8003446:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 800344a:	69e0      	ldr	r0, [r4, #28]
 800344c:	eba2 0900 	sub.w	r9, r2, r0
 8003450:	45a9      	cmp	r9, r5
 8003452:	bf28      	it	cs
 8003454:	46a9      	movcs	r9, r5
			MEMCPY((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable), (void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8003456:	464a      	mov	r2, r9
 8003458:	4418      	add	r0, r3
 800345a:	f000 fa01 	bl	8003860 <thumb2_memcpy>
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 800345e:	fa1f f389 	uxth.w	r3, r9
			ep->InBytesAvailable += Bytes;
 8003462:	69e2      	ldr	r2, [r4, #28]
			BytesTransfered += Bytes;
 8003464:	441e      	add	r6, r3
			Length -= Bytes;
 8003466:	1aeb      	subs	r3, r5, r3
			ep->InBytesAvailable += Bytes;
 8003468:	444a      	add	r2, r9
 800346a:	46a9      	mov	r9, r5
			Length -= Bytes;
 800346c:	b29d      	uxth	r5, r3
			ep->InBytesAvailable += Bytes;
 800346e:	61e2      	str	r2, [r4, #28]
			BytesTransfered += Bytes;
 8003470:	b2b6      	uxth	r6, r6
	while (Length) {
 8003472:	2d00      	cmp	r5, #0
 8003474:	d1e0      	bne.n	8003438 <Endpoint_Write_Stream_LE+0x28>


		}
	}
	
	if((Length == 0) && (prev_length == ep->MaxPacketSize))
 8003476:	232c      	movs	r3, #44	; 0x2c
 8003478:	fb03 aa0b 	mla	sl, r3, fp, sl
	{
	   zlp_flag = true;
	}
	return ENDPOINT_RWSTREAM_NoError;
 800347c:	4628      	mov	r0, r5
	if((Length == 0) && (prev_length == ep->MaxPacketSize))
 800347e:	f8ba 3008 	ldrh.w	r3, [sl, #8]
 8003482:	f3c3 1386 	ubfx	r3, r3, #6, #7
 8003486:	454b      	cmp	r3, r9
	   zlp_flag = true;
 8003488:	bf02      	ittt	eq
 800348a:	4b0b      	ldreq	r3, [pc, #44]	; (80034b8 <Endpoint_Write_Stream_LE+0xa8>)
 800348c:	2201      	moveq	r2, #1
 800348e:	701a      	strbeq	r2, [r3, #0]
}
 8003490:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			Endpoint_ClearIN();
 8003494:	f7fe ff58 	bl	8002348 <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 8003498:	f1b8 0f00 	cmp.w	r8, #0
 800349c:	d107      	bne.n	80034ae <Endpoint_Write_Stream_LE+0x9e>
			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 800349e:	f7fe fed9 	bl	8002254 <Endpoint_WaitUntilReady>
 80034a2:	2800      	cmp	r0, #0
 80034a4:	d0c7      	beq.n	8003436 <Endpoint_Write_Stream_LE+0x26>
}
 80034a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t BytesTransfered = 0;
 80034aa:	4616      	mov	r6, r2
 80034ac:	e7be      	b.n	800342c <Endpoint_Write_Stream_LE+0x1c>
				*BytesProcessed = BytesTransfered;
 80034ae:	f8a8 6000 	strh.w	r6, [r8]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 80034b2:	2005      	movs	r0, #5
}
 80034b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034b8:	20000b38 	.word	0x20000b38
 80034bc:	20000524 	.word	0x20000524

080034c0 <SwapCopy>:

void SwapCopy(void *const Dest, const void *const Src,uint32_t Length) {
	uint32_t i = 0;
	while(i<Length) {
 80034c0:	b162      	cbz	r2, 80034dc <SwapCopy+0x1c>
 80034c2:	3801      	subs	r0, #1
 80034c4:	1e4b      	subs	r3, r1, #1
 80034c6:	4410      	add	r0, r2
 80034c8:	4411      	add	r1, r2
 80034ca:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
 80034ce:	181a      	adds	r2, r3, r0
		*(uint8_t*)((uint32_t)Dest + (Length - 1 - i)) = *(uint8_t*)((uint32_t)Src + i);
 80034d0:	1ad1      	subs	r1, r2, r3
 80034d2:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 80034d6:	7008      	strb	r0, [r1, #0]
	while(i<Length) {
 80034d8:	4563      	cmp	r3, ip
 80034da:	d1f9      	bne.n	80034d0 <SwapCopy+0x10>
		i++;
	}
}
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop

080034e0 <Endpoint_Write_Stream_BE>:
uint8_t	Endpoint_Write_Stream_BE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 80034e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 80034e4:	4b27      	ldr	r3, [pc, #156]	; (8003584 <Endpoint_Write_Stream_BE+0xa4>)
uint8_t	Endpoint_Write_Stream_BE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 80034e6:	4680      	mov	r8, r0
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 80034e8:	f893 913c 	ldrb.w	r9, [r3, #316]	; 0x13c
uint8_t	Endpoint_Write_Stream_BE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 80034ec:	460d      	mov	r5, r1
	uint16_t Bytes = 0;
	uint16_t BytesTransfered = 0;
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 80034ee:	4617      	mov	r7, r2
 80034f0:	2a00      	cmp	r2, #0
 80034f2:	d040      	beq.n	8003576 <Endpoint_Write_Stream_BE+0x96>
		Length -= *BytesProcessed;
 80034f4:	8816      	ldrh	r6, [r2, #0]
 80034f6:	1b8d      	subs	r5, r1, r6
 80034f8:	b2ad      	uxth	r5, r5
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->InInUse)
 80034fa:	222c      	movs	r2, #44	; 0x2c
 80034fc:	fb02 3909 	mla	r9, r2, r9, r3
	while (Length) {
 8003500:	b3b5      	cbz	r5, 8003570 <Endpoint_Write_Stream_BE+0x90>
		if (ep->InInUse)
 8003502:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003506:	06db      	lsls	r3, r3, #27
 8003508:	d4fa      	bmi.n	8003500 <Endpoint_Write_Stream_BE+0x20>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 800350a:	f7fe ff67 	bl	80023dc <Endpoint_IsReadWriteAllowed>
 800350e:	b940      	cbnz	r0, 8003522 <Endpoint_Write_Stream_BE+0x42>
			ep->InBytesAvailable += Bytes;
			BytesTransfered += Bytes;
			Length -= Bytes;
		}
		else {
			Endpoint_ClearIN();
 8003510:	f7fe ff1a 	bl	8002348 <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 8003514:	bb8f      	cbnz	r7, 800357a <Endpoint_Write_Stream_BE+0x9a>
				*BytesProcessed = BytesTransfered;
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8003516:	f7fe fe9d 	bl	8002254 <Endpoint_WaitUntilReady>
 800351a:	2800      	cmp	r0, #0
 800351c:	d0f0      	beq.n	8003500 <Endpoint_Write_Stream_BE+0x20>


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
}
 800351e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			SwapCopy((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable),(void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8003522:	e9d9 4208 	ldrd	r4, r2, [r9, #32]
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8003526:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800352a:	1ad2      	subs	r2, r2, r3
 800352c:	42aa      	cmp	r2, r5
 800352e:	bf28      	it	cs
 8003530:	462a      	movcs	r2, r5
 8003532:	b291      	uxth	r1, r2
			SwapCopy((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable),(void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8003534:	f103 3cff 	add.w	ip, r3, #4294967295	; 0xffffffff
 8003538:	eb08 0006 	add.w	r0, r8, r6
	while(i<Length) {
 800353c:	b17a      	cbz	r2, 800355e <Endpoint_Write_Stream_BE+0x7e>
 800353e:	4464      	add	r4, ip
 8003540:	4603      	mov	r3, r0
 8003542:	4414      	add	r4, r2
 8003544:	4410      	add	r0, r2
 8003546:	441c      	add	r4, r3
		*(uint8_t*)((uint32_t)Dest + (Length - 1 - i)) = *(uint8_t*)((uint32_t)Src + i);
 8003548:	f893 e000 	ldrb.w	lr, [r3]
 800354c:	eba4 0c03 	sub.w	ip, r4, r3
	while(i<Length) {
 8003550:	3301      	adds	r3, #1
 8003552:	4298      	cmp	r0, r3
		*(uint8_t*)((uint32_t)Dest + (Length - 1 - i)) = *(uint8_t*)((uint32_t)Src + i);
 8003554:	f88c e000 	strb.w	lr, [ip]
	while(i<Length) {
 8003558:	d1f6      	bne.n	8003548 <Endpoint_Write_Stream_BE+0x68>
			ep->InBytesAvailable += Bytes;
 800355a:	f8d9 301c 	ldr.w	r3, [r9, #28]
			Length -= Bytes;
 800355e:	1a6d      	subs	r5, r5, r1
			ep->InBytesAvailable += Bytes;
 8003560:	441a      	add	r2, r3
			BytesTransfered += Bytes;
 8003562:	440e      	add	r6, r1
			Length -= Bytes;
 8003564:	b2ad      	uxth	r5, r5
			ep->InBytesAvailable += Bytes;
 8003566:	f8c9 201c 	str.w	r2, [r9, #28]
			BytesTransfered += Bytes;
 800356a:	b2b6      	uxth	r6, r6
	while (Length) {
 800356c:	2d00      	cmp	r5, #0
 800356e:	d1c8      	bne.n	8003502 <Endpoint_Write_Stream_BE+0x22>
	return ENDPOINT_RWSTREAM_NoError;
 8003570:	4628      	mov	r0, r5
}
 8003572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint16_t BytesTransfered = 0;
 8003576:	4616      	mov	r6, r2
 8003578:	e7bf      	b.n	80034fa <Endpoint_Write_Stream_BE+0x1a>
				*BytesProcessed = BytesTransfered;
 800357a:	803e      	strh	r6, [r7, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 800357c:	2005      	movs	r0, #5
}
 800357e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003582:	bf00      	nop
 8003584:	20000524 	.word	0x20000524

08003588 <Endpoint_Read_Stream_LE>:

uint8_t	Endpoint_Read_Stream_LE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8003588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800358c:	4c22      	ldr	r4, [pc, #136]	; (8003618 <Endpoint_Read_Stream_LE+0x90>)
uint8_t	Endpoint_Read_Stream_LE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 800358e:	4607      	mov	r7, r0
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003590:	f894 313c 	ldrb.w	r3, [r4, #316]	; 0x13c
uint8_t	Endpoint_Read_Stream_LE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8003594:	460d      	mov	r5, r1
	uint16_t Bytes = 0;
	uint16_t BytesTransfered = 0;
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 8003596:	4690      	mov	r8, r2
 8003598:	2a00      	cmp	r2, #0
 800359a:	d036      	beq.n	800360a <Endpoint_Read_Stream_LE+0x82>
		Length -= *BytesProcessed;
 800359c:	8816      	ldrh	r6, [r2, #0]
 800359e:	1b8d      	subs	r5, r1, r6
 80035a0:	b2ad      	uxth	r5, r5
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->OutInUse)
 80035a2:	222c      	movs	r2, #44	; 0x2c
 80035a4:	fb02 4403 	mla	r4, r2, r3, r4
	while (Length) {
 80035a8:	b30d      	cbz	r5, 80035ee <Endpoint_Read_Stream_LE+0x66>
		if (ep->OutInUse)
 80035aa:	68a3      	ldr	r3, [r4, #8]
 80035ac:	071b      	lsls	r3, r3, #28
 80035ae:	d4fb      	bmi.n	80035a8 <Endpoint_Read_Stream_LE+0x20>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 80035b0:	f7fe ff14 	bl	80023dc <Endpoint_IsReadWriteAllowed>
 80035b4:	4603      	mov	r3, r0
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
			MEMCPY((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 80035b6:	19b8      	adds	r0, r7, r6
		if (Endpoint_IsReadWriteAllowed()) {
 80035b8:	b1e3      	cbz	r3, 80035f4 <Endpoint_Read_Stream_LE+0x6c>
			MEMCPY((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 80035ba:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 80035be:	42ab      	cmp	r3, r5
 80035c0:	bf28      	it	cs
 80035c2:	462b      	movcs	r3, r5
 80035c4:	4699      	mov	r9, r3
			MEMCPY((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 80035c6:	461a      	mov	r2, r3
 80035c8:	6963      	ldr	r3, [r4, #20]
 80035ca:	4419      	add	r1, r3
 80035cc:	f000 f948 	bl	8003860 <thumb2_memcpy>
			ep->OutBytesAvailable -= Bytes;
			ep->OutOffset += Bytes;
 80035d0:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 80035d4:	fa1f f189 	uxth.w	r1, r9
			BytesTransfered += Bytes;
			Length -= Bytes;
 80035d8:	1a6d      	subs	r5, r5, r1
			ep->OutBytesAvailable -= Bytes;
 80035da:	eba2 0209 	sub.w	r2, r2, r9
			ep->OutOffset += Bytes;
 80035de:	444b      	add	r3, r9
			BytesTransfered += Bytes;
 80035e0:	440e      	add	r6, r1
			Length -= Bytes;
 80035e2:	b2ad      	uxth	r5, r5
			ep->OutOffset += Bytes;
 80035e4:	e9c4 2303 	strd	r2, r3, [r4, #12]
			BytesTransfered += Bytes;
 80035e8:	b2b6      	uxth	r6, r6
	while (Length) {
 80035ea:	2d00      	cmp	r5, #0
 80035ec:	d1dd      	bne.n	80035aa <Endpoint_Read_Stream_LE+0x22>
				return ErrorCode;
			}

		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 80035ee:	4628      	mov	r0, r5
}
 80035f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			Endpoint_ClearOUT();
 80035f4:	f7fe fe7e 	bl	80022f4 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 80035f8:	f1b8 0f00 	cmp.w	r8, #0
 80035fc:	d107      	bne.n	800360e <Endpoint_Read_Stream_LE+0x86>
			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 80035fe:	f7fe fe29 	bl	8002254 <Endpoint_WaitUntilReady>
 8003602:	2800      	cmp	r0, #0
 8003604:	d0d0      	beq.n	80035a8 <Endpoint_Read_Stream_LE+0x20>
}
 8003606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint16_t BytesTransfered = 0;
 800360a:	4616      	mov	r6, r2
 800360c:	e7c9      	b.n	80035a2 <Endpoint_Read_Stream_LE+0x1a>
				*BytesProcessed = BytesTransfered;
 800360e:	f8a8 6000 	strh.w	r6, [r8]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8003612:	2005      	movs	r0, #5
}
 8003614:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003618:	20000524 	.word	0x20000524

0800361c <Endpoint_Read_Stream_BE>:

uint8_t	Endpoint_Read_Stream_BE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 800361c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003620:	4b29      	ldr	r3, [pc, #164]	; (80036c8 <Endpoint_Read_Stream_BE+0xac>)
uint8_t	Endpoint_Read_Stream_BE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8003622:	4680      	mov	r8, r0
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003624:	f893 913c 	ldrb.w	r9, [r3, #316]	; 0x13c
uint8_t	Endpoint_Read_Stream_BE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8003628:	460d      	mov	r5, r1
	uint16_t Bytes = 0;
	uint16_t BytesTransfered = 0;
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 800362a:	4617      	mov	r7, r2
 800362c:	2a00      	cmp	r2, #0
 800362e:	d044      	beq.n	80036ba <Endpoint_Read_Stream_BE+0x9e>
		Length -= *BytesProcessed;
 8003630:	8816      	ldrh	r6, [r2, #0]
 8003632:	1b8d      	subs	r5, r1, r6
 8003634:	b2ad      	uxth	r5, r5
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->InInUse)
 8003636:	222c      	movs	r2, #44	; 0x2c
 8003638:	fb02 3909 	mla	r9, r2, r9, r3
	while (Length) {
 800363c:	2d00      	cmp	r5, #0
 800363e:	d039      	beq.n	80036b4 <Endpoint_Read_Stream_BE+0x98>
		if (ep->InInUse)
 8003640:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003644:	06db      	lsls	r3, r3, #27
 8003646:	d4f9      	bmi.n	800363c <Endpoint_Read_Stream_BE+0x20>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 8003648:	f7fe fec8 	bl	80023dc <Endpoint_IsReadWriteAllowed>
 800364c:	b940      	cbnz	r0, 8003660 <Endpoint_Read_Stream_BE+0x44>
			ep->OutOffset += Bytes;
			BytesTransfered += Bytes;
			Length -= Bytes;
		}
		else {
			Endpoint_ClearOUT();
 800364e:	f7fe fe51 	bl	80022f4 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 8003652:	bba7      	cbnz	r7, 80036be <Endpoint_Read_Stream_BE+0xa2>
				*BytesProcessed = BytesTransfered;
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8003654:	f7fe fdfe 	bl	8002254 <Endpoint_WaitUntilReady>
 8003658:	2800      	cmp	r0, #0
 800365a:	d0ef      	beq.n	800363c <Endpoint_Read_Stream_BE+0x20>


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
}
 800365c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			SwapCopy((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 8003660:	e9d9 3203 	ldrd	r3, r2, [r9, #12]
 8003664:	f8d9 4014 	ldr.w	r4, [r9, #20]
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 8003668:	429d      	cmp	r5, r3
 800366a:	4629      	mov	r1, r5
 800366c:	bf28      	it	cs
 800366e:	4619      	movcs	r1, r3
 8003670:	b288      	uxth	r0, r1
			SwapCopy((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 8003672:	eb08 0c06 	add.w	ip, r8, r6
 8003676:	4422      	add	r2, r4
	while(i<Length) {
 8003678:	b181      	cbz	r1, 800369c <Endpoint_Read_Stream_BE+0x80>
 800367a:	eb0c 0401 	add.w	r4, ip, r1
 800367e:	4414      	add	r4, r2
 8003680:	4613      	mov	r3, r2
		*(uint8_t*)((uint32_t)Dest + (Length - 1 - i)) = *(uint8_t*)((uint32_t)Src + i);
 8003682:	3c01      	subs	r4, #1
 8003684:	440a      	add	r2, r1
 8003686:	f893 e000 	ldrb.w	lr, [r3]
 800368a:	eba4 0c03 	sub.w	ip, r4, r3
	while(i<Length) {
 800368e:	3301      	adds	r3, #1
 8003690:	429a      	cmp	r2, r3
		*(uint8_t*)((uint32_t)Dest + (Length - 1 - i)) = *(uint8_t*)((uint32_t)Src + i);
 8003692:	f88c e000 	strb.w	lr, [ip]
	while(i<Length) {
 8003696:	d1f6      	bne.n	8003686 <Endpoint_Read_Stream_BE+0x6a>
			ep->OutBytesAvailable -= Bytes;
 8003698:	f8d9 300c 	ldr.w	r3, [r9, #12]
			ep->OutOffset += Bytes;
 800369c:	f8d9 4010 	ldr.w	r4, [r9, #16]
			Length -= Bytes;
 80036a0:	1a2d      	subs	r5, r5, r0
			ep->OutBytesAvailable -= Bytes;
 80036a2:	1a5a      	subs	r2, r3, r1
			BytesTransfered += Bytes;
 80036a4:	4406      	add	r6, r0
			ep->OutOffset += Bytes;
 80036a6:	1863      	adds	r3, r4, r1
			Length -= Bytes;
 80036a8:	b2ad      	uxth	r5, r5
			ep->OutOffset += Bytes;
 80036aa:	e9c9 2303 	strd	r2, r3, [r9, #12]
			BytesTransfered += Bytes;
 80036ae:	b2b6      	uxth	r6, r6
	while (Length) {
 80036b0:	2d00      	cmp	r5, #0
 80036b2:	d1c5      	bne.n	8003640 <Endpoint_Read_Stream_BE+0x24>
	return ENDPOINT_RWSTREAM_NoError;
 80036b4:	4628      	mov	r0, r5
}
 80036b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint16_t BytesTransfered = 0;
 80036ba:	4616      	mov	r6, r2
 80036bc:	e7bb      	b.n	8003636 <Endpoint_Read_Stream_BE+0x1a>
				*BytesProcessed = BytesTransfered;
 80036be:	803e      	strh	r6, [r7, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 80036c0:	2005      	movs	r0, #5
}
 80036c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036c6:	bf00      	nop
 80036c8:	20000524 	.word	0x20000524

080036cc <Endpoint_Write_Control_Stream_LE>:

uint8_t	Endpoint_Write_Control_Stream_LE (const void *const Buffer, uint16_t Length) {
 80036cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
	uint16_t Bytes;

	while (Length) {
		if (!EndPoint->InInUse) {
 80036ce:	4e10      	ldr	r6, [pc, #64]	; (8003710 <Endpoint_Write_Control_Stream_LE+0x44>)
uint8_t	Endpoint_Write_Control_Stream_LE (const void *const Buffer, uint16_t Length) {
 80036d0:	4607      	mov	r7, r0
 80036d2:	460c      	mov	r4, r1
	while (Length) {
 80036d4:	b1d4      	cbz	r4, 800370c <Endpoint_Write_Control_Stream_LE+0x40>
		if (!EndPoint->InInUse) {
 80036d6:	68b3      	ldr	r3, [r6, #8]
 80036d8:	f3c3 1c00 	ubfx	ip, r3, #4, #1
 80036dc:	06db      	lsls	r3, r3, #27
 80036de:	d4f9      	bmi.n	80036d4 <Endpoint_Write_Control_Stream_LE+0x8>
			if (EndPoint->InBufferLength > Length) {
 80036e0:	6a73      	ldr	r3, [r6, #36]	; 0x24
				Bytes = Length;
			} else {
				Bytes = EndPoint->InBufferLength;
			}
			MEMCPY(EndPoint->InBuffer,Buffer,Bytes);
 80036e2:	6a30      	ldr	r0, [r6, #32]
			if (EndPoint->InBufferLength > Length) {
 80036e4:	42a3      	cmp	r3, r4
			EndPoint->InBytesAvailable += Bytes;
			Length -= Bytes;
 80036e6:	eba4 0203 	sub.w	r2, r4, r3
			if (EndPoint->InBufferLength > Length) {
 80036ea:	4625      	mov	r5, r4
			Length -= Bytes;
 80036ec:	bf9c      	itt	ls
 80036ee:	461d      	movls	r5, r3
 80036f0:	b294      	uxthls	r4, r2
			MEMCPY(EndPoint->InBuffer,Buffer,Bytes);
 80036f2:	4639      	mov	r1, r7
 80036f4:	462a      	mov	r2, r5
 80036f6:	bf88      	it	hi
 80036f8:	4664      	movhi	r4, ip
 80036fa:	f000 f8b1 	bl	8003860 <thumb2_memcpy>
			EndPoint->InBytesAvailable += Bytes;
 80036fe:	69f3      	ldr	r3, [r6, #28]
 8003700:	442b      	add	r3, r5
 8003702:	61f3      	str	r3, [r6, #28]

			Endpoint_ClearIN();
 8003704:	f7fe fe20 	bl	8002348 <Endpoint_ClearIN>
	while (Length) {
 8003708:	2c00      	cmp	r4, #0
 800370a:	d1e4      	bne.n	80036d6 <Endpoint_Write_Control_Stream_LE+0xa>
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
}
 800370c:	4620      	mov	r0, r4
 800370e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003710:	20000524 	.word	0x20000524

08003714 <Endpoint_Write_Control_Stream_BE>:

uint8_t	Endpoint_Write_Control_Stream_BE (const void *const Buffer, uint16_t Length) {
 8003714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if (!EndPoint->InInUse) {
 8003716:	4e10      	ldr	r6, [pc, #64]	; (8003758 <Endpoint_Write_Control_Stream_BE+0x44>)
uint8_t	Endpoint_Write_Control_Stream_BE (const void *const Buffer, uint16_t Length) {
 8003718:	4607      	mov	r7, r0
 800371a:	460c      	mov	r4, r1
	while (Length) {
 800371c:	b1d4      	cbz	r4, 8003754 <Endpoint_Write_Control_Stream_BE+0x40>
		if (!EndPoint->InInUse) {
 800371e:	68b3      	ldr	r3, [r6, #8]
 8003720:	f3c3 1c00 	ubfx	ip, r3, #4, #1
 8003724:	06db      	lsls	r3, r3, #27
 8003726:	d4f9      	bmi.n	800371c <Endpoint_Write_Control_Stream_BE+0x8>
			if (EndPoint->InBufferLength > Length) {
 8003728:	6a73      	ldr	r3, [r6, #36]	; 0x24
			MEMCPY(EndPoint->InBuffer,Buffer,Bytes);
 800372a:	6a30      	ldr	r0, [r6, #32]
			if (EndPoint->InBufferLength > Length) {
 800372c:	42a3      	cmp	r3, r4
			Length -= Bytes;
 800372e:	eba4 0203 	sub.w	r2, r4, r3
			if (EndPoint->InBufferLength > Length) {
 8003732:	4625      	mov	r5, r4
			Length -= Bytes;
 8003734:	bf9c      	itt	ls
 8003736:	461d      	movls	r5, r3
 8003738:	b294      	uxthls	r4, r2
			MEMCPY(EndPoint->InBuffer,Buffer,Bytes);
 800373a:	4639      	mov	r1, r7
 800373c:	462a      	mov	r2, r5
 800373e:	bf88      	it	hi
 8003740:	4664      	movhi	r4, ip
 8003742:	f000 f88d 	bl	8003860 <thumb2_memcpy>
			EndPoint->InBytesAvailable += Bytes;
 8003746:	69f3      	ldr	r3, [r6, #28]
 8003748:	442b      	add	r3, r5
 800374a:	61f3      	str	r3, [r6, #28]
			Endpoint_ClearIN();
 800374c:	f7fe fdfc 	bl	8002348 <Endpoint_ClearIN>
	while (Length) {
 8003750:	2c00      	cmp	r4, #0
 8003752:	d1e4      	bne.n	800371e <Endpoint_Write_Control_Stream_BE+0xa>
	return Endpoint_Write_Control_Stream_LE(Buffer,Length);
}
 8003754:	4620      	mov	r0, r4
 8003756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003758:	20000524 	.word	0x20000524

0800375c <Endpoint_Read_Control_Stream_LE>:

uint8_t	Endpoint_Read_Control_Stream_LE (void *const Buffer, uint16_t Length) {
 800375c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
	uint16_t Bytes;

	while (Length) {
		if (EndPoint->IsOutRecieved) {
 800375e:	4d0d      	ldr	r5, [pc, #52]	; (8003794 <Endpoint_Read_Control_Stream_LE+0x38>)
uint8_t	Endpoint_Read_Control_Stream_LE (void *const Buffer, uint16_t Length) {
 8003760:	4607      	mov	r7, r0
 8003762:	460c      	mov	r4, r1
	while (Length) {
 8003764:	b1a4      	cbz	r4, 8003790 <Endpoint_Read_Control_Stream_LE+0x34>
		if (EndPoint->IsOutRecieved) {
 8003766:	68ab      	ldr	r3, [r5, #8]
 8003768:	069b      	lsls	r3, r3, #26
 800376a:	d5fb      	bpl.n	8003764 <Endpoint_Read_Control_Stream_LE+0x8>
			Bytes = EndPoint->OutBytesAvailable > Length
					? Length : EndPoint->OutBytesAvailable;
 800376c:	68ee      	ldr	r6, [r5, #12]
			MEMCPY(Buffer,EndPoint->OutBuffer,Bytes);
 800376e:	6969      	ldr	r1, [r5, #20]
					? Length : EndPoint->OutBytesAvailable;
 8003770:	42a6      	cmp	r6, r4
 8003772:	bf28      	it	cs
 8003774:	4626      	movcs	r6, r4
			MEMCPY(Buffer,EndPoint->OutBuffer,Bytes);
 8003776:	4632      	mov	r2, r6
 8003778:	4638      	mov	r0, r7
 800377a:	f000 f871 	bl	8003860 <thumb2_memcpy>
			EndPoint->OutBytesAvailable -= Bytes;
 800377e:	68eb      	ldr	r3, [r5, #12]
			Length -= Bytes;
 8003780:	1ba4      	subs	r4, r4, r6
			EndPoint->OutBytesAvailable -= Bytes;
 8003782:	1b9b      	subs	r3, r3, r6
			Length -= Bytes;
 8003784:	b2a4      	uxth	r4, r4
			EndPoint->OutBytesAvailable -= Bytes;
 8003786:	60eb      	str	r3, [r5, #12]

			Endpoint_ClearOUT();
 8003788:	f7fe fdb4 	bl	80022f4 <Endpoint_ClearOUT>
	while (Length) {
 800378c:	2c00      	cmp	r4, #0
 800378e:	d1ea      	bne.n	8003766 <Endpoint_Read_Control_Stream_LE+0xa>
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
}
 8003790:	4620      	mov	r0, r4
 8003792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003794:	20000524 	.word	0x20000524

08003798 <Endpoint_Read_Control_Stream_BE>:

uint8_t	Endpoint_Read_Control_Stream_BE (void *const Buffer, uint16_t Length) {
 8003798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if (EndPoint->IsOutRecieved) {
 800379a:	4d0d      	ldr	r5, [pc, #52]	; (80037d0 <Endpoint_Read_Control_Stream_BE+0x38>)
uint8_t	Endpoint_Read_Control_Stream_BE (void *const Buffer, uint16_t Length) {
 800379c:	4607      	mov	r7, r0
 800379e:	460c      	mov	r4, r1
	while (Length) {
 80037a0:	b1a4      	cbz	r4, 80037cc <Endpoint_Read_Control_Stream_BE+0x34>
		if (EndPoint->IsOutRecieved) {
 80037a2:	68ab      	ldr	r3, [r5, #8]
 80037a4:	069b      	lsls	r3, r3, #26
 80037a6:	d5fb      	bpl.n	80037a0 <Endpoint_Read_Control_Stream_BE+0x8>
					? Length : EndPoint->OutBytesAvailable;
 80037a8:	68ee      	ldr	r6, [r5, #12]
			MEMCPY(Buffer,EndPoint->OutBuffer,Bytes);
 80037aa:	6969      	ldr	r1, [r5, #20]
					? Length : EndPoint->OutBytesAvailable;
 80037ac:	42a6      	cmp	r6, r4
 80037ae:	bf28      	it	cs
 80037b0:	4626      	movcs	r6, r4
			MEMCPY(Buffer,EndPoint->OutBuffer,Bytes);
 80037b2:	4632      	mov	r2, r6
 80037b4:	4638      	mov	r0, r7
 80037b6:	f000 f853 	bl	8003860 <thumb2_memcpy>
			EndPoint->OutBytesAvailable -= Bytes;
 80037ba:	68eb      	ldr	r3, [r5, #12]
			Length -= Bytes;
 80037bc:	1ba4      	subs	r4, r4, r6
			EndPoint->OutBytesAvailable -= Bytes;
 80037be:	1b9b      	subs	r3, r3, r6
			Length -= Bytes;
 80037c0:	b2a4      	uxth	r4, r4
			EndPoint->OutBytesAvailable -= Bytes;
 80037c2:	60eb      	str	r3, [r5, #12]
			Endpoint_ClearOUT();
 80037c4:	f7fe fd96 	bl	80022f4 <Endpoint_ClearOUT>
	while (Length) {
 80037c8:	2c00      	cmp	r4, #0
 80037ca:	d1ea      	bne.n	80037a2 <Endpoint_Read_Control_Stream_BE+0xa>
	return Endpoint_Read_Control_Stream_LE(Buffer,Length);
}
 80037cc:	4620      	mov	r0, r4
 80037ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037d0:	20000524 	.word	0x20000524

080037d4 <Endpoint_Null_Stream>:

uint8_t Endpoint_Null_Stream(uint16_t Length,
								 uint16_t* const BytesProcessed) {
 80037d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 80037d8:	4c20      	ldr	r4, [pc, #128]	; (800385c <Endpoint_Null_Stream+0x88>)
								 uint16_t* const BytesProcessed) {
 80037da:	4605      	mov	r5, r0
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 80037dc:	f894 313c 	ldrb.w	r3, [r4, #316]	; 0x13c
		uint16_t Bytes = 0;
		uint16_t BytesTransfered = 0;
		uint8_t ErrorCode;

		if (BytesProcessed!=NULL) {
 80037e0:	4688      	mov	r8, r1
 80037e2:	2900      	cmp	r1, #0
 80037e4:	d032      	beq.n	800384c <Endpoint_Null_Stream+0x78>
			Length -= *BytesProcessed;
 80037e6:	880f      	ldrh	r7, [r1, #0]
 80037e8:	1bc5      	subs	r5, r0, r7
 80037ea:	b2ad      	uxth	r5, r5
			BytesTransfered = *BytesProcessed;
		}

		while (Length) {
			if (ep->InInUse)
 80037ec:	222c      	movs	r2, #44	; 0x2c
 80037ee:	fb02 4403 	mla	r4, r2, r3, r4
		while (Length) {
 80037f2:	b1ed      	cbz	r5, 8003830 <Endpoint_Null_Stream+0x5c>
			if (ep->InInUse)
 80037f4:	68a3      	ldr	r3, [r4, #8]
 80037f6:	f3c3 1600 	ubfx	r6, r3, #4, #1
 80037fa:	06db      	lsls	r3, r3, #27
 80037fc:	d4f9      	bmi.n	80037f2 <Endpoint_Null_Stream+0x1e>
				continue;
			if (Endpoint_IsReadWriteAllowed()) {
 80037fe:	f7fe fded 	bl	80023dc <Endpoint_IsReadWriteAllowed>
				Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
				memset(ep->InBuffer + ep->InBytesAvailable,0x0,Bytes);
 8003802:	4631      	mov	r1, r6
			if (Endpoint_IsReadWriteAllowed()) {
 8003804:	b1b8      	cbz	r0, 8003836 <Endpoint_Null_Stream+0x62>
				memset(ep->InBuffer + ep->InBytesAvailable,0x0,Bytes);
 8003806:	f104 001c 	add.w	r0, r4, #28
 800380a:	c849      	ldmia	r0, {r0, r3, r6}
				Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 800380c:	1a36      	subs	r6, r6, r0
 800380e:	42ae      	cmp	r6, r5
 8003810:	bf28      	it	cs
 8003812:	462e      	movcs	r6, r5
				memset(ep->InBuffer + ep->InBytesAvailable,0x0,Bytes);
 8003814:	4632      	mov	r2, r6
 8003816:	4418      	add	r0, r3
 8003818:	f000 fb04 	bl	8003e24 <memset>
				ep->InBytesAvailable += Bytes;
 800381c:	69e2      	ldr	r2, [r4, #28]
				Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 800381e:	b2b3      	uxth	r3, r6
				BytesTransfered += Bytes;
				Length -= Bytes;
 8003820:	1aed      	subs	r5, r5, r3
				ep->InBytesAvailable += Bytes;
 8003822:	4432      	add	r2, r6
				BytesTransfered += Bytes;
 8003824:	441f      	add	r7, r3
				Length -= Bytes;
 8003826:	b2ad      	uxth	r5, r5
				ep->InBytesAvailable += Bytes;
 8003828:	61e2      	str	r2, [r4, #28]
				BytesTransfered += Bytes;
 800382a:	b2bf      	uxth	r7, r7
		while (Length) {
 800382c:	2d00      	cmp	r5, #0
 800382e:	d1e1      	bne.n	80037f4 <Endpoint_Null_Stream+0x20>
				}


			}
		}
		return ENDPOINT_RWSTREAM_NoError;
 8003830:	4628      	mov	r0, r5
}
 8003832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				Endpoint_ClearIN();
 8003836:	f7fe fd87 	bl	8002348 <Endpoint_ClearIN>
				if (BytesProcessed!=NULL) {
 800383a:	f1b8 0f00 	cmp.w	r8, #0
 800383e:	d107      	bne.n	8003850 <Endpoint_Null_Stream+0x7c>
				if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8003840:	f7fe fd08 	bl	8002254 <Endpoint_WaitUntilReady>
 8003844:	2800      	cmp	r0, #0
 8003846:	d0d4      	beq.n	80037f2 <Endpoint_Null_Stream+0x1e>
}
 8003848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		uint16_t BytesTransfered = 0;
 800384c:	460f      	mov	r7, r1
 800384e:	e7cd      	b.n	80037ec <Endpoint_Null_Stream+0x18>
					*BytesProcessed = BytesTransfered;
 8003850:	f8a8 7000 	strh.w	r7, [r8]
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8003854:	2005      	movs	r0, #5
}
 8003856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800385a:	bf00      	nop
 800385c:	20000524 	.word	0x20000524

08003860 <thumb2_memcpy>:
   stack to improve its performance.  It copies 4 bytes at a time and
   unrolls the loop to perform 4 of these copies per loop iteration.
*/
__attribute__((naked)) void thumb2_memcpy(void* pDest, const void* pSource, size_t length)
{
    __asm (
 8003860:	0913      	lsrs	r3, r2, #4
 8003862:	d011      	beq.n	8003888 <thumb2_memcpy+0x28>
 8003864:	f851 cb04 	ldr.w	ip, [r1], #4
 8003868:	f840 cb04 	str.w	ip, [r0], #4
 800386c:	f851 cb04 	ldr.w	ip, [r1], #4
 8003870:	f840 cb04 	str.w	ip, [r0], #4
 8003874:	f851 cb04 	ldr.w	ip, [r1], #4
 8003878:	f840 cb04 	str.w	ip, [r0], #4
 800387c:	f851 cb04 	ldr.w	ip, [r1], #4
 8003880:	f840 cb04 	str.w	ip, [r0], #4
 8003884:	3b01      	subs	r3, #1
 8003886:	d1ed      	bne.n	8003864 <thumb2_memcpy+0x4>
 8003888:	f012 030f 	ands.w	r3, r2, #15
 800388c:	d005      	beq.n	800389a <thumb2_memcpy+0x3a>
 800388e:	f811 cb01 	ldrb.w	ip, [r1], #1
 8003892:	f800 cb01 	strb.w	ip, [r0], #1
 8003896:	3b01      	subs	r3, #1
 8003898:	d1f9      	bne.n	800388e <thumb2_memcpy+0x2e>
 800389a:	4770      	bx	lr

0800389c <XMC_GPIO_SetMode>:
void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 800389c:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 80038a0:	4418      	add	r0, r3
 80038a2:	f001 0103 	and.w	r1, r1, #3
 80038a6:	6903      	ldr	r3, [r0, #16]
 80038a8:	00c9      	lsls	r1, r1, #3
 80038aa:	f04f 0cf8 	mov.w	ip, #248	; 0xf8
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80038ae:	408a      	lsls	r2, r1
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 80038b0:	fa0c f101 	lsl.w	r1, ip, r1
 80038b4:	ea23 0301 	bic.w	r3, r3, r1
 80038b8:	6103      	str	r3, [r0, #16]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80038ba:	6903      	ldr	r3, [r0, #16]
 80038bc:	431a      	orrs	r2, r3
 80038be:	6102      	str	r2, [r0, #16]
}
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop

080038c4 <XMC_GPIO_SetHardwareControl>:
void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80038c4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80038c6:	0049      	lsls	r1, r1, #1
 80038c8:	f04f 0c03 	mov.w	ip, #3
 80038cc:	fa0c fc01 	lsl.w	ip, ip, r1
 80038d0:	ea23 030c 	bic.w	r3, r3, ip
 80038d4:	6743      	str	r3, [r0, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80038d6:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80038d8:	408a      	lsls	r2, r1
 80038da:	431a      	orrs	r2, r3
 80038dc:	6742      	str	r2, [r0, #116]	; 0x74
}
 80038de:	4770      	bx	lr

080038e0 <XMC_GPIO_Init>:
{
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 80038e0:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 80038e4:	4403      	add	r3, r0
 80038e6:	f001 0c03 	and.w	ip, r1, #3
{
 80038ea:	b530      	push	{r4, r5, lr}
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 80038ec:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80038f0:	691c      	ldr	r4, [r3, #16]
 80038f2:	f04f 0ef8 	mov.w	lr, #248	; 0xf8
 80038f6:	fa0e fe0c 	lsl.w	lr, lr, ip
 80038fa:	ea24 040e 	bic.w	r4, r4, lr
 80038fe:	611c      	str	r4, [r3, #16]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8003900:	6f44      	ldr	r4, [r0, #116]	; 0x74
 8003902:	004d      	lsls	r5, r1, #1
 8003904:	f04f 0e03 	mov.w	lr, #3
 8003908:	fa0e fe05 	lsl.w	lr, lr, r5
 800390c:	ea24 040e 	bic.w	r4, r4, lr
 8003910:	6744      	str	r4, [r0, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8003912:	4c16      	ldr	r4, [pc, #88]	; (800396c <XMC_GPIO_Init+0x8c>)
 8003914:	42a0      	cmp	r0, r4
 8003916:	d019      	beq.n	800394c <XMC_GPIO_Init+0x6c>
 8003918:	f504 7480 	add.w	r4, r4, #256	; 0x100
 800391c:	42a0      	cmp	r0, r4
 800391e:	d015      	beq.n	800394c <XMC_GPIO_Init+0x6c>
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 8003920:	6854      	ldr	r4, [r2, #4]
 8003922:	408c      	lsls	r4, r1
 8003924:	6044      	str	r4, [r0, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8003926:	08cc      	lsrs	r4, r1, #3
 8003928:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 800392c:	f001 0107 	and.w	r1, r1, #7
 8003930:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003932:	0089      	lsls	r1, r1, #2
 8003934:	2507      	movs	r5, #7
 8003936:	408d      	lsls	r5, r1
 8003938:	ea24 0405 	bic.w	r4, r4, r5
 800393c:	6404      	str	r4, [r0, #64]	; 0x40
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800393e:	7a14      	ldrb	r4, [r2, #8]
 8003940:	fa04 f101 	lsl.w	r1, r4, r1
 8003944:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003946:	4321      	orrs	r1, r4
 8003948:	6401      	str	r1, [r0, #64]	; 0x40
 800394a:	e007      	b.n	800395c <XMC_GPIO_Init+0x7c>
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 800394c:	6e04      	ldr	r4, [r0, #96]	; 0x60
 800394e:	f04f 0e01 	mov.w	lr, #1
 8003952:	fa0e f101 	lsl.w	r1, lr, r1
 8003956:	ea24 0101 	bic.w	r1, r4, r1
 800395a:	6601      	str	r1, [r0, #96]	; 0x60
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 800395c:	7812      	ldrb	r2, [r2, #0]
 800395e:	6919      	ldr	r1, [r3, #16]
 8003960:	fa02 f20c 	lsl.w	r2, r2, ip
 8003964:	430a      	orrs	r2, r1
 8003966:	611a      	str	r2, [r3, #16]
}
 8003968:	bd30      	pop	{r4, r5, pc}
 800396a:	bf00      	nop
 800396c:	48028e00 	.word	0x48028e00

08003970 <XMC_GPIO_SetOutputStrength>:
void XMC_GPIO_SetOutputStrength(XMC_GPIO_PORT_t *const port, const uint8_t pin, XMC_GPIO_OUTPUT_STRENGTH_t strength)
{
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid output strength", XMC_GPIO_CHECK_OUTPUT_STRENGTH(strength));

  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8003970:	08cb      	lsrs	r3, r1, #3
 8003972:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8003976:	f001 0107 	and.w	r1, r1, #7
 800397a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800397c:	0089      	lsls	r1, r1, #2
 800397e:	f04f 0c07 	mov.w	ip, #7
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8003982:	408a      	lsls	r2, r1
  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8003984:	fa0c f101 	lsl.w	r1, ip, r1
 8003988:	ea23 0301 	bic.w	r3, r3, r1
 800398c:	6403      	str	r3, [r0, #64]	; 0x40
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800398e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003990:	431a      	orrs	r2, r3
 8003992:	6402      	str	r2, [r0, #64]	; 0x40
}
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop

08003998 <SystemCoreSetup>:
  __ASM volatile ("cpsid i" : : : "memory");
 8003998:	b672      	cpsid	i
{
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 800399a:	4b0c      	ldr	r3, [pc, #48]	; (80039cc <SystemCoreSetup+0x34>)
 800399c:	4a0c      	ldr	r2, [pc, #48]	; (80039d0 <SystemCoreSetup+0x38>)
 800399e:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 80039a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("cpsie i" : : : "memory");
 80039a4:	b662      	cpsie	i
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80039a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);

  temp = FLASH0->FCON;
 80039aa:	490a      	ldr	r1, [pc, #40]	; (80039d4 <SystemCoreSetup+0x3c>)
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80039ac:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80039b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 80039b4:	695a      	ldr	r2, [r3, #20]
 80039b6:	f022 0208 	bic.w	r2, r2, #8
 80039ba:	615a      	str	r2, [r3, #20]
  temp = FLASH0->FCON;
 80039bc:	694b      	ldr	r3, [r1, #20]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 80039be:	f023 030f 	bic.w	r3, r3, #15
  temp |= PMU_FLASH_WS;
 80039c2:	f043 0303 	orr.w	r3, r3, #3
  FLASH0->FCON = temp;
 80039c6:	614b      	str	r3, [r1, #20]
}
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	e000ed00 	.word	0xe000ed00
 80039d0:	08000000 	.word	0x08000000
 80039d4:	58002000 	.word	0x58002000

080039d8 <OSCHP_GetFrequency>:
}

__WEAK uint32_t OSCHP_GetFrequency(void)
{
  return OSCHP_FREQUENCY;
}
 80039d8:	4800      	ldr	r0, [pc, #0]	; (80039dc <OSCHP_GetFrequency+0x4>)
 80039da:	4770      	bx	lr
 80039dc:	00b71b00 	.word	0x00b71b00

080039e0 <SystemCoreClockUpdate>:
  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80039e0:	4b1c      	ldr	r3, [pc, #112]	; (8003a54 <SystemCoreClockUpdate+0x74>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	03d9      	lsls	r1, r3, #15
{
 80039e6:	b510      	push	{r4, lr}
  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80039e8:	d519      	bpl.n	8003a1e <SystemCoreClockUpdate+0x3e>
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80039ea:	4b1b      	ldr	r3, [pc, #108]	; (8003a58 <SystemCoreClockUpdate+0x78>)
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	07da      	lsls	r2, r3, #31
 80039f0:	d52c      	bpl.n	8003a4c <SystemCoreClockUpdate+0x6c>
      temp = OFI_FREQUENCY;
 80039f2:	481a      	ldr	r0, [pc, #104]	; (8003a5c <SystemCoreClockUpdate+0x7c>)
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80039f4:	4918      	ldr	r1, [pc, #96]	; (8003a58 <SystemCoreClockUpdate+0x78>)
 80039f6:	690b      	ldr	r3, [r1, #16]
 80039f8:	075b      	lsls	r3, r3, #29
 80039fa:	d520      	bpl.n	8003a3e <SystemCoreClockUpdate+0x5e>
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 80039fc:	698c      	ldr	r4, [r1, #24]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 80039fe:	698b      	ldr	r3, [r1, #24]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8003a00:	698a      	ldr	r2, [r1, #24]
 8003a02:	f3c2 4206 	ubfx	r2, r2, #16, #7
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8003a06:	f3c3 2106 	ubfx	r1, r3, #8, #7
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8003a0a:	f3c4 6c03 	ubfx	ip, r4, #24, #4
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8003a0e:	3201      	adds	r2, #1
      temp = (temp / (pdiv * kdiv)) * ndiv;
 8003a10:	fb0c 2302 	mla	r3, ip, r2, r2
 8003a14:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a18:	fb01 3303 	mla	r3, r1, r3, r3
 8003a1c:	e000      	b.n	8003a20 <SystemCoreClockUpdate+0x40>
    temp = OFI_FREQUENCY;
 8003a1e:	4b0f      	ldr	r3, [pc, #60]	; (8003a5c <SystemCoreClockUpdate+0x7c>)
  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8003a20:	4a0c      	ldr	r2, [pc, #48]	; (8003a54 <SystemCoreClockUpdate+0x74>)
  SystemCoreClock = temp;
 8003a22:	490f      	ldr	r1, [pc, #60]	; (8003a60 <SystemCoreClockUpdate+0x80>)
  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8003a24:	68d0      	ldr	r0, [r2, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8003a26:	6912      	ldr	r2, [r2, #16]
  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8003a28:	b2c0      	uxtb	r0, r0
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8003a2a:	f002 0201 	and.w	r2, r2, #1
  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8003a2e:	3001      	adds	r0, #1
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8003a30:	3201      	adds	r2, #1
  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8003a32:	fbb3 f3f0 	udiv	r3, r3, r0
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8003a36:	fbb3 f3f2 	udiv	r3, r3, r2
  SystemCoreClock = temp;
 8003a3a:	600b      	str	r3, [r1, #0]
}
 8003a3c:	bd10      	pop	{r4, pc}
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8003a3e:	698b      	ldr	r3, [r1, #24]
 8003a40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a44:	3301      	adds	r3, #1
      temp = (temp / kdiv);
 8003a46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a4a:	e7e9      	b.n	8003a20 <SystemCoreClockUpdate+0x40>
      temp = OSCHP_GetFrequency();
 8003a4c:	f7ff ffc4 	bl	80039d8 <OSCHP_GetFrequency>
 8003a50:	e7d0      	b.n	80039f4 <SystemCoreClockUpdate+0x14>
 8003a52:	bf00      	nop
 8003a54:	50004600 	.word	0x50004600
 8003a58:	50004700 	.word	0x50004700
 8003a5c:	016e3600 	.word	0x016e3600
 8003a60:	2000ffc0 	.word	0x2000ffc0

08003a64 <SystemCoreClockSetup>:
{
 8003a64:	b510      	push	{r4, lr}
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8003a66:	4a6c      	ldr	r2, [pc, #432]	; (8003c18 <SystemCoreClockSetup+0x1b4>)
 8003a68:	6813      	ldr	r3, [r2, #0]
 8003a6a:	07d8      	lsls	r0, r3, #31
{
 8003a6c:	b086      	sub	sp, #24
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8003a6e:	d406      	bmi.n	8003a7e <SystemCoreClockSetup+0x1a>
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 8003a70:	6853      	ldr	r3, [r2, #4]
 8003a72:	f043 0301 	orr.w	r3, r3, #1
 8003a76:	6053      	str	r3, [r2, #4]
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8003a78:	6813      	ldr	r3, [r2, #0]
 8003a7a:	07d9      	lsls	r1, r3, #31
 8003a7c:	d5fc      	bpl.n	8003a78 <SystemCoreClockSetup+0x14>
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8003a7e:	4b67      	ldr	r3, [pc, #412]	; (8003c1c <SystemCoreClockSetup+0x1b8>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	0592      	lsls	r2, r2, #22
 8003a84:	d511      	bpl.n	8003aaa <SystemCoreClockSetup+0x46>
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 8003a86:	689a      	ldr	r2, [r3, #8]
  for(i = 0UL; i < cycles ;++i)
 8003a88:	2100      	movs	r1, #0
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 8003a8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a8e:	609a      	str	r2, [r3, #8]
  for(i = 0UL; i < cycles ;++i)
 8003a90:	9101      	str	r1, [sp, #4]
 8003a92:	9b01      	ldr	r3, [sp, #4]
 8003a94:	f641 524b 	movw	r2, #7499	; 0x1d4b
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d806      	bhi.n	8003aaa <SystemCoreClockSetup+0x46>
    __NOP();
 8003a9c:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8003a9e:	9b01      	ldr	r3, [sp, #4]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	9301      	str	r3, [sp, #4]
 8003aa4:	9b01      	ldr	r3, [sp, #4]
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d9f8      	bls.n	8003a9c <SystemCoreClockSetup+0x38>
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 8003aaa:	495d      	ldr	r1, [pc, #372]	; (8003c20 <SystemCoreClockSetup+0x1bc>)
 8003aac:	694b      	ldr	r3, [r1, #20]
  for(i = 0UL; i < cycles ;++i)
 8003aae:	2000      	movs	r0, #0
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 8003ab0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003ab4:	614b      	str	r3, [r1, #20]
  for(i = 0UL; i < cycles ;++i)
 8003ab6:	9002      	str	r0, [sp, #8]
 8003ab8:	9b02      	ldr	r3, [sp, #8]
 8003aba:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d806      	bhi.n	8003ad0 <SystemCoreClockSetup+0x6c>
    __NOP();
 8003ac2:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8003ac4:	9b02      	ldr	r3, [sp, #8]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	9302      	str	r3, [sp, #8]
 8003aca:	9b02      	ldr	r3, [sp, #8]
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d9f8      	bls.n	8003ac2 <SystemCoreClockSetup+0x5e>
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8003ad0:	4c53      	ldr	r4, [pc, #332]	; (8003c20 <SystemCoreClockSetup+0x1bc>)
 8003ad2:	6963      	ldr	r3, [r4, #20]
 8003ad4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ad8:	f023 0302 	bic.w	r3, r3, #2
 8003adc:	6163      	str	r3, [r4, #20]
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 8003ade:	6863      	ldr	r3, [r4, #4]
 8003ae0:	f013 0f30 	tst.w	r3, #48	; 0x30
 8003ae4:	d177      	bne.n	8003bd6 <SystemCoreClockSetup+0x172>
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003ae6:	4b4e      	ldr	r3, [pc, #312]	; (8003c20 <SystemCoreClockSetup+0x1bc>)
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8003ae8:	494e      	ldr	r1, [pc, #312]	; (8003c24 <SystemCoreClockSetup+0x1c0>)
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003aea:	695a      	ldr	r2, [r3, #20]
 8003aec:	f042 0201 	orr.w	r2, r2, #1
 8003af0:	615a      	str	r2, [r3, #20]
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8003af2:	695a      	ldr	r2, [r3, #20]
 8003af4:	f042 0210 	orr.w	r2, r2, #16
 8003af8:	615a      	str	r2, [r3, #20]
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8003afa:	6199      	str	r1, [r3, #24]
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003afc:	695a      	ldr	r2, [r3, #20]
 8003afe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b02:	615a      	str	r2, [r3, #20]
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8003b04:	695a      	ldr	r2, [r3, #20]
 8003b06:	f022 0210 	bic.w	r2, r2, #16
 8003b0a:	615a      	str	r2, [r3, #20]
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8003b0c:	695a      	ldr	r2, [r3, #20]
 8003b0e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003b12:	615a      	str	r2, [r3, #20]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8003b14:	691a      	ldr	r2, [r3, #16]
 8003b16:	0754      	lsls	r4, r2, #29
 8003b18:	d5fc      	bpl.n	8003b14 <SystemCoreClockSetup+0xb0>
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003b1a:	6959      	ldr	r1, [r3, #20]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8003b1c:	4a40      	ldr	r2, [pc, #256]	; (8003c20 <SystemCoreClockSetup+0x1bc>)
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003b1e:	f021 0101 	bic.w	r1, r1, #1
 8003b22:	6159      	str	r1, [r3, #20]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8003b24:	6913      	ldr	r3, [r2, #16]
 8003b26:	f013 0301 	ands.w	r3, r3, #1
 8003b2a:	d1fb      	bne.n	8003b24 <SystemCoreClockSetup+0xc0>
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8003b2c:	493e      	ldr	r1, [pc, #248]	; (8003c28 <SystemCoreClockSetup+0x1c4>)
 8003b2e:	68c8      	ldr	r0, [r1, #12]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 8003b30:	2403      	movs	r4, #3
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8003b32:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8003b36:	60c8      	str	r0, [r1, #12]
  SCU_CLK->PBCLKCR = PBCLKDIV;
 8003b38:	614b      	str	r3, [r1, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 8003b3a:	610b      	str	r3, [r1, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 8003b3c:	620b      	str	r3, [r1, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 8003b3e:	624b      	str	r3, [r1, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8003b40:	61cb      	str	r3, [r1, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 8003b42:	618c      	str	r4, [r1, #24]
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003b44:	6951      	ldr	r1, [r2, #20]
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8003b46:	4839      	ldr	r0, [pc, #228]	; (8003c2c <SystemCoreClockSetup+0x1c8>)
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003b48:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8003b4c:	6151      	str	r1, [r2, #20]
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8003b4e:	6190      	str	r0, [r2, #24]
  for(i = 0UL; i < cycles ;++i)
 8003b50:	9303      	str	r3, [sp, #12]
 8003b52:	9b03      	ldr	r3, [sp, #12]
 8003b54:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d806      	bhi.n	8003b6a <SystemCoreClockSetup+0x106>
    __NOP();
 8003b5c:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8003b5e:	9b03      	ldr	r3, [sp, #12]
 8003b60:	3301      	adds	r3, #1
 8003b62:	9303      	str	r3, [sp, #12]
 8003b64:	9b03      	ldr	r3, [sp, #12]
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d9f8      	bls.n	8003b5c <SystemCoreClockSetup+0xf8>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8003b6a:	4a2d      	ldr	r2, [pc, #180]	; (8003c20 <SystemCoreClockSetup+0x1bc>)
 8003b6c:	6913      	ldr	r3, [r2, #16]
 8003b6e:	0758      	lsls	r0, r3, #29
 8003b70:	d5fc      	bpl.n	8003b6c <SystemCoreClockSetup+0x108>
  for(i = 0UL; i < cycles ;++i)
 8003b72:	2300      	movs	r3, #0
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8003b74:	492e      	ldr	r1, [pc, #184]	; (8003c30 <SystemCoreClockSetup+0x1cc>)
 8003b76:	6191      	str	r1, [r2, #24]
  for(i = 0UL; i < cycles ;++i)
 8003b78:	9304      	str	r3, [sp, #16]
 8003b7a:	9b04      	ldr	r3, [sp, #16]
 8003b7c:	f241 1293 	movw	r2, #4499	; 0x1193
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d806      	bhi.n	8003b92 <SystemCoreClockSetup+0x12e>
    __NOP();
 8003b84:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8003b86:	9b04      	ldr	r3, [sp, #16]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	9304      	str	r3, [sp, #16]
 8003b8c:	9b04      	ldr	r3, [sp, #16]
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d9f8      	bls.n	8003b84 <SystemCoreClockSetup+0x120>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8003b92:	4a23      	ldr	r2, [pc, #140]	; (8003c20 <SystemCoreClockSetup+0x1bc>)
 8003b94:	6913      	ldr	r3, [r2, #16]
 8003b96:	0759      	lsls	r1, r3, #29
 8003b98:	d5fc      	bpl.n	8003b94 <SystemCoreClockSetup+0x130>
  for(i = 0UL; i < cycles ;++i)
 8003b9a:	2300      	movs	r3, #0
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8003b9c:	4925      	ldr	r1, [pc, #148]	; (8003c34 <SystemCoreClockSetup+0x1d0>)
 8003b9e:	6191      	str	r1, [r2, #24]
  for(i = 0UL; i < cycles ;++i)
 8003ba0:	9305      	str	r3, [sp, #20]
 8003ba2:	9b05      	ldr	r3, [sp, #20]
 8003ba4:	f241 726f 	movw	r2, #5999	; 0x176f
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d806      	bhi.n	8003bba <SystemCoreClockSetup+0x156>
    __NOP();
 8003bac:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8003bae:	9b05      	ldr	r3, [sp, #20]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	9305      	str	r3, [sp, #20]
 8003bb4:	9b05      	ldr	r3, [sp, #20]
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d9f8      	bls.n	8003bac <SystemCoreClockSetup+0x148>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8003bba:	4a19      	ldr	r2, [pc, #100]	; (8003c20 <SystemCoreClockSetup+0x1bc>)
 8003bbc:	6913      	ldr	r3, [r2, #16]
 8003bbe:	075b      	lsls	r3, r3, #29
 8003bc0:	d5fc      	bpl.n	8003bbc <SystemCoreClockSetup+0x158>
  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8003bc2:	491d      	ldr	r1, [pc, #116]	; (8003c38 <SystemCoreClockSetup+0x1d4>)
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8003bc4:	4b18      	ldr	r3, [pc, #96]	; (8003c28 <SystemCoreClockSetup+0x1c4>)
  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8003bc6:	2005      	movs	r0, #5
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8003bc8:	2200      	movs	r2, #0
  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8003bca:	66c8      	str	r0, [r1, #108]	; 0x6c
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8003bcc:	605a      	str	r2, [r3, #4]
  SystemCoreClockUpdate();
 8003bce:	f7ff ff07 	bl	80039e0 <SystemCoreClockUpdate>
}
 8003bd2:	b006      	add	sp, #24
 8003bd4:	bd10      	pop	{r4, pc}
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 8003bd6:	6863      	ldr	r3, [r4, #4]
 8003bd8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003bdc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003be0:	6063      	str	r3, [r4, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 8003be2:	f7ff fef9 	bl	80039d8 <OSCHP_GetFrequency>
 8003be6:	4b15      	ldr	r3, [pc, #84]	; (8003c3c <SystemCoreClockSetup+0x1d8>)
 8003be8:	fba3 2300 	umull	r2, r3, r3, r0
 8003bec:	0d1b      	lsrs	r3, r3, #20
 8003bee:	6862      	ldr	r2, [r4, #4]
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8003bf6:	6063      	str	r3, [r4, #4]
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8003bf8:	69e3      	ldr	r3, [r4, #28]
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	61e3      	str	r3, [r4, #28]
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 8003c00:	6963      	ldr	r3, [r4, #20]
 8003c02:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003c06:	6163      	str	r3, [r4, #20]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 8003c08:	6923      	ldr	r3, [r4, #16]
 8003c0a:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003c0e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003c12:	d1f9      	bne.n	8003c08 <SystemCoreClockSetup+0x1a4>
 8003c14:	e767      	b.n	8003ae6 <SystemCoreClockSetup+0x82>
 8003c16:	bf00      	nop
 8003c18:	50004200 	.word	0x50004200
 8003c1c:	50004400 	.word	0x50004400
 8003c20:	50004700 	.word	0x50004700
 8003c24:	01134f00 	.word	0x01134f00
 8003c28:	50004600 	.word	0x50004600
 8003c2c:	01074f00 	.word	0x01074f00
 8003c30:	01044f00 	.word	0x01044f00
 8003c34:	01034f00 	.word	0x01034f00
 8003c38:	50004100 	.word	0x50004100
 8003c3c:	6b5fca6b 	.word	0x6b5fca6b

08003c40 <SystemInit>:
{
 8003c40:	b510      	push	{r4, lr}
  memcpy(g_chipid, CHIPID_LOC, 16);
 8003c42:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8003c46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c48:	4c03      	ldr	r4, [pc, #12]	; (8003c58 <SystemInit+0x18>)
 8003c4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  SystemCoreSetup();
 8003c4e:	f7ff fea3 	bl	8003998 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 8003c52:	f7ff ff07 	bl	8003a64 <SystemCoreClockSetup>
}
 8003c56:	bd10      	pop	{r4, pc}
 8003c58:	2000ffc4 	.word	0x2000ffc4

08003c5c <_sbrk>:
caddr_t _sbrk(int nbytes)
{
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8003c5c:	4a0b      	ldr	r2, [pc, #44]	; (8003c8c <_sbrk+0x30>)
{
 8003c5e:	b508      	push	{r3, lr}
 8003c60:	4603      	mov	r3, r0
  if (heap_ptr == NULL) {
 8003c62:	6810      	ldr	r0, [r2, #0]
 8003c64:	b178      	cbz	r0, 8003c86 <_sbrk+0x2a>
  }

  base = heap_ptr;

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8003c66:	3303      	adds	r3, #3
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8003c68:	4909      	ldr	r1, [pc, #36]	; (8003c90 <_sbrk+0x34>)
  nbytes = (nbytes + 3) & ~0x3U;
 8003c6a:	f023 0303 	bic.w	r3, r3, #3
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8003c6e:	4403      	add	r3, r0
 8003c70:	428b      	cmp	r3, r1
 8003c72:	d201      	bcs.n	8003c78 <_sbrk+0x1c>
  {
    heap_ptr += nbytes;
 8003c74:	6013      	str	r3, [r2, #0]
  {
    /* Heap overflow */
    errno = ENOMEM;
    return ((caddr_t)-1);
  }
}
 8003c76:	bd08      	pop	{r3, pc}
    errno = ENOMEM;
 8003c78:	f000 f810 	bl	8003c9c <__errno>
 8003c7c:	230c      	movs	r3, #12
 8003c7e:	6003      	str	r3, [r0, #0]
    return ((caddr_t)-1);
 8003c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8003c84:	bd08      	pop	{r3, pc}
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8003c86:	4803      	ldr	r0, [pc, #12]	; (8003c94 <_sbrk+0x38>)
 8003c88:	6010      	str	r0, [r2, #0]
 8003c8a:	e7ec      	b.n	8003c66 <_sbrk+0xa>
 8003c8c:	20000b3c 	.word	0x20000b3c
 8003c90:	2000ffc0 	.word	0x2000ffc0
 8003c94:	20000b48 	.word	0x20000b48

08003c98 <_init>:

/* Init */
void _init(void)
{}
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop

08003c9c <__errno>:
 8003c9c:	4b01      	ldr	r3, [pc, #4]	; (8003ca4 <__errno+0x8>)
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	20000030 	.word	0x20000030

08003ca8 <__libc_init_array>:
 8003ca8:	b570      	push	{r4, r5, r6, lr}
 8003caa:	4e0d      	ldr	r6, [pc, #52]	; (8003ce0 <__libc_init_array+0x38>)
 8003cac:	4d0d      	ldr	r5, [pc, #52]	; (8003ce4 <__libc_init_array+0x3c>)
 8003cae:	1b76      	subs	r6, r6, r5
 8003cb0:	10b6      	asrs	r6, r6, #2
 8003cb2:	d006      	beq.n	8003cc2 <__libc_init_array+0x1a>
 8003cb4:	2400      	movs	r4, #0
 8003cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cba:	3401      	adds	r4, #1
 8003cbc:	4798      	blx	r3
 8003cbe:	42a6      	cmp	r6, r4
 8003cc0:	d1f9      	bne.n	8003cb6 <__libc_init_array+0xe>
 8003cc2:	4e09      	ldr	r6, [pc, #36]	; (8003ce8 <__libc_init_array+0x40>)
 8003cc4:	4d09      	ldr	r5, [pc, #36]	; (8003cec <__libc_init_array+0x44>)
 8003cc6:	1b76      	subs	r6, r6, r5
 8003cc8:	f7ff ffe6 	bl	8003c98 <_init>
 8003ccc:	10b6      	asrs	r6, r6, #2
 8003cce:	d006      	beq.n	8003cde <__libc_init_array+0x36>
 8003cd0:	2400      	movs	r4, #0
 8003cd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cd6:	3401      	adds	r4, #1
 8003cd8:	4798      	blx	r3
 8003cda:	42a6      	cmp	r6, r4
 8003cdc:	d1f9      	bne.n	8003cd2 <__libc_init_array+0x2a>
 8003cde:	bd70      	pop	{r4, r5, r6, pc}
 8003ce0:	20000460 	.word	0x20000460
 8003ce4:	20000460 	.word	0x20000460
 8003ce8:	20000460 	.word	0x20000460
 8003cec:	20000460 	.word	0x20000460

08003cf0 <memcpy>:
 8003cf0:	4684      	mov	ip, r0
 8003cf2:	ea41 0300 	orr.w	r3, r1, r0
 8003cf6:	f013 0303 	ands.w	r3, r3, #3
 8003cfa:	d16d      	bne.n	8003dd8 <memcpy+0xe8>
 8003cfc:	3a40      	subs	r2, #64	; 0x40
 8003cfe:	d341      	bcc.n	8003d84 <memcpy+0x94>
 8003d00:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d04:	f840 3b04 	str.w	r3, [r0], #4
 8003d08:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d0c:	f840 3b04 	str.w	r3, [r0], #4
 8003d10:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d14:	f840 3b04 	str.w	r3, [r0], #4
 8003d18:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d1c:	f840 3b04 	str.w	r3, [r0], #4
 8003d20:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d24:	f840 3b04 	str.w	r3, [r0], #4
 8003d28:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d2c:	f840 3b04 	str.w	r3, [r0], #4
 8003d30:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d34:	f840 3b04 	str.w	r3, [r0], #4
 8003d38:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d3c:	f840 3b04 	str.w	r3, [r0], #4
 8003d40:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d44:	f840 3b04 	str.w	r3, [r0], #4
 8003d48:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d4c:	f840 3b04 	str.w	r3, [r0], #4
 8003d50:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d54:	f840 3b04 	str.w	r3, [r0], #4
 8003d58:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d5c:	f840 3b04 	str.w	r3, [r0], #4
 8003d60:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d64:	f840 3b04 	str.w	r3, [r0], #4
 8003d68:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d6c:	f840 3b04 	str.w	r3, [r0], #4
 8003d70:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d74:	f840 3b04 	str.w	r3, [r0], #4
 8003d78:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d7c:	f840 3b04 	str.w	r3, [r0], #4
 8003d80:	3a40      	subs	r2, #64	; 0x40
 8003d82:	d2bd      	bcs.n	8003d00 <memcpy+0x10>
 8003d84:	3230      	adds	r2, #48	; 0x30
 8003d86:	d311      	bcc.n	8003dac <memcpy+0xbc>
 8003d88:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d8c:	f840 3b04 	str.w	r3, [r0], #4
 8003d90:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d94:	f840 3b04 	str.w	r3, [r0], #4
 8003d98:	f851 3b04 	ldr.w	r3, [r1], #4
 8003d9c:	f840 3b04 	str.w	r3, [r0], #4
 8003da0:	f851 3b04 	ldr.w	r3, [r1], #4
 8003da4:	f840 3b04 	str.w	r3, [r0], #4
 8003da8:	3a10      	subs	r2, #16
 8003daa:	d2ed      	bcs.n	8003d88 <memcpy+0x98>
 8003dac:	320c      	adds	r2, #12
 8003dae:	d305      	bcc.n	8003dbc <memcpy+0xcc>
 8003db0:	f851 3b04 	ldr.w	r3, [r1], #4
 8003db4:	f840 3b04 	str.w	r3, [r0], #4
 8003db8:	3a04      	subs	r2, #4
 8003dba:	d2f9      	bcs.n	8003db0 <memcpy+0xc0>
 8003dbc:	3204      	adds	r2, #4
 8003dbe:	d008      	beq.n	8003dd2 <memcpy+0xe2>
 8003dc0:	07d2      	lsls	r2, r2, #31
 8003dc2:	bf1c      	itt	ne
 8003dc4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8003dc8:	f800 3b01 	strbne.w	r3, [r0], #1
 8003dcc:	d301      	bcc.n	8003dd2 <memcpy+0xe2>
 8003dce:	880b      	ldrh	r3, [r1, #0]
 8003dd0:	8003      	strh	r3, [r0, #0]
 8003dd2:	4660      	mov	r0, ip
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	2a08      	cmp	r2, #8
 8003dda:	d313      	bcc.n	8003e04 <memcpy+0x114>
 8003ddc:	078b      	lsls	r3, r1, #30
 8003dde:	d08d      	beq.n	8003cfc <memcpy+0xc>
 8003de0:	f010 0303 	ands.w	r3, r0, #3
 8003de4:	d08a      	beq.n	8003cfc <memcpy+0xc>
 8003de6:	f1c3 0304 	rsb	r3, r3, #4
 8003dea:	1ad2      	subs	r2, r2, r3
 8003dec:	07db      	lsls	r3, r3, #31
 8003dee:	bf1c      	itt	ne
 8003df0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8003df4:	f800 3b01 	strbne.w	r3, [r0], #1
 8003df8:	d380      	bcc.n	8003cfc <memcpy+0xc>
 8003dfa:	f831 3b02 	ldrh.w	r3, [r1], #2
 8003dfe:	f820 3b02 	strh.w	r3, [r0], #2
 8003e02:	e77b      	b.n	8003cfc <memcpy+0xc>
 8003e04:	3a04      	subs	r2, #4
 8003e06:	d3d9      	bcc.n	8003dbc <memcpy+0xcc>
 8003e08:	3a01      	subs	r2, #1
 8003e0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e0e:	f800 3b01 	strb.w	r3, [r0], #1
 8003e12:	d2f9      	bcs.n	8003e08 <memcpy+0x118>
 8003e14:	780b      	ldrb	r3, [r1, #0]
 8003e16:	7003      	strb	r3, [r0, #0]
 8003e18:	784b      	ldrb	r3, [r1, #1]
 8003e1a:	7043      	strb	r3, [r0, #1]
 8003e1c:	788b      	ldrb	r3, [r1, #2]
 8003e1e:	7083      	strb	r3, [r0, #2]
 8003e20:	4660      	mov	r0, ip
 8003e22:	4770      	bx	lr

08003e24 <memset>:
 8003e24:	0783      	lsls	r3, r0, #30
 8003e26:	b530      	push	{r4, r5, lr}
 8003e28:	d048      	beq.n	8003ebc <memset+0x98>
 8003e2a:	1e54      	subs	r4, r2, #1
 8003e2c:	2a00      	cmp	r2, #0
 8003e2e:	d03f      	beq.n	8003eb0 <memset+0x8c>
 8003e30:	b2ca      	uxtb	r2, r1
 8003e32:	4603      	mov	r3, r0
 8003e34:	e001      	b.n	8003e3a <memset+0x16>
 8003e36:	3c01      	subs	r4, #1
 8003e38:	d33a      	bcc.n	8003eb0 <memset+0x8c>
 8003e3a:	f803 2b01 	strb.w	r2, [r3], #1
 8003e3e:	079d      	lsls	r5, r3, #30
 8003e40:	d1f9      	bne.n	8003e36 <memset+0x12>
 8003e42:	2c03      	cmp	r4, #3
 8003e44:	d92d      	bls.n	8003ea2 <memset+0x7e>
 8003e46:	b2cd      	uxtb	r5, r1
 8003e48:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8003e4c:	2c0f      	cmp	r4, #15
 8003e4e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8003e52:	d936      	bls.n	8003ec2 <memset+0x9e>
 8003e54:	f1a4 0210 	sub.w	r2, r4, #16
 8003e58:	f022 0c0f 	bic.w	ip, r2, #15
 8003e5c:	f103 0e20 	add.w	lr, r3, #32
 8003e60:	44e6      	add	lr, ip
 8003e62:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8003e66:	f103 0210 	add.w	r2, r3, #16
 8003e6a:	e942 5504 	strd	r5, r5, [r2, #-16]
 8003e6e:	e942 5502 	strd	r5, r5, [r2, #-8]
 8003e72:	3210      	adds	r2, #16
 8003e74:	4572      	cmp	r2, lr
 8003e76:	d1f8      	bne.n	8003e6a <memset+0x46>
 8003e78:	f10c 0201 	add.w	r2, ip, #1
 8003e7c:	f014 0f0c 	tst.w	r4, #12
 8003e80:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003e84:	f004 0c0f 	and.w	ip, r4, #15
 8003e88:	d013      	beq.n	8003eb2 <memset+0x8e>
 8003e8a:	f1ac 0304 	sub.w	r3, ip, #4
 8003e8e:	f023 0303 	bic.w	r3, r3, #3
 8003e92:	3304      	adds	r3, #4
 8003e94:	4413      	add	r3, r2
 8003e96:	f842 5b04 	str.w	r5, [r2], #4
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d1fb      	bne.n	8003e96 <memset+0x72>
 8003e9e:	f00c 0403 	and.w	r4, ip, #3
 8003ea2:	b12c      	cbz	r4, 8003eb0 <memset+0x8c>
 8003ea4:	b2ca      	uxtb	r2, r1
 8003ea6:	441c      	add	r4, r3
 8003ea8:	f803 2b01 	strb.w	r2, [r3], #1
 8003eac:	429c      	cmp	r4, r3
 8003eae:	d1fb      	bne.n	8003ea8 <memset+0x84>
 8003eb0:	bd30      	pop	{r4, r5, pc}
 8003eb2:	4664      	mov	r4, ip
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	2c00      	cmp	r4, #0
 8003eb8:	d1f4      	bne.n	8003ea4 <memset+0x80>
 8003eba:	e7f9      	b.n	8003eb0 <memset+0x8c>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	4614      	mov	r4, r2
 8003ec0:	e7bf      	b.n	8003e42 <memset+0x1e>
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	46a4      	mov	ip, r4
 8003ec6:	e7e0      	b.n	8003e8a <memset+0x66>
	...

08003f00 <strlen>:
 8003f00:	f890 f000 	pld	[r0]
 8003f04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8003f08:	f020 0107 	bic.w	r1, r0, #7
 8003f0c:	f06f 0c00 	mvn.w	ip, #0
 8003f10:	f010 0407 	ands.w	r4, r0, #7
 8003f14:	f891 f020 	pld	[r1, #32]
 8003f18:	f040 8049 	bne.w	8003fae <strlen+0xae>
 8003f1c:	f04f 0400 	mov.w	r4, #0
 8003f20:	f06f 0007 	mvn.w	r0, #7
 8003f24:	e9d1 2300 	ldrd	r2, r3, [r1]
 8003f28:	f891 f040 	pld	[r1, #64]	; 0x40
 8003f2c:	f100 0008 	add.w	r0, r0, #8
 8003f30:	fa82 f24c 	uadd8	r2, r2, ip
 8003f34:	faa4 f28c 	sel	r2, r4, ip
 8003f38:	fa83 f34c 	uadd8	r3, r3, ip
 8003f3c:	faa2 f38c 	sel	r3, r2, ip
 8003f40:	bb4b      	cbnz	r3, 8003f96 <strlen+0x96>
 8003f42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8003f46:	fa82 f24c 	uadd8	r2, r2, ip
 8003f4a:	f100 0008 	add.w	r0, r0, #8
 8003f4e:	faa4 f28c 	sel	r2, r4, ip
 8003f52:	fa83 f34c 	uadd8	r3, r3, ip
 8003f56:	faa2 f38c 	sel	r3, r2, ip
 8003f5a:	b9e3      	cbnz	r3, 8003f96 <strlen+0x96>
 8003f5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8003f60:	fa82 f24c 	uadd8	r2, r2, ip
 8003f64:	f100 0008 	add.w	r0, r0, #8
 8003f68:	faa4 f28c 	sel	r2, r4, ip
 8003f6c:	fa83 f34c 	uadd8	r3, r3, ip
 8003f70:	faa2 f38c 	sel	r3, r2, ip
 8003f74:	b97b      	cbnz	r3, 8003f96 <strlen+0x96>
 8003f76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 8003f7a:	f101 0120 	add.w	r1, r1, #32
 8003f7e:	fa82 f24c 	uadd8	r2, r2, ip
 8003f82:	f100 0008 	add.w	r0, r0, #8
 8003f86:	faa4 f28c 	sel	r2, r4, ip
 8003f8a:	fa83 f34c 	uadd8	r3, r3, ip
 8003f8e:	faa2 f38c 	sel	r3, r2, ip
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d0c6      	beq.n	8003f24 <strlen+0x24>
 8003f96:	2a00      	cmp	r2, #0
 8003f98:	bf04      	itt	eq
 8003f9a:	3004      	addeq	r0, #4
 8003f9c:	461a      	moveq	r2, r3
 8003f9e:	ba12      	rev	r2, r2
 8003fa0:	fab2 f282 	clz	r2, r2
 8003fa4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 8003fa8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8003fac:	4770      	bx	lr
 8003fae:	e9d1 2300 	ldrd	r2, r3, [r1]
 8003fb2:	f004 0503 	and.w	r5, r4, #3
 8003fb6:	f1c4 0000 	rsb	r0, r4, #0
 8003fba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 8003fbe:	f014 0f04 	tst.w	r4, #4
 8003fc2:	f891 f040 	pld	[r1, #64]	; 0x40
 8003fc6:	fa0c f505 	lsl.w	r5, ip, r5
 8003fca:	ea62 0205 	orn	r2, r2, r5
 8003fce:	bf1c      	itt	ne
 8003fd0:	ea63 0305 	ornne	r3, r3, r5
 8003fd4:	4662      	movne	r2, ip
 8003fd6:	f04f 0400 	mov.w	r4, #0
 8003fda:	e7a9      	b.n	8003f30 <strlen+0x30>

08003fdc <ConfigurationDescriptor>:
 8003fdc:	0209 003e 0102 8000 0932 0004 0100 0202     ..>.....2.......
 8003fec:	0001 2405 1000 0401 0224 0506 0624 0100     ...$....$...$...
 8003ffc:	0507 0381 0008 09ff 0104 0200 000a 0000     ................
 800400c:	0507 0203 0040 0705 8205 4002 0500 0000     ....@......@....

0800401c <DeviceDescriptor>:
 800401c:	0112 0110 0002 4000 058b 0058 0010 0201     .......@..X.....
 800402c:	0100 0000                                   ....

08004030 <CSWTCH.1>:
 8004030:	40c4 0800 4068 0800 4044 0800               .@..h@..D@..

0800403c <CSWTCH.2>:
 800403c:	0004 0058 0020 0000                         ..X. ...

08004044 <ProductString>:
 8004044:	0320 0049 0000 0046 0000 0058 0000 0020      .I...F...X... .
 8004054:	0000 0043 0000 0044 0000 0043 0000 0000     ..C...D...C.....
 8004064:	0000 0000                                   ....

08004068 <ManufacturerString>:
 8004068:	0358 0049 0000 006e 0000 0066 0000 0069     X.I...n...f...i.
 8004078:	0000 006e 0000 0065 0000 006f 0000 006e     ..n...e...o...n.
 8004088:	0000 0020 0000 0054 0000 0065 0000 0063     .. ...T...e...c.
 8004098:	0000 0068 0000 006e 0000 006f 0000 006c     ..h...n...o...l.
 80040a8:	0000 006f 0000 0067 0000 0069 0000 0065     ..o...g...i...e.
 80040b8:	0000 0073 0000 0000 0000 0000               ..s.........

080040c4 <LanguageString>:
 80040c4:	0304 0409 0000 0000                         ........

080040cc <Driver_USBD0>:
 80040cc:	0f65 0800 147d 0800 11dd 0800 0f6d 0800     e...}.......m...
 80040dc:	0f85 0800 167d 0800 0fed 0800 1201 0800     ....}...........
 80040ec:	10c1 0800 1005 0800 0f9d 0800 15dd 0800     ................
 80040fc:	161d 0800 1081 0800 11ad 0800 11c1 0800     ................
 800410c:	20a1 0000 0000 0002                         . ......

08004114 <_global_impure_ptr>:
 8004114:	0038 2000                                   8.. 
