 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : top
Version: K-2015.06
Date   : Wed Aug 28 08:58:53 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U130/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[0]/D (SDFFRX2M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U127/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[4]/D (SDFFRX2M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[4]/CK (SDFFRX2M)                      0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U129/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[1]/D (SDFFRX2M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[1]/CK (SDFFRX2M)                      0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U120/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[11]/D (SDFFRX2M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[11]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U119/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[12]/D (SDFFRX2M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[12]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U124/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[7]/D (SDFFRX2M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[7]/CK (SDFFRX2M)                      0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U123/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[8]/D (SDFFRX2M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[8]/CK (SDFFRX2M)                      0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U116/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[15]/D (SDFFRX2M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[15]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U115/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[16]/D (SDFFRX2M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[16]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U112/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[19]/D (SDFFRX2M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[19]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U111/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[20]/D (SDFFRX2M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[20]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U121/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[10]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[10]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U122/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[9]/D (SDFFRX1M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[9]/CK (SDFFRX1M)                      0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U125/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[6]/D (SDFFRX1M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[6]/CK (SDFFRX1M)                      0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U126/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[5]/D (SDFFRX1M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[5]/CK (SDFFRX1M)                      0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U128/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[2]/D (SDFFRX1M)                       0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[2]/CK (SDFFRX1M)                      0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U118/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[13]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[13]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U117/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[14]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U114/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[17]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[17]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U113/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[18]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[18]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U110/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[21]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[21]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U109/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[22]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[22]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U50/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U108/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[30]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[30]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U131/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[31]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[31]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.07


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U136/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[24]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[24]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.08


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U51/Y (BUFX6M)                                    0.93      36.02 r
  DUT_1/U133/Y (OAI2BB2X1M)                               0.49      36.51 r
  DUT_1/counter_reg[23]/D (SDFFRX1M)                      0.00      36.51 r
  data arrival time                                                 36.51

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[23]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                -36.51
  --------------------------------------------------------------------------
  slack (MET)                                                       63.08


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U52/Y (BUFX4M)                                    0.71      35.80 r
  DUT_1/U137/Y (OAI2BB2X1M)                               0.47      36.28 r
  DUT_1/counter_reg[29]/D (SDFFRX1M)                      0.00      36.28 r
  data arrival time                                                 36.28

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[29]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                -36.28
  --------------------------------------------------------------------------
  slack (MET)                                                       63.31


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U52/Y (BUFX4M)                                    0.71      35.80 r
  DUT_1/U138/Y (OAI2BB2X1M)                               0.47      36.28 r
  DUT_1/counter_reg[25]/D (SDFFRX1M)                      0.00      36.28 r
  data arrival time                                                 36.28

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[25]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                -36.28
  --------------------------------------------------------------------------
  slack (MET)                                                       63.31


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U52/Y (BUFX4M)                                    0.71      35.80 r
  DUT_1/U134/Y (OAI2BB2X1M)                               0.47      36.28 r
  DUT_1/counter_reg[26]/D (SDFFRX1M)                      0.00      36.28 r
  data arrival time                                                 36.28

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[26]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                -36.28
  --------------------------------------------------------------------------
  slack (MET)                                                       63.31


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U52/Y (BUFX4M)                                    0.71      35.80 r
  DUT_1/U132/Y (OAI2BB2X1M)                               0.47      36.28 r
  DUT_1/counter_reg[27]/D (SDFFRX1M)                      0.00      36.28 r
  data arrival time                                                 36.28

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[27]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                -36.28
  --------------------------------------------------------------------------
  slack (MET)                                                       63.31


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U52/Y (BUFX4M)                                    0.71      35.80 r
  DUT_1/U135/Y (OAI2BB2X1M)                               0.47      36.28 r
  DUT_1/counter_reg[28]/D (SDFFRX1M)                      0.00      36.28 r
  data arrival time                                                 36.28

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[28]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.39      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                -36.28
  --------------------------------------------------------------------------
  slack (MET)                                                       63.31


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U62/Y (NAND2X2M)                                  0.79      33.47 r
  DUT_1/U59/Y (CLKBUFX6M)                                 0.85      34.31 r
  DUT_1/U56/Y (NOR2BX4M)                                  0.78      35.10 r
  DUT_1/U52/Y (BUFX4M)                                    0.71      35.80 r
  DUT_1/U140/Y (AO2B2X2M)                                 0.44      36.24 r
  DUT_1/counter_reg[3]/D (SDFFRX2M)                       0.00      36.24 r
  data arrival time                                                 36.24

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[3]/CK (SDFFRX2M)                      0.00      99.97 r
  library setup time                                     -0.32      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -36.24
  --------------------------------------------------------------------------
  slack (MET)                                                       63.42


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U187/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U196/Y (DLY1X1M)                   0.89      34.18 r
  DUT_1/U178/Y (DLY1X1M)                   0.90      35.08 r
  DUT_1/counter_reg[20]/SE (SDFFRX2M)      0.00      35.08 r
  data arrival time                                  35.08

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -35.08
  -----------------------------------------------------------
  slack (MET)                                        64.23


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U186/Y (DLY1X1M)                   0.88      33.29 r
  DUT_1/U169/Y (DLY1X1M)                   0.88      34.16 r
  DUT_1/U200/Y (DLY1X1M)                   0.90      35.06 r
  DUT_1/counter_reg[3]/SE (SDFFRX2M)       0.00      35.06 r
  data arrival time                                  35.06

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -35.06
  -----------------------------------------------------------
  slack (MET)                                        64.26


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U187/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U196/Y (DLY1X1M)                   0.89      34.18 r
  DUT_1/U178/Y (DLY1X1M)                   0.90      35.08 r
  DUT_1/counter_reg[21]/SE (SDFFRX1M)      0.00      35.08 r
  data arrival time                                  35.08

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -35.08
  -----------------------------------------------------------
  slack (MET)                                        64.27


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  DUT_1/test_se (serializer_test_1)                       0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                                  0.88      31.53 r
  DUT_1/U188/Y (DLY1X1M)                                  0.88      32.41 r
  DUT_1/U170/Y (DLY1X1M)                                  0.88      33.29 r
  DUT_1/U202/Y (DLY1X1M)                                  0.89      34.17 r
  DUT_1/U182/Y (DLY1X1M)                                  0.90      35.07 r
  DUT_1/parrllel_data_reg[5]/SE (SDFFRX1M)                0.00      35.07 r
  data arrival time                                                 35.07

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.63      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -35.07
  --------------------------------------------------------------------------
  slack (MET)                                                       64.28


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  DUT_1/test_se (serializer_test_1)                       0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                                  0.88      31.53 r
  DUT_1/U188/Y (DLY1X1M)                                  0.88      32.41 r
  DUT_1/U170/Y (DLY1X1M)                                  0.88      33.29 r
  DUT_1/U202/Y (DLY1X1M)                                  0.89      34.17 r
  DUT_1/U182/Y (DLY1X1M)                                  0.90      35.07 r
  DUT_1/parrllel_data_reg[6]/SE (SDFFRX1M)                0.00      35.07 r
  data arrival time                                                 35.07

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.63      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -35.07
  --------------------------------------------------------------------------
  slack (MET)                                                       64.28


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U186/Y (DLY1X1M)                   0.88      33.29 r
  DUT_1/U169/Y (DLY1X1M)                   0.88      34.16 r
  DUT_1/U200/Y (DLY1X1M)                   0.90      35.06 r
  DUT_1/counter_reg[24]/SE (SDFFRX1M)      0.00      35.06 r
  data arrival time                                  35.06

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -35.06
  -----------------------------------------------------------
  slack (MET)                                        64.29


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U186/Y (DLY1X1M)                   0.88      33.29 r
  DUT_1/U169/Y (DLY1X1M)                   0.88      34.16 r
  DUT_1/U198/Y (DLY1X1M)                   0.90      35.06 r
  DUT_1/counter_reg[29]/SE (SDFFRX1M)      0.00      35.06 r
  data arrival time                                  35.06

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -35.06
  -----------------------------------------------------------
  slack (MET)                                        64.29


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U186/Y (DLY1X1M)                   0.88      33.29 r
  DUT_1/U169/Y (DLY1X1M)                   0.88      34.16 r
  DUT_1/U198/Y (DLY1X1M)                   0.90      35.06 r
  DUT_1/counter_reg[23]/SE (SDFFRX1M)      0.00      35.06 r
  data arrival time                                  35.06

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -35.06
  -----------------------------------------------------------
  slack (MET)                                        64.29


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  U5/Y (DLY1X1M)                                          0.59      31.24 r
  U6/Y (INVXLM)                                           0.43      31.67 f
  U7/Y (DLY1X1M)                                          0.81      32.48 f
  U9/Y (INVXLM)                                           0.62      33.10 r
  U8/Y (DLY1X1M)                                          0.89      34.00 r
  DUT_3/test_se (FSM_test_1)                              0.00      34.00 r
  DUT_3/U31/Y (DLY1X1M)                                   0.90      34.90 r
  DUT_3/current_state_reg[2]/SE (SDFFRX4M)                0.00      34.90 r
  data arrival time                                                 34.90

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.70      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -34.90
  --------------------------------------------------------------------------
  slack (MET)                                                       64.38


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  U5/Y (DLY1X1M)                                          0.59      31.24 r
  U6/Y (INVXLM)                                           0.43      31.67 f
  U7/Y (DLY1X1M)                                          0.81      32.48 f
  U9/Y (INVXLM)                                           0.62      33.10 r
  U8/Y (DLY1X1M)                                          0.89      34.00 r
  DUT_3/test_se (FSM_test_1)                              0.00      34.00 r
  DUT_3/U31/Y (DLY1X1M)                                   0.90      34.90 r
  DUT_3/current_state_reg[0]/SE (SDFFRX2M)                0.00      34.90 r
  data arrival time                                                 34.90

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00      99.97 r
  library setup time                                     -0.66      99.31
  data required time                                                99.31
  --------------------------------------------------------------------------
  data required time                                                99.31
  data arrival time                                                -34.90
  --------------------------------------------------------------------------
  slack (MET)                                                       64.42


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U167/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U168/Y (DLY1X1M)                   0.88      33.87 r
  DUT_1/U194/Y (DLY1X1M)                   0.90      34.76 r
  DUT_1/counter_reg[15]/SE (SDFFRX2M)      0.00      34.76 r
  data arrival time                                  34.76

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -34.76
  -----------------------------------------------------------
  slack (MET)                                        64.55


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U167/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U168/Y (DLY1X1M)                   0.88      33.87 r
  DUT_1/U194/Y (DLY1X1M)                   0.90      34.76 r
  DUT_1/counter_reg[16]/SE (SDFFRX2M)      0.00      34.76 r
  data arrival time                                  34.76

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -34.76
  -----------------------------------------------------------
  slack (MET)                                        64.55


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  DUT_1/test_se (serializer_test_1)                       0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                                  0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                                  0.87      32.11 r
  DUT_1/U167/Y (DLY1X1M)                                  0.88      32.99 r
  DUT_1/U168/Y (DLY1X1M)                                  0.88      33.87 r
  DUT_1/U203/Y (DLY1X1M)                                  0.90      34.76 r
  DUT_1/parrllel_data_reg[7]/SE (SDFFRX1M)                0.00      34.76 r
  data arrival time                                                 34.76

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.63      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -34.76
  --------------------------------------------------------------------------
  slack (MET)                                                       64.58


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U167/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U185/Y (DLY1X1M)                   0.88      33.87 r
  DUT_1/U199/Y (DLY1X1M)                   0.90      34.76 r
  DUT_1/valid_reg_reg/SE (SDFFRX1M)        0.00      34.76 r
  data arrival time                                  34.76

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.76
  -----------------------------------------------------------
  slack (MET)                                        64.58


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U167/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U185/Y (DLY1X1M)                   0.88      33.87 r
  DUT_1/U177/Y (DLY1X1M)                   0.90      34.76 r
  DUT_1/counter_reg[14]/SE (SDFFRX1M)      0.00      34.76 r
  data arrival time                                  34.76

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.76
  -----------------------------------------------------------
  slack (MET)                                        64.58


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U167/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U185/Y (DLY1X1M)                   0.88      33.87 r
  DUT_1/U177/Y (DLY1X1M)                   0.90      34.76 r
  DUT_1/counter_reg[18]/SE (SDFFRX1M)      0.00      34.76 r
  data arrival time                                  34.76

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.76
  -----------------------------------------------------------
  slack (MET)                                        64.58


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U167/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U168/Y (DLY1X1M)                   0.88      33.87 r
  DUT_1/U203/Y (DLY1X1M)                   0.90      34.76 r
  DUT_1/counter_reg[27]/SE (SDFFRX1M)      0.00      34.76 r
  data arrival time                                  34.76

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.76
  -----------------------------------------------------------
  slack (MET)                                        64.58


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U167/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U185/Y (DLY1X1M)                   0.88      33.87 r
  DUT_1/U199/Y (DLY1X1M)                   0.90      34.76 r
  DUT_1/counter_reg[28]/SE (SDFFRX1M)      0.00      34.76 r
  data arrival time                                  34.76

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.76
  -----------------------------------------------------------
  slack (MET)                                        64.58


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U191/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U173/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U171/Y (DLY1X1M)                   0.90      34.19 r
  DUT_1/counter_reg[4]/SE (SDFFRX2M)       0.00      34.19 r
  data arrival time                                  34.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -34.19
  -----------------------------------------------------------
  slack (MET)                                        65.12


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U192/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U193/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U176/Y (DLY1X1M)                   0.90      34.19 r
  DUT_1/counter_reg[11]/SE (SDFFRX2M)      0.00      34.19 r
  data arrival time                                  34.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -34.19
  -----------------------------------------------------------
  slack (MET)                                        65.12


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U192/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U193/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U176/Y (DLY1X1M)                   0.90      34.19 r
  DUT_1/counter_reg[12]/SE (SDFFRX2M)      0.00      34.19 r
  data arrival time                                  34.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -34.19
  -----------------------------------------------------------
  slack (MET)                                        65.12


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U191/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U173/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U171/Y (DLY1X1M)                   0.90      34.19 r
  DUT_1/counter_reg[7]/SE (SDFFRX2M)       0.00      34.19 r
  data arrival time                                  34.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -34.19
  -----------------------------------------------------------
  slack (MET)                                        65.12


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U188/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U170/Y (DLY1X1M)                   0.88      33.29 r
  DUT_1/U175/Y (DLY1X1M)                   0.90      34.18 r
  DUT_1/counter_reg[0]/SE (SDFFRX2M)       0.00      34.18 r
  data arrival time                                  34.18

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -34.18
  -----------------------------------------------------------
  slack (MET)                                        65.13


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U188/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U170/Y (DLY1X1M)                   0.88      33.29 r
  DUT_1/U175/Y (DLY1X1M)                   0.90      34.18 r
  DUT_1/counter_reg[1]/SE (SDFFRX2M)       0.00      34.18 r
  data arrival time                                  34.18

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.66      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                 -34.18
  -----------------------------------------------------------
  slack (MET)                                        65.13


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U187/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U196/Y (DLY1X1M)                   0.89      34.18 r
  DUT_1/counter_reg[19]/SE (SDFFRX2M)      0.00      34.18 r
  data arrival time                                  34.18

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.66      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                 -34.18
  -----------------------------------------------------------
  slack (MET)                                        65.13


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  DUT_1/test_se (serializer_test_1)                       0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                                  0.88      31.53 r
  DUT_1/U191/Y (DLY1X1M)                                  0.88      32.41 r
  DUT_1/U201/Y (DLY1X1M)                                  0.89      33.30 r
  DUT_1/U181/Y (DLY1X1M)                                  0.90      34.19 r
  DUT_1/parrllel_data_reg[2]/SE (SDFFRX1M)                0.00      34.19 r
  data arrival time                                                 34.19

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.63      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -34.19
  --------------------------------------------------------------------------
  slack (MET)                                                       65.15


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  DUT_1/test_se (serializer_test_1)                       0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                                  0.88      31.53 r
  DUT_1/U191/Y (DLY1X1M)                                  0.88      32.41 r
  DUT_1/U201/Y (DLY1X1M)                                  0.89      33.30 r
  DUT_1/U181/Y (DLY1X1M)                                  0.90      34.19 r
  DUT_1/parrllel_data_reg[3]/SE (SDFFRX1M)                0.00      34.19 r
  data arrival time                                                 34.19

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.63      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -34.19
  --------------------------------------------------------------------------
  slack (MET)                                                       65.15


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U192/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U174/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U172/Y (DLY1X1M)                   0.90      34.19 r
  DUT_1/counter_reg[6]/SE (SDFFRX1M)       0.00      34.19 r
  data arrival time                                  34.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.19
  -----------------------------------------------------------
  slack (MET)                                        65.15


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U192/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U174/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U172/Y (DLY1X1M)                   0.90      34.19 r
  DUT_1/counter_reg[5]/SE (SDFFRX1M)       0.00      34.19 r
  data arrival time                                  34.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.19
  -----------------------------------------------------------
  slack (MET)                                        65.15


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U188/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U197/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U179/Y (DLY1X1M)                   0.90      34.19 r
  DUT_1/counter_reg[30]/SE (SDFFRX1M)      0.00      34.19 r
  data arrival time                                  34.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.19
  -----------------------------------------------------------
  slack (MET)                                        65.15


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U188/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U197/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/U179/Y (DLY1X1M)                   0.90      34.19 r
  DUT_1/counter_reg[31]/SE (SDFFRX1M)      0.00      34.19 r
  data arrival time                                  34.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.19
  -----------------------------------------------------------
  slack (MET)                                        65.15


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  DUT_1/test_se (serializer_test_1)                       0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                                  0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                                  0.88      32.41 r
  DUT_1/U186/Y (DLY1X1M)                                  0.88      33.29 r
  DUT_1/U180/Y (DLY1X1M)                                  0.90      34.18 r
  DUT_1/parrllel_data_reg[0]/SE (SDFFRX1M)                0.00      34.18 r
  data arrival time                                                 34.18

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.63      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -34.18
  --------------------------------------------------------------------------
  slack (MET)                                                       65.16


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U186/Y (DLY1X1M)                   0.88      33.29 r
  DUT_1/U180/Y (DLY1X1M)                   0.90      34.18 r
  DUT_1/counter_reg[25]/SE (SDFFRX1M)      0.00      34.18 r
  data arrival time                                  34.18

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -34.18
  -----------------------------------------------------------
  slack (MET)                                        65.16


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  DUT_1/test_se (serializer_test_1)                       0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                                  0.88      31.53 r
  DUT_1/U188/Y (DLY1X1M)                                  0.88      32.41 r
  DUT_1/U170/Y (DLY1X1M)                                  0.88      33.29 r
  DUT_1/U202/Y (DLY1X1M)                                  0.89      34.17 r
  DUT_1/parrllel_data_reg[4]/SE (SDFFRX1M)                0.00      34.17 r
  data arrival time                                                 34.17

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.63      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -34.17
  --------------------------------------------------------------------------
  slack (MET)                                                       65.17


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  U5/Y (DLY1X1M)                                          0.59      31.24 r
  U6/Y (INVXLM)                                           0.43      31.67 f
  U7/Y (DLY1X1M)                                          0.81      32.48 f
  U9/Y (INVXLM)                                           0.62      33.10 r
  U8/Y (DLY1X1M)                                          0.89      34.00 r
  DUT_3/test_se (FSM_test_1)                              0.00      34.00 r
  DUT_3/current_state_reg[1]/SE (SDFFRX4M)                0.00      34.00 r
  data arrival time                                                 34.00

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.70      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -34.00
  --------------------------------------------------------------------------
  slack (MET)                                                       65.28


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U184/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U183/Y (DLY1X1M)                   0.90      33.89 r
  DUT_1/counter_reg[26]/SE (SDFFRX1M)      0.00      33.89 r
  data arrival time                                  33.89

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -33.89
  -----------------------------------------------------------
  slack (MET)                                        65.46


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U184/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U195/Y (DLY1X1M)                   0.90      33.89 r
  DUT_1/counter_reg[13]/SE (SDFFRX1M)      0.00      33.89 r
  data arrival time                                  33.89

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -33.89
  -----------------------------------------------------------
  slack (MET)                                        65.46


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U184/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U195/Y (DLY1X1M)                   0.90      33.89 r
  DUT_1/counter_reg[17]/SE (SDFFRX1M)      0.00      33.89 r
  data arrival time                                  33.89

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -33.89
  -----------------------------------------------------------
  slack (MET)                                        65.46


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U166/Y (DLY1X1M)                   0.59      31.24 r
  DUT_1/U190/Y (DLY1X1M)                   0.87      32.11 r
  DUT_1/U184/Y (DLY1X1M)                   0.88      32.99 r
  DUT_1/U183/Y (DLY1X1M)                   0.90      33.89 r
  DUT_1/ser_data_reg/SE (SDFFSQX1M)        0.00      33.89 r
  data arrival time                                  33.89

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/ser_data_reg/CK (SDFFSQX1M)        0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -33.89
  -----------------------------------------------------------
  slack (MET)                                        65.46


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69      32.68 f
  DUT_1/U143/Y (AOI21BX2M)                                0.55      33.22 f
  DUT_1/U141/Y (OAI2BB2X1M)                               0.58      33.80 f
  DUT_1/ser_data_reg/D (SDFFSQX1M)                        0.00      33.80 f
  data arrival time                                                 33.80

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/ser_data_reg/CK (SDFFSQX1M)                       0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -33.80
  --------------------------------------------------------------------------
  slack (MET)                                                       65.64


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U189/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U187/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/counter_reg[8]/SE (SDFFRX2M)       0.00      33.30 r
  data arrival time                                  33.30

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.66      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                 -33.30
  -----------------------------------------------------------
  slack (MET)                                        66.02


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  SE (in)                                                 0.66      30.66 r
  DUT_1/test_se (serializer_test_1)                       0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                                  0.88      31.53 r
  DUT_1/U191/Y (DLY1X1M)                                  0.88      32.41 r
  DUT_1/U201/Y (DLY1X1M)                                  0.89      33.30 r
  DUT_1/parrllel_data_reg[1]/SE (SDFFRX1M)                0.00      33.30 r
  data arrival time                                                 33.30

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.63      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -33.30
  --------------------------------------------------------------------------
  slack (MET)                                                       66.05


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U192/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U193/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/counter_reg[10]/SE (SDFFRX1M)      0.00      33.30 r
  data arrival time                                  33.30

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -33.30
  -----------------------------------------------------------
  slack (MET)                                        66.05


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U164/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U192/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U174/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/counter_reg[9]/SE (SDFFRX1M)       0.00      33.30 r
  data arrival time                                  33.30

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -33.30
  -----------------------------------------------------------
  slack (MET)                                        66.05


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U191/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U173/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/counter_reg[2]/SE (SDFFRX1M)       0.00      33.30 r
  data arrival time                                  33.30

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -33.30
  -----------------------------------------------------------
  slack (MET)                                        66.05


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  DUT_1/test_se (serializer_test_1)        0.00      30.66 r
  DUT_1/U165/Y (DLY1X1M)                   0.88      31.53 r
  DUT_1/U188/Y (DLY1X1M)                   0.88      32.41 r
  DUT_1/U197/Y (DLY1X1M)                   0.89      33.30 r
  DUT_1/counter_reg[22]/SE (SDFFRX1M)      0.00      33.30 r
  data arrival time                                  33.30

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.63      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                 -33.30
  -----------------------------------------------------------
  slack (MET)                                        66.05


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SE (in)                                  0.66      30.66 r
  U5/Y (DLY1X1M)                           0.59      31.24 r
  U6/Y (INVXLM)                            0.43      31.67 f
  U7/Y (DLY1X1M)                           0.81      32.48 f
  U10/Y (INVXLM)                           0.64      33.12 r
  DUT_2/test_se (Parity_test_1)            0.00      33.12 r
  DUT_2/par_reg/SE (SDFFRX1M)              0.00      33.12 r
  data arrival time                                  33.12

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_2/par_reg/CK (SDFFRX1M)              0.00      99.97 r
  library setup time                      -0.62      99.36
  data required time                                 99.36
  -----------------------------------------------------------
  data required time                                 99.36
  data arrival time                                 -33.12
  -----------------------------------------------------------
  slack (MET)                                        66.24


  Startpoint: P_data[6] (input port clocked by MASTER_CLK)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  P_data[6] (in)                           0.34      30.34 r
  DUT_2/P_data[6] (Parity_test_1)          0.00      30.34 r
  DUT_2/U9/Y (CLKXOR2X2M)                  0.60      30.93 f
  DUT_2/U8/Y (XOR3XLM)                     0.72      31.65 r
  DUT_2/U6/Y (XOR3XLM)                     0.84      32.49 f
  DUT_2/U4/Y (OAI2BB2X1M)                  0.74      33.23 r
  DUT_2/par_reg/D (SDFFRX1M)               0.00      33.23 r
  data arrival time                                  33.23

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_2/par_reg/CK (SDFFRX1M)              0.00      99.97 r
  library setup time                      -0.39      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                 -33.23
  -----------------------------------------------------------
  slack (MET)                                        66.36


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U152/Y (AO22X1M)                                  0.75      32.73 f
  DUT_1/parrllel_data_reg[5]/D (SDFFRX1M)                 0.00      32.73 f
  data arrival time                                                 32.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -32.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.77


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U151/Y (AO22X1M)                                  0.75      32.73 f
  DUT_1/parrllel_data_reg[1]/D (SDFFRX1M)                 0.00      32.73 f
  data arrival time                                                 32.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -32.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.77


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U145/Y (AO22X1M)                                  0.75      32.73 f
  DUT_1/parrllel_data_reg[6]/D (SDFFRX1M)                 0.00      32.73 f
  data arrival time                                                 32.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -32.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.77


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U146/Y (AO22X1M)                                  0.75      32.73 f
  DUT_1/parrllel_data_reg[2]/D (SDFFRX1M)                 0.00      32.73 f
  data arrival time                                                 32.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -32.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.77


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U150/Y (AO22X1M)                                  0.75      32.73 f
  DUT_1/parrllel_data_reg[4]/D (SDFFRX1M)                 0.00      32.73 f
  data arrival time                                                 32.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -32.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.77


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U149/Y (AO22X1M)                                  0.75      32.73 f
  DUT_1/parrllel_data_reg[0]/D (SDFFRX1M)                 0.00      32.73 f
  data arrival time                                                 32.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -32.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.77


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U148/Y (AO22X1M)                                  0.75      32.73 f
  DUT_1/parrllel_data_reg[7]/D (SDFFRX1M)                 0.00      32.73 f
  data arrival time                                                 32.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -32.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.77


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U147/Y (AO22X1M)                                  0.75      32.73 f
  DUT_1/parrllel_data_reg[3]/D (SDFFRX1M)                 0.00      32.73 f
  data arrival time                                                 32.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -32.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.77


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U106/Y (NAND2X2M)                                 0.36      32.35 f
  DUT_1/valid_reg_reg/D (SDFFRX1M)                        0.00      32.35 f
  data arrival time                                                 32.35

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/valid_reg_reg/CK (SDFFRX1M)                       0.00      99.97 r
  library setup time                                     -0.48      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                -32.35
  --------------------------------------------------------------------------
  slack (MET)                                                       67.14


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Par_en (in)                                             0.20      30.20 f
  DUT_3/Par_en (FSM_test_1)                               0.00      30.20 f
  DUT_3/U23/Y (NOR2BX2M)                                  0.85      31.04 r
  DUT_3/U29/Y (AOI21X2M)                                  0.46      31.50 f
  DUT_3/U28/Y (NOR2X2M)                                   0.51      32.01 r
  DUT_3/current_state_reg[2]/D (SDFFRX4M)                 0.00      32.01 r
  data arrival time                                                 32.01

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.30      99.67
  data required time                                                99.67
  --------------------------------------------------------------------------
  data required time                                                99.67
  data arrival time                                                -32.01
  --------------------------------------------------------------------------
  slack (MET)                                                       67.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_3/Data_valid (FSM_test_1)                           0.00      30.52 r
  DUT_3/U27/Y (AOI32X1M)                                  0.53      31.05 f
  DUT_3/U26/Y (NOR3X2M)                                   0.78      31.83 r
  DUT_3/current_state_reg[0]/D (SDFFRX2M)                 0.00      31.83 r
  data arrival time                                                 31.83

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -31.83
  --------------------------------------------------------------------------
  slack (MET)                                                       67.74


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Par_en (in)                                             0.34      30.34 r
  DUT_3/Par_en (FSM_test_1)                               0.00      30.34 r
  DUT_3/U23/Y (NOR2BX2M)                                  0.37      30.72 f
  DUT_3/U11/Y (OAI32X2M)                                  0.83      31.54 r
  DUT_3/U30/Y (AND2X2M)                                   0.40      31.94 r
  DUT_3/current_state_reg[1]/D (SDFFRX4M)                 0.00      31.94 r
  data arrival time                                                 31.94

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.26      99.71
  data required time                                                99.71
  --------------------------------------------------------------------------
  data required time                                                99.71
  data arrival time                                                -31.94
  --------------------------------------------------------------------------
  slack (MET)                                                       67.77


  Startpoint: SI (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SI (in)                                  0.10      30.10 f
  DUT_1/test_si (serializer_test_1)        0.00      30.10 f
  DUT_1/counter_reg[0]/SI (SDFFRX2M)       0.00      30.10 f
  data arrival time                                  30.10

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.59      99.39
  data required time                                 99.39
  -----------------------------------------------------------
  data required time                                 99.39
  data arrival time                                 -30.10
  -----------------------------------------------------------
  slack (MET)                                        69.29


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/CO (ADDHX1M)                       0.45      13.29 r
  DUT_1/add_35/U1_1_28/CO (ADDHX1M)                       0.45      13.74 r
  DUT_1/add_35/U1_1_29/CO (ADDHX1M)                       0.45      14.19 r
  DUT_1/add_35/U1_1_30/CO (ADDHX1M)                       0.45      14.64 r
  DUT_1/add_35/U2/Y (CLKXOR2X2M)                          0.47      15.11 f
  DUT_1/add_35/SUM[31] (serializer_DW01_inc_0)            0.00      15.11 f
  DUT_1/U131/Y (OAI2BB2X1M)                               0.59      15.70 f
  DUT_1/counter_reg[31]/D (SDFFRX1M)                      0.00      15.70 f
  data arrival time                                                 15.70

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[31]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -15.70
  --------------------------------------------------------------------------
  slack (MET)                                                       83.73


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/CO (ADDHX1M)                       0.45      13.29 r
  DUT_1/add_35/U1_1_28/CO (ADDHX1M)                       0.45      13.74 r
  DUT_1/add_35/U1_1_29/CO (ADDHX1M)                       0.45      14.19 r
  DUT_1/add_35/U1_1_30/S (ADDHX1M)                        0.35      14.53 f
  DUT_1/add_35/SUM[30] (serializer_DW01_inc_0)            0.00      14.53 f
  DUT_1/U108/Y (OAI2BB2X1M)                               0.64      15.18 f
  DUT_1/counter_reg[30]/D (SDFFRX1M)                      0.00      15.18 f
  data arrival time                                                 15.18

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[30]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -15.18
  --------------------------------------------------------------------------
  slack (MET)                                                       84.26


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/CO (ADDHX1M)                       0.45      13.29 r
  DUT_1/add_35/U1_1_28/CO (ADDHX1M)                       0.45      13.74 r
  DUT_1/add_35/U1_1_29/S (ADDHX1M)                        0.35      14.09 f
  DUT_1/add_35/SUM[29] (serializer_DW01_inc_0)            0.00      14.09 f
  DUT_1/U137/Y (OAI2BB2X1M)                               0.64      14.73 f
  DUT_1/counter_reg[29]/D (SDFFRX1M)                      0.00      14.73 f
  data arrival time                                                 14.73

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[29]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -14.73
  --------------------------------------------------------------------------
  slack (MET)                                                       84.72


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/CO (ADDHX1M)                       0.45      13.29 r
  DUT_1/add_35/U1_1_28/S (ADDHX1M)                        0.35      13.64 f
  DUT_1/add_35/SUM[28] (serializer_DW01_inc_0)            0.00      13.64 f
  DUT_1/U135/Y (OAI2BB2X1M)                               0.64      14.28 f
  DUT_1/counter_reg[28]/D (SDFFRX1M)                      0.00      14.28 f
  data arrival time                                                 14.28

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[28]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -14.28
  --------------------------------------------------------------------------
  slack (MET)                                                       85.17


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/S (ADDHX1M)                        0.35      13.19 f
  DUT_1/add_35/SUM[27] (serializer_DW01_inc_0)            0.00      13.19 f
  DUT_1/U132/Y (OAI2BB2X1M)                               0.64      13.83 f
  DUT_1/counter_reg[27]/D (SDFFRX1M)                      0.00      13.83 f
  data arrival time                                                 13.83

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[27]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -13.83
  --------------------------------------------------------------------------
  slack (MET)                                                       85.62


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/S (ADDHX1M)                        0.35      12.74 f
  DUT_1/add_35/SUM[26] (serializer_DW01_inc_0)            0.00      12.74 f
  DUT_1/U134/Y (OAI2BB2X1M)                               0.64      13.38 f
  DUT_1/counter_reg[26]/D (SDFFRX1M)                      0.00      13.38 f
  data arrival time                                                 13.38

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[26]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -13.38
  --------------------------------------------------------------------------
  slack (MET)                                                       86.06


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/S (ADDHX1M)                        0.35      12.29 f
  DUT_1/add_35/SUM[25] (serializer_DW01_inc_0)            0.00      12.29 f
  DUT_1/U138/Y (OAI2BB2X1M)                               0.64      12.93 f
  DUT_1/counter_reg[25]/D (SDFFRX1M)                      0.00      12.93 f
  data arrival time                                                 12.93

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[25]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -12.93
  --------------------------------------------------------------------------
  slack (MET)                                                       86.51


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/S (ADDHX1M)                        0.35      11.84 f
  DUT_1/add_35/SUM[24] (serializer_DW01_inc_0)            0.00      11.84 f
  DUT_1/U136/Y (OAI2BB2X1M)                               0.64      12.48 f
  DUT_1/counter_reg[24]/D (SDFFRX1M)                      0.00      12.48 f
  data arrival time                                                 12.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[24]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -12.48
  --------------------------------------------------------------------------
  slack (MET)                                                       86.96


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/S (ADDHX1M)                        0.35      11.39 f
  DUT_1/add_35/SUM[23] (serializer_DW01_inc_0)            0.00      11.39 f
  DUT_1/U133/Y (OAI2BB2X1M)                               0.64      12.04 f
  DUT_1/counter_reg[23]/D (SDFFRX1M)                      0.00      12.04 f
  data arrival time                                                 12.04

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[23]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -12.04
  --------------------------------------------------------------------------
  slack (MET)                                                       87.41


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/S (ADDHX1M)                        0.35      10.94 f
  DUT_1/add_35/SUM[22] (serializer_DW01_inc_0)            0.00      10.94 f
  DUT_1/U109/Y (OAI2BB2X1M)                               0.64      11.59 f
  DUT_1/counter_reg[22]/D (SDFFRX1M)                      0.00      11.59 f
  data arrival time                                                 11.59

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[22]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -11.59
  --------------------------------------------------------------------------
  slack (MET)                                                       87.85


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/S (ADDHX1M)                        0.35      10.50 f
  DUT_1/add_35/SUM[21] (serializer_DW01_inc_0)            0.00      10.50 f
  DUT_1/U110/Y (OAI2BB2X1M)                               0.64      11.14 f
  DUT_1/counter_reg[21]/D (SDFFRX1M)                      0.00      11.14 f
  data arrival time                                                 11.14

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[21]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -11.14
  --------------------------------------------------------------------------
  slack (MET)                                                       88.30


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/S (ADDHX1M)                        0.35      10.05 f
  DUT_1/add_35/SUM[20] (serializer_DW01_inc_0)            0.00      10.05 f
  DUT_1/U111/Y (OAI2BB2X1M)                               0.64      10.69 f
  DUT_1/counter_reg[20]/D (SDFFRX2M)                      0.00      10.69 f
  data arrival time                                                 10.69

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[20]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                       88.72


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/S (ADDHX1M)                        0.35       9.60 f
  DUT_1/add_35/SUM[19] (serializer_DW01_inc_0)            0.00       9.60 f
  DUT_1/U112/Y (OAI2BB2X1M)                               0.64      10.24 f
  DUT_1/counter_reg[19]/D (SDFFRX2M)                      0.00      10.24 f
  data arrival time                                                 10.24

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[19]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                -10.24
  --------------------------------------------------------------------------
  slack (MET)                                                       89.17


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/S (ADDHX1M)                        0.35       9.15 f
  DUT_1/add_35/SUM[18] (serializer_DW01_inc_0)            0.00       9.15 f
  DUT_1/U113/Y (OAI2BB2X1M)                               0.64       9.79 f
  DUT_1/counter_reg[18]/D (SDFFRX1M)                      0.00       9.79 f
  data arrival time                                                  9.79

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[18]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -9.79
  --------------------------------------------------------------------------
  slack (MET)                                                       89.64


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/S (ADDHX1M)                        0.35       8.70 f
  DUT_1/add_35/SUM[17] (serializer_DW01_inc_0)            0.00       8.70 f
  DUT_1/U114/Y (OAI2BB2X1M)                               0.64       9.34 f
  DUT_1/counter_reg[17]/D (SDFFRX1M)                      0.00       9.34 f
  data arrival time                                                  9.34

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[17]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                       90.09


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/S (ADDHX1M)                        0.35       8.25 f
  DUT_1/add_35/SUM[16] (serializer_DW01_inc_0)            0.00       8.25 f
  DUT_1/U115/Y (OAI2BB2X1M)                               0.64       8.90 f
  DUT_1/counter_reg[16]/D (SDFFRX2M)                      0.00       8.90 f
  data arrival time                                                  8.90

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[16]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                       90.51


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/S (ADDHX1M)                        0.35       7.80 f
  DUT_1/add_35/SUM[15] (serializer_DW01_inc_0)            0.00       7.80 f
  DUT_1/U116/Y (OAI2BB2X1M)                               0.64       8.45 f
  DUT_1/counter_reg[15]/D (SDFFRX2M)                      0.00       8.45 f
  data arrival time                                                  8.45

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[15]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -8.45
  --------------------------------------------------------------------------
  slack (MET)                                                       90.96


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/S (ADDHX1M)                        0.35       7.35 f
  DUT_1/add_35/SUM[14] (serializer_DW01_inc_0)            0.00       7.35 f
  DUT_1/U117/Y (OAI2BB2X1M)                               0.64       8.00 f
  DUT_1/counter_reg[14]/D (SDFFRX1M)                      0.00       8.00 f
  data arrival time                                                  8.00

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -8.00
  --------------------------------------------------------------------------
  slack (MET)                                                       91.44


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/S (ADDHX1M)                        0.35       6.91 f
  DUT_1/add_35/SUM[13] (serializer_DW01_inc_0)            0.00       6.91 f
  DUT_1/U118/Y (OAI2BB2X1M)                               0.64       7.55 f
  DUT_1/counter_reg[13]/D (SDFFRX1M)                      0.00       7.55 f
  data arrival time                                                  7.55

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[13]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -7.55
  --------------------------------------------------------------------------
  slack (MET)                                                       91.89


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/S (ADDHX1M)                        0.35       6.46 f
  DUT_1/add_35/SUM[12] (serializer_DW01_inc_0)            0.00       6.46 f
  DUT_1/U119/Y (OAI2BB2X1M)                               0.64       7.10 f
  DUT_1/counter_reg[12]/D (SDFFRX2M)                      0.00       7.10 f
  data arrival time                                                  7.10

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[12]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -7.10
  --------------------------------------------------------------------------
  slack (MET)                                                       92.31


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U130/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[0]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U127/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[4]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U129/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[1]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U120/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[11]/D (SDFFRX2M)       0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U124/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[7]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U123/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[8]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U121/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[10]/D (SDFFRX1M)       0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U122/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[9]/D (SDFFRX1M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U125/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[6]/D (SDFFRX1M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U126/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[5]/D (SDFFRX1M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U128/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[2]/D (SDFFRX1M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U52/Y (BUFX4M)                     0.71       6.36 r
  DUT_1/U140/Y (AO2B2X2M)                  0.44       6.80 r
  DUT_1/counter_reg[3]/D (SDFFRX2M)        0.00       6.80 r
  data arrival time                                   6.80

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.32      99.66
  data required time                                 99.66
  -----------------------------------------------------------
  data required time                                 99.66
  data arrival time                                  -6.80
  -----------------------------------------------------------
  slack (MET)                                        92.86


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)                     0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                                    0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                                    0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                                  0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                                    0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                                 0.51       3.31 f
  DUT_1/U107/Y (INVX2M)                                   0.70       4.01 r
  DUT_1/ser_done (serializer_test_1)                      0.00       4.01 r
  DUT_3/ser_done (FSM_test_1)                             0.00       4.01 r
  DUT_3/U23/Y (NOR2BX2M)                                  0.91       4.92 r
  DUT_3/U29/Y (AOI21X2M)                                  0.46       5.38 f
  DUT_3/U28/Y (NOR2X2M)                                   0.51       5.89 r
  DUT_3/current_state_reg[2]/D (SDFFRX4M)                 0.00       5.89 r
  data arrival time                                                  5.89

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.30      99.67
  data required time                                                99.67
  --------------------------------------------------------------------------
  data required time                                                99.67
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       93.78


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)                     0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                                    0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                                    0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                                  0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                                    0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                                 0.51       3.31 f
  DUT_1/U107/Y (INVX2M)                                   0.70       4.01 r
  DUT_1/ser_done (serializer_test_1)                      0.00       4.01 r
  DUT_3/ser_done (FSM_test_1)                             0.00       4.01 r
  DUT_3/U23/Y (NOR2BX2M)                                  0.91       4.92 r
  DUT_3/U11/Y (OAI32X2M)                                  0.41       5.33 f
  DUT_3/U30/Y (AND2X2M)                                   0.35       5.68 f
  DUT_3/current_state_reg[1]/D (SDFFRX4M)                 0.00       5.68 f
  data arrival time                                                  5.68

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.33      99.65
  data required time                                                99.65
  --------------------------------------------------------------------------
  data required time                                                99.65
  data arrival time                                                 -5.68
  --------------------------------------------------------------------------
  slack (MET)                                                       93.97


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)                     0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                                    0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                                    0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                                  0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                                    0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                                 0.51       3.31 f
  DUT_1/U107/Y (INVX2M)                                   0.70       4.01 r
  DUT_1/ser_done (serializer_test_1)                      0.00       4.01 r
  DUT_3/ser_done (FSM_test_1)                             0.00       4.01 r
  DUT_3/U27/Y (AOI32X1M)                                  0.70       4.71 f
  DUT_3/U26/Y (NOR3X2M)                                   0.78       5.50 r
  DUT_3/current_state_reg[0]/D (SDFFRX2M)                 0.00       5.50 r
  data arrival time                                                  5.50

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                       94.08


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/QN (SDFFRX2M)                0.97       0.97 r
  DUT_3/U6/Y (CLKXOR2X2M)                                 0.47       1.44 r
  DUT_3/U12/Y (INVX2M)                                    0.30       1.74 f
  DUT_3/U24/Y (NOR2X4M)                                   0.66       2.40 r
  DUT_3/ser_en (FSM_test_1)                               0.00       2.40 r
  DUT_1/ser_en (serializer_test_1)                        0.00       2.40 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69       3.10 f
  DUT_1/U143/Y (AOI21BX2M)                                0.55       3.64 f
  DUT_1/U141/Y (OAI2BB2X1M)                               0.58       4.22 f
  DUT_1/ser_data_reg/D (SDFFSQX1M)                        0.00       4.22 f
  data arrival time                                                  4.22

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/ser_data_reg/CK (SDFFSQX1M)                       0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                       95.22


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/QN (SDFFRX1M)        0.52       0.52 r
  DUT_1/U29/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U30/Y (INVX2M)                     0.67       1.62 r
  DUT_1/U106/Y (NAND2X2M)                  0.37       1.98 f
  DUT_1/valid_reg_reg/D (SDFFRX1M)         0.00       1.98 f
  data arrival time                                   1.98

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00      99.97 r
  library setup time                      -0.48      99.49
  data required time                                 99.49
  -----------------------------------------------------------
  data required time                                 99.49
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                        97.51


  Startpoint: DUT_1/ser_data_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/ser_data_reg/CK (SDFFSQX1M)        0.00       0.00 r
  DUT_1/ser_data_reg/Q (SDFFSQX1M)         0.79       0.79 f
  DUT_1/U204/Y (DLY1X1M)                   0.82       1.61 f
  DUT_1/valid_reg_reg/SI (SDFFRX1M)        0.00       1.61 f
  data arrival time                                   1.61

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00      99.97 r
  library setup time                      -0.66      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                        97.71


  Startpoint: DUT_1/counter_reg[10]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[10]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U25/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U26/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[11]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.65      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.84


  Startpoint: DUT_1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[6]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U23/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U24/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[7]/SI (SDFFRX2M)       0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.65      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.84


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U21/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U22/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[15]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.65      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.84


  Startpoint: DUT_1/counter_reg[18]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[18]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U19/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U20/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[19]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.65      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.84


  Startpoint: DUT_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[2]/QN (SDFFRX1M)       0.61       0.61 f
  DUT_1/U220/Y (DLY1X1M)                   0.82       1.44 f
  DUT_1/counter_reg[3]/SI (SDFFRX2M)       0.00       1.44 f
  data arrival time                                   1.44

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.69      99.28
  data required time                                 99.28
  -----------------------------------------------------------
  data required time                                 99.28
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                        97.85


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/QN (SDFFRX1M)        0.44       0.44 f
  DUT_1/U29/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U30/Y (INVX2M)                     0.50       1.48 f
  DUT_1/test_so (serializer_test_1)        0.00       1.48 f
  DUT_2/test_si (Parity_test_1)            0.00       1.48 f
  DUT_2/par_reg/SI (SDFFRX1M)              0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_2/par_reg/CK (SDFFRX1M)              0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[9]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[9]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U17/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U18/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[10]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[5]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U15/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U16/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[6]/SI (SDFFRX1M)       0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[13]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[13]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U13/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U14/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[14]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[17]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[17]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U11/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U12/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[18]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[21]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[21]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U27/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U28/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[22]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/parrllel_data_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[7]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U148/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[7]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[3]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U147/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[3]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[4]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U150/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[4]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[0]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U149/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[0]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[6]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U145/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[6]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[2]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U146/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[2]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[5]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U152/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[5]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[1]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U151/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[1]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.00 r
  DUT_2/par_reg/Q (SDFFRX1M)               0.77       0.77 f
  DUT_2/U4/Y (OAI2BB2X1M)                  0.65       1.42 f
  DUT_2/par_reg/D (SDFFRX1M)               0.00       1.42 f
  data arrival time                                   1.42

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_2/par_reg/CK (SDFFRX1M)              0.00      99.97 r
  library setup time                      -0.52      99.46
  data required time                                 99.46
  -----------------------------------------------------------
  data required time                                 99.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                        98.04


  Startpoint: DUT_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[3]/Q (SDFFRX2M)        0.83       0.83 f
  DUT_1/counter_reg[4]/SI (SDFFRX2M)       0.00       0.83 f
  data arrival time                                   0.83

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.68      99.30
  data required time                                 99.30
  -----------------------------------------------------------
  data required time                                 99.30
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                        98.47


  Startpoint: DUT_1/counter_reg[28]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[28]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[29]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[23]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[23]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[24]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[22]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[22]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[23]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[24]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[24]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[25]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[25]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[25]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[26]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[26]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[26]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[27]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[27]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[27]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[28]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[29]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[29]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[30]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[30]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[30]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[31]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[31]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[31]/Q (SDFFRX1M)                      0.77       0.77 f
  DUT_1/parrllel_data_reg[0]/SI (SDFFRX1M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.64      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                       98.56


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/Q (SDFFRX2M)                 0.75       0.75 f
  DUT_3/current_state_reg[1]/SI (SDFFRX4M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.65      99.33
  data required time                                                99.33
  --------------------------------------------------------------------------
  data required time                                                99.33
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                       98.58


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (SDFFRX4M)                0.60       0.60 f
  DUT_3/current_state_reg[2]/SI (SDFFRX4M)                0.00       0.60 f
  data arrival time                                                  0.60

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.65      99.33
  data required time                                                99.33
  --------------------------------------------------------------------------
  data required time                                                99.33
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                       98.73


  Startpoint: DUT_1/counter_reg[11]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[11]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[12]/SI (SDFFRX2M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.77


  Startpoint: DUT_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[7]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[8]/SI (SDFFRX2M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.77


  Startpoint: DUT_1/counter_reg[15]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[15]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[16]/SI (SDFFRX2M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.77


  Startpoint: DUT_1/counter_reg[19]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[19]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[20]/SI (SDFFRX2M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.77


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[0]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[1]/SI (SDFFRX2M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.78


  Startpoint: DUT_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[1]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[2]/SI (SDFFRX1M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[8]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[8]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[9]/SI (SDFFRX1M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[4]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[5]/SI (SDFFRX1M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[12]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[12]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[13]/SI (SDFFRX1M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[16]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[16]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[17]/SI (SDFFRX1M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[20]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[20]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[21]/SI (SDFFRX1M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)                             0.00       0.00 r
  DUT_2/par_reg/QN (SDFFRX1M)                             0.44       0.44 f
  DUT_2/test_so (Parity_test_1)                           0.00       0.44 f
  DUT_3/test_si (FSM_test_1)                              0.00       0.44 f
  DUT_3/current_state_reg[0]/SI (SDFFRX2M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00      99.97 r
  library setup time                                     -0.61      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.92


  Startpoint: DUT_1/parrllel_data_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[4]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[5]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[0]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[1]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[5]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[6]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[1]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[2]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[3]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[4]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[6]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[7]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[2]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[3]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[7]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/ser_data_reg/SI (SDFFSQX1M)                       0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/ser_data_reg/CK (SDFFSQX1M)                       0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.96


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/CO (ADDHX1M)                       0.45      13.29 r
  DUT_1/add_35/U1_1_28/CO (ADDHX1M)                       0.45      13.74 r
  DUT_1/add_35/U1_1_29/CO (ADDHX1M)                       0.45      14.19 r
  DUT_1/add_35/U1_1_30/CO (ADDHX1M)                       0.45      14.64 r
  DUT_1/add_35/U2/Y (CLKXOR2X2M)                          0.47      15.11 f
  DUT_1/add_35/SUM[31] (serializer_DW01_inc_0)            0.00      15.11 f
  DUT_1/U131/Y (OAI2BB2X1M)                               0.59      15.70 f
  DUT_1/counter_reg[31]/D (SDFFRX1M)                      0.00      15.70 f
  data arrival time                                                 15.70

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[31]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -15.70
  --------------------------------------------------------------------------
  slack (MET)                                                       83.73


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/CO (ADDHX1M)                       0.45      13.29 r
  DUT_1/add_35/U1_1_28/CO (ADDHX1M)                       0.45      13.74 r
  DUT_1/add_35/U1_1_29/CO (ADDHX1M)                       0.45      14.19 r
  DUT_1/add_35/U1_1_30/S (ADDHX1M)                        0.35      14.53 f
  DUT_1/add_35/SUM[30] (serializer_DW01_inc_0)            0.00      14.53 f
  DUT_1/U108/Y (OAI2BB2X1M)                               0.64      15.18 f
  DUT_1/counter_reg[30]/D (SDFFRX1M)                      0.00      15.18 f
  data arrival time                                                 15.18

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[30]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -15.18
  --------------------------------------------------------------------------
  slack (MET)                                                       84.26


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/CO (ADDHX1M)                       0.45      13.29 r
  DUT_1/add_35/U1_1_28/CO (ADDHX1M)                       0.45      13.74 r
  DUT_1/add_35/U1_1_29/S (ADDHX1M)                        0.35      14.09 f
  DUT_1/add_35/SUM[29] (serializer_DW01_inc_0)            0.00      14.09 f
  DUT_1/U137/Y (OAI2BB2X1M)                               0.64      14.73 f
  DUT_1/counter_reg[29]/D (SDFFRX1M)                      0.00      14.73 f
  data arrival time                                                 14.73

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[29]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -14.73
  --------------------------------------------------------------------------
  slack (MET)                                                       84.72


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/CO (ADDHX1M)                       0.45      13.29 r
  DUT_1/add_35/U1_1_28/S (ADDHX1M)                        0.35      13.64 f
  DUT_1/add_35/SUM[28] (serializer_DW01_inc_0)            0.00      13.64 f
  DUT_1/U135/Y (OAI2BB2X1M)                               0.64      14.28 f
  DUT_1/counter_reg[28]/D (SDFFRX1M)                      0.00      14.28 f
  data arrival time                                                 14.28

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[28]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -14.28
  --------------------------------------------------------------------------
  slack (MET)                                                       85.17


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/CO (ADDHX1M)                       0.45      12.84 r
  DUT_1/add_35/U1_1_27/S (ADDHX1M)                        0.35      13.19 f
  DUT_1/add_35/SUM[27] (serializer_DW01_inc_0)            0.00      13.19 f
  DUT_1/U132/Y (OAI2BB2X1M)                               0.64      13.83 f
  DUT_1/counter_reg[27]/D (SDFFRX1M)                      0.00      13.83 f
  data arrival time                                                 13.83

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[27]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -13.83
  --------------------------------------------------------------------------
  slack (MET)                                                       85.62


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/CO (ADDHX1M)                       0.45      12.39 r
  DUT_1/add_35/U1_1_26/S (ADDHX1M)                        0.35      12.74 f
  DUT_1/add_35/SUM[26] (serializer_DW01_inc_0)            0.00      12.74 f
  DUT_1/U134/Y (OAI2BB2X1M)                               0.64      13.38 f
  DUT_1/counter_reg[26]/D (SDFFRX1M)                      0.00      13.38 f
  data arrival time                                                 13.38

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[26]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -13.38
  --------------------------------------------------------------------------
  slack (MET)                                                       86.06


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/CO (ADDHX1M)                       0.45      11.94 r
  DUT_1/add_35/U1_1_25/S (ADDHX1M)                        0.35      12.29 f
  DUT_1/add_35/SUM[25] (serializer_DW01_inc_0)            0.00      12.29 f
  DUT_1/U138/Y (OAI2BB2X1M)                               0.64      12.93 f
  DUT_1/counter_reg[25]/D (SDFFRX1M)                      0.00      12.93 f
  data arrival time                                                 12.93

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[25]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -12.93
  --------------------------------------------------------------------------
  slack (MET)                                                       86.51


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/CO (ADDHX1M)                       0.45      11.49 r
  DUT_1/add_35/U1_1_24/S (ADDHX1M)                        0.35      11.84 f
  DUT_1/add_35/SUM[24] (serializer_DW01_inc_0)            0.00      11.84 f
  DUT_1/U136/Y (OAI2BB2X1M)                               0.64      12.48 f
  DUT_1/counter_reg[24]/D (SDFFRX1M)                      0.00      12.48 f
  data arrival time                                                 12.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[24]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -12.48
  --------------------------------------------------------------------------
  slack (MET)                                                       86.96


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/CO (ADDHX1M)                       0.45      11.04 r
  DUT_1/add_35/U1_1_23/S (ADDHX1M)                        0.35      11.39 f
  DUT_1/add_35/SUM[23] (serializer_DW01_inc_0)            0.00      11.39 f
  DUT_1/U133/Y (OAI2BB2X1M)                               0.64      12.04 f
  DUT_1/counter_reg[23]/D (SDFFRX1M)                      0.00      12.04 f
  data arrival time                                                 12.04

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[23]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                -12.04
  --------------------------------------------------------------------------
  slack (MET)                                                       87.41


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/CO (ADDHX1M)                       0.45      10.60 r
  DUT_1/add_35/U1_1_22/S (ADDHX1M)                        0.35      10.94 f
  DUT_1/add_35/SUM[22] (serializer_DW01_inc_0)            0.00      10.94 f
  DUT_1/U109/Y (OAI2BB2X1M)                               0.64      11.59 f
  DUT_1/counter_reg[22]/D (SDFFRX1M)                      0.00      11.59 f
  data arrival time                                                 11.59

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[22]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -11.59
  --------------------------------------------------------------------------
  slack (MET)                                                       87.85


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/CO (ADDHX1M)                       0.45      10.15 r
  DUT_1/add_35/U1_1_21/S (ADDHX1M)                        0.35      10.50 f
  DUT_1/add_35/SUM[21] (serializer_DW01_inc_0)            0.00      10.50 f
  DUT_1/U110/Y (OAI2BB2X1M)                               0.64      11.14 f
  DUT_1/counter_reg[21]/D (SDFFRX1M)                      0.00      11.14 f
  data arrival time                                                 11.14

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[21]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -11.14
  --------------------------------------------------------------------------
  slack (MET)                                                       88.30


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/CO (ADDHX1M)                       0.45       9.70 r
  DUT_1/add_35/U1_1_20/S (ADDHX1M)                        0.35      10.05 f
  DUT_1/add_35/SUM[20] (serializer_DW01_inc_0)            0.00      10.05 f
  DUT_1/U111/Y (OAI2BB2X1M)                               0.64      10.69 f
  DUT_1/counter_reg[20]/D (SDFFRX2M)                      0.00      10.69 f
  data arrival time                                                 10.69

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[20]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                       88.72


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/CO (ADDHX1M)                       0.45       9.25 r
  DUT_1/add_35/U1_1_19/S (ADDHX1M)                        0.35       9.60 f
  DUT_1/add_35/SUM[19] (serializer_DW01_inc_0)            0.00       9.60 f
  DUT_1/U112/Y (OAI2BB2X1M)                               0.64      10.24 f
  DUT_1/counter_reg[19]/D (SDFFRX2M)                      0.00      10.24 f
  data arrival time                                                 10.24

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[19]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                -10.24
  --------------------------------------------------------------------------
  slack (MET)                                                       89.17


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/CO (ADDHX1M)                       0.45       8.80 r
  DUT_1/add_35/U1_1_18/S (ADDHX1M)                        0.35       9.15 f
  DUT_1/add_35/SUM[18] (serializer_DW01_inc_0)            0.00       9.15 f
  DUT_1/U113/Y (OAI2BB2X1M)                               0.64       9.79 f
  DUT_1/counter_reg[18]/D (SDFFRX1M)                      0.00       9.79 f
  data arrival time                                                  9.79

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[18]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -9.79
  --------------------------------------------------------------------------
  slack (MET)                                                       89.64


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/CO (ADDHX1M)                       0.45       8.35 r
  DUT_1/add_35/U1_1_17/S (ADDHX1M)                        0.35       8.70 f
  DUT_1/add_35/SUM[17] (serializer_DW01_inc_0)            0.00       8.70 f
  DUT_1/U114/Y (OAI2BB2X1M)                               0.64       9.34 f
  DUT_1/counter_reg[17]/D (SDFFRX1M)                      0.00       9.34 f
  data arrival time                                                  9.34

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[17]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                       90.09


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/CO (ADDHX1M)                       0.45       7.90 r
  DUT_1/add_35/U1_1_16/S (ADDHX1M)                        0.35       8.25 f
  DUT_1/add_35/SUM[16] (serializer_DW01_inc_0)            0.00       8.25 f
  DUT_1/U115/Y (OAI2BB2X1M)                               0.64       8.90 f
  DUT_1/counter_reg[16]/D (SDFFRX2M)                      0.00       8.90 f
  data arrival time                                                  8.90

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[16]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                       90.51


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/CO (ADDHX1M)                       0.45       7.46 r
  DUT_1/add_35/U1_1_15/S (ADDHX1M)                        0.35       7.80 f
  DUT_1/add_35/SUM[15] (serializer_DW01_inc_0)            0.00       7.80 f
  DUT_1/U116/Y (OAI2BB2X1M)                               0.64       8.45 f
  DUT_1/counter_reg[15]/D (SDFFRX2M)                      0.00       8.45 f
  data arrival time                                                  8.45

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[15]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -8.45
  --------------------------------------------------------------------------
  slack (MET)                                                       90.96


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/CO (ADDHX1M)                       0.45       7.01 r
  DUT_1/add_35/U1_1_14/S (ADDHX1M)                        0.35       7.35 f
  DUT_1/add_35/SUM[14] (serializer_DW01_inc_0)            0.00       7.35 f
  DUT_1/U117/Y (OAI2BB2X1M)                               0.64       8.00 f
  DUT_1/counter_reg[14]/D (SDFFRX1M)                      0.00       8.00 f
  data arrival time                                                  8.00

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -8.00
  --------------------------------------------------------------------------
  slack (MET)                                                       91.44


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/CO (ADDHX1M)                       0.45       6.56 r
  DUT_1/add_35/U1_1_13/S (ADDHX1M)                        0.35       6.91 f
  DUT_1/add_35/SUM[13] (serializer_DW01_inc_0)            0.00       6.91 f
  DUT_1/U118/Y (OAI2BB2X1M)                               0.64       7.55 f
  DUT_1/counter_reg[13]/D (SDFFRX1M)                      0.00       7.55 f
  data arrival time                                                  7.55

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[13]/CK (SDFFRX1M)                     0.00      99.97 r
  library setup time                                     -0.54      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -7.55
  --------------------------------------------------------------------------
  slack (MET)                                                       91.89


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.00 r
  DUT_1/counter_reg[0]/Q (SDFFRX2M)                       1.13       1.13 r
  DUT_1/add_35/A[0] (serializer_DW01_inc_0)               0.00       1.13 r
  DUT_1/add_35/U1_1_1/CO (ADDHX1M)                        0.49       1.62 r
  DUT_1/add_35/U1_1_2/CO (ADDHX1M)                        0.45       2.07 r
  DUT_1/add_35/U1_1_3/CO (ADDHX1M)                        0.45       2.52 r
  DUT_1/add_35/U1_1_4/CO (ADDHX1M)                        0.45       2.97 r
  DUT_1/add_35/U1_1_5/CO (ADDHX1M)                        0.45       3.42 r
  DUT_1/add_35/U1_1_6/CO (ADDHX1M)                        0.45       3.87 r
  DUT_1/add_35/U1_1_7/CO (ADDHX1M)                        0.45       4.32 r
  DUT_1/add_35/U1_1_8/CO (ADDHX1M)                        0.45       4.76 r
  DUT_1/add_35/U1_1_9/CO (ADDHX1M)                        0.45       5.21 r
  DUT_1/add_35/U1_1_10/CO (ADDHX1M)                       0.45       5.66 r
  DUT_1/add_35/U1_1_11/CO (ADDHX1M)                       0.45       6.11 r
  DUT_1/add_35/U1_1_12/S (ADDHX1M)                        0.35       6.46 f
  DUT_1/add_35/SUM[12] (serializer_DW01_inc_0)            0.00       6.46 f
  DUT_1/U119/Y (OAI2BB2X1M)                               0.64       7.10 f
  DUT_1/counter_reg[12]/D (SDFFRX2M)                      0.00       7.10 f
  data arrival time                                                  7.10

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/counter_reg[12]/CK (SDFFRX2M)                     0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -7.10
  --------------------------------------------------------------------------
  slack (MET)                                                       92.31


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U130/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[0]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U127/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[4]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U129/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[1]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U120/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[11]/D (SDFFRX2M)       0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U124/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[7]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U123/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[8]/D (SDFFRX2M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.40      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.51


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U121/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[10]/D (SDFFRX1M)       0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U122/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[9]/D (SDFFRX1M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U125/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[6]/D (SDFFRX1M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U126/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[5]/D (SDFFRX1M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U50/Y (BUFX6M)                     0.93       6.58 r
  DUT_1/U128/Y (OAI2BB2X1M)                0.49       7.07 r
  DUT_1/counter_reg[2]/D (SDFFRX1M)        0.00       7.07 r
  data arrival time                                   7.07

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.39      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                        92.52


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                     0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                   0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                     0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                  0.51       3.31 f
  DUT_1/U62/Y (NAND2X2M)                   0.71       4.02 r
  DUT_1/U59/Y (CLKBUFX6M)                  0.85       4.87 r
  DUT_1/U56/Y (NOR2BX4M)                   0.78       5.65 r
  DUT_1/U52/Y (BUFX4M)                     0.71       6.36 r
  DUT_1/U140/Y (AO2B2X2M)                  0.44       6.80 r
  DUT_1/counter_reg[3]/D (SDFFRX2M)        0.00       6.80 r
  data arrival time                                   6.80

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.32      99.66
  data required time                                 99.66
  -----------------------------------------------------------
  data required time                                 99.66
  data arrival time                                  -6.80
  -----------------------------------------------------------
  slack (MET)                                        92.86


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)                     0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                                    0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                                    0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                                  0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                                    0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                                 0.51       3.31 f
  DUT_1/U107/Y (INVX2M)                                   0.70       4.01 r
  DUT_1/ser_done (serializer_test_1)                      0.00       4.01 r
  DUT_3/ser_done (FSM_test_1)                             0.00       4.01 r
  DUT_3/U23/Y (NOR2BX2M)                                  0.91       4.92 r
  DUT_3/U29/Y (AOI21X2M)                                  0.46       5.38 f
  DUT_3/U28/Y (NOR2X2M)                                   0.51       5.89 r
  DUT_3/current_state_reg[2]/D (SDFFRX4M)                 0.00       5.89 r
  data arrival time                                                  5.89

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.30      99.67
  data required time                                                99.67
  --------------------------------------------------------------------------
  data required time                                                99.67
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       93.78


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)                     0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                                    0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                                    0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                                  0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                                    0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                                 0.51       3.31 f
  DUT_1/U107/Y (INVX2M)                                   0.70       4.01 r
  DUT_1/ser_done (serializer_test_1)                      0.00       4.01 r
  DUT_3/ser_done (FSM_test_1)                             0.00       4.01 r
  DUT_3/U23/Y (NOR2BX2M)                                  0.91       4.92 r
  DUT_3/U11/Y (OAI32X2M)                                  0.41       5.33 f
  DUT_3/U30/Y (AND2X2M)                                   0.35       5.68 f
  DUT_3/current_state_reg[1]/D (SDFFRX4M)                 0.00       5.68 f
  data arrival time                                                  5.68

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.33      99.65
  data required time                                                99.65
  --------------------------------------------------------------------------
  data required time                                                99.65
  data arrival time                                                 -5.68
  --------------------------------------------------------------------------
  slack (MET)                                                       93.97


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)                     0.52       0.52 r
  DUT_1/U21/Y (INVXLM)                                    0.42       0.95 f
  DUT_1/U22/Y (INVX2M)                                    0.66       1.61 r
  DUT_1/U10/Y (NAND4X2M)                                  0.53       2.14 f
  DUT_1/U3/Y (NOR4X2M)                                    0.66       2.80 r
  DUT_1/U153/Y (NAND2X2M)                                 0.51       3.31 f
  DUT_1/U107/Y (INVX2M)                                   0.70       4.01 r
  DUT_1/ser_done (serializer_test_1)                      0.00       4.01 r
  DUT_3/ser_done (FSM_test_1)                             0.00       4.01 r
  DUT_3/U27/Y (AOI32X1M)                                  0.70       4.71 f
  DUT_3/U26/Y (NOR3X2M)                                   0.78       5.50 r
  DUT_3/current_state_reg[0]/D (SDFFRX2M)                 0.00       5.50 r
  data arrival time                                                  5.50

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00      99.97 r
  library setup time                                     -0.40      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                       94.08


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/QN (SDFFRX2M)                0.97       0.97 r
  DUT_3/U6/Y (CLKXOR2X2M)                                 0.47       1.44 r
  DUT_3/U12/Y (INVX2M)                                    0.30       1.74 f
  DUT_3/U24/Y (NOR2X4M)                                   0.66       2.40 r
  DUT_3/ser_en (FSM_test_1)                               0.00       2.40 r
  DUT_1/ser_en (serializer_test_1)                        0.00       2.40 r
  DUT_1/U139/Y (NAND3X2M)                                 0.69       3.10 f
  DUT_1/U143/Y (AOI21BX2M)                                0.55       3.64 f
  DUT_1/U141/Y (OAI2BB2X1M)                               0.58       4.22 f
  DUT_1/ser_data_reg/D (SDFFSQX1M)                        0.00       4.22 f
  data arrival time                                                  4.22

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/ser_data_reg/CK (SDFFSQX1M)                       0.00      99.97 r
  library setup time                                     -0.53      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                       95.22


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/QN (SDFFRX1M)        0.52       0.52 r
  DUT_1/U29/Y (INVXLM)                     0.42       0.95 f
  DUT_1/U30/Y (INVX2M)                     0.67       1.62 r
  DUT_1/U106/Y (NAND2X2M)                  0.37       1.98 f
  DUT_1/valid_reg_reg/D (SDFFRX1M)         0.00       1.98 f
  data arrival time                                   1.98

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00      99.97 r
  library setup time                      -0.48      99.49
  data required time                                 99.49
  -----------------------------------------------------------
  data required time                                 99.49
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                        97.51


  Startpoint: DUT_1/ser_data_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/ser_data_reg/CK (SDFFSQX1M)        0.00       0.00 r
  DUT_1/ser_data_reg/Q (SDFFSQX1M)         0.79       0.79 f
  DUT_1/U204/Y (DLY1X1M)                   0.82       1.61 f
  DUT_1/valid_reg_reg/SI (SDFFRX1M)        0.00       1.61 f
  data arrival time                                   1.61

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00      99.97 r
  library setup time                      -0.66      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                        97.71


  Startpoint: DUT_1/counter_reg[10]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[10]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U25/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U26/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[11]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.65      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.84


  Startpoint: DUT_1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[6]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U23/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U24/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[7]/SI (SDFFRX2M)       0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.65      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.84


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U21/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U22/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[15]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.65      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.84


  Startpoint: DUT_1/counter_reg[18]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[18]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U19/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U20/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[19]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.65      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.84


  Startpoint: DUT_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[2]/QN (SDFFRX1M)       0.61       0.61 f
  DUT_1/U220/Y (DLY1X1M)                   0.82       1.44 f
  DUT_1/counter_reg[3]/SI (SDFFRX2M)       0.00       1.44 f
  data arrival time                                   1.44

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.69      99.28
  data required time                                 99.28
  -----------------------------------------------------------
  data required time                                 99.28
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                        97.85


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/QN (SDFFRX1M)        0.44       0.44 f
  DUT_1/U29/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U30/Y (INVX2M)                     0.50       1.48 f
  DUT_1/test_so (serializer_test_1)        0.00       1.48 f
  DUT_2/test_si (Parity_test_1)            0.00       1.48 f
  DUT_2/par_reg/SI (SDFFRX1M)              0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_2/par_reg/CK (SDFFRX1M)              0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[9]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[9]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U17/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U18/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[10]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[5]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U15/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U16/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[6]/SI (SDFFRX1M)       0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[13]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[13]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U13/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U14/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[14]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[17]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[17]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U11/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U12/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[18]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/counter_reg[21]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[21]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U27/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U28/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[22]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.62      99.35
  data required time                                 99.35
  -----------------------------------------------------------
  data required time                                 99.35
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        97.87


  Startpoint: DUT_1/parrllel_data_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[7]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U148/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[7]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[3]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U147/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[3]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[4]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U150/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[4]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[0]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U149/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[0]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[6]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U145/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[6]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[2]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U146/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[2]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[5]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U152/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[5]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_1/parrllel_data_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[1]/Q (SDFFRX1M)                 0.77       0.77 f
  DUT_1/U151/Y (AO22X1M)                                  0.71       1.48 f
  DUT_1/parrllel_data_reg[1]/D (SDFFRX1M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.48      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.00 r
  DUT_2/par_reg/Q (SDFFRX1M)               0.77       0.77 f
  DUT_2/U4/Y (OAI2BB2X1M)                  0.65       1.42 f
  DUT_2/par_reg/D (SDFFRX1M)               0.00       1.42 f
  data arrival time                                   1.42

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_2/par_reg/CK (SDFFRX1M)              0.00      99.97 r
  library setup time                      -0.52      99.46
  data required time                                 99.46
  -----------------------------------------------------------
  data required time                                 99.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                        98.04


  Startpoint: DUT_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[3]/Q (SDFFRX2M)        0.83       0.83 f
  DUT_1/counter_reg[4]/SI (SDFFRX2M)       0.00       0.83 f
  data arrival time                                   0.83

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.68      99.30
  data required time                                 99.30
  -----------------------------------------------------------
  data required time                                 99.30
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                        98.47


  Startpoint: DUT_1/counter_reg[28]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[28]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[29]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[23]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[23]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[24]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[22]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[22]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[23]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[24]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[24]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[25]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[25]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[25]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[26]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[26]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[26]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[27]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[27]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[27]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[28]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[29]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[29]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[30]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[30]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[30]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[31]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.64      99.34
  data required time                                 99.34
  -----------------------------------------------------------
  data required time                                 99.34
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[31]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[31]/Q (SDFFRX1M)                      0.77       0.77 f
  DUT_1/parrllel_data_reg[0]/SI (SDFFRX1M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.64      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                       98.56


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/Q (SDFFRX2M)                 0.75       0.75 f
  DUT_3/current_state_reg[1]/SI (SDFFRX4M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.65      99.33
  data required time                                                99.33
  --------------------------------------------------------------------------
  data required time                                                99.33
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                       98.58


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (SDFFRX4M)                0.60       0.60 f
  DUT_3/current_state_reg[2]/SI (SDFFRX4M)                0.00       0.60 f
  data arrival time                                                  0.60

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00      99.97 r
  library setup time                                     -0.65      99.33
  data required time                                                99.33
  --------------------------------------------------------------------------
  data required time                                                99.33
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                       98.73


  Startpoint: DUT_1/counter_reg[11]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[11]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[12]/SI (SDFFRX2M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.77


  Startpoint: DUT_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[7]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[8]/SI (SDFFRX2M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.77


  Startpoint: DUT_1/counter_reg[15]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[15]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[16]/SI (SDFFRX2M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.77


  Startpoint: DUT_1/counter_reg[19]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[19]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[20]/SI (SDFFRX2M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.77


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[0]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[1]/SI (SDFFRX2M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00      99.97 r
  library setup time                      -0.41      99.56
  data required time                                 99.56
  -----------------------------------------------------------
  data required time                                 99.56
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.78


  Startpoint: DUT_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[1]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[2]/SI (SDFFRX1M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[8]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[8]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[9]/SI (SDFFRX1M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[4]/QN (SDFFRX2M)       0.79       0.79 r
  DUT_1/counter_reg[5]/SI (SDFFRX1M)       0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[12]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[12]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[13]/SI (SDFFRX1M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[16]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[16]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[17]/SI (SDFFRX1M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_1/counter_reg[20]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[20]/QN (SDFFRX2M)      0.79       0.79 r
  DUT_1/counter_reg[21]/SI (SDFFRX1M)      0.00       0.79 r
  data arrival time                                   0.79

  clock MASTER_CLK_DFT (rise edge)       100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.03      99.97
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00      99.97 r
  library setup time                      -0.40      99.58
  data required time                                 99.58
  -----------------------------------------------------------
  data required time                                 99.58
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                        98.79


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)                             0.00       0.00 r
  DUT_2/par_reg/QN (SDFFRX1M)                             0.44       0.44 f
  DUT_2/test_so (Parity_test_1)                           0.00       0.44 f
  DUT_3/test_si (FSM_test_1)                              0.00       0.44 f
  DUT_3/current_state_reg[0]/SI (SDFFRX2M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00      99.97 r
  library setup time                                     -0.61      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.92


  Startpoint: DUT_1/parrllel_data_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[4]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[5]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[0]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[1]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[5]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[6]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[1]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[2]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[3]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[4]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[6]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[7]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[2]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/parrllel_data_reg[3]/SI (SDFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00      99.97 r
  library setup time                                     -0.58      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.95


  Startpoint: DUT_1/parrllel_data_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[7]/QN (SDFFRX1M)                0.44       0.44 f
  DUT_1/ser_data_reg/SI (SDFFSQX1M)                       0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  DUT_1/ser_data_reg/CK (SDFFSQX1M)                       0.00      99.97 r
  library setup time                                     -0.57      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.96


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: TX_out (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/QN (SDFFRX2M)                0.97       0.97 r
  DUT_3/U6/Y (CLKXOR2X2M)                                 0.53       1.50 f
  DUT_3/U12/Y (INVX2M)                                    0.47       1.98 r
  DUT_3/U7/Y (AND3X2M)                                    0.57       2.55 r
  DUT_3/U21/Y (AO21X2M)                                   0.82       3.37 r
  DUT_3/mux_sel[0] (FSM_test_1)                           0.00       3.37 r
  DUT_4/mux_sel[0] (mux)                                  0.00       3.37 r
  DUT_4/U1/Y (INVX2M)                                     0.47       3.84 f
  DUT_4/U5/Y (AO22X1M)                                    0.72       4.56 f
  DUT_4/U2/Y (AO2B2X2M)                                   0.74       5.29 f
  DUT_4/TX_out (mux)                                      0.00       5.29 f
  TX_out (out)                                            0.00       5.29 f
  data arrival time                                                  5.29

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  output external delay                                 -30.00      69.97
  data required time                                                69.97
  --------------------------------------------------------------------------
  data required time                                                69.97
  data arrival time                                                 -5.29
  --------------------------------------------------------------------------
  slack (MET)                                                       64.68


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: Busy (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/QN (SDFFRX2M)                0.97       0.97 r
  DUT_3/U6/Y (CLKXOR2X2M)                                 0.53       1.50 f
  DUT_3/U12/Y (INVX2M)                                    0.47       1.98 r
  DUT_3/U7/Y (AND3X2M)                                    0.57       2.55 r
  DUT_3/U21/Y (AO21X2M)                                   0.82       3.37 r
  DUT_3/U22/Y (OR2X2M)                                    0.91       4.28 r
  DUT_3/Busy (FSM_test_1)                                 0.00       4.28 r
  Busy (out)                                              0.00       4.28 r
  data arrival time                                                  4.28

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  output external delay                                 -30.00      69.97
  data required time                                                69.97
  --------------------------------------------------------------------------
  data required time                                                69.97
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                       65.69


  Startpoint: DUT_3/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: SO (output port clocked by MASTER_CLK_DFT)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[2]/Q (SDFFRX4M)                 1.25       1.25 r
  DUT_3/test_so (FSM_test_1)                              0.00       1.25 r
  SO (out)                                                0.00       1.25 r
  data arrival time                                                  1.25

  clock MASTER_CLK_DFT (rise edge)                      100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.03      99.97
  output external delay                                 -30.00      69.97
  data required time                                                69.97
  --------------------------------------------------------------------------
  data required time                                                69.97
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                       68.72


1
