[INF:CM0023] Creating log file ../../build/tests/Inverter/slpp_all/surelog.log.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/Inverter/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
Running: cd ../../build/tests/Inverter/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<91> s<90> l<1:1>
n<> u<1> t<Module_keyword> p<18> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<18> s<17> l<1:8> el<1:11>
n<> u<3> t<PortDir_Inp> p<7> s<6> l<1:12> el<1:17>
n<> u<4> t<NetType_Wire> p<6> s<5> l<1:18> el<1:22>
n<> u<5> t<Data_type_or_implicit> p<6> l<1:23> el<1:23>
n<> u<6> t<Net_port_type> p<7> c<4> l<1:18> el<1:22>
n<> u<7> t<Net_port_header> p<9> c<3> s<8> l<1:12> el<1:22>
n<a> u<8> t<StringConst> p<9> l<1:23> el<1:24>
n<> u<9> t<Ansi_port_declaration> p<17> c<7> s<16> l<1:12> el<1:24>
n<> u<10> t<PortDir_Out> p<14> s<13> l<2:2> el<2:8>
n<> u<11> t<NetType_Wire> p<13> s<12> l<2:9> el<2:13>
n<> u<12> t<Data_type_or_implicit> p<13> l<2:14> el<2:14>
n<> u<13> t<Net_port_type> p<14> c<11> l<2:9> el<2:13>
n<> u<14> t<Net_port_header> p<16> c<10> s<15> l<2:2> el<2:13>
n<b> u<15> t<StringConst> p<16> l<2:14> el<2:15>
n<> u<16> t<Ansi_port_declaration> p<17> c<14> l<2:2> el<2:15>
n<> u<17> t<List_of_port_declarations> p<18> c<9> l<1:11> el<2:16>
n<> u<18> t<Module_ansi_header> p<51> c<1> s<34> l<1:1> el<2:17>
n<inverter> u<19> t<StringConst> p<32> s<31> l<3:3> el<3:11>
n<i1> u<20> t<StringConst> p<21> l<3:12> el<3:14>
n<> u<21> t<Name_of_instance> p<31> c<20> s<26> l<3:12> el<3:14>
n<a> u<22> t<StringConst> p<23> l<3:15> el<3:16>
n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<3:15> el<3:16>
n<> u<24> t<Constant_bit_select> p<25> l<3:16> el<3:16>
n<> u<25> t<Constant_select> p<26> c<24> l<3:16> el<3:16>
n<> u<26> t<Net_lvalue> p<31> c<23> s<30> l<3:15> el<3:16>
n<tmp> u<27> t<StringConst> p<28> l<3:17> el<3:20>
n<> u<28> t<Primary_literal> p<29> c<27> l<3:17> el<3:20>
n<> u<29> t<Primary> p<30> c<28> l<3:17> el<3:20>
n<> u<30> t<Expression> p<31> c<29> l<3:17> el<3:20>
n<> u<31> t<Udp_instance> p<32> c<21> l<3:12> el<3:21>
n<> u<32> t<Udp_instantiation> p<33> c<19> l<3:3> el<3:22>
n<> u<33> t<Module_or_generate_item> p<34> c<32> l<3:3> el<3:22>
n<> u<34> t<Non_port_module_item> p<51> c<33> s<50> l<3:3> el<3:22>
n<inverter> u<35> t<StringConst> p<48> s<47> l<4:3> el<4:11>
n<i2> u<36> t<StringConst> p<37> l<4:12> el<4:14>
n<> u<37> t<Name_of_instance> p<47> c<36> s<42> l<4:12> el<4:14>
n<tmp> u<38> t<StringConst> p<39> l<4:15> el<4:18>
n<> u<39> t<Ps_or_hierarchical_identifier> p<42> c<38> s<41> l<4:15> el<4:18>
n<> u<40> t<Constant_bit_select> p<41> l<4:18> el<4:18>
n<> u<41> t<Constant_select> p<42> c<40> l<4:18> el<4:18>
n<> u<42> t<Net_lvalue> p<47> c<39> s<46> l<4:15> el<4:18>
n<b> u<43> t<StringConst> p<44> l<4:19> el<4:20>
n<> u<44> t<Primary_literal> p<45> c<43> l<4:19> el<4:20>
n<> u<45> t<Primary> p<46> c<44> l<4:19> el<4:20>
n<> u<46> t<Expression> p<47> c<45> l<4:19> el<4:20>
n<> u<47> t<Udp_instance> p<48> c<37> l<4:12> el<4:21>
n<> u<48> t<Udp_instantiation> p<49> c<35> l<4:3> el<4:22>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<4:3> el<4:22>
n<> u<50> t<Non_port_module_item> p<51> c<49> l<4:3> el<4:22>
n<> u<51> t<Module_declaration> p<52> c<18> l<1:1> el<5:10>
n<> u<52> t<Description> p<90> c<51> s<89> l<1:1> el<5:10>
n<> u<53> t<Module_keyword> p<70> s<54> l<7:1> el<7:7>
n<inverter> u<54> t<StringConst> p<70> s<69> l<7:8> el<7:16>
n<> u<55> t<PortDir_Inp> p<59> s<58> l<8:2> el<8:7>
n<> u<56> t<NetType_Wire> p<58> s<57> l<8:8> el<8:12>
n<> u<57> t<Data_type_or_implicit> p<58> l<8:13> el<8:13>
n<> u<58> t<Net_port_type> p<59> c<56> l<8:8> el<8:12>
n<> u<59> t<Net_port_header> p<61> c<55> s<60> l<8:2> el<8:12>
n<a> u<60> t<StringConst> p<61> l<8:13> el<8:14>
n<> u<61> t<Ansi_port_declaration> p<69> c<59> s<68> l<8:2> el<8:14>
n<> u<62> t<PortDir_Out> p<66> s<65> l<9:2> el<9:8>
n<> u<63> t<NetType_Wire> p<65> s<64> l<9:9> el<9:13>
n<> u<64> t<Data_type_or_implicit> p<65> l<9:14> el<9:14>
n<> u<65> t<Net_port_type> p<66> c<63> l<9:9> el<9:13>
n<> u<66> t<Net_port_header> p<68> c<62> s<67> l<9:2> el<9:13>
n<b> u<67> t<StringConst> p<68> l<9:14> el<9:15>
n<> u<68> t<Ansi_port_declaration> p<69> c<66> l<9:2> el<9:15>
n<> u<69> t<List_of_port_declarations> p<70> c<61> l<7:16> el<10:3>
n<> u<70> t<Module_ansi_header> p<88> c<53> s<87> l<7:1> el<10:4>
n<b> u<71> t<StringConst> p<72> l<11:8> el<11:9>
n<> u<72> t<Ps_or_hierarchical_identifier> p<75> c<71> s<74> l<11:8> el<11:9>
n<> u<73> t<Constant_bit_select> p<74> l<11:9> el<11:9>
n<> u<74> t<Constant_select> p<75> c<73> l<11:9> el<11:9>
n<> u<75> t<Net_lvalue> p<82> c<72> s<81> l<11:8> el<11:9>
n<a> u<76> t<StringConst> p<77> l<11:11> el<11:12>
n<> u<77> t<Primary_literal> p<78> c<76> l<11:11> el<11:12>
n<> u<78> t<Primary> p<79> c<77> l<11:11> el<11:12>
n<> u<79> t<Expression> p<81> c<78> l<11:11> el<11:12>
n<> u<80> t<Unary_Tilda> p<81> s<79> l<11:10> el<11:11>
n<> u<81> t<Expression> p<82> c<80> l<11:10> el<11:12>
n<> u<82> t<Net_assignment> p<83> c<75> l<11:8> el<11:12>
n<> u<83> t<List_of_net_assignments> p<84> c<82> l<11:8> el<11:12>
n<> u<84> t<Continuous_assign> p<85> c<83> l<11:1> el<11:13>
n<> u<85> t<Module_common_item> p<86> c<84> l<11:1> el<11:13>
n<> u<86> t<Module_or_generate_item> p<87> c<85> l<11:1> el<11:13>
n<> u<87> t<Non_port_module_item> p<88> c<86> l<11:1> el<11:13>
n<> u<88> t<Module_declaration> p<89> c<70> l<7:1> el<12:10>
n<> u<89> t<Description> p<90> c<88> l<7:1> el<12:10>
n<> u<90> t<Source_text> p<91> c<52> l<1:1> el<12:10>
n<> u<91> t<Top_level_rule> l<1:1> el<13:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[WRN:PA0205] dut.sv:7: No timescale set for "inverter".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:7: Compile module "work@inverter".

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/tests/Inverter/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/Inverter/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/Inverter/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@inverter (work@inverter) dut.sv:7:1: , endln:12:10, parent:work@top
  |vpiDefName:work@inverter
  |vpiFullName:work@inverter
  |vpiPort:
  \_port: (a), line:8:13, parent:work@inverter
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@inverter.a), line:8:13, parent:work@inverter
        |vpiName:a
        |vpiFullName:work@inverter.a
        |vpiNetType:1
  |vpiPort:
  \_port: (b), line:9:14, parent:work@inverter
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@inverter.b), line:9:14, parent:work@inverter
        |vpiName:b
        |vpiFullName:work@inverter.b
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:11:8, endln:11:12, parent:work@inverter
    |vpiRhs:
    \_operation: , line:11:10, endln:11:11
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@inverter.a), line:11:11, endln:11:12
        |vpiName:a
        |vpiFullName:work@inverter.a
        |vpiActual:
        \_logic_net: (work@top.i1.a), line:8:13, endln:8:14, parent:work@top.i1
          |vpiName:a
          |vpiFullName:work@top.i1.a
          |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@inverter.b), line:11:8, endln:11:9
      |vpiName:b
      |vpiFullName:work@inverter.b
  |vpiNet:
  \_logic_net: (work@inverter.a), line:8:13, parent:work@inverter
  |vpiNet:
  \_logic_net: (work@inverter.b), line:9:14, parent:work@inverter
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (a), line:1:23, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:1:23, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:1
  |vpiPort:
  \_port: (b), line:2:14, parent:work@top
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:2:14, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.a), line:1:23, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:2:14, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:1:23, endln:1:24, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:1
  |vpiPort:
  \_port: (b), line:2:14, endln:2:15, parent:work@top
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:2:14, endln:2:15, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:1
  |vpiModule:
  \_module: work@inverter (work@top.i1) dut.sv:3: , parent:work@top
    |vpiDefName:work@inverter
    |vpiName:i1
    |vpiFullName:work@top.i1
    |vpiPort:
    \_port: (a), line:8:13, endln:8:14, parent:work@top.i1
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (a), line:3:15, endln:3:16
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@top.a), line:1:23, endln:1:24, parent:work@top
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@top.i1.a), line:8:13, endln:8:14, parent:work@top.i1
          |vpiName:a
          |vpiFullName:work@top.i1.a
          |vpiNetType:1
    |vpiPort:
    \_port: (b), line:9:14, endln:9:15, parent:work@top.i1
      |vpiName:b
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (tmp), line:3:17, endln:3:20
        |vpiName:tmp
        |vpiActual:
        \_logic_net: (work@top.tmp), parent:work@top
          |vpiName:tmp
          |vpiFullName:work@top.tmp
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@top.i1.b), line:9:14, endln:9:15, parent:work@top.i1
          |vpiName:b
          |vpiFullName:work@top.i1.b
          |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@top.i1.a), line:8:13, endln:8:14, parent:work@top.i1
    |vpiNet:
    \_logic_net: (work@top.i1.b), line:9:14, endln:9:15, parent:work@top.i1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiModule:
  \_module: work@inverter (work@top.i2) dut.sv:4: , parent:work@top
    |vpiDefName:work@inverter
    |vpiName:i2
    |vpiFullName:work@top.i2
    |vpiPort:
    \_port: (a), line:8:13, endln:8:14, parent:work@top.i2
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (tmp), line:4:15, endln:4:18
        |vpiName:tmp
        |vpiActual:
        \_logic_net: (work@top.tmp), parent:work@top
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@top.i2.a), line:8:13, endln:8:14, parent:work@top.i2
          |vpiName:a
          |vpiFullName:work@top.i2.a
          |vpiNetType:1
    |vpiPort:
    \_port: (b), line:9:14, endln:9:15, parent:work@top.i2
      |vpiName:b
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (b), line:4:19, endln:4:20
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@top.b), line:2:14, endln:2:15, parent:work@top
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@top.i2.b), line:9:14, endln:9:15, parent:work@top.i2
          |vpiName:b
          |vpiFullName:work@top.i2.b
          |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@top.i2.a), line:8:13, endln:8:14, parent:work@top.i2
    |vpiNet:
    \_logic_net: (work@top.i2.b), line:9:14, endln:9:15, parent:work@top.i2
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiNet:
  \_logic_net: (work@top.a), line:1:23, endln:1:24, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:2:14, endln:2:15, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.tmp), parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

