Classic Timing Analyzer report for lamp_lsl
Wed Jun 05 07:58:01 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                  ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -2.461 ns                        ; RSTG                  ; C_STATE.S0             ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.513 ns                        ; C_STATE.R00~_emulated ; LED0                   ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.918 ns                         ; RSTG                  ; LED0                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.896 ns                         ; RSTR                  ; C_STATE.S0             ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 271.30 MHz ( period = 3.686 ns ) ; Timer_lsl:U1|count[0] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                       ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 299.58 MHz ( period = 3.338 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 299.67 MHz ( period = 3.337 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 301.93 MHz ( period = 3.312 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; 312.30 MHz ( period = 3.202 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.983 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.977 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; 316.26 MHz ( period = 3.162 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 317.46 MHz ( period = 3.150 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.934 ns                ;
; N/A                                     ; 317.97 MHz ( period = 3.145 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.921 ns                ;
; N/A                                     ; 318.78 MHz ( period = 3.137 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; Timer_lsl:U1|count[7]  ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 321.75 MHz ( period = 3.108 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.892 ns                ;
; N/A                                     ; 323.52 MHz ( period = 3.091 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 324.04 MHz ( period = 3.086 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.870 ns                ;
; N/A                                     ; 324.25 MHz ( period = 3.084 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; Timer_lsl:U1|count[13] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 325.63 MHz ( period = 3.071 ns )                    ; Timer_lsl:U1|count[13] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; 330.58 MHz ( period = 3.025 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.809 ns                ;
; N/A                                     ; 330.91 MHz ( period = 3.022 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 331.02 MHz ( period = 3.021 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.807 ns                ;
; N/A                                     ; 331.02 MHz ( period = 3.021 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.810 ns                ;
; N/A                                     ; 331.24 MHz ( period = 3.019 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 333.22 MHz ( period = 3.001 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; Timer_lsl:U1|count[10] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; 333.78 MHz ( period = 2.996 ns )                    ; Timer_lsl:U1|count[10] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 334.11 MHz ( period = 2.993 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 334.22 MHz ( period = 2.992 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; 334.34 MHz ( period = 2.991 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 334.56 MHz ( period = 2.989 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 334.56 MHz ( period = 2.989 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.764 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; 337.04 MHz ( period = 2.967 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.753 ns                ;
; N/A                                     ; 337.15 MHz ( period = 2.966 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.733 ns                ;
; N/A                                     ; 340.83 MHz ( period = 2.934 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.718 ns                ;
; N/A                                     ; 340.95 MHz ( period = 2.933 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.717 ns                ;
; N/A                                     ; 342.70 MHz ( period = 2.918 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 342.82 MHz ( period = 2.917 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; 342.94 MHz ( period = 2.916 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 345.18 MHz ( period = 2.897 ns )                    ; Timer_lsl:U1|count[13] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.683 ns                ;
; N/A                                     ; 345.30 MHz ( period = 2.896 ns )                    ; Timer_lsl:U1|count[13] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 345.30 MHz ( period = 2.896 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.683 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.74 MHz ( period = 2.884 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; 346.86 MHz ( period = 2.883 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; 347.46 MHz ( period = 2.878 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; 349.65 MHz ( period = 2.860 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; 350.75 MHz ( period = 2.851 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.640 ns                ;
; N/A                                     ; 350.88 MHz ( period = 2.850 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.639 ns                ;
; N/A                                     ; 351.25 MHz ( period = 2.847 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.631 ns                ;
; N/A                                     ; 351.62 MHz ( period = 2.844 ns )                    ; Timer_lsl:U1|count[18] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.630 ns                ;
; N/A                                     ; 351.74 MHz ( period = 2.843 ns )                    ; Timer_lsl:U1|count[20] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.629 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; Timer_lsl:U1|count[20] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 352.11 MHz ( period = 2.840 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 354.36 MHz ( period = 2.822 ns )                    ; Timer_lsl:U1|count[10] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.606 ns                ;
; N/A                                     ; 354.48 MHz ( period = 2.821 ns )                    ; Timer_lsl:U1|count[10] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.605 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; Timer_lsl:U1|count[18] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.606 ns                ;
; N/A                                     ; 355.62 MHz ( period = 2.812 ns )                    ; Timer_lsl:U1|count[20] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 355.62 MHz ( period = 2.812 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; 355.75 MHz ( period = 2.811 ns )                    ; Timer_lsl:U1|count[7]  ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; 357.91 MHz ( period = 2.794 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 358.42 MHz ( period = 2.790 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.577 ns                ;
; N/A                                     ; 360.23 MHz ( period = 2.776 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 360.36 MHz ( period = 2.775 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; 360.62 MHz ( period = 2.773 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 361.93 MHz ( period = 2.763 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.550 ns                ;
; N/A                                     ; 362.06 MHz ( period = 2.762 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.549 ns                ;
; N/A                                     ; 363.24 MHz ( period = 2.753 ns )                    ; Timer_lsl:U1|count[13] ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 363.37 MHz ( period = 2.752 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.535 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; 363.77 MHz ( period = 2.749 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; 364.17 MHz ( period = 2.746 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; 364.30 MHz ( period = 2.745 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 364.70 MHz ( period = 2.742 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 366.84 MHz ( period = 2.726 ns )                    ; Timer_lsl:U1|count[13] ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.515 ns                ;
; N/A                                     ; 366.97 MHz ( period = 2.725 ns )                    ; Timer_lsl:U1|count[13] ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.514 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.496 ns                ;
; N/A                                     ; 372.02 MHz ( period = 2.688 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.472 ns                ;
; N/A                                     ; 372.44 MHz ( period = 2.685 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 372.72 MHz ( period = 2.683 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.470 ns                ;
; N/A                                     ; 373.27 MHz ( period = 2.679 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.463 ns                ;
; N/A                                     ; 373.41 MHz ( period = 2.678 ns )                    ; Timer_lsl:U1|count[10] ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.465 ns                ;
; N/A                                     ; 377.07 MHz ( period = 2.652 ns )                    ; Timer_lsl:U1|count[7]  ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; 377.07 MHz ( period = 2.652 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; 377.22 MHz ( period = 2.651 ns )                    ; Timer_lsl:U1|count[10] ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 377.22 MHz ( period = 2.651 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 377.36 MHz ( period = 2.650 ns )                    ; Timer_lsl:U1|count[10] ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 378.64 MHz ( period = 2.641 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 379.94 MHz ( period = 2.632 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; 380.66 MHz ( period = 2.627 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; Timer_lsl:U1|count[17] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.407 ns                ;
; N/A                                     ; 382.12 MHz ( period = 2.617 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 382.12 MHz ( period = 2.617 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 382.70 MHz ( period = 2.613 ns )                    ; Timer_lsl:U1|count[18] ; Timer_lsl:U1|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 382.85 MHz ( period = 2.612 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; 382.85 MHz ( period = 2.612 ns )                    ; Timer_lsl:U1|count[18] ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 383.14 MHz ( period = 2.610 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 383.58 MHz ( period = 2.607 ns )                    ; Timer_lsl:U1|count[7]  ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 383.88 MHz ( period = 2.605 ns )                    ; Timer_lsl:U1|count[23] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 383.88 MHz ( period = 2.605 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 384.02 MHz ( period = 2.604 ns )                    ; Timer_lsl:U1|count[23] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 384.02 MHz ( period = 2.604 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 384.02 MHz ( period = 2.604 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 384.62 MHz ( period = 2.600 ns )                    ; Timer_lsl:U1|count[7]  ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; Timer_lsl:U1|count[17] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 385.95 MHz ( period = 2.591 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; 387.45 MHz ( period = 2.581 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; 388.50 MHz ( period = 2.574 ns )                    ; Timer_lsl:U1|count[23] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.360 ns                ;
; N/A                                     ; 389.11 MHz ( period = 2.570 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 389.26 MHz ( period = 2.569 ns )                    ; Timer_lsl:U1|count[20] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 392.62 MHz ( period = 2.547 ns )                    ; Timer_lsl:U1|count[20] ; Timer_lsl:U1|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 392.62 MHz ( period = 2.547 ns )                    ; Timer_lsl:U1|count[20] ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 392.77 MHz ( period = 2.546 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 392.77 MHz ( period = 2.546 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 393.24 MHz ( period = 2.543 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 393.39 MHz ( period = 2.542 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 393.39 MHz ( period = 2.542 ns )                    ; Timer_lsl:U1|count[15] ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 393.55 MHz ( period = 2.541 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.324 ns                ;
; N/A                                     ; 393.70 MHz ( period = 2.540 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; 393.70 MHz ( period = 2.540 ns )                    ; Timer_lsl:U1|count[14] ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; Timer_lsl:U1|count[18] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.325 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; Timer_lsl:U1|count[18] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.325 ns                ;
; N/A                                     ; 394.48 MHz ( period = 2.535 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; 396.83 MHz ( period = 2.520 ns )                    ; Timer_lsl:U1|count[6]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; 397.14 MHz ( period = 2.518 ns )                    ; Timer_lsl:U1|count[19] ; Timer_lsl:U1|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; Timer_lsl:U1|count[8]  ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 398.09 MHz ( period = 2.512 ns )                    ; Timer_lsl:U1|count[21] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.298 ns                ;
; N/A                                     ; 398.25 MHz ( period = 2.511 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 398.25 MHz ( period = 2.511 ns )                    ; Timer_lsl:U1|count[21] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 398.41 MHz ( period = 2.510 ns )                    ; Timer_lsl:U1|count[7]  ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.294 ns                ;
; N/A                                     ; 398.72 MHz ( period = 2.508 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 398.88 MHz ( period = 2.507 ns )                    ; Timer_lsl:U1|count[5]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.294 ns                ;
; N/A                                     ; 400.96 MHz ( period = 2.494 ns )                    ; Timer_lsl:U1|count[19] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.280 ns                ;
; N/A                                     ; 402.74 MHz ( period = 2.483 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 403.06 MHz ( period = 2.481 ns )                    ; Timer_lsl:U1|count[21] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.267 ns                ;
; N/A                                     ; 404.04 MHz ( period = 2.475 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.259 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; Timer_lsl:U1|count[9]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 409.84 MHz ( period = 2.440 ns )                    ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 410.00 MHz ( period = 2.439 ns )                    ; Timer_lsl:U1|count[7]  ; Timer_lsl:U1|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.223 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 412.37 MHz ( period = 2.425 ns )                    ; Timer_lsl:U1|count[10] ; Timer_lsl:U1|count[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 412.88 MHz ( period = 2.422 ns )                    ; Timer_lsl:U1|count[18] ; Timer_lsl:U1|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 413.74 MHz ( period = 2.417 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 413.74 MHz ( period = 2.417 ns )                    ; Timer_lsl:U1|count[2]  ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; 416.32 MHz ( period = 2.402 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 416.49 MHz ( period = 2.401 ns )                    ; Timer_lsl:U1|count[22] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 416.49 MHz ( period = 2.401 ns )                    ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; 416.67 MHz ( period = 2.400 ns )                    ; Timer_lsl:U1|count[22] ; Timer_lsl:U1|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 416.84 MHz ( period = 2.399 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 416.84 MHz ( period = 2.399 ns )                    ; Timer_lsl:U1|count[11] ; Timer_lsl:U1|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 416.84 MHz ( period = 2.399 ns )                    ; Timer_lsl:U1|count[12] ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; Timer_lsl:U1|count[16] ; Timer_lsl:U1|count[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; 418.41 MHz ( period = 2.390 ns )                    ; Timer_lsl:U1|count[17] ; Timer_lsl:U1|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; 418.59 MHz ( period = 2.389 ns )                    ; Timer_lsl:U1|count[17] ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; 418.94 MHz ( period = 2.387 ns )                    ; Timer_lsl:U1|count[0]  ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Timer_lsl:U1|count[4]  ; Timer_lsl:U1|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Timer_lsl:U1|count[22] ; Timer_lsl:U1|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Timer_lsl:U1|count[3]  ; Timer_lsl:U1|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Timer_lsl:U1|count[20] ; Timer_lsl:U1|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.157 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Timer_lsl:U1|count[20] ; Timer_lsl:U1|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Timer_lsl:U1|count[1]  ; Timer_lsl:U1|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.149 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; -2.461 ns  ; RSTG ; C_STATE.S0 ; CLK      ;
; N/A   ; None         ; -2.581 ns  ; RSTR ; C_STATE.S0 ; CLK      ;
+-------+--------------+------------+------+------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+-----------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To    ; From Clock ;
+-------+--------------+------------+-----------------------+-------+------------+
; N/A   ; None         ; 13.513 ns  ; C_STATE.R00~_emulated ; LED0  ; CLK        ;
; N/A   ; None         ; 13.250 ns  ; C_STATE.R00~_emulated ; LED2  ; CLK        ;
; N/A   ; None         ; 13.208 ns  ; C_STATE.R00~_emulated ; LED3  ; CLK        ;
; N/A   ; None         ; 13.091 ns  ; C_STATE.R00~_emulated ; LED4  ; CLK        ;
; N/A   ; None         ; 13.001 ns  ; C_STATE.R00~_emulated ; LED5  ; CLK        ;
; N/A   ; None         ; 12.950 ns  ; C_STATE.G00~_emulated ; LEDG5 ; CLK        ;
; N/A   ; None         ; 12.687 ns  ; C_STATE.G00~_emulated ; LEDG2 ; CLK        ;
; N/A   ; None         ; 12.675 ns  ; C_STATE.G00~_emulated ; LEDG0 ; CLK        ;
; N/A   ; None         ; 12.665 ns  ; C_STATE.G00~_emulated ; LEDG1 ; CLK        ;
; N/A   ; None         ; 12.661 ns  ; C_STATE.G00~_emulated ; LEDG3 ; CLK        ;
; N/A   ; None         ; 12.653 ns  ; C_STATE.G00~_emulated ; LEDG4 ; CLK        ;
; N/A   ; None         ; 12.526 ns  ; C_STATE.S0            ; LED0  ; CLK        ;
; N/A   ; None         ; 12.508 ns  ; C_STATE.S0            ; LEDG5 ; CLK        ;
; N/A   ; None         ; 12.490 ns  ; C_STATE.R00~_emulated ; LED1  ; CLK        ;
; N/A   ; None         ; 12.341 ns  ; C_STATE.S1            ; LED1  ; CLK        ;
; N/A   ; None         ; 12.215 ns  ; C_STATE.S2            ; LED2  ; CLK        ;
; N/A   ; None         ; 12.171 ns  ; C_STATE.S3            ; LED3  ; CLK        ;
; N/A   ; None         ; 12.112 ns  ; C_STATE.S5            ; LED5  ; CLK        ;
; N/A   ; None         ; 11.897 ns  ; C_STATE.S4            ; LED4  ; CLK        ;
; N/A   ; None         ; 11.833 ns  ; C_STATE.S1            ; LEDG4 ; CLK        ;
; N/A   ; None         ; 11.829 ns  ; C_STATE.S3            ; LEDG2 ; CLK        ;
; N/A   ; None         ; 11.816 ns  ; C_STATE.S5            ; LEDG0 ; CLK        ;
; N/A   ; None         ; 11.804 ns  ; C_STATE.S4            ; LEDG1 ; CLK        ;
; N/A   ; None         ; 11.802 ns  ; C_STATE.S2            ; LEDG3 ; CLK        ;
+-------+--------------+------------+-----------------------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 8.918 ns        ; RSTG ; LED0  ;
; N/A   ; None              ; 8.655 ns        ; RSTG ; LED2  ;
; N/A   ; None              ; 8.637 ns        ; RSTR ; LED0  ;
; N/A   ; None              ; 8.613 ns        ; RSTG ; LED3  ;
; N/A   ; None              ; 8.496 ns        ; RSTG ; LED4  ;
; N/A   ; None              ; 8.406 ns        ; RSTG ; LED5  ;
; N/A   ; None              ; 8.376 ns        ; RSTG ; LEDG5 ;
; N/A   ; None              ; 8.374 ns        ; RSTR ; LED2  ;
; N/A   ; None              ; 8.332 ns        ; RSTR ; LED3  ;
; N/A   ; None              ; 8.215 ns        ; RSTR ; LED4  ;
; N/A   ; None              ; 8.125 ns        ; RSTR ; LED5  ;
; N/A   ; None              ; 8.113 ns        ; RSTG ; LEDG2 ;
; N/A   ; None              ; 8.101 ns        ; RSTG ; LEDG0 ;
; N/A   ; None              ; 8.091 ns        ; RSTG ; LEDG1 ;
; N/A   ; None              ; 8.087 ns        ; RSTG ; LEDG3 ;
; N/A   ; None              ; 8.080 ns        ; RSTR ; LEDG5 ;
; N/A   ; None              ; 8.079 ns        ; RSTG ; LEDG4 ;
; N/A   ; None              ; 7.895 ns        ; RSTG ; LED1  ;
; N/A   ; None              ; 7.817 ns        ; RSTR ; LEDG2 ;
; N/A   ; None              ; 7.805 ns        ; RSTR ; LEDG0 ;
; N/A   ; None              ; 7.795 ns        ; RSTR ; LEDG1 ;
; N/A   ; None              ; 7.791 ns        ; RSTR ; LEDG3 ;
; N/A   ; None              ; 7.783 ns        ; RSTR ; LEDG4 ;
; N/A   ; None              ; 7.614 ns        ; RSTR ; LED1  ;
+-------+-------------------+-----------------+------+-------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; 3.896 ns  ; RSTR ; C_STATE.S0 ; CLK      ;
; N/A           ; None        ; 3.615 ns  ; RSTG ; C_STATE.S0 ; CLK      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Jun 05 07:58:00 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "C_STATE.G00~latch" is a latch
    Warning: Node "C_STATE.S00~latch" is a latch
    Warning: Node "C_STATE.R00~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Timer_lsl:U1|clk_data" as buffer
Info: Clock "CLK" has Internal fmax of 271.3 MHz between source register "Timer_lsl:U1|count[0]" and destination register "Timer_lsl:U1|count[22]" (period= 3.686 ns)
    Info: + Longest register to register delay is 3.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y34_N1; Fanout = 3; REG Node = 'Timer_lsl:U1|count[0]'
        Info: 2: + IC(0.310 ns) + CELL(0.393 ns) = 0.703 ns; Loc. = LCCOMB_X46_Y34_N8; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.774 ns; Loc. = LCCOMB_X46_Y34_N10; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.845 ns; Loc. = LCCOMB_X46_Y34_N12; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.004 ns; Loc. = LCCOMB_X46_Y34_N14; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.075 ns; Loc. = LCCOMB_X46_Y34_N16; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.146 ns; Loc. = LCCOMB_X46_Y34_N18; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.217 ns; Loc. = LCCOMB_X46_Y34_N20; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.288 ns; Loc. = LCCOMB_X46_Y34_N22; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.359 ns; Loc. = LCCOMB_X46_Y34_N24; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.430 ns; Loc. = LCCOMB_X46_Y34_N26; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.501 ns; Loc. = LCCOMB_X46_Y34_N28; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.647 ns; Loc. = LCCOMB_X46_Y34_N30; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X46_Y33_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X46_Y33_N2; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X46_Y33_N4; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X46_Y33_N6; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.002 ns; Loc. = LCCOMB_X46_Y33_N8; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.073 ns; Loc. = LCCOMB_X46_Y33_N10; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.144 ns; Loc. = LCCOMB_X46_Y33_N12; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.303 ns; Loc. = LCCOMB_X46_Y33_N14; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.374 ns; Loc. = LCCOMB_X46_Y33_N16; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.445 ns; Loc. = LCCOMB_X46_Y33_N18; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 2.855 ns; Loc. = LCCOMB_X46_Y33_N20; Fanout = 1; COMB Node = 'Timer_lsl:U1|Add0~44'
        Info: 25: + IC(0.256 ns) + CELL(0.275 ns) = 3.386 ns; Loc. = LCCOMB_X46_Y33_N30; Fanout = 1; COMB Node = 'Timer_lsl:U1|count~8'
        Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 3.470 ns; Loc. = LCFF_X46_Y33_N31; Fanout = 3; REG Node = 'Timer_lsl:U1|count[22]'
        Info: Total cell delay = 2.904 ns ( 83.69 % )
        Info: Total interconnect delay = 0.566 ns ( 16.31 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X46_Y33_N31; Fanout = 3; REG Node = 'Timer_lsl:U1|count[22]'
            Info: Total cell delay = 1.536 ns ( 57.27 % )
            Info: Total interconnect delay = 1.146 ns ( 42.73 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X46_Y34_N1; Fanout = 3; REG Node = 'Timer_lsl:U1|count[0]'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "C_STATE.S0" (data pin = "RSTG", clock pin = "CLK") is -2.461 ns
    Info: + Longest pin to register delay is 4.584 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; PIN Node = 'RSTG'
        Info: 2: + IC(1.716 ns) + CELL(0.420 ns) = 3.135 ns; Loc. = LCCOMB_X61_Y9_N30; Fanout = 3; COMB Node = 'C_STATE.S00~3'
        Info: 3: + IC(0.711 ns) + CELL(0.150 ns) = 3.996 ns; Loc. = LCCOMB_X61_Y9_N16; Fanout = 1; COMB Node = 'C_STATE.S00~head_lut'
        Info: 4: + IC(0.262 ns) + CELL(0.242 ns) = 4.500 ns; Loc. = LCCOMB_X61_Y9_N14; Fanout = 1; COMB Node = 'WideOr0~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.584 ns; Loc. = LCFF_X61_Y9_N15; Fanout = 3; REG Node = 'C_STATE.S0'
        Info: Total cell delay = 1.895 ns ( 41.34 % )
        Info: Total interconnect delay = 2.689 ns ( 58.66 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 7.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(2.225 ns) + CELL(0.787 ns) = 4.011 ns; Loc. = LCFF_X47_Y34_N5; Fanout = 2; REG Node = 'Timer_lsl:U1|clk_data'
        Info: 3: + IC(1.463 ns) + CELL(0.000 ns) = 5.474 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'Timer_lsl:U1|clk_data~clkctrl'
        Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 7.009 ns; Loc. = LCFF_X61_Y9_N15; Fanout = 3; REG Node = 'C_STATE.S0'
        Info: Total cell delay = 2.323 ns ( 33.14 % )
        Info: Total interconnect delay = 4.686 ns ( 66.86 % )
Info: tco from clock "CLK" to destination pin "LED0" through register "C_STATE.R00~_emulated" is 13.513 ns
    Info: + Longest clock path from clock "CLK" to source register is 7.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(2.225 ns) + CELL(0.787 ns) = 4.011 ns; Loc. = LCFF_X47_Y34_N5; Fanout = 2; REG Node = 'Timer_lsl:U1|clk_data'
        Info: 3: + IC(1.463 ns) + CELL(0.000 ns) = 5.474 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'Timer_lsl:U1|clk_data~clkctrl'
        Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 7.009 ns; Loc. = LCFF_X62_Y9_N5; Fanout = 1; REG Node = 'C_STATE.R00~_emulated'
        Info: Total cell delay = 2.323 ns ( 33.14 % )
        Info: Total interconnect delay = 4.686 ns ( 66.86 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.254 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y9_N5; Fanout = 1; REG Node = 'C_STATE.R00~_emulated'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X62_Y9_N4; Fanout = 7; COMB Node = 'C_STATE.R00~head_lut'
        Info: 3: + IC(1.290 ns) + CELL(0.420 ns) = 2.033 ns; Loc. = LCCOMB_X61_Y9_N22; Fanout = 1; COMB Node = 'LED0~0'
        Info: 4: + IC(1.403 ns) + CELL(2.818 ns) = 6.254 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LED0'
        Info: Total cell delay = 3.561 ns ( 56.94 % )
        Info: Total interconnect delay = 2.693 ns ( 43.06 % )
Info: Longest tpd from source pin "RSTG" to destination pin "LED0" is 8.918 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; PIN Node = 'RSTG'
    Info: 2: + IC(1.575 ns) + CELL(0.413 ns) = 2.987 ns; Loc. = LCCOMB_X62_Y9_N4; Fanout = 7; COMB Node = 'C_STATE.R00~head_lut'
    Info: 3: + IC(1.290 ns) + CELL(0.420 ns) = 4.697 ns; Loc. = LCCOMB_X61_Y9_N22; Fanout = 1; COMB Node = 'LED0~0'
    Info: 4: + IC(1.403 ns) + CELL(2.818 ns) = 8.918 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LED0'
    Info: Total cell delay = 4.650 ns ( 52.14 % )
    Info: Total interconnect delay = 4.268 ns ( 47.86 % )
Info: th for register "C_STATE.S0" (data pin = "RSTR", clock pin = "CLK") is 3.896 ns
    Info: + Longest clock path from clock "CLK" to destination register is 7.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(2.225 ns) + CELL(0.787 ns) = 4.011 ns; Loc. = LCFF_X47_Y34_N5; Fanout = 2; REG Node = 'Timer_lsl:U1|clk_data'
        Info: 3: + IC(1.463 ns) + CELL(0.000 ns) = 5.474 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'Timer_lsl:U1|clk_data~clkctrl'
        Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 7.009 ns; Loc. = LCFF_X61_Y9_N15; Fanout = 3; REG Node = 'C_STATE.S0'
        Info: Total cell delay = 2.323 ns ( 33.14 % )
        Info: Total interconnect delay = 4.686 ns ( 66.86 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.379 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 9; PIN Node = 'RSTR'
        Info: 2: + IC(1.557 ns) + CELL(0.150 ns) = 2.706 ns; Loc. = LCCOMB_X62_Y9_N4; Fanout = 7; COMB Node = 'C_STATE.R00~head_lut'
        Info: 3: + IC(0.440 ns) + CELL(0.149 ns) = 3.295 ns; Loc. = LCCOMB_X61_Y9_N14; Fanout = 1; COMB Node = 'WideOr0~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.379 ns; Loc. = LCFF_X61_Y9_N15; Fanout = 3; REG Node = 'C_STATE.S0'
        Info: Total cell delay = 1.382 ns ( 40.90 % )
        Info: Total interconnect delay = 1.997 ns ( 59.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Wed Jun 05 07:58:01 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


