# phased-array-Mux-FPGA
Verilog 93 implementation of a special multiplexer for use in phased arrays 

Inputs are

Direction on x axis
Direction on y axis 

Initial pulse(0)
Pulse A
Pulse B
Pulse A+B


Outputs:

Top left 
Top right 
Bottom left
Bottom right
