17:24:49 INFO  : Registering command handlers for SDK TCF services
17:24:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\GitHub\FPGA_Design\Lab05\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
17:24:51 INFO  : XSCT server has started successfully.
17:24:52 INFO  : Successfully done setting XSCT server connection channel  
17:24:52 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
17:24:52 INFO  : Successfully done setting SDK workspace  
17:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:31 INFO  : 'jtag frequency' command is executed.
17:28:31 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:31 INFO  : Context for 'APU' is selected.
17:28:31 INFO  : System reset is completed.
17:28:34 INFO  : 'after 3000' command is executed.
17:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:37 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:28:37 INFO  : Context for 'APU' is selected.
17:28:37 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:37 INFO  : Context for 'APU' is selected.
17:28:37 INFO  : 'ps7_init' command is executed.
17:28:37 INFO  : 'ps7_post_config' command is executed.
17:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:37 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:37 INFO  : 'con' command is executed.
17:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:37 INFO  : Disconnected from the channel tcfchan#1.
17:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:57 INFO  : 'jtag frequency' command is executed.
17:47:57 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:57 INFO  : Context for 'APU' is selected.
17:47:57 INFO  : System reset is completed.
17:48:00 INFO  : 'after 3000' command is executed.
17:48:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:03 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:48:03 INFO  : Context for 'APU' is selected.
17:48:03 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:48:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:03 INFO  : Context for 'APU' is selected.
17:48:03 INFO  : 'ps7_init' command is executed.
17:48:03 INFO  : 'ps7_post_config' command is executed.
17:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:04 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:04 INFO  : 'con' command is executed.
17:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:04 INFO  : Disconnected from the channel tcfchan#2.
18:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:41:53 INFO  : 'jtag frequency' command is executed.
18:41:53 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:53 INFO  : Context for 'APU' is selected.
18:41:54 INFO  : System reset is completed.
18:41:57 INFO  : 'after 3000' command is executed.
18:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:41:59 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:41:59 INFO  : Context for 'APU' is selected.
18:42:01 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:01 INFO  : Context for 'APU' is selected.
18:42:01 INFO  : 'ps7_init' command is executed.
18:42:01 INFO  : 'ps7_post_config' command is executed.
18:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:02 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:02 INFO  : 'con' command is executed.
18:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:42:02 INFO  : Disconnected from the channel tcfchan#3.
18:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:43:11 INFO  : 'jtag frequency' command is executed.
18:43:11 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:11 INFO  : Context for 'APU' is selected.
18:43:11 INFO  : System reset is completed.
18:43:14 INFO  : 'after 3000' command is executed.
18:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:43:17 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:43:17 INFO  : Context for 'APU' is selected.
18:43:19 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:19 INFO  : Context for 'APU' is selected.
18:43:19 INFO  : 'ps7_init' command is executed.
18:43:19 INFO  : 'ps7_post_config' command is executed.
18:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:19 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:19 INFO  : 'con' command is executed.
18:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:43:19 INFO  : Disconnected from the channel tcfchan#4.
18:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:44:23 INFO  : 'jtag frequency' command is executed.
18:44:23 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:23 INFO  : Context for 'APU' is selected.
18:44:23 INFO  : System reset is completed.
18:44:26 INFO  : 'after 3000' command is executed.
18:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:44:29 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:44:29 INFO  : Context for 'APU' is selected.
18:44:30 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:44:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:30 INFO  : Context for 'APU' is selected.
18:44:30 INFO  : 'ps7_init' command is executed.
18:44:30 INFO  : 'ps7_post_config' command is executed.
18:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:31 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:31 INFO  : 'con' command is executed.
18:44:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:44:31 INFO  : Disconnected from the channel tcfchan#5.
18:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:13 INFO  : 'jtag frequency' command is executed.
18:46:13 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:13 INFO  : Context for 'APU' is selected.
18:46:13 INFO  : System reset is completed.
18:46:16 INFO  : 'after 3000' command is executed.
18:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:18 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:46:18 INFO  : Context for 'APU' is selected.
18:46:20 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:46:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:20 INFO  : Context for 'APU' is selected.
18:46:20 INFO  : 'ps7_init' command is executed.
18:46:20 INFO  : 'ps7_post_config' command is executed.
18:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:21 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:21 INFO  : 'con' command is executed.
18:46:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:46:21 INFO  : Disconnected from the channel tcfchan#6.
18:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:26 INFO  : 'jtag frequency' command is executed.
18:47:26 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:26 INFO  : Context for 'APU' is selected.
18:47:26 INFO  : System reset is completed.
18:47:29 INFO  : 'after 3000' command is executed.
18:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:47:32 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:47:32 INFO  : Context for 'APU' is selected.
18:47:33 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:47:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:33 INFO  : Context for 'APU' is selected.
18:47:34 INFO  : 'ps7_init' command is executed.
18:47:34 INFO  : 'ps7_post_config' command is executed.
18:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:34 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:34 INFO  : 'con' command is executed.
18:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:47:34 INFO  : Disconnected from the channel tcfchan#7.
18:50:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:50:12 INFO  : 'jtag frequency' command is executed.
18:50:12 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:12 INFO  : Context for 'APU' is selected.
18:50:12 INFO  : System reset is completed.
18:50:15 INFO  : 'after 3000' command is executed.
18:50:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:50:17 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:50:18 INFO  : Context for 'APU' is selected.
18:50:19 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:19 INFO  : Context for 'APU' is selected.
18:50:19 INFO  : 'ps7_init' command is executed.
18:50:19 INFO  : 'ps7_post_config' command is executed.
18:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:20 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:20 INFO  : 'con' command is executed.
18:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:50:20 INFO  : Disconnected from the channel tcfchan#8.
18:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:51:03 INFO  : 'jtag frequency' command is executed.
18:51:03 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:03 INFO  : Context for 'APU' is selected.
18:51:03 INFO  : System reset is completed.
18:51:06 INFO  : 'after 3000' command is executed.
18:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:51:09 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:51:09 INFO  : Context for 'APU' is selected.
18:51:11 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:11 INFO  : Context for 'APU' is selected.
18:51:11 INFO  : 'ps7_init' command is executed.
18:51:11 INFO  : 'ps7_post_config' command is executed.
18:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:11 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:11 INFO  : 'con' command is executed.
18:51:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:51:11 INFO  : Disconnected from the channel tcfchan#9.
18:51:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:51:52 INFO  : 'jtag frequency' command is executed.
18:51:52 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:52 INFO  : Context for 'APU' is selected.
18:51:52 INFO  : System reset is completed.
18:51:55 INFO  : 'after 3000' command is executed.
18:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:51:58 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:51:58 INFO  : Context for 'APU' is selected.
18:51:59 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:51:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:59 INFO  : Context for 'APU' is selected.
18:52:00 INFO  : 'ps7_init' command is executed.
18:52:00 INFO  : 'ps7_post_config' command is executed.
18:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:00 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/vivado_prj/vivado_prj.sdk/adder/Debug/adder.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:00 INFO  : 'con' command is executed.
18:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:52:00 INFO  : Disconnected from the channel tcfchan#10.
14:37:12 INFO  : Registering command handlers for SDK TCF services
14:37:13 INFO  : Launching XSCT server: xsct.bat -interactive D:\2019_FPGA_Design\Lab04\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
14:37:20 INFO  : XSCT server has started successfully.
14:37:20 INFO  : Successfully done setting XSCT server connection channel  
