$date
	Thu Feb  5 10:58:52 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux $end
$var wire 1 ! y $end
$var reg 8 " i [7:0] $end
$var reg 3 # s [2:0] $end
$scope module uut $end
$var wire 8 $ i [7:0] $end
$var wire 3 % s [2:0] $end
$var wire 1 & y1 $end
$var wire 1 ' y0 $end
$var wire 1 ! y $end
$scope module m1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 + d $end
$var wire 1 , s0 $end
$var wire 1 - s1 $end
$var reg 1 ' y $end
$upscope $end
$scope module m2 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 c $end
$var wire 1 1 d $end
$var wire 1 2 s0 $end
$var wire 1 3 s1 $end
$var reg 1 & y $end
$upscope $end
$scope module m3 $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 4 s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
03
02
11
00
1/
0.
0-
0,
0+
0*
0)
1(
1'
0&
b0 %
b10100001 $
b0 #
b10100001 "
1!
$end
#10
0!
0'
1&
1,
12
b1 #
b1 %
#20
0&
0,
1-
02
13
b10 #
b10 %
#30
1&
1,
12
b11 #
b11 %
#40
1'
0&
0!
0,
0-
02
03
14
b100 #
b100 %
#50
1!
0'
1&
1,
12
b101 #
b101 %
#60
0!
0&
0,
1-
02
13
b110 #
b110 %
#70
1!
1&
1,
12
b111 #
b111 %
#80
