

================================================================
== Vitis HLS Report for 'operator_Pipeline_VITIS_LOOP_215_1'
================================================================
* Date:           Tue Feb  8 15:34:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_1  |       11|       11|        11|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%den_norm_170 = alloca i32 1"   --->   Operation 15 'alloca' 'den_norm_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%den_norm_271 = alloca i32 1"   --->   Operation 16 'alloca' 'den_norm_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%den_norm_2_019 = alloca i32 1"   --->   Operation 17 'alloca' 'den_norm_2_019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%den_norm_1_020 = alloca i32 1"   --->   Operation 18 'alloca' 'den_norm_1_020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%normalizer_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %normalizer"   --->   Operation 19 'read' 'normalizer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 20 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_4 = load i2 %i" [../src/ban.cpp:215]   --->   Operation 23 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.44ns)   --->   "%icmp_ln215 = icmp_eq  i2 %i_4, i2 3" [../src/ban.cpp:215]   --->   Operation 25 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %.split7, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit.exitStub" [../src/ban.cpp:215]   --->   Operation 27 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i_4, i5 0" [../src/ban.cpp:216]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln216 = add i7 %shl_ln, i7 32" [../src/ban.cpp:216]   --->   Operation 29 'add' 'add_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln216_1 = add i7 %shl_ln, i7 63" [../src/ban.cpp:216]   --->   Operation 30 'add' 'add_ln216_1' <Predicate = (!icmp_ln215)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln216)   --->   "%zext_ln216 = zext i7 %add_ln216" [../src/ban.cpp:216]   --->   Operation 31 'zext' 'zext_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%zext_ln216_1 = zext i7 %add_ln216" [../src/ban.cpp:216]   --->   Operation 32 'zext' 'zext_ln216_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln216_2 = zext i7 %add_ln216_1" [../src/ban.cpp:216]   --->   Operation 33 'zext' 'zext_ln216_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%add_ln216_2 = add i8 %zext_ln216_2, i8 1" [../src/ban.cpp:216]   --->   Operation 34 'add' 'add_ln216_2' <Predicate = (!icmp_ln215)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%zext_ln216_3 = zext i8 %add_ln216_2" [../src/ban.cpp:216]   --->   Operation 35 'zext' 'zext_ln216_3' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%shl_ln216 = shl i128 1, i128 %zext_ln216_3" [../src/ban.cpp:216]   --->   Operation 36 'shl' 'shl_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln216_2, i32 7" [../src/ban.cpp:216]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%select_ln216 = select i1 %tmp, i128 0, i128 %shl_ln216" [../src/ban.cpp:216]   --->   Operation 38 'select' 'select_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%shl_ln216_1 = shl i97 1, i97 %zext_ln216_1" [../src/ban.cpp:216]   --->   Operation 39 'shl' 'shl_ln216_1' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%zext_ln216_4 = zext i97 %shl_ln216_1" [../src/ban.cpp:216]   --->   Operation 40 'zext' 'zext_ln216_4' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln216 = sub i128 %select_ln216, i128 %zext_ln216_4" [../src/ban.cpp:216]   --->   Operation 41 'sub' 'sub_ln216' <Predicate = (!icmp_ln215)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln216)   --->   "%and_ln216 = and i128 %sub_ln216, i128 %p_read" [../src/ban.cpp:216]   --->   Operation 42 'and' 'and_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln216)   --->   "%lshr_ln216 = lshr i128 %and_ln216, i128 %zext_ln216" [../src/ban.cpp:216]   --->   Operation 43 'lshr' 'lshr_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln216)   --->   "%trunc_ln216 = trunc i128 %lshr_ln216" [../src/ban.cpp:216]   --->   Operation 44 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.51ns) (out node of the LUT)   --->   "%xor_ln216 = xor i32 %trunc_ln216, i32 2147483648" [../src/ban.cpp:216]   --->   Operation 45 'xor' 'xor_ln216' <Predicate = (!icmp_ln215)> <Delay = 1.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.44ns)   --->   "%icmp_ln216 = icmp_eq  i2 %i_4, i2 1" [../src/ban.cpp:216]   --->   Operation 46 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.54ns)   --->   "%add_ln215 = add i2 %i_4, i2 1" [../src/ban.cpp:215]   --->   Operation 47 'add' 'add_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln215 = store i2 %add_ln215, i2 %i" [../src/ban.cpp:215]   --->   Operation 48 'store' 'store_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i32 %xor_ln216" [../src/ban.cpp:216]   --->   Operation 49 'bitcast' 'bitcast_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [9/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 50 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 51 [8/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 51 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 52 [7/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 52 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 53 [6/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 53 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 54 [5/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 54 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 55 [4/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 55 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 56 [3/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 56 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 57 [2/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 57 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 58 [1/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 58 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%den_norm_170_load = load i32 %den_norm_170"   --->   Operation 73 'load' 'den_norm_170_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%den_norm_271_load = load i32 %den_norm_271"   --->   Operation 74 'load' 'den_norm_271_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%den_norm_2_019_load = load i32 %den_norm_2_019"   --->   Operation 75 'load' 'den_norm_2_019_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%den_norm_1_020_load = load i32 %den_norm_1_020"   --->   Operation 76 'load' 'den_norm_1_020_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %den_norm_1_020_out, i32 %den_norm_1_020_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %den_norm_2_019_out, i32 %den_norm_2_019_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %den_norm_271_out, i32 %den_norm_271_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %den_norm_170_out, i32 %den_norm_170_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.44>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%den_norm_170_load_1 = load i32 %den_norm_170" [../src/ban.cpp:216]   --->   Operation 59 'load' 'den_norm_170_load_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%den_norm_271_load_1 = load i32 %den_norm_271" [../src/ban.cpp:216]   --->   Operation 60 'load' 'den_norm_271_load_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%den_norm_2_019_load_1 = load i32 %den_norm_2_019" [../src/ban.cpp:216]   --->   Operation 61 'load' 'den_norm_2_019_load_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%den_norm_1_020_load_1 = load i32 %den_norm_1_020" [../src/ban.cpp:216]   --->   Operation 62 'load' 'den_norm_1_020_load_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/ban.cpp:215]   --->   Operation 63 'specloopname' 'specloopname_ln215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.44ns)   --->   "%select_ln216_1 = select i1 %icmp_ln216, i32 %den_norm_2, i32 %den_norm_1_020_load_1" [../src/ban.cpp:216]   --->   Operation 64 'select' 'select_ln216_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 65 [1/1] (0.44ns)   --->   "%select_ln216_2 = select i1 %icmp_ln216, i32 %den_norm_2_019_load_1, i32 %den_norm_2" [../src/ban.cpp:216]   --->   Operation 65 'select' 'select_ln216_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.44ns)   --->   "%select_ln216_3 = select i1 %icmp_ln216, i32 %den_norm_271_load_1, i32 %den_norm_2" [../src/ban.cpp:216]   --->   Operation 66 'select' 'select_ln216_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.44ns)   --->   "%select_ln216_4 = select i1 %icmp_ln216, i32 %den_norm_2, i32 %den_norm_170_load_1" [../src/ban.cpp:216]   --->   Operation 67 'select' 'select_ln216_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_1, i32 %den_norm_1_020" [../src/ban.cpp:216]   --->   Operation 68 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_2, i32 %den_norm_2_019" [../src/ban.cpp:216]   --->   Operation 69 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_3, i32 %den_norm_271" [../src/ban.cpp:216]   --->   Operation 70 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_4, i32 %den_norm_170" [../src/ban.cpp:216]   --->   Operation 71 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ normalizer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den_norm_1_020_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ den_norm_2_019_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ den_norm_271_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ den_norm_170_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010000000000]
den_norm_170          (alloca           ) [ 011111111111]
den_norm_271          (alloca           ) [ 011111111111]
den_norm_2_019        (alloca           ) [ 011111111111]
den_norm_1_020        (alloca           ) [ 011111111111]
normalizer_read       (read             ) [ 011111111110]
p_read                (read             ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
i_4                   (load             ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
icmp_ln215            (icmp             ) [ 011111111110]
empty                 (speclooptripcount) [ 000000000000]
br_ln215              (br               ) [ 000000000000]
shl_ln                (bitconcatenate   ) [ 000000000000]
add_ln216             (add              ) [ 000000000000]
add_ln216_1           (add              ) [ 000000000000]
zext_ln216            (zext             ) [ 000000000000]
zext_ln216_1          (zext             ) [ 000000000000]
zext_ln216_2          (zext             ) [ 000000000000]
add_ln216_2           (add              ) [ 000000000000]
zext_ln216_3          (zext             ) [ 000000000000]
shl_ln216             (shl              ) [ 000000000000]
tmp                   (bitselect        ) [ 000000000000]
select_ln216          (select           ) [ 000000000000]
shl_ln216_1           (shl              ) [ 000000000000]
zext_ln216_4          (zext             ) [ 000000000000]
sub_ln216             (sub              ) [ 000000000000]
and_ln216             (and              ) [ 000000000000]
lshr_ln216            (lshr             ) [ 000000000000]
trunc_ln216           (trunc            ) [ 000000000000]
xor_ln216             (xor              ) [ 011000000000]
icmp_ln216            (icmp             ) [ 011111111111]
add_ln215             (add              ) [ 000000000000]
store_ln215           (store            ) [ 000000000000]
bitcast_ln216         (bitcast          ) [ 010111111110]
den_norm_2            (fdiv             ) [ 010000000001]
den_norm_170_load_1   (load             ) [ 000000000000]
den_norm_271_load_1   (load             ) [ 000000000000]
den_norm_2_019_load_1 (load             ) [ 000000000000]
den_norm_1_020_load_1 (load             ) [ 000000000000]
specloopname_ln215    (specloopname     ) [ 000000000000]
select_ln216_1        (select           ) [ 000000000000]
select_ln216_2        (select           ) [ 000000000000]
select_ln216_3        (select           ) [ 000000000000]
select_ln216_4        (select           ) [ 000000000000]
store_ln216           (store            ) [ 000000000000]
store_ln216           (store            ) [ 000000000000]
store_ln216           (store            ) [ 000000000000]
store_ln216           (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
den_norm_170_load     (load             ) [ 000000000000]
den_norm_271_load     (load             ) [ 000000000000]
den_norm_2_019_load   (load             ) [ 000000000000]
den_norm_1_020_load   (load             ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="normalizer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalizer"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="den_norm_1_020_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den_norm_1_020_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="den_norm_2_019_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den_norm_2_019_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="den_norm_271_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den_norm_271_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="den_norm_170_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den_norm_170_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="den_norm_170_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den_norm_170/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="den_norm_271_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den_norm_271/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="den_norm_2_019_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den_norm_2_019/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="den_norm_1_020_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den_norm_1_020/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="normalizer_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="normalizer_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="0"/>
<pin id="91" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln0_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln0_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="den_norm_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_4_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln215_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shl_ln_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln216_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln216_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln216_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln216_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln216_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln216_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln216_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="shl_ln216_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln216/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln216_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="128" slack="0"/>
<pin id="200" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln216/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln216_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln216_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln216_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="97" slack="0"/>
<pin id="212" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln216_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="0"/>
<pin id="216" dir="0" index="1" bw="97" slack="0"/>
<pin id="217" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln216_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="128" slack="0"/>
<pin id="222" dir="0" index="1" bw="128" slack="0"/>
<pin id="223" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln216/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="lshr_ln216_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="128" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln216/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln216_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="128" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln216_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln216/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln216_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln215_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln215_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="2" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bitcast_ln216_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln216/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="den_norm_170_load_1_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="10"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den_norm_170_load_1/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="den_norm_271_load_1_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="10"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den_norm_271_load_1/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="den_norm_2_019_load_1_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="10"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den_norm_2_019_load_1/11 "/>
</bind>
</comp>

<comp id="272" class="1004" name="den_norm_1_020_load_1_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="10"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den_norm_1_020_load_1/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln216_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="10"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln216_1/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln216_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="10"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln216_2/11 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln216_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="10"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="1"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln216_3/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln216_4_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="10"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln216_4/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln216_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="10"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln216_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="10"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/11 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln216_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="10"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/11 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln216_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="10"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/11 "/>
</bind>
</comp>

<comp id="319" class="1004" name="den_norm_170_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="9"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den_norm_170_load/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="den_norm_271_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="9"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den_norm_271_load/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="den_norm_2_019_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="9"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den_norm_2_019_load/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="den_norm_1_020_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="9"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den_norm_1_020_load/10 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="342" class="1005" name="den_norm_170_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="9"/>
<pin id="344" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="den_norm_170 "/>
</bind>
</comp>

<comp id="349" class="1005" name="den_norm_271_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="9"/>
<pin id="351" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="den_norm_271 "/>
</bind>
</comp>

<comp id="356" class="1005" name="den_norm_2_019_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="9"/>
<pin id="358" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="den_norm_2_019 "/>
</bind>
</comp>

<comp id="363" class="1005" name="den_norm_1_020_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="9"/>
<pin id="365" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="den_norm_1_020 "/>
</bind>
</comp>

<comp id="370" class="1005" name="normalizer_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="normalizer_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln215_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="9"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="379" class="1005" name="xor_ln216_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln216 "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln216_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="10"/>
<pin id="386" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="392" class="1005" name="bitcast_ln216_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln216 "/>
</bind>
</comp>

<comp id="397" class="1005" name="den_norm_2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="den_norm_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="60" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="60" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="131" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="140" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="148" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="148" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="154" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="172" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="182" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="164" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="196" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="88" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="160" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="131" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="131" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="269" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="266" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="263" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="275" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="281" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="287" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="293" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="338"><net_src comp="62" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="345"><net_src comp="66" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="352"><net_src comp="70" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="359"><net_src comp="74" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="366"><net_src comp="78" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="373"><net_src comp="82" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="378"><net_src comp="134" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="236" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="387"><net_src comp="242" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="395"><net_src comp="259" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="400"><net_src comp="122" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="293" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: den_norm_1_020_out | {10 }
	Port: den_norm_2_019_out | {10 }
	Port: den_norm_271_out | {10 }
	Port: den_norm_170_out | {10 }
 - Input state : 
	Port: operator/_Pipeline_VITIS_LOOP_215_1 : p_read14 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_215_1 : normalizer | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln215 : 2
		br_ln215 : 3
		shl_ln : 2
		add_ln216 : 3
		add_ln216_1 : 3
		zext_ln216 : 4
		zext_ln216_1 : 4
		zext_ln216_2 : 4
		add_ln216_2 : 5
		zext_ln216_3 : 6
		shl_ln216 : 7
		tmp : 6
		select_ln216 : 8
		shl_ln216_1 : 5
		zext_ln216_4 : 6
		sub_ln216 : 9
		and_ln216 : 10
		lshr_ln216 : 10
		trunc_ln216 : 11
		xor_ln216 : 12
		icmp_ln216 : 2
		add_ln215 : 2
		store_ln215 : 3
	State 2
		den_norm_2 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 11
		select_ln216_1 : 1
		select_ln216_2 : 1
		select_ln216_3 : 1
		select_ln216_4 : 1
		store_ln216 : 2
		store_ln216 : 2
		store_ln216 : 2
		store_ln216 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln216_fu_226     |    0    |   423   |
|----------|----------------------------|---------|---------|
|          |     select_ln216_fu_196    |    0    |   107   |
|          |    select_ln216_1_fu_275   |    0    |    32   |
|  select  |    select_ln216_2_fu_281   |    0    |    32   |
|          |    select_ln216_3_fu_287   |    0    |    32   |
|          |    select_ln216_4_fu_293   |    0    |    32   |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln216_fu_214      |    0    |   135   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln216_fu_220      |    0    |   128   |
|----------|----------------------------|---------|---------|
|          |      add_ln216_fu_148      |    0    |    14   |
|    add   |     add_ln216_1_fu_154     |    0    |    14   |
|          |     add_ln216_2_fu_172     |    0    |    14   |
|          |      add_ln215_fu_248      |    0    |    9    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln216_fu_236      |    0    |    32   |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln216_fu_182      |    0    |    16   |
|          |     shl_ln216_1_fu_204     |    0    |    14   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln215_fu_134     |    0    |    8    |
|          |      icmp_ln216_fu_242     |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | normalizer_read_read_fu_82 |    0    |    0    |
|          |      p_read_read_fu_88     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    write_ln0_write_fu_94   |    0    |    0    |
|   write  |   write_ln0_write_fu_101   |    0    |    0    |
|          |   write_ln0_write_fu_108   |    0    |    0    |
|          |   write_ln0_write_fu_115   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fdiv   |         grp_fu_122         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_140       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln216_fu_160     |    0    |    0    |
|          |     zext_ln216_1_fu_164    |    0    |    0    |
|   zext   |     zext_ln216_2_fu_168    |    0    |    0    |
|          |     zext_ln216_3_fu_178    |    0    |    0    |
|          |     zext_ln216_4_fu_210    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_188         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln216_fu_232     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1050  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| bitcast_ln216_reg_392 |   32   |
|  den_norm_170_reg_342 |   32   |
| den_norm_1_020_reg_363|   32   |
|  den_norm_271_reg_349 |   32   |
| den_norm_2_019_reg_356|   32   |
|   den_norm_2_reg_397  |   32   |
|       i_reg_335       |    2   |
|   icmp_ln215_reg_375  |    1   |
|   icmp_ln216_reg_384  |    1   |
|normalizer_read_reg_370|   32   |
|   xor_ln216_reg_379   |   32   |
+-----------------------+--------+
|         Total         |   260  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_122 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1050  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   260  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   260  |  1059  |
+-----------+--------+--------+--------+
