(* use_dsp48="no" *) (* use_dsp="no" *) module top #(parameter param13 = (8'ha4)) (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h41):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire [(2'h3):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire12;
  wire [(3'h5):(1'h0)] wire11;
  wire [(2'h3):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire9;
  wire signed [(2'h3):(1'h0)] wire8;
  wire [(4'hb):(1'h0)] wire7;
  wire [(4'ha):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(4'hb):(1'h0)] wire4;
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = (wire1 ? (^(^wire3)) : $unsigned($unsigned($unsigned(wire0))));
  assign wire5 = wire2[(1'h1):(1'h1)];
  assign wire6 = ((8'hb0) < ($signed(wire0) > ({(8'h9e)} ?
                     $signed(wire2) : ((8'ha7) ? wire4 : wire3))));
  assign wire7 = wire3[(1'h0):(1'h0)];
  assign wire8 = ((&(+(^~wire1))) <<< wire1[(1'h1):(1'h1)]);
  assign wire9 = {(wire6[(4'h8):(1'h0)] ^ $unsigned((wire1 && wire2)))};
  assign wire10 = {wire2};
  assign wire11 = {($unsigned((~^wire1)) >> wire5)};
  assign wire12 = wire3[(1'h0):(1'h0)];
endmodule