# T9000 Transputer Core

[![CI](https://github.com/agentdavo/t800/actions/workflows/ci.yml/badge.svg)](https://github.com/agentdavo/t800/actions/workflows/ci.yml)

A modern SpinalHDL implementation of the T9000 Transputer architecture featuring advanced plugin-based design, IEEE 754 floating-point compliance, and comprehensive T9000 specification adherence.

‚ö†Ô∏è **Current Status**: Major pipeline architecture redesign in progress to implement proper 5-stage pipeline with SpinalHDL Pipeline API.

## Overview

This project implements a complete T9000 Transputer processor using SpinalHDL's advanced FiberPlugin architecture. The design emphasizes modularity, correctness, and modern hardware description practices while maintaining full compatibility with Transputer instruction set architecture.

### Key Features

- **Complete T9000 Implementation**: Full instruction set, memory management, and communication subsystems
- **Modern Architecture**: Plugin-based design using SpinalHDL FiberPlugin system
- **IEEE 754 Compliance**: Hardware floating-point unit with full standard compliance
- **Advanced Memory System**: Hierarchical cache architecture with BMB bus integration
- **Process Management**: Hardware scheduler with multi-queue process management
- **Communication Links**: DS-Link implementation for transputer-to-transputer communication
- **Performance Monitoring**: Integrated profiling and analysis capabilities

### Architecture Highlights

- **Three-Register Stack**: Hardware evaluation stack (A, B, C registers) per T9000 specification
- **Pipeline Design**: 5-stage pipeline using SpinalHDL Pipeline API for automatic register management
- **Service-Oriented**: Plugin communication via well-defined service interfaces
- **Database-Driven Configuration**: Typed configuration management across plugins
- **Multi-Bus Architecture**: Moving from single 128-bit bus to original T9000's four 32-bit crossbar design
- **Parallel Execution**: ALU and FPU operating in parallel using CtrlLaneApi

## Quick Start

### Prerequisites

- **SBT 1.5+**: Scala build tool
- **Java 11+**: JVM runtime
- **SpinalHDL 1.12.2**: Hardware description framework

### Build and Test

```bash
# Clone repository
git clone --recursive https://github.com/agentdavo/t800.git
cd t800

# Format code
sbt scalafmtAll

# Run tests
sbt test

# Generate T9000 Verilog
sbt "runMain transputer.T9000Generate --word-width 32 --link-count 4 --fpu true"

# Minimal configuration test
sbt bareBonesTest
```

### Configuration Options

```bash
# T9000 generation with options
sbt "runMain transputer.T9000Generate [options]"

Options:
  --word-width N      CPU data width (32/64 bits)
  --link-count N      Number of DS-Links (1-8)
  --fpu BOOL         Enable floating-point unit
  --cache-size N     Main cache size in KB
  --scheduler BOOL   Enable process scheduler
  --debug BOOL       Enable debug interfaces
```

## Architecture

### Plugin System

The T9000 core is built using SpinalHDL's FiberPlugin architecture, enabling:

- **Hot-swappable subsystems**: Each major component is an independent plugin
- **Service-based communication**: Well-defined interfaces between components  
- **Dependency injection**: Automatic plugin discovery and wiring
- **Concurrent elaboration**: Fiber-based out-of-order hardware generation

### Core Plugin Categories

| Category | Plugins | Purpose |
|----------|---------|---------|
| **Pipeline** | `PipelinePlugin`, `PipelineBuilderPlugin` | Stage structure and connections |
| **Execution** | `FetchPlugin`, `StackPlugin`, `FpuPlugin` | Instruction processing units |
| **Memory** | `MainCachePlugin`, `WorkspaceCachePlugin`, `MemoryManagementPlugin` | Cache hierarchy and MMU |
| **System** | `TransputerPlugin`, `SchedulerPlugin`, `TimerPlugin` | Core system services |
| **Communication** | `VcpPlugin`, `PmiPlugin` | External interfaces |

### Instruction Set Architecture

The T9000 implements the complete Transputer instruction set with modern enhancements:

#### Primary Instructions (Direct Encoding)
```assembly
j <addr>        # Jump direct
jc <addr>       # Jump conditional  
call <addr>     # Function call
cj <addr>       # Conditional jump
ajw <n>         # Adjust workspace
ldl <n>         # Load local
stl <n>         # Store local
ldnl <n>        # Load non-local
stnl <n>        # Store non-local
ldlp <n>        # Load local pointer
ldnlp <n>       # Load non-local pointer
ldc <const>     # Load constant
adc <const>     # Add constant
eqc <const>     # Equal constant
```

#### Secondary Instructions (0xF0 + Operand)
```assembly
# Stack Operations
rev             # Reverse top two
dup             # Duplicate top
pop             # Pop stack top

# Arithmetic
add             # Add (B + A ‚Üí A)
sub             # Subtract (B - A ‚Üí A)  
mul             # Multiply
div             # Divide
rem             # Remainder

# Bitwise
and             # Bitwise AND
or              # Bitwise OR
xor             # Bitwise XOR
not             # Bitwise NOT
shl             # Shift left
shr             # Shift right

# Floating Point (T9000 Direct)
fpadd           # FP add
fpsub           # FP subtract  
fpmul           # FP multiply
fpdiv           # FP divide
fpremfirst      # FP remainder first
fpremstep       # FP remainder step

# Process Management
start           # Start process
stopp           # Stop process
runp            # Run process
endp            # End process

# Memory Operations
move            # Block move
move2d          # 2D block move
in              # Channel input
out             # Channel output
```

### Memory Architecture

#### Three-Register Evaluation Stack
```
Areg (32-bit)   ‚Üê Top of stack (most recent)
Breg (32-bit)   ‚Üê Second value  
Creg (32-bit)   ‚Üê Third value
     ‚Üì
Workspace Memory ‚Üê Spill area for deeper values
```

#### Address Spaces
- **Code Space**: Program memory with instruction fetch
- **Data Space**: Variable storage and heap
- **Workspace**: Local variables and expression stack
- **Channel Space**: Communication buffers

#### Cache Hierarchy
```
CPU Core
    ‚Üì
Main Cache (16KB, 4-way associative)
    ‚Üì  
Workspace Cache (32 words, direct-mapped)
    ‚Üì
System Bus (128-bit BMB)
    ‚Üì
External Memory
```

### Floating-Point Unit

The T9000 FPU provides IEEE 754-compliant operations:

- **Precision**: 32-bit and 64-bit IEEE 754
- **Operations**: Add, subtract, multiply, divide, remainder, conversion
- **Modes**: Round to nearest, round toward zero, round up, round down
- **Exceptions**: Overflow, underflow, invalid operation, divide by zero
- **Performance**: Single-cycle throughput for most operations

### Process Management

Hardware scheduler implementing T9000 process model:

- **Process States**: Running, ready, waiting, suspended
- **Priority Queues**: High and low priority ready queues
- **Time Slicing**: Configurable quantum with timer integration
- **Synchronization**: Channel-based communication primitives
- **Context Switching**: Hardware-assisted with minimal overhead

## Current Development Focus

### Pipeline Architecture Redesign üöß

We are currently redesigning the pipeline to match the authentic T9000 architecture:

**Previous Implementation Issues:**
- ALU operations executed in decode stage (incorrect)
- Single 128-bit bus with complex up/downsizers
- Manual register management prone to timing issues

**New Implementation (In Progress):**
- **Stage 1**: Fetch/Group with instruction buffering
- **Stage 2**: Local/Decode with workspace cache access
- **Stage 3**: Address/Cache with main cache access
- **Stage 4**: Execute with parallel ALU/FPU units
- **Stage 5**: Writeback with proper hazard handling

**Key Improvements:**
- SpinalHDL Pipeline API for automatic register management
- Multi-lane execution for parallel ALU/FPU
- Four 32-bit buses matching original T9000 crossbar
- Proper timing closure for high-frequency operation

## Documentation

### T9000 Architecture & Specification
- [`doc/T9000_SECONDARY_IINSTRUCTIONS.md`](doc/T9000_SECONDARY_IINSTRUCTIONS.md) - **Complete T9000 instruction set (Tables 6.9-6.37)**
- [`doc/T9000_REGISTERS.md`](doc/T9000_REGISTERS.md) - **Complete T9000 register set, status bits, and shadow registers**
- [`doc/T9000_PROCESS_CONTROL_TRAPS.md`](doc/T9000_PROCESS_CONTROL_TRAPS.md) - **Process scheduling, memory protection, and trap handling**
- [`doc/T9000_PIPELINE_REDESIGN.md`](doc/T9000_PIPELINE_REDESIGN.md) - Overall architecture transition
- [`doc/T9000_5STAGE_PIPELINE.md`](doc/T9000_5STAGE_PIPELINE.md) - 5-stage implementation details
- [`doc/T9000_SPINALHDL_PIPELINE.md`](doc/T9000_SPINALHDL_PIPELINE.md) - SpinalHDL Pipeline API usage
- [`doc/T9000_TIMING_ANALYSIS.md`](doc/T9000_TIMING_ANALYSIS.md) - High-frequency design
- [`doc/T9000_INTERRUPT_MODEL.md`](doc/T9000_INTERRUPT_MODEL.md) - Unified interrupt/event/timer model
- [`doc/T9000_PIPELINE_OPTIMIZATION.md`](doc/T9000_PIPELINE_OPTIMIZATION.md) - Pipeline optimization

### SpinalHDL References
- [`doc/SpinalHDL_api.md`](doc/SpinalHDL_api.md) - Pipeline DSL and plugin API
- [`doc/SpinalHDL_bmb.md`](doc/SpinalHDL_bmb.md) - BMB bus system guide
- [`doc/SPINALHDL_AFIX.md`](doc/SPINALHDL_AFIX.md) - AFix fixed-point arithmetic
- [`doc/SPINALHDL_IMPLEMENTATION_SUMMARY.md`](doc/SPINALHDL_IMPLEMENTATION_SUMMARY.md) - Implementation status

### Core Architecture
- [`doc/Transputer_core.md`](doc/Transputer_core.md) - CPU architecture overview
- [`CLAUDE.md`](CLAUDE.md) - Development guide for AI assistance
- [`AGENTS.md`](AGENTS.md) - Development workflow and milestones

## T9000 Instruction Table Implementation

The T9000 implementation follows a systematic approach where each instruction table from the T9000 manual maps to a dedicated plugin.

### Core Instructions (Priority 1) üèÅ

| Plugin | Table | Instructions | Status | Features |
|--------|-------|-------------|---------|----------|
| **ArithmeticPlugin** | 6.9 | `add`, `sub`, `mul`, `div`, `and`, `or`, `xor` | ‚úÖ Complete | Basic ALU operations |
| **GeneralPlugin** | 6.17 | `rev`, `dup`, `pop`, `nop`, `mint` | ‚úÖ Partial | Stack manipulation |
| **FpuPlugin** | 6.32-37 | `fpadd`, `fpsub`, `fpmul`, `fpdiv`, etc. | ‚úÖ Implemented | IEEE 754 operations |
| **ControlFlowPlugin** | 6.11 | `ret`, `ldpi`, `gajw`, `gcall`, `lend` | üîÑ In Progress | Jump/call instructions |
| **IndexingPlugin** | 6.13 | `bsub`, `wsub`, `lb`, `sb`, `ldl`, `stl` | üîÑ In Progress | Memory operations |

### Extended Operations (Priority 2) üèÖ

| Plugin | Table | Instructions | Status | Features |
|--------|-------|-------------|---------|----------|
| **LongArithPlugin** | 6.10 | `ladd`, `lsub`, `lmul`, `ldiv` | ‚è≥ Planned | 64-bit arithmetic |
| **RangeCheckPlugin** | 6.14 | `cir`, `cb`, `cs`, `cword` | ‚è≥ Planned | Bounds checking |
| **TimerPlugin** | 6.18 | `ldtimer`, `sttimer`, `tin`, `talt` | ‚úÖ Framework | Timer operations |
| **SchedulePlugin** | 6.25-26 | `startp`, `endp`, `runp`, `stopp` | ‚úÖ Framework | Process scheduling |

### System Features (Priority 3) üõ†Ô∏è

| Plugin | Table | Instructions | Status | Features |
|--------|-------|-------------|---------|----------|
| **IOPlugin** | 6.19-20 | `in`, `out`, `vin`, `vout` | ‚è≥ Planned | Channel I/O |
| **ChannelPlugin** | 6.21 | `chantype`, `initvlcb`, `setchmode` | ‚è≥ Planned | Virtual channels |
| **AlternativePlugin** | 6.24 | `alt`, `altwt`, `enbc`, `disc` | ‚è≥ Planned | ALT constructs |
| **InterruptPlugin** | 6.27 | `intdis`, `intenb`, `ldshadow` | ‚è≥ Planned | Interrupt handling |
| **ProtectionPlugin** | 6.28 | `ldth`, `selth`, `goprot` | ‚úÖ Framework | Memory protection |

### Advanced Features (Priority 4) üéÜ

| Plugin | Table | Instructions | Status | Features |
|--------|-------|-------------|---------|----------|
| **BlockMovePlugin** | 6.12 | `move`, `move2dinit`, `move2dall` | ‚è≥ Planned | Block operations |
| **BitOpsPlugin** | 6.16 | `crcword`, `crcbyte`, `bitcnt` | ‚è≥ Planned | CRC & bit manipulation |
| **ResourcePlugin** | 6.22 | `grant`, `enbg`, `disg`, `mkrc` | ‚è≥ Planned | Resource management |
| **SemaphorePlugin** | 6.23 | `wait`, `signal` | ‚è≥ Planned | Synchronization |
| **SystemPlugin** | 6.29-30 | `testpranal`, `ldconf`, `stconf` | ‚è≥ Planned | System configuration |

### Development Phases

**Phase 1: Core Infrastructure ‚úÖ**
- 5-stage pipeline with hardware grouper
- Register file (35+ registers) + 3-register stack 
- Cache hierarchy (16KB main + 32-word workspace)
- Memory protection and process management

**Phase 2: Instruction Implementation üîÑ**
- Systematic plugin development per instruction table
- Pipeline stage assignment and data flow
- Error handling and exception generation

**Phase 3: Integration & Optimization ‚è≥**
- Multi-cycle operation support (CtrlLane API)
- Performance tuning and hazard resolution
- T9000 compliance verification
- FPGA synthesis and timing closure

## Testing

### Unit Tests
```bash
# Run specific component tests
sbt "testOnly transputer.T9000StackSpec"        # Stack operations
sbt "testOnly transputer.T9000MainCacheSpec"    # Cache system  
sbt "testOnly transputer.T9000FpuSpec"          # Floating-point
sbt "testOnly transputer.T9000SchedulerSpec"    # Process scheduler
```

### Integration Tests
```bash
# Full system tests
sbt "testOnly transputer.T9000IntegrationSpec"  # Complete system
sbt "testOnly transputer.T9000BootRomSpec"      # Boot ROM execution
```

### Simulation
```bash
# Interactive simulation
sbt "test:runMain transputer.T9000CoreSim"

# Boot ROM simulation  
sbt "test:runMain transputer.BootRomFetchSim"
```

## Synthesis

### FPGA Targets
```bash
# Generate bitstream for ECP5
sbt synth

# View resource utilization
sbt report
```

### Supported Devices
- **Lattice ECP5**: Primary target (LFE5U-45F)
- **Xilinx 7-Series**: Artix-7, Kintex-7 (experimental)
- **Intel Cyclone V**: 5CGXFC7 (experimental)

## Plugin Architecture

### Directory Structure

The T9000 implementation follows a systematic plugin-per-instruction-table approach:

```
src/main/scala/transputer/plugins/
‚îú‚îÄ‚îÄ arithmetic/         # Table 6.9: Basic arithmetic & logical operations
‚îÇ   ‚îú‚îÄ‚îÄ Service.scala   # ArithmeticService interface (‚úÖ Implemented)
‚îÇ   ‚îî‚îÄ‚îÄ ArithmeticPlugin.scala
‚îú‚îÄ‚îÄ longarith/          # Table 6.10: 64-bit arithmetic operations  
‚îÇ   ‚îú‚îÄ‚îÄ Service.scala   # LongArithService interface (‚úÖ Implemented)
‚îÇ   ‚îî‚îÄ‚îÄ LongArithPlugin.scala
‚îú‚îÄ‚îÄ controlflow/        # Table 6.11: Jump and call instructions
‚îÇ   ‚îú‚îÄ‚îÄ Service.scala   # ControlFlowService interface (‚úÖ Implemented)
‚îÇ   ‚îî‚îÄ‚îÄ ControlFlowPlugin.scala
‚îú‚îÄ‚îÄ indexing/           # Table 6.13: Array indexing and memory operations
‚îÇ   ‚îú‚îÄ‚îÄ Service.scala   # IndexingService interface (‚úÖ Implemented) 
‚îÇ   ‚îî‚îÄ‚îÄ IndexingPlugin.scala
‚îú‚îÄ‚îÄ general/            # Table 6.17: General stack operations
‚îÇ   ‚îú‚îÄ‚îÄ Service.scala   # GeneralService interface (‚úÖ Implemented)
‚îÇ   ‚îî‚îÄ‚îÄ GeneralPlugin.scala
‚îú‚îÄ‚îÄ [15+ more plugin directories...]
‚îú‚îÄ‚îÄ fpu/                # Tables 6.32-6.37: Floating-point operations
‚îÇ   ‚îú‚îÄ‚îÄ Service.scala   # FpuService interface (‚úÖ Existing)
‚îÇ   ‚îú‚îÄ‚îÄ FpuPlugin.scala # FPU implementation (‚úÖ Existing)
‚îÇ   ‚îú‚îÄ‚îÄ Adder.scala     # FP adder hardware (‚úÖ Existing)
‚îÇ   ‚îî‚îÄ‚îÄ Utils.scala     # FP utilities (‚úÖ Existing)
‚îî‚îÄ‚îÄ [existing infrastructure plugins...]
```

### Plugin Development Guidelines

Each instruction table plugin follows a consistent structure:

1. **Service Interface** (`Service.scala`)
```scala
package transputer.plugins.arithmetic

trait ArithmeticService {
  def isArithOp(opcode: Bits): Bool
  def executeOp(op: ArithOp.C, operandA: UInt, operandB: UInt): ArithResult
  def getLatency(op: ArithOp.C): Int
}

case class ArithResult() extends Bundle {
  val result = UInt(32 bits)
  val overflow = Bool()
  val carry = Bool()
  val zero = Bool()
}
```

2. **Plugin Implementation** (`Plugin.scala`)
```scala
class ArithmeticPlugin extends FiberPlugin {
  during setup new Area {
    addService(new ArithmeticService { ... })
  }
  
  during build new Area {
    val pipe = host[PipelineStageService]
    // Implement in Execute stage (Stage 4)
    val executeStage = new Area {
      val opcode = pipe.memory(Global.OPCODE)
      when(isArithmeticInstruction(opcode)) {
        // Hardware implementation
      }
    }
  }
}
```

3. **T9000 Integration**
   - Each plugin recognizes specific opcodes from its instruction table
   - Operations execute in appropriate pipeline stages
   - Service interfaces enable inter-plugin communication
   - Error handling integrated with protection system

### Development Guidelines

- **Service Interfaces**: Define clean contracts between plugins
- **Pipeline Stage Assignment**: Place operations in correct T9000 pipeline stages
- **Instruction Table Mapping**: One plugin per T9000 instruction table
- **Error Handling**: Generate appropriate exceptions and traps
- **Testing**: Comprehensive unit tests per plugin with SpinalSim

### Critical SpinalHDL Files for T9000 Development

**Pipeline API (Essential for T9000 redesign):**
```
ext/SpinalHDL/lib/src/main/scala/spinal/lib/misc/pipeline/*.scala
‚îú‚îÄ‚îÄ package.scala          # Payload type definitions
‚îú‚îÄ‚îÄ Node.scala             # Pipeline node base classes
‚îú‚îÄ‚îÄ CtrlLink.scala         # Stage control and bypass
‚îú‚îÄ‚îÄ Builder.scala          # StageCtrlPipeline implementation
‚îî‚îÄ‚îÄ StageLink.scala        # Stage-to-stage connections
```

**Plugin Architecture:**
```
ext/SpinalHDL/lib/src/main/scala/spinal/lib/misc/plugin/*.scala
‚îú‚îÄ‚îÄ FiberPlugin.scala      # Base plugin class
‚îú‚îÄ‚îÄ Host.scala             # Plugin host and service discovery
‚îî‚îÄ‚îÄ Fiber.scala            # Concurrent elaboration
```

**Bus System:**
```
ext/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/*.scala
‚îú‚îÄ‚îÄ Bmb.scala              # BMB bus definition
‚îú‚îÄ‚îÄ BmbArbiter.scala       # Multi-master arbitration
‚îú‚îÄ‚îÄ BmbUpSizerBridge.scala # Width conversion
‚îî‚îÄ‚îÄ BmbDownSizerBridge.scala
```

**Advanced Features:**
```
ext/SpinalHDL/core/src/main/scala/spinal/core/fiber/*.scala   # Fiber system
ext/SpinalHDL/core/src/main/scala/spinal/core/AFix.scala      # Fixed-point arithmetic
ext/SpinalHDL/lib/src/main/scala/spinal/lib/generator/*.scala # Code generation
```

## Performance

### Resource Utilization (ECP5-45F)
- **Logic Elements**: ~15,000 LEs (30% utilization)  
- **Memory**: 512KB embedded RAM (70% utilization)
- **DSP Blocks**: 8 multipliers (20% utilization)
- **Clock Speed**: 100MHz target frequency

### Benchmark Results
- **Dhrystone**: 95 DMIPS @ 100MHz
- **CoreMark**: 285 CoreMark @ 100MHz  
- **FP Performance**: 80 MFLOPS single-precision

## Contributing

### Development Workflow
1. **Clone**: `git clone --recursive https://github.com/agentdavo/t800.git`
2. **Branch**: Create feature branch from `main`
3. **Develop**: Follow plugin development guidelines
4. **Test**: Run `sbt scalafmtAll && sbt test`
5. **Submit**: Create pull request with `[M-n] description` format

### Coding Standards
- **Scala Style**: Follow scalafmt configuration
- **SpinalHDL**: Use modern SpinalHDL patterns
- **Comments**: Document complex hardware behavior
- **Testing**: Include unit tests for new functionality

## License

This project is licensed under the MIT License - see [LICENSE](LICENSE) file for details.

## Acknowledgments

- **SpinalHDL Team**: For the excellent hardware description framework
- **Transputer Community**: For preserving the architectural knowledge
- **Original Inmos Engineers**: For creating the Transputer architecture

---

**Note**: This is a clean-room implementation based on publicly available T9000 documentation and the architectural insights from the included GCC Transputer compiler reference.