{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709023978153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709023978154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 27 16:52:58 2024 " "Processing started: Tue Feb 27 16:52:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709023978154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023978154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CMDSCI -c CMDSCI " "Command: quartus_map --read_settings_files=on --write_settings_files=off CMDSCI -c CMDSCI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023978154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709023978788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709023978789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx " "Found entity 1: Uart_Tx" {  } { { "RS422_20240114/UART/UART_TX.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TX.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/uart/uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TB " "Found entity 1: UART_TB" {  } { { "RS422_20240114/UART/UART_TB.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Rx " "Found entity 1: Uart_Rx" {  } { { "RS422_20240114/UART/UART_RX.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_RX.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "RS422_20240114/UART/UART.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/uart/baud_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/uart/baud_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_tx " "Found entity 1: Baud_tx" {  } { { "RS422_20240114/UART/Baud_tx.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/Baud_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/uart/baud_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/uart/baud_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_rx " "Found entity 1: Baud_rx" {  } { { "RS422_20240114/UART/Baud_rx.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/Baud_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/uart_rst_n.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/uart_rst_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_rst_n " "Found entity 1: Uart_rst_n" {  } { { "RS422_20240114/Uart_rst_n.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/Uart_rst_n.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/timingctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/timingctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 timingctrl " "Found entity 1: timingctrl" {  } { { "RS422_20240114/timingctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/timingctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/sttxctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/sttxctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sttxctrl " "Found entity 1: sttxctrl" {  } { { "RS422_20240114/sttxctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/sttxctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/reply.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/reply.v" { { "Info" "ISGN_ENTITY_NAME" "1 reply " "Found entity 1: reply" {  } { { "RS422_20240114/reply.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/reply.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/pulsed.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/pulsed.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsed " "Found entity 1: pulsed" {  } { { "RS422_20240114/pulsed.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/pulsed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/mux5to1.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "RS422_20240114/mux5to1.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/mux5to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/mux1to5.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/mux1to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1to5 " "Found entity 1: mux1to5" {  } { { "RS422_20240114/mux1to5.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/mux1to5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "RS422_20240114/fifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/fifo.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/counter_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/counter_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_32b " "Found entity 1: counter_32b" {  } { { "RS422_20240114/counter_32b.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter_32b.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/cmdtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/cmdtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdtype " "Found entity 1: cmdtype" {  } { { "RS422_20240114/cmdtype.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/cmdtype.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/cmdtxctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/cmdtxctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdtxctrl " "Found entity 1: cmdtxctrl" {  } { { "RS422_20240114/cmdtxctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/cmdtxctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/cmdrxctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/cmdrxctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdrxctrl " "Found entity 1: cmdrxctrl" {  } { { "RS422_20240114/cmdrxctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/cmdrxctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/cmdlength.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/cmdlength.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdlength " "Found entity 1: cmdlength" {  } { { "RS422_20240114/cmdlength.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/cmdlength.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_20240114/cmdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rs422_20240114/cmdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdfifo " "Found entity 1: cmdfifo" {  } { { "RS422_20240114/cmdfifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/cmdfifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci/valid_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sci/valid_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 valid_data " "Found entity 1: valid_data" {  } { { "SCI/valid_data.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/valid_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci/upload.v 1 1 " "Found 1 design units, including 1 entities, in source file sci/upload.v" { { "Info" "ISGN_ENTITY_NAME" "1 upload " "Found entity 1: upload" {  } { { "SCI/upload.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/upload.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci/rx_stop.v 1 1 " "Found 1 design units, including 1 entities, in source file sci/rx_stop.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_stop " "Found entity 1: rx_stop" {  } { { "SCI/rx_stop.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/rx_stop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A decoder.v(64) " "Verilog HDL Declaration information at decoder.v(64): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709023984850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B decoder.v(65) " "Verilog HDL Declaration information at decoder.v(65): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709023984850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C decoder.v(66) " "Verilog HDL Declaration information at decoder.v(66): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709023984850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D decoder.v(67) " "Verilog HDL Declaration information at decoder.v(67): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709023984850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E decoder.v(68) " "Verilog HDL Declaration information at decoder.v(68): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709023984850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F decoder.v(70) " "Verilog HDL Declaration information at decoder.v(70): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709023984850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G decoder.v(71) " "Verilog HDL Declaration information at decoder.v(71): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709023984851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H decoder.v(72) " "Verilog HDL Declaration information at decoder.v(72): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709023984851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sci/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8b10b " "Found entity 1: decoder_8b10b" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async/fifo2usb_asyn.v 1 1 " "Found 1 design units, including 1 entities, in source file async/fifo2usb_asyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2Usb_Asyn " "Found entity 1: FIFO2Usb_Asyn" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/ASYNC/FIFO2Usb_Asyn.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll12.v 1 1 " "Found 1 design units, including 1 entities, in source file pll12.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12 " "Found entity 1: PLL12" {  } { { "PLL12.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL12.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll12/pll12_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll12/pll12_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12_0002 " "Found entity 1: PLL12_0002" {  } { { "PLL12/PLL12_0002.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL12/PLL12_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmdsci.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmdsci.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CMDSCI " "Found entity 1: CMDSCI" {  } { { "CMDSCI.bdf" "" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sttype.v 1 1 " "Found 1 design units, including 1 entities, in source file sttype.v" { { "Info" "ISGN_ENTITY_NAME" "1 sttype " "Found entity 1: sttype" {  } { { "sttype.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/sttype.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strxctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file strxctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 strxctrl " "Found entity 1: strxctrl" {  } { { "strxctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/strxctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984856 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "or5 " "Entity \"or5\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "or5.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/or5.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1709023984857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or5.v 1 1 " "Found 1 design units, including 1 entities, in source file or5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifoarray.v 1 1 " "Found 1 design units, including 1 entities, in source file fifoarray.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifiarray " "Found entity 1: fifiarray" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll80_30.v 1 1 " "Found 1 design units, including 1 entities, in source file pll80_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL80_30 " "Found entity 1: PLL80_30" {  } { { "PLL80_30.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL80_30.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll80_30/pll80_30_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll80_30/pll80_30_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL80_30_0002 " "Found entity 1: PLL80_30_0002" {  } { { "PLL80_30/PLL80_30_0002.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL80_30/PLL80_30_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdc.v 1 1 " "Found 1 design units, including 1 entities, in source file cdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDC " "Found entity 1: CDC" {  } { { "CDC.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/CDC.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmdstatus.v 1 1 " "Found 1 design units, including 1 entities, in source file cmdstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdstatus " "Found entity 1: cmdstatus" {  } { { "cmdstatus.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/cmdstatus.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsed_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsed_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsed_reg " "Found entity 1: pulsed_reg" {  } { { "pulsed_reg.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/pulsed_reg.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_config.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_config " "Found entity 1: Uart_config" {  } { { "Uart_config.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/Uart_config.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync1.v 1 1 " "Found 1 design units, including 1 entities, in source file sync1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync1 " "Found entity 1: sync1" {  } { { "sync1.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/sync1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cmdsci.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cmdsci.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_interval " "Found entity 1: Uart_interval" {  } { { "output_files/CMDSCI.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/output_files/CMDSCI.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_interval.v 1 1 " "Found 1 design units, including 1 entities, in source file send_interval.v" { { "Info" "ISGN_ENTITY_NAME" "1 Send_interval " "Found entity 1: Send_interval" {  } { { "Send_interval.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/Send_interval.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/sync.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_tx_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_tx_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_tx_slave " "Found entity 1: Baud_tx_slave" {  } { { "Baud_tx_slave.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/Baud_tx_slave.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023984867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bps_en_tx UART_TB.v(29) " "Verilog HDL Implicit Net warning at UART_TB.v(29): created implicit net for \"bps_en_tx\"" {  } { { "RS422_20240114/UART/UART_TB.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TB.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bps_clk_tx UART_TB.v(30) " "Verilog HDL Implicit Net warning at UART_TB.v(30): created implicit net for \"bps_clk_tx\"" {  } { { "RS422_20240114/UART/UART_TB.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TB.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs422_rx UART_TB.v(39) " "Verilog HDL Implicit Net warning at UART_TB.v(39): created implicit net for \"rs422_rx\"" {  } { { "RS422_20240114/UART/UART_TB.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TB.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bps_en_rx UART_TB.v(50) " "Verilog HDL Implicit Net warning at UART_TB.v(50): created implicit net for \"bps_en_rx\"" {  } { { "RS422_20240114/UART/UART_TB.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TB.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bps_clk_rx UART_TB.v(51) " "Verilog HDL Implicit Net warning at UART_TB.v(51): created implicit net for \"bps_clk_rx\"" {  } { { "RS422_20240114/UART/UART_TB.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TB.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_done timingctrl.v(26) " "Verilog HDL Implicit Net warning at timingctrl.v(26): created implicit net for \"send_done\"" {  } { { "RS422_20240114/timingctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/timingctrl.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overtime timingctrl.v(140) " "Verilog HDL Implicit Net warning at timingctrl.v(140): created implicit net for \"overtime\"" {  } { { "RS422_20240114/timingctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/timingctrl.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "waittime timingctrl.v(151) " "Verilog HDL Implicit Net warning at timingctrl.v(151): created implicit net for \"waittime\"" {  } { { "RS422_20240114/timingctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/timingctrl.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OVERTIME FIFO2Usb_Asyn.v(164) " "Verilog HDL Implicit Net warning at FIFO2Usb_Asyn.v(164): created implicit net for \"OVERTIME\"" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/ASYNC/FIFO2Usb_Asyn.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reply_pos strxctrl.v(36) " "Verilog HDL Implicit Net warning at strxctrl.v(36): created implicit net for \"reply_pos\"" {  } { { "strxctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/strxctrl.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_tc fifoarray.v(22) " "Verilog HDL Implicit Net warning at fifoarray.v(22): created implicit net for \"full_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done_tc fifoarray.v(23) " "Verilog HDL Implicit Net warning at fifoarray.v(23): created implicit net for \"rx_done_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wen_tc fifoarray.v(24) " "Verilog HDL Implicit Net warning at fifoarray.v(24): created implicit net for \"wen_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "din_tc fifoarray.v(25) " "Verilog HDL Implicit Net warning at fifoarray.v(25): created implicit net for \"din_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_hk fifoarray.v(26) " "Verilog HDL Implicit Net warning at fifoarray.v(26): created implicit net for \"full_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done_hk fifoarray.v(27) " "Verilog HDL Implicit Net warning at fifoarray.v(27): created implicit net for \"rx_done_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wen_hk fifoarray.v(28) " "Verilog HDL Implicit Net warning at fifoarray.v(28): created implicit net for \"wen_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "din_hk fifoarray.v(29) " "Verilog HDL Implicit Net warning at fifoarray.v(29): created implicit net for \"din_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_sd fifoarray.v(30) " "Verilog HDL Implicit Net warning at fifoarray.v(30): created implicit net for \"full_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done_sd fifoarray.v(31) " "Verilog HDL Implicit Net warning at fifoarray.v(31): created implicit net for \"rx_done_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wen_sd fifoarray.v(32) " "Verilog HDL Implicit Net warning at fifoarray.v(32): created implicit net for \"wen_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "din_sd fifoarray.v(33) " "Verilog HDL Implicit Net warning at fifoarray.v(33): created implicit net for \"din_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_di fifoarray.v(34) " "Verilog HDL Implicit Net warning at fifoarray.v(34): created implicit net for \"full_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done_di fifoarray.v(35) " "Verilog HDL Implicit Net warning at fifoarray.v(35): created implicit net for \"rx_done_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wen_di fifoarray.v(36) " "Verilog HDL Implicit Net warning at fifoarray.v(36): created implicit net for \"wen_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "din_di fifoarray.v(37) " "Verilog HDL Implicit Net warning at fifoarray.v(37): created implicit net for \"din_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_pf fifoarray.v(38) " "Verilog HDL Implicit Net warning at fifoarray.v(38): created implicit net for \"full_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done_pf fifoarray.v(39) " "Verilog HDL Implicit Net warning at fifoarray.v(39): created implicit net for \"rx_done_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wen_pf fifoarray.v(40) " "Verilog HDL Implicit Net warning at fifoarray.v(40): created implicit net for \"wen_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "din_pf fifoarray.v(41) " "Verilog HDL Implicit Net warning at fifoarray.v(41): created implicit net for \"din_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ren_tc fifoarray.v(55) " "Verilog HDL Implicit Net warning at fifoarray.v(55): created implicit net for \"ren_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_tc fifoarray.v(56) " "Verilog HDL Implicit Net warning at fifoarray.v(56): created implicit net for \"valid_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_tc fifoarray.v(57) " "Verilog HDL Implicit Net warning at fifoarray.v(57): created implicit net for \"dout_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_tc fifoarray.v(58) " "Verilog HDL Implicit Net warning at fifoarray.v(58): created implicit net for \"empty_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done_tc fifoarray.v(60) " "Verilog HDL Implicit Net warning at fifoarray.v(60): created implicit net for \"tx_done_tc\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ren_hk fifoarray.v(75) " "Verilog HDL Implicit Net warning at fifoarray.v(75): created implicit net for \"ren_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_hk fifoarray.v(76) " "Verilog HDL Implicit Net warning at fifoarray.v(76): created implicit net for \"valid_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_hk fifoarray.v(77) " "Verilog HDL Implicit Net warning at fifoarray.v(77): created implicit net for \"dout_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_hk fifoarray.v(78) " "Verilog HDL Implicit Net warning at fifoarray.v(78): created implicit net for \"empty_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done_hk fifoarray.v(80) " "Verilog HDL Implicit Net warning at fifoarray.v(80): created implicit net for \"tx_done_hk\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ren_sd fifoarray.v(95) " "Verilog HDL Implicit Net warning at fifoarray.v(95): created implicit net for \"ren_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_sd fifoarray.v(96) " "Verilog HDL Implicit Net warning at fifoarray.v(96): created implicit net for \"valid_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_sd fifoarray.v(97) " "Verilog HDL Implicit Net warning at fifoarray.v(97): created implicit net for \"dout_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_sd fifoarray.v(98) " "Verilog HDL Implicit Net warning at fifoarray.v(98): created implicit net for \"empty_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done_sd fifoarray.v(100) " "Verilog HDL Implicit Net warning at fifoarray.v(100): created implicit net for \"tx_done_sd\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ren_di fifoarray.v(115) " "Verilog HDL Implicit Net warning at fifoarray.v(115): created implicit net for \"ren_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_di fifoarray.v(116) " "Verilog HDL Implicit Net warning at fifoarray.v(116): created implicit net for \"valid_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_di fifoarray.v(117) " "Verilog HDL Implicit Net warning at fifoarray.v(117): created implicit net for \"dout_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_di fifoarray.v(118) " "Verilog HDL Implicit Net warning at fifoarray.v(118): created implicit net for \"empty_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done_di fifoarray.v(120) " "Verilog HDL Implicit Net warning at fifoarray.v(120): created implicit net for \"tx_done_di\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ren_pf fifoarray.v(135) " "Verilog HDL Implicit Net warning at fifoarray.v(135): created implicit net for \"ren_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_pf fifoarray.v(136) " "Verilog HDL Implicit Net warning at fifoarray.v(136): created implicit net for \"valid_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_pf fifoarray.v(137) " "Verilog HDL Implicit Net warning at fifoarray.v(137): created implicit net for \"dout_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_pf fifoarray.v(138) " "Verilog HDL Implicit Net warning at fifoarray.v(138): created implicit net for \"empty_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done_pf fifoarray.v(140) " "Verilog HDL Implicit Net warning at fifoarray.v(140): created implicit net for \"tx_done_pf\"" {  } { { "fifoarray.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/fifoarray.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overtime cmdstatus.v(228) " "Verilog HDL Implicit Net warning at cmdstatus.v(228): created implicit net for \"overtime\"" {  } { { "cmdstatus.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/cmdstatus.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovetime_r cmdstatus.v(238) " "Verilog HDL Implicit Net warning at cmdstatus.v(238): created implicit net for \"ovetime_r\"" {  } { { "cmdstatus.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/cmdstatus.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CMDSCI " "Elaborating entity \"CMDSCI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709023984916 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "fifo inst30 " "Block or symbol \"fifo\" of instance \"inst30\" overlaps another block or symbol" {  } { { "CMDSCI.bdf" "" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1016 1288 1544 1160 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1709023984937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst10 " "Elaborating entity \"UART\" for hierarchy \"UART:inst10\"" {  } { { "CMDSCI.bdf" "inst10" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 216 976 1256 456 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_rx UART:inst10\|Baud_rx:m_baud_rx " "Elaborating entity \"Baud_rx\" for hierarchy \"UART:inst10\|Baud_rx:m_baud_rx\"" {  } { { "RS422_20240114/UART/UART.v" "m_baud_rx" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Rx UART:inst10\|Uart_Rx:m_rx " "Elaborating entity \"Uart_Rx\" for hierarchy \"UART:inst10\|Uart_Rx:m_rx\"" {  } { { "RS422_20240114/UART/UART.v" "m_rx" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_tx UART:inst10\|Baud_tx:m_baud_tx " "Elaborating entity \"Baud_tx\" for hierarchy \"UART:inst10\|Baud_tx:m_baud_tx\"" {  } { { "RS422_20240114/UART/UART.v" "m_baud_tx" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Tx UART:inst10\|Uart_Tx:m_tx " "Elaborating entity \"Uart_Tx\" for hierarchy \"UART:inst10\|Uart_Tx:m_tx\"" {  } { { "RS422_20240114/UART/UART.v" "m_tx" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984966 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready UART_TX.v(46) " "Verilog HDL Always Construct warning at UART_TX.v(46): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "RS422_20240114/UART/UART_TX.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TX.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709023984967 "|CMDSCI|UART:inst10|Uart_Tx:m_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready UART_TX.v(49) " "Inferred latch for \"ready\" at UART_TX.v(49)" {  } { { "RS422_20240114/UART/UART_TX.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART_TX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023984968 "|CMDSCI|UART:inst10|Uart_Tx:m_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_rx UART:inst10\|Baud_rx:s_baud_rx " "Elaborating entity \"Baud_rx\" for hierarchy \"UART:inst10\|Baud_rx:s_baud_rx\"" {  } { { "RS422_20240114/UART/UART.v" "s_baud_rx" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_tx_slave UART:inst10\|Baud_tx_slave:s_baud_tx " "Elaborating entity \"Baud_tx_slave\" for hierarchy \"UART:inst10\|Baud_tx_slave:s_baud_tx\"" {  } { { "RS422_20240114/UART/UART.v" "s_baud_tx" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12 PLL12:inst1 " "Elaborating entity \"PLL12\" for hierarchy \"PLL12:inst1\"" {  } { { "CMDSCI.bdf" "inst1" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 88 432 592 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12_0002 PLL12:inst1\|PLL12_0002:pll12_inst " "Elaborating entity \"PLL12_0002\" for hierarchy \"PLL12:inst1\|PLL12_0002:pll12_inst\"" {  } { { "PLL12.v" "pll12_inst" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL12.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023984986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL12:inst1\|PLL12_0002:pll12_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL12:inst1\|PLL12_0002:pll12_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL12/PLL12_0002.v" "altera_pll_i" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL12/PLL12_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985014 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1709023985026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12:inst1\|PLL12_0002:pll12_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL12:inst1\|PLL12_0002:pll12_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL12/PLL12_0002.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL12/PLL12_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12:inst1\|PLL12_0002:pll12_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL12:inst1\|PLL12_0002:pll12_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.0 MHz " "Parameter \"reference_clock_frequency\" = \"12.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023985035 ""}  } { { "PLL12/PLL12_0002.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL12/PLL12_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709023985035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_rst_n Uart_rst_n:inst " "Elaborating entity \"Uart_rst_n\" for hierarchy \"Uart_rst_n:inst\"" {  } { { "CMDSCI.bdf" "inst" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { -24 784 944 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985037 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Uart_rst_n.v(40) " "Verilog HDL Case Statement warning at Uart_rst_n.v(40): can't check case statement for completeness because the case expression has too many possible states" {  } { { "RS422_20240114/Uart_rst_n.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/Uart_rst_n.v" 40 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709023985038 "|CMDSCI|Uart_rst_n:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsed_reg Uart_rst_n:inst\|pulsed_reg:p1 " "Elaborating entity \"pulsed_reg\" for hierarchy \"Uart_rst_n:inst\|pulsed_reg:p1\"" {  } { { "RS422_20240114/Uart_rst_n.v" "p1" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/Uart_rst_n.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_config Uart_config:inst4 " "Elaborating entity \"Uart_config\" for hierarchy \"Uart_config:inst4\"" {  } { { "CMDSCI.bdf" "inst4" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { -24 1056 1264 88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985045 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Uart_config.v(46) " "Verilog HDL Case Statement warning at Uart_config.v(46): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Uart_config.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/Uart_config.v" 46 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709023985047 "|CMDSCI|Uart_config:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst30 " "Elaborating entity \"fifo\" for hierarchy \"fifo:inst30\"" {  } { { "CMDSCI.bdf" "inst30" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1016 1288 1544 1160 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.v(81) " "Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5)" {  } { { "RS422_20240114/fifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/fifo.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985059 "|CMDSCI|fifo:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strxctrl strxctrl:inst14 " "Elaborating entity \"strxctrl\" for hierarchy \"strxctrl:inst14\"" {  } { { "CMDSCI.bdf" "inst14" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 664 984 1200 840 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 strxctrl.v(164) " "Verilog HDL assignment warning at strxctrl.v(164): truncated value with size 32 to match size of target (5)" {  } { { "strxctrl.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/strxctrl.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985071 "|CMDSCI|strxctrl:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strxctrl:inst14\|counter:wrsthead_cnt " "Elaborating entity \"counter\" for hierarchy \"strxctrl:inst14\|counter:wrsthead_cnt\"" {  } { { "strxctrl.v" "wrsthead_cnt" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/strxctrl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (3)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985078 "|CMDSCI|strxctrl:inst14|counter:wrsthead_cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(34) " "Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (3)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985078 "|CMDSCI|strxctrl:inst14|counter:wrsthead_cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(36) " "Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (3)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985079 "|CMDSCI|strxctrl:inst14|counter:wrsthead_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reply reply:inst16 " "Elaborating entity \"reply\" for hierarchy \"reply:inst16\"" {  } { { "CMDSCI.bdf" "inst16" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 880 1288 1448 1024 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter reply:inst16\|counter:eng_cnt " "Elaborating entity \"counter\" for hierarchy \"reply:inst16\|counter:eng_cnt\"" {  } { { "RS422_20240114/reply.v" "eng_cnt" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/reply.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (10)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985088 "|CMDSCI|reply:inst16|counter:eng_cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.v(34) " "Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (10)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985088 "|CMDSCI|reply:inst16|counter:eng_cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.v(36) " "Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (10)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985088 "|CMDSCI|reply:inst16|counter:eng_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter reply:inst16\|counter:waitreply_cnt " "Elaborating entity \"counter\" for hierarchy \"reply:inst16\|counter:waitreply_cnt\"" {  } { { "RS422_20240114/reply.v" "waitreply_cnt" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/reply.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985093 "|CMDSCI|reply:inst16|counter:waitreply_cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(34) " "Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985093 "|CMDSCI|reply:inst16|counter:waitreply_cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(36) " "Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985093 "|CMDSCI|reply:inst16|counter:waitreply_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter reply:inst16\|counter:overtime_cnt " "Elaborating entity \"counter\" for hierarchy \"reply:inst16\|counter:overtime_cnt\"" {  } { { "RS422_20240114/reply.v" "overtime_cnt" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/reply.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (15)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985099 "|CMDSCI|reply:inst16|counter:overtime_cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter.v(34) " "Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (15)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985099 "|CMDSCI|reply:inst16|counter:overtime_cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter.v(36) " "Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (15)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985099 "|CMDSCI|reply:inst16|counter:overtime_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sttype sttype:inst3 " "Elaborating entity \"sttype\" for hierarchy \"sttype:inst3\"" {  } { { "CMDSCI.bdf" "inst3" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 488 1008 1176 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985103 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sttype.v(40) " "Verilog HDL Case Statement warning at sttype.v(40): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sttype.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/sttype.v" 40 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709023985104 "|CMDSCI|sttype:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sttxctrl sttxctrl:inst8 " "Elaborating entity \"sttxctrl\" for hierarchy \"sttxctrl:inst8\"" {  } { { "CMDSCI.bdf" "inst8" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1064 1720 1856 1144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmdfifo cmdfifo:inst6 " "Elaborating entity \"cmdfifo\" for hierarchy \"cmdfifo:inst6\"" {  } { { "CMDSCI.bdf" "inst6" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 232 1960 2224 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023985114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cmdfifo.v(219) " "Verilog HDL assignment warning at cmdfifo.v(219): truncated value with size 32 to match size of target (5)" {  } { { "RS422_20240114/cmdfifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/cmdfifo.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985114 "|CMDSCI|cmdfifo:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cmdfifo.v(70) " "Verilog HDL assignment warning at cmdfifo.v(70): truncated value with size 32 to match size of target (10)" {  } { { "RS422_20240114/cmdfifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/cmdfifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023985339 "|CMDSCI|cmdfifo:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i cmdfifo.v(68) " "Verilog HDL Always Construct warning at cmdfifo.v(68): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RS422_20240114/cmdfifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/cmdfifo.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709023985562 "|CMDSCI|cmdfifo:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmdstatus cmdstatus:inst11 " "Elaborating entity \"cmdstatus\" for hierarchy \"cmdstatus:inst11\"" {  } { { "CMDSCI.bdf" "inst11" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 232 1656 1824 344 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo cmdstatus:inst11\|fifo:f1 " "Elaborating entity \"fifo\" for hierarchy \"cmdstatus:inst11\|fifo:f1\"" {  } { { "cmdstatus.v" "f1" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/cmdstatus.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.v(81) " "Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5)" {  } { { "RS422_20240114/fifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/fifo.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986455 "|CMDSCI|cmdstatus:inst11|fifo:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync cmdstatus:inst11\|sync:s1 " "Elaborating entity \"sync\" for hierarchy \"cmdstatus:inst11\|sync:s1\"" {  } { { "cmdstatus.v" "s1" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/cmdstatus.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sync.v(30) " "Verilog HDL assignment warning at sync.v(30): truncated value with size 3 to match size of target (2)" {  } { { "sync.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/sync.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986463 "|CMDSCI|cmdstatus:inst11|sync:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync cmdstatus:inst11\|sync:s3 " "Elaborating entity \"sync\" for hierarchy \"cmdstatus:inst11\|sync:s3\"" {  } { { "cmdstatus.v" "s3" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/cmdstatus.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 sync.v(30) " "Verilog HDL assignment warning at sync.v(30): truncated value with size 24 to match size of target (16)" {  } { { "sync.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/sync.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986466 "|CMDSCI|cmdstatus:inst11|sync:s3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmdtxctrl cmdtxctrl:inst5 " "Elaborating entity \"cmdtxctrl\" for hierarchy \"cmdtxctrl:inst5\"" {  } { { "CMDSCI.bdf" "inst5" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 248 2856 3032 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Send_interval Send_interval:inst12 " "Elaborating entity \"Send_interval\" for hierarchy \"Send_interval:inst12\"" {  } { { "CMDSCI.bdf" "inst12" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 440 1976 2208 552 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32b Send_interval:inst12\|counter_32b:c1 " "Elaborating entity \"counter_32b\" for hierarchy \"Send_interval:inst12\|counter_32b:c1\"" {  } { { "Send_interval.v" "c1" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/Send_interval.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timingctrl timingctrl:inst9 " "Elaborating entity \"timingctrl\" for hierarchy \"timingctrl:inst9\"" {  } { { "CMDSCI.bdf" "inst9" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 224 3368 3536 336 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter timingctrl:inst9\|counter:c2 " "Elaborating entity \"counter\" for hierarchy \"timingctrl:inst9\|counter:c2\"" {  } { { "RS422_20240114/timingctrl.v" "c2" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/timingctrl.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986492 "|CMDSCI|timingctrl:inst9|counter:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(34) " "Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986492 "|CMDSCI|timingctrl:inst9|counter:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(36) " "Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986492 "|CMDSCI|timingctrl:inst9|counter:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL80_30 PLL80_30:inst18 " "Elaborating entity \"PLL80_30\" for hierarchy \"PLL80_30:inst18\"" {  } { { "CMDSCI.bdf" "inst18" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1392 576 736 1504 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL80_30_0002 PLL80_30:inst18\|PLL80_30_0002:pll80_30_inst " "Elaborating entity \"PLL80_30_0002\" for hierarchy \"PLL80_30:inst18\|PLL80_30_0002:pll80_30_inst\"" {  } { { "PLL80_30.v" "pll80_30_inst" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL80_30.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL80_30:inst18\|PLL80_30_0002:pll80_30_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL80_30:inst18\|PLL80_30_0002:pll80_30_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL80_30/PLL80_30_0002.v" "altera_pll_i" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL80_30/PLL80_30_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986505 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1709023986519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL80_30:inst18\|PLL80_30_0002:pll80_30_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL80_30:inst18\|PLL80_30_0002:pll80_30_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL80_30/PLL80_30_0002.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL80_30/PLL80_30_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL80_30:inst18\|PLL80_30_0002:pll80_30_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL80_30:inst18\|PLL80_30_0002:pll80_30_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.0 MHz " "Parameter \"reference_clock_frequency\" = \"12.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 80.000000 MHz " "Parameter \"output_clock_frequency0\" = \"80.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 30.000000 MHz " "Parameter \"output_clock_frequency1\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023986526 ""}  } { { "PLL80_30/PLL80_30_0002.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/PLL80_30/PLL80_30_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709023986526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2Usb_Asyn FIFO2Usb_Asyn:inst25 " "Elaborating entity \"FIFO2Usb_Asyn\" for hierarchy \"FIFO2Usb_Asyn:inst25\"" {  } { { "CMDSCI.bdf" "inst25" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1456 2216 2544 1664 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FIFO2Usb_Asyn.v(174) " "Verilog HDL assignment warning at FIFO2Usb_Asyn.v(174): truncated value with size 8 to match size of target (1)" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/ASYNC/FIFO2Usb_Asyn.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986531 "|CMDSCI|FIFO2Usb_Asyn:inst25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FIFO2Usb_Asyn.v(208) " "Verilog HDL assignment warning at FIFO2Usb_Asyn.v(208): truncated value with size 8 to match size of target (1)" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/ASYNC/FIFO2Usb_Asyn.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986532 "|CMDSCI|FIFO2Usb_Asyn:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo FIFO2Usb_Asyn:inst25\|fifo:wr " "Elaborating entity \"fifo\" for hierarchy \"FIFO2Usb_Asyn:inst25\|fifo:wr\"" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "wr" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/ASYNC/FIFO2Usb_Asyn.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023986538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.v(81) " "Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5)" {  } { { "RS422_20240114/fifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/fifo.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023986538 "|CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo FIFO2Usb_Asyn:inst25\|fifo:rd " "Elaborating entity \"fifo\" for hierarchy \"FIFO2Usb_Asyn:inst25\|fifo:rd\"" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "rd" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/ASYNC/FIFO2Usb_Asyn.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.v(81) " "Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5)" {  } { { "RS422_20240114/fifo.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/fifo.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023987130 "|CMDSCI|FIFO2Usb_Asyn:inst25|fifo:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FIFO2Usb_Asyn:inst25\|counter:sendcnt " "Elaborating entity \"counter\" for hierarchy \"FIFO2Usb_Asyn:inst25\|counter:sendcnt\"" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "sendcnt" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/ASYNC/FIFO2Usb_Asyn.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023987139 "|CMDSCI|FIFO2Usb_Asyn:inst25|counter:sendcnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(34) " "Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023987139 "|CMDSCI|FIFO2Usb_Asyn:inst25|counter:sendcnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(36) " "Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023987139 "|CMDSCI|FIFO2Usb_Asyn:inst25|counter:sendcnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync1 sync1:inst26 " "Elaborating entity \"sync1\" for hierarchy \"sync1:inst26\"" {  } { { "CMDSCI.bdf" "inst26" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1488 2024 2152 1600 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDC CDC:inst24 " "Elaborating entity \"CDC\" for hierarchy \"CDC:inst24\"" {  } { { "CMDSCI.bdf" "inst24" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1456 1784 1960 1600 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo CDC:inst24\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\"" {  } { { "CDC.v" "dcfifo_component" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/CDC.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CDC:inst24\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"CDC:inst24\|dcfifo:dcfifo_component\"" {  } { { "CDC.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/CDC.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CDC:inst24\|dcfifo:dcfifo_component " "Instantiated megafunction \"CDC:inst24\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709023987412 ""}  } { { "CDC.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/CDC.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709023987412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5ok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5ok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5ok1 " "Found entity 1: dcfifo_5ok1" {  } { { "db/dcfifo_5ok1.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5ok1 CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated " "Elaborating entity \"dcfifo_5ok1\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7g6 " "Found entity 1: a_graycounter_7g6" {  } { { "db/a_graycounter_7g6.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/a_graycounter_7g6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7g6 CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|a_graycounter_7g6:rdptr_g1p " "Elaborating entity \"a_graycounter_7g6\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|a_graycounter_7g6:rdptr_g1p\"" {  } { { "db/dcfifo_5ok1.tdf" "rdptr_g1p" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3ub " "Found entity 1: a_graycounter_3ub" {  } { { "db/a_graycounter_3ub.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/a_graycounter_3ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3ub CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|a_graycounter_3ub:wrptr_g1p " "Elaborating entity \"a_graycounter_3ub\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|a_graycounter_3ub:wrptr_g1p\"" {  } { { "db/dcfifo_5ok1.tdf" "wrptr_g1p" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8fa1 " "Found entity 1: altsyncram_8fa1" {  } { { "db/altsyncram_8fa1.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/altsyncram_8fa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8fa1 CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|altsyncram_8fa1:fifo_ram " "Elaborating entity \"altsyncram_8fa1\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|altsyncram_8fa1:fifo_ram\"" {  } { { "db/dcfifo_5ok1.tdf" "fifo_ram" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_b9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_b9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_b9l " "Found entity 1: alt_synch_pipe_b9l" {  } { { "db/alt_synch_pipe_b9l.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/alt_synch_pipe_b9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_b9l CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_b9l\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\"" {  } { { "db/dcfifo_5ok1.tdf" "rs_dgwp" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_su8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_su8 " "Found entity 1: dffpipe_su8" {  } { { "db/dffpipe_su8.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dffpipe_su8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_su8 CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\|dffpipe_su8:dffpipe10 " "Elaborating entity \"dffpipe_su8\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\|dffpipe_su8:dffpipe10\"" {  } { { "db/alt_synch_pipe_b9l.tdf" "dffpipe10" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/alt_synch_pipe_b9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c9l " "Found entity 1: alt_synch_pipe_c9l" {  } { { "db/alt_synch_pipe_c9l.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/alt_synch_pipe_c9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c9l CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|alt_synch_pipe_c9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_c9l\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|alt_synch_pipe_c9l:ws_dgrp\"" {  } { { "db/dcfifo_5ok1.tdf" "ws_dgrp" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dffpipe_tu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|alt_synch_pipe_c9l:ws_dgrp\|dffpipe_tu8:dffpipe13 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|alt_synch_pipe_c9l:ws_dgrp\|dffpipe_tu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_c9l.tdf" "dffpipe13" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/alt_synch_pipe_c9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qu5 " "Found entity 1: cmpr_qu5" {  } { { "db/cmpr_qu5.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cmpr_qu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qu5 CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_qu5\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5ok1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pu5 " "Found entity 1: cmpr_pu5" {  } { { "db/cmpr_pu5.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cmpr_pu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pu5 CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|cmpr_pu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_pu5\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|cmpr_pu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_5ok1.tdf" "rdempty_eq_comp1_msb" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023987704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023987704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"CDC:inst24\|dcfifo:dcfifo_component\|dcfifo_5ok1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5ok1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/dcfifo_5ok1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valid_data valid_data:inst23 " "Elaborating entity \"valid_data\" for hierarchy \"valid_data:inst23\"" {  } { { "CMDSCI.bdf" "inst23" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1464 1472 1640 1608 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_8b10b decoder_8b10b:inst22 " "Elaborating entity \"decoder_8b10b\" for hierarchy \"decoder_8b10b:inst22\"" {  } { { "CMDSCI.bdf" "inst22" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1464 1128 1336 1576 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P04 decoder.v(77) " "Verilog HDL or VHDL warning at decoder.v(77): object \"P04\" assigned a value but never read" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709023987712 "|CMDSCI|decoder_8b10b:inst22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P40 decoder.v(81) " "Verilog HDL or VHDL warning at decoder.v(81): object \"P40\" assigned a value but never read" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/decoder.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709023987713 "|CMDSCI|decoder_8b10b:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_stop rx_stop:inst21 " "Elaborating entity \"rx_stop\" for hierarchy \"rx_stop:inst21\"" {  } { { "CMDSCI.bdf" "inst21" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1480 896 1064 1592 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rx_stop:inst21\|counter:c10 " "Elaborating entity \"counter\" for hierarchy \"rx_stop:inst21\|counter:c10\"" {  } { { "SCI/rx_stop.v" "c10" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/SCI/rx_stop.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023987726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (5)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023987727 "|CMDSCI|rx_stop:inst21|counter:c10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(34) " "Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (5)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023987727 "|CMDSCI|rx_stop:inst21|counter:c10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(36) " "Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (5)" {  } { { "RS422_20240114/counter.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709023987727 "|CMDSCI|rx_stop:inst21|counter:c10"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6o84 " "Found entity 1: altsyncram_6o84" {  } { { "db/altsyncram_6o84.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/altsyncram_6o84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023990419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023990419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023990674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023990674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/mux_kib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023990714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023990714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlc " "Found entity 1: mux_jlc" {  } { { "db/mux_jlc.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/mux_jlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023990848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023990848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023990905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023990905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bi " "Found entity 1: cntr_0bi" {  } { { "db/cntr_0bi.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cntr_0bi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023990985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023990985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023991021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023991021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3j " "Found entity 1: cntr_t3j" {  } { { "db/cntr_t3j.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cntr_t3j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023991074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023991074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023991148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023991148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023991184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023991184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023991228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023991228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023991264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023991264 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709023991794 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709023991905 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.27.16:53:14 Progress: Loading sld915c9909/alt_sld_fab_wrapper_hw.tcl " "2024.02.27.16:53:14 Progress: Loading sld915c9909/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023994393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023996278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023996360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023998841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023998916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023999000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023999099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023999102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023999103 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709023999786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld915c9909/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld915c9909/alt_sld_fab.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/ip/sld915c9909/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709023999962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709023999962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024000024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024000024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024000033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024000033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024000081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024000081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024000146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024000146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024000146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024000202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024000202 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "FIFO2Usb_Asyn:inst25\|fifo:wr\|buffer_rtl_0 " "Inferred RAM node \"FIFO2Usb_Asyn:inst25\|fifo:wr\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1709024002752 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cmdstatus:inst11\|fifo:f1\|buffer_rtl_0 " "Inferred RAM node \"cmdstatus:inst11\|fifo:f1\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1709024002753 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cmdfifo:inst6\|buffer_rtl_0 " "Inferred dual-clock RAM node \"cmdfifo:inst6\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1709024002753 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fifo:inst30\|buffer_rtl_0 " "Inferred RAM node \"fifo:inst30\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1709024002754 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FIFO2Usb_Asyn:inst25\|fifo:wr\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FIFO2Usb_Asyn:inst25\|fifo:wr\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 131072 " "Parameter NUMWORDS_A set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 131072 " "Parameter NUMWORDS_B set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmdstatus:inst11\|fifo:f1\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmdstatus:inst11\|fifo:f1\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmdfifo:inst6\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmdfifo:inst6\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 131072 " "Parameter NUMWORDS_A set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 131072 " "Parameter NUMWORDS_B set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:inst30\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:inst30\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709024005903 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1709024005903 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709024005903 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:inst10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:inst10\|Div0\"" {  } { { "RS422_20240114/UART/UART.v" "Div0" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709024005905 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709024005905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmdfifo:inst6\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"cmdfifo:inst6\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024005937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmdfifo:inst6\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"cmdfifo:inst6\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 131072 " "Parameter \"NUMWORDS_A\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 131072 " "Parameter \"NUMWORDS_B\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024005938 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709024005938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ick1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ick1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ick1 " "Found entity 1: altsyncram_ick1" {  } { { "db/altsyncram_ick1.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/altsyncram_ick1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024005990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024005990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024006065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024006065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dhb " "Found entity 1: mux_dhb" {  } { { "db/mux_dhb.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/mux_dhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024006104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024006104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:inst30\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"fifo:inst30\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024006121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:inst30\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"fifo:inst30\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006121 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709024006121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7oo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7oo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7oo1 " "Found entity 1: altsyncram_7oo1" {  } { { "db/altsyncram_7oo1.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/altsyncram_7oo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024006156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024006156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmdstatus:inst11\|fifo:f1\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"cmdstatus:inst11\|fifo:f1\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024006173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmdstatus:inst11\|fifo:f1\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"cmdstatus:inst11\|fifo:f1\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006173 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709024006173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jo1 " "Found entity 1: altsyncram_1jo1" {  } { { "db/altsyncram_1jo1.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/altsyncram_1jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024006208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024006208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO2Usb_Asyn:inst25\|fifo:wr\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"FIFO2Usb_Asyn:inst25\|fifo:wr\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024006225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO2Usb_Asyn:inst25\|fifo:wr\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"FIFO2Usb_Asyn:inst25\|fifo:wr\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 131072 " "Parameter \"NUMWORDS_A\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 131072 " "Parameter \"NUMWORDS_B\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006225 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709024006225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3vo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vo1 " "Found entity 1: altsyncram_3vo1" {  } { { "db/altsyncram_3vo1.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/altsyncram_3vo1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024006282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024006282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:inst10\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"UART:inst10\|lpm_divide:Div0\"" {  } { { "RS422_20240114/UART/UART.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024006352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:inst10\|lpm_divide:Div0 " "Instantiated megafunction \"UART:inst10\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709024006352 ""}  } { { "RS422_20240114/UART/UART.v" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/RS422_20240114/UART/UART.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709024006352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024006392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024006392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024006405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024006405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/KY_quartus/CMD_SCI_20240114_Baud/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709024006467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024006467 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709024009146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SIWU_N VCC " "Pin \"SIWU_N\" is stuck at VCC" {  } { { "CMDSCI.bdf" "" { Schematic "E:/KY_quartus/CMD_SCI_20240114_Baud/CMDSCI.bdf" { { 1624 2752 2928 1640 "SIWU_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709024012549 "|CMDSCI|SIWU_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709024012549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024012955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709024014563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024016057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024017005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/KY_quartus/CMD_SCI_20240114_Baud/output_files/CMDSCI.map.smsg " "Generated suppressed messages file E:/KY_quartus/CMD_SCI_20240114_Baud/output_files/CMDSCI.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024017377 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 641 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 641 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1709024018841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "24 0 3 0 0 " "Adding 24 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709024019121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709024019121 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL12:inst1\|PLL12_0002:pll12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL12:inst1\|PLL12_0002:pll12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1709024019668 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1709024019668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15186 " "Implemented 15186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709024020214 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709024020214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14260 " "Implemented 14260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709024020214 ""} { "Info" "ICUT_CUT_TM_RAMS" "888 " "Implemented 888 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1709024020214 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1709024020214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709024020214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5197 " "Peak virtual memory: 5197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709024020279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 27 16:53:40 2024 " "Processing ended: Tue Feb 27 16:53:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709024020279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709024020279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709024020279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709024020279 ""}
