(set-logic ALL)
(declare-var size (_ BitVec 32))
(declare-var conf_0 (_ BitVec 32))
(declare-var conf_0! (_ BitVec 32))
(declare-var size! (_ BitVec 32))
(declare-var x (_ BitVec 32))
(declare-var x! (_ BitVec 32))
(declare-var y (_ BitVec 32))
(declare-var y! (_ BitVec 32))
(declare-var z (_ BitVec 32))
(declare-var z! (_ BitVec 32))
(declare-var conf_0_0 (_ BitVec 32))
(declare-var conf_0_0! (_ BitVec 32))
(declare-var conf_0_1 (_ BitVec 32))
(declare-var conf_0_1! (_ BitVec 32))
(declare-var conf_0_2 (_ BitVec 32))
(declare-var conf_0_2! (_ BitVec 32))
(declare-var conf_0_3 (_ BitVec 32))
(declare-var conf_0_3! (_ BitVec 32))
(declare-var conf_0_4 (_ BitVec 32))
(declare-var conf_0_4! (_ BitVec 32))
(declare-var size_0 (_ BitVec 32))
(declare-var size_0! (_ BitVec 32))
(declare-var x_0 (_ BitVec 32))
(declare-var x_0! (_ BitVec 32))
(declare-var x_1 (_ BitVec 32))
(declare-var x_1! (_ BitVec 32))
(declare-var x_2 (_ BitVec 32))
(declare-var x_2! (_ BitVec 32))
(declare-var x_3 (_ BitVec 32))
(declare-var x_3! (_ BitVec 32))
(declare-var y_0 (_ BitVec 32))
(declare-var y_0! (_ BitVec 32))
(declare-var y_1 (_ BitVec 32))
(declare-var y_1! (_ BitVec 32))
(declare-var y_2 (_ BitVec 32))
(declare-var y_2! (_ BitVec 32))
(declare-var y_3 (_ BitVec 32))
(declare-var y_3! (_ BitVec 32))
(declare-var z_0 (_ BitVec 32))
(declare-var z_0! (_ BitVec 32))
(synth-fun inv-f((parameter0 (_ BitVec 32))(parameter1 (_ BitVec 32))(parameter2 (_ BitVec 32))(parameter3 (_ BitVec 32))(parameter4 (_ BitVec 32))(parameter5 (_ BitVec 32))(parameter6 (_ BitVec 32))(parameter7 (_ BitVec 32))(parameter8 (_ BitVec 32))(parameter9 (_ BitVec 32))(parameter10 (_ BitVec 32))(parameter11 (_ BitVec 32))(parameter12 (_ BitVec 32))(parameter13 (_ BitVec 32))(parameter14 (_ BitVec 32))(parameter15 (_ BitVec 32))(parameter16 (_ BitVec 32))(parameter17 (_ BitVec 32))(parameter18 (_ BitVec 32))(parameter19 (_ BitVec 32)))Bool) 
(constraint (=> (and (and (and (= conf_0 conf_0_0) (= x x_1) ) (= conf_0_0 (_ bv7 32)) ) (= x_1 (_ bv0 32)) )(inv-f conf_0 size x y z conf_0_0 conf_0_1 conf_0_2 conf_0_3 conf_0_4 size_0 x_0 x_1 x_2 x_3 y_0 y_1 y_2 y_3 z_0 )))
(constraint (=> (and (inv-f conf_0 size x y z conf_0_0 conf_0_1 conf_0_2 conf_0_3 conf_0_4 size_0 x_0 x_1 x_2 x_3 y_0 y_1 y_2 y_3 z_0 ) (or (or (and (and (and (and (and (and (and (and (and (and (= conf_0_1 conf_0) (= x_2 x) ) (= y_1 y) ) (= conf_0_1 conf_0!) ) (= x_2 x!) ) (= y_1 y!) ) (= size size_0) ) (= size! size_0) ) (= conf_0 conf_0!) ) (= y y!) ) (= z z!) ) (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= conf_0_1 conf_0) (= x_2 x) ) (= y_1 y) ) (bvult x_2 size_0) ) (= x_3 (bvadd x_2 (_ bv1 32))) ) (= conf_0_2 (bvsub conf_0_1 (_ bv381 32))) ) (bvule z_0 y_1) ) (= y_2 z_0) ) (= conf_0_3 (bvsub conf_0_2 (_ bv637 32))) ) (= conf_0_4 conf_0_3) ) (= y_3 y_2) ) (= conf_0_4 conf_0!) ) (= x_3 x!) ) (= y_3 y!) ) (= size size_0) ) (= size! size_0) ) (= z z_0) ) (= z! z_0) ) ) (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= conf_0_1 conf_0) (= x_2 x) ) (= y_1 y) ) (bvult x_2 size_0) ) (= x_3 (bvadd x_2 (_ bv1 32))) ) (= conf_0_2 (bvsub conf_0_1 (_ bv381 32))) ) (not (bvule z_0 y_1)) ) (= conf_0_4 conf_0_2) ) (= y_3 y_1) ) (= conf_0_4 conf_0!) ) (= x_3 x!) ) (= y_3 y!) ) (= size size_0) ) (= size! size_0) ) (= z z_0) ) (= z! z_0) ) ) )(inv-f conf_0! size! x! y! z! conf_0_0! conf_0_1! conf_0_2! conf_0_3! conf_0_4! size_0! x_0! x_1! x_2! x_3! y_0! y_1! y_2! y_3! z_0! )))
(constraint (=> (inv-f conf_0 size x y z conf_0_0 conf_0_1 conf_0_2 conf_0_3 conf_0_4 size_0 x_0 x_1 x_2 x_3 y_0 y_1 y_2 y_3 z_0 )(or (not (and (and (and (and (= conf_0 conf_0_1) (= size size_0) ) (= x x_2) ) (= y y_1) ) (= z z_0) )) (not (and (and (not (bvult x_2 size_0)) (bvugt size_0 (_ bv0 32)) ) (not (bvuge z_0 y_1)) )) )))
(check-synth)

