5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd always5.vcd -o always5.cdd -v always5.v
3 0 main main always5.v 1 32
2 1 6 2c002c 13 1 c 0 0 d
2 2 6 2b002b 13 1b 2000c 1 0 1 0 1102
2 3 6 260026 0 1 400 0 0 d
2 4 6 26002c 13 38 600e 2 3
2 5 6 230023 14 1 c 0 0 c
2 6 6 1b0021 0 2a 20000 0 0 2 0 a
2 7 6 1b0023 14 28 20008 5 6 1 0 2
2 8 6 160016 f 1 c 0 0 b
2 9 6 e0014 0 2a 20000 0 0 2 0 a
2 10 6 e0016 f 27 20008 8 9 1 0 2
2 11 6 90009 3 1 c 0 0 a
2 12 6 90009 0 2a 20000 0 0 2 0 110a
2 13 6 90009 3 29 20008 11 12 1 0 2
2 14 6 90016 11 2b 20008 10 13 1 0 2
2 15 6 90023 36 2b 2100a 7 14 1 0 2
1 a 0 3 30004 1 0 1102
1 b 0 4 30004 1 0 1102
1 c 0 4 30007 1 0 1102
1 d 0 4 3000a 1 0 1102
4 4 15 15
4 15 4 0
