Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\BEH.v" into library work
Parsing module <ToValue>.
Analyzing Verilog file "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\ToDysplay.v" into library work
Parsing module <ToDysplay>.
Analyzing Verilog file "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\GetValueBit.v" into library work
Parsing module <GetValueBit>.
Analyzing Verilog file "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\TOP.v" into library work
Parsing module <TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.
WARNING:HDLCompiler:413 - "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\TOP.v" Line 23: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <GetValueBit>.

Elaborating module <ToValue>.
WARNING:HDLCompiler:91 - "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\GetValueBit.v" Line 15: Signal <VALUE> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\GetValueBit.v" Line 15: Result of 4-bit expression is truncated to fit in 1-bit target.

Elaborating module <ToDysplay>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\TOP.v".
    Found 1-bit register for signal <AN1>.
    Found 4-bit register for signal <SWG_BUFF>.
    Found 1-bit register for signal <STATE>.
    Found 1-bit register for signal <AN0>.
    Found 6-bit adder for signal <ADDRESS[5]_GND_1_o_add_0_OUT> created at line 23.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   6 Latch(s).
	inferred   1 Multiplexer(s).
Unit <TOP> synthesized.

Synthesizing Unit <GetValueBit>.
    Related source file is "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\GetValueBit.v".
    Found 4-bit shifter logical left for signal <GND_8_o_X[1]_shift_left_0_OUT> created at line 15
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <GetValueBit> synthesized.

Synthesizing Unit <ToValue>.
    Related source file is "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\BEH.v".
    Found 16x4-bit Read Only RAM for signal <Y>
    Summary:
	inferred   1 RAM(s).
Unit <ToValue> synthesized.

Synthesizing Unit <ToDysplay>.
    Related source file is "C:\Users\admin\Documents\Visual Studio 2015\Projects\Laboratory\Xilinxs\PR2\ToDysplay.v".
    Summary:
	no macro.
Unit <ToDysplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 3
 4-bit register                                        : 1
# Latches                                              : 6
 1-bit latch                                           : 6
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ToValue>.
INFO:Xst:3231 - The small RAM <Mram_Y> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <X>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Y>             |          |
    -----------------------------------------------------------------------
Unit <ToValue> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <STATE> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <AN0> 

Optimizing unit <TOP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 20
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 8
#      LUT5                        : 5
#      LUT6                        : 2
# FlipFlops/Latches                : 12
#      FDE                         : 6
#      LDC                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              12  out of  126800     0%  
 Number of Slice LUTs:                   20  out of  63400     0%  
    Number used as Logic:                20  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     21
   Number with an unused Flip Flop:       9  out of     21    42%  
   Number with an unused LUT:             1  out of     21     4%  
   Number of fully used LUT-FF pairs:    11  out of     21    52%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 6     |
BTNC                               | IBUF+BUFG              | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.289ns (Maximum Frequency: 775.555MHz)
   Minimum input arrival time before clock: 0.903ns
   Maximum output required time after clock: 1.570ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.069ns (frequency: 935.804MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            STATE (FF)
  Destination:       STATE (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: STATE to STATE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.361   0.307  STATE (STATE)
     INV:I->O              1   0.113   0.279  STATE_INV_1_o1_INV_0 (STATE_INV_1_o)
     FDE:D                     0.008          STATE
    ----------------------------------------
    Total                      1.069ns (0.482ns logic, 0.587ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BTNC'
  Clock period: 1.289ns (frequency: 775.555MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               1.289ns (Levels of Logic = 1)
  Source:            ADDRESS_2 (LATCH)
  Destination:       ADDRESS_4 (LATCH)
  Source Clock:      BTNC falling
  Destination Clock: BTNC falling

  Data Path: ADDRESS_2 to ADDRESS_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              9   0.472   0.720  ADDRESS_2 (ADDRESS_2)
     LUT5:I0->O            1   0.097   0.000  ADDRESS[5]_GND_1_o_add_0_OUT<4>1 (ADDRESS[5]_GND_1_o_add_0_OUT<4>)
     LDC:D                    -0.028          ADDRESS_4
    ----------------------------------------
    Total                      1.289ns (0.569ns logic, 0.720ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 2)
  Source:            BTNR (PAD)
  Destination:       STATE (FF)
  Destination Clock: CLK rising

  Data Path: BTNR to STATE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.407  BTNR_IBUF (BTNR_IBUF)
     LUT2:I0->O            6   0.097   0.302  _n0038_inv1 (_n0038_inv)
     FDE:CE                    0.095          STATE
    ----------------------------------------
    Total                      0.903ns (0.193ns logic, 0.710ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BTNC'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.657ns (Levels of Logic = 1)
  Source:            BTNR (PAD)
  Destination:       ADDRESS_4 (LATCH)
  Destination Clock: BTNC falling

  Data Path: BTNR to ADDRESS_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.307  BTNR_IBUF (BTNR_IBUF)
     LDC:CLR                   0.349          ADDRESS_4
    ----------------------------------------
    Total                      0.657ns (0.350ns logic, 0.307ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              1.322ns (Levels of Logic = 2)
  Source:            SWG_BUFF_2 (FF)
  Destination:       SWG<6> (PAD)
  Source Clock:      CLK rising

  Data Path: SWG_BUFF_2 to SWG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.361   0.584  SWG_BUFF_2 (SWG_BUFF_2)
     LUT4:I0->O            1   0.097   0.279  CL3/Y<0>1 (SWG_0_OBUF)
     OBUF:I->O                 0.000          SWG_0_OBUF (SWG<0>)
    ----------------------------------------
    Total                      1.322ns (0.458ns logic, 0.864ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BTNC'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              1.570ns (Levels of Logic = 2)
  Source:            ADDRESS_0 (LATCH)
  Destination:       LED0 (PAD)
  Source Clock:      BTNC falling

  Data Path: ADDRESS_0 to LED0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.472   0.721  ADDRESS_0 (ADDRESS_0)
     LUT6:I0->O            1   0.097   0.279  LED01 (LED0_OBUF)
     OBUF:I->O                 0.000          LED0_OBUF (LED0)
    ----------------------------------------
    Total                      1.570ns (0.569ns logic, 1.001ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BTNC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTNC           |         |         |    1.289|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTNC           |         |    1.297|         |         |
CLK            |    1.069|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.13 secs
 
--> 

Total memory usage is 413312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

