Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d4a54397bbe44ef4a8f3ebe1af7751c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UseDut_behav xil_defaultlib.UseDut xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 176 differs from formal bit length 177 for port 'up_data_cntrl' [F:/projects/ad9361Test/adi_hdl/library/common/up_dac_channel.v:408]
WARNING: [VRFC 10-3091] actual bit length 176 differs from formal bit length 177 for port 'd_data_cntrl' [F:/projects/ad9361Test/adi_hdl/library/common/up_dac_channel.v:426]
WARNING: [VRFC 10-5021] port 'up_enable' is not connected on this instance [F:/projects/ad9361Test/python_project/UseDut_.v:257]
WARNING: [VRFC 10-5021] port 'din_valid_in_4' is not connected on this instance [F:/projects/ad9361Test/python_project/UseDut_.v:338]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.ad_data_in_default
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.ad_data_in(IODELAY_CTRL=1)
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ad_data_out_default
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ad_data_out(SINGLE_ENDED=1)
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.ad_data_clk_default
Compiling module xil_defaultlib.axi_ad9361_lvds_if_default
Compiling module xil_defaultlib.axi_ad9361_tdd_if(LEVEL_OR_PULSE...
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=63)
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=144)
Compiling module xil_defaultlib.up_xfer_status
Compiling module xil_defaultlib.up_tdd_cntrl
Compiling module xil_defaultlib.ad_addsub(A_DATA_WIDTH=24)
Compiling module xil_defaultlib.ad_tdd_control
Compiling module xil_defaultlib.axi_ad9361_tdd
Compiling module xil_defaultlib.ad_pnmon(DATA_WIDTH=24)
Compiling module xil_defaultlib.axi_ad9361_rx_pnmon
Compiling module xil_defaultlib.ad_datafmt(DATA_WIDTH=12)
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.ad_dcfilter_default
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,INMODEREG...
Compiling module unisims_ver.DSP48E_default
Compiling module unimacro_ver.MULT_MACRO(WIDTH_A=17,WIDTH_B=17...
Compiling module xil_defaultlib.ad_mul(DELAY_DATA_WIDTH=17)
Compiling module xil_defaultlib.ad_mul
Compiling module xil_defaultlib.ad_iqcor_default
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=78)
Compiling module xil_defaultlib.up_xfer_status(DATA_WIDTH=3)
Compiling module xil_defaultlib.up_adc_channel(CHANNEL_ID=0)
Compiling module xil_defaultlib.axi_ad9361_rx_channel_default
Compiling module xil_defaultlib.axi_ad9361_rx_pnmon(Q_OR_I_N=1,P...
Compiling module xil_defaultlib.ad_iqcor(Q_OR_I_N=1)
Compiling module xil_defaultlib.up_adc_channel(CHANNEL_ID=1)
Compiling module xil_defaultlib.axi_ad9361_rx_channel(Q_OR_I_N=1...
Compiling module xil_defaultlib.axi_ad9361_rx_channel(CHANNEL_ID...
Compiling module xil_defaultlib.axi_ad9361_rx_channel(Q_OR_I_N=1...
Compiling module xil_defaultlib.ad_rst
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=46)
Compiling module xil_defaultlib.up_clock_mon
Compiling module xil_defaultlib.up_adc_common(ID=1234,FPGA_TECHN...
Compiling module xil_defaultlib.up_delay_cntrl(DATA_WIDTH=13)
Compiling module xil_defaultlib.axi_ad9361_rx(ID=1234,MODE_1R1T=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=13,D_DW=...
Compiling module xil_defaultlib.ad_dds_sine_cordic(PHASE_DW=13,C...
Compiling module unimacro_ver.MULT_MACRO(WIDTH_A=15,WIDTH_B=17...
Compiling module xil_defaultlib.ad_mul(A_DATA_WIDTH=15,DELAY_DAT...
Compiling module xil_defaultlib.ad_dds_1(DDS_D_DW=14,DDS_P_DW=13...
Compiling module xil_defaultlib.ad_dds_2(DDS_DW=12,CORDIC_DW=14,...
Compiling module xil_defaultlib.ad_dds(DDS_DW=12,CORDIC_DW=14,CO...
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=177)
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=0)
Compiling module xil_defaultlib.axi_ad9361_tx_channel(CHANNEL_ID...
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=1)
Compiling module xil_defaultlib.axi_ad9361_tx_channel(Q_OR_I_N=1...
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=2)
Compiling module xil_defaultlib.axi_ad9361_tx_channel(CHANNEL_ID...
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=3)
Compiling module xil_defaultlib.axi_ad9361_tx_channel(Q_OR_I_N=1...
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=33)
Compiling module xil_defaultlib.up_dac_common(ID=1234,FPGA_TECHN...
Compiling module xil_defaultlib.up_delay_cntrl(DISABLE=1,DATA_WI...
Compiling module xil_defaultlib.axi_ad9361_tx(ID=1234,MODE_1R1T=...
Compiling module xil_defaultlib.up_axi
Compiling module xil_defaultlib.axi_ad9361(ID=1234,MODE_1R1T=1)
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=64)
Compiling module xil_defaultlib.util_rfifo(DIN_DATA_WIDTH=16,DOU...
Compiling module xil_defaultlib.pack_ctrl(PORT_ADDRESS_WIDTH=3,M...
Compiling module xil_defaultlib.ad_perfect_shuffle(NUM_GROUPS=4,...
Compiling module xil_defaultlib.pack_interconnect(NUM_STAGES=1)
Compiling module xil_defaultlib.pack_network(PORT_ADDRESS_WIDTH=...
Compiling module xil_defaultlib.ad_perfect_shuffle(WORD_WIDTH=32...
Compiling module xil_defaultlib.pack_ctrl(MIN_STAGE=32'b01,NUM_S...
Compiling module xil_defaultlib.ad_perfect_shuffle(WORD_WIDTH=16...
Compiling module xil_defaultlib.pack_interconnect(PORT_ADDRESS_W...
Compiling module xil_defaultlib.pack_network(PORT_ADDRESS_WIDTH=...
Compiling module xil_defaultlib.pack_shell_default
Compiling module xil_defaultlib.ad_perfect_shuffle(NUM_GROUPS=1,...
Compiling module xil_defaultlib.util_upack2_impl
Compiling module xil_defaultlib.util_upack2_default
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=64,ADDRESS_WID...
Compiling module xil_defaultlib.util_wfifo(DIN_DATA_WIDTH=16,DOU...
Compiling module xil_defaultlib.ad_perfect_shuffle(NUM_GROUPS=4,...
Compiling module xil_defaultlib.pack_ctrl(MUX_ORDER=2,MIN_STAGE=...
Compiling module xil_defaultlib.pack_interconnect(PORT_ADDRESS_W...
Compiling module xil_defaultlib.pack_network(PORT_ADDRESS_WIDTH=...
Compiling module xil_defaultlib.pack_shell(PACK=1)
Compiling module xil_defaultlib.util_cpack2_impl_default
Compiling module xil_defaultlib.util_cpack2_default
Compiling module xil_defaultlib.UseDut
Compiling module xil_defaultlib.glbl
Built simulation snapshot UseDut_behav
