
*** Running vivado
    with args -log cnn_dma_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnn_dma_wrapper.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source cnn_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenfpga'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenfpga/dfx/ip/dma'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1418.730 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/synth_1/cnn_dma_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/synth_1/cnn_dma_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cnn_dma_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24184
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:1]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:2]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:4]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:5]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:7]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:8]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:9]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:10]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:11]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in out_writer with formal parameter declaration list [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v:86]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1550.215 ; gain = 131.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnn_dma_wrapper' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'cnn_dma_axi' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:4]
INFO: [Synth 8-6157] synthesizing module 'cnn_fsm' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v:110]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fsm' (1#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_dma_rd' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_rd' (2#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v:1]
INFO: [Synth 8-6157] synthesizing module 'mask_maker' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:4]
INFO: [Synth 8-6157] synthesizing module 'mask_gen_fsm' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mask_gen_fsm' (3#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'conv_kern_wrapper_mask' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v:1]
	Parameter To bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_kern' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v:1]
INFO: [Synth 8-6157] synthesizing module 'mac_kern' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v:2]
INFO: [Synth 8-6157] synthesizing module 'mac' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v:8]
INFO: [Synth 8-6157] synthesizing module 'dsp_wrapper' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dsp_wrapper' (4#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v:7]
INFO: [Synth 8-6157] synthesizing module 'reduction_tree' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v:312]
INFO: [Synth 8-6155] done synthesizing module 'reduction_tree' (5#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v:312]
INFO: [Synth 8-6155] done synthesizing module 'mac' (6#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mac_kern' (7#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v:2]
INFO: [Synth 8-6157] synthesizing module 'bnorm_quant_act' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v:3]
	Parameter DATA_BITS bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bias_shifter' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v:3]
	Parameter DATA_BITS bound to: 43 - type: integer 
	Parameter OUT_DATA_BITS bound to: 27 - type: integer 
	Parameter SHIFT_W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bias_shifter' (8#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'act_shifter' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/act_shifter.v:3]
	Parameter DATA_BITS bound to: 27 - type: integer 
	Parameter SHIFT_W bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/act_shifter.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/act_shifter.v:48]
INFO: [Synth 8-6155] done synthesizing module 'act_shifter' (9#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/act_shifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bnorm_quant_act' (10#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv_kern' (11#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v:1]
INFO: [Synth 8-6155] done synthesizing module 'conv_kern_wrapper_mask' (12#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v:1]
INFO: [Synth 8-6157] synthesizing module 'bias_blk_mem' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/bias_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bias_blk_mem' (13#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/bias_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'scale_blk_mem' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/scale_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scale_blk_mem' (14#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/scale_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'weight_0_blk_mem' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/weight_0_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weight_0_blk_mem' (15#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/weight_0_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'weight_1_blk_mem' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/weight_1_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weight_1_blk_mem' (16#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/weight_1_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'weight_2_blk_mem' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/weight_2_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weight_2_blk_mem' (17#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/weight_2_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ifm_data_128x32768' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/ifm_data_128x32768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ifm_data_128x32768' (18#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/ifm_data_128x32768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'l1_o_data_128x4096' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/l1_o_data_128x4096_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'l1_o_data_128x4096' (19#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/l1_o_data_128x4096_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'l2_o_data_128x4096' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/l2_o_data_128x4096_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'l2_o_data_128x4096' (20#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/l2_o_data_128x4096_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_wrapper_l1' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v:23]
INFO: [Synth 8-6157] synthesizing module 'layer1_line_buffer_128x256' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/layer1_line_buffer_128x256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'layer1_line_buffer_128x256' (21#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/layer1_line_buffer_128x256_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element cstate_d1_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v:150]
WARNING: [Synth 8-6014] Unused sequential element cstate_d2_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v:151]
WARNING: [Synth 8-6014] Unused sequential element line_buf_l1_addr_d_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v:163]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_wrapper_l1' (22#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v:23]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_wrapper_l2' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v:23]
INFO: [Synth 8-6157] synthesizing module 'layer2_line_buffer_192x32' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/layer2_line_buffer_192x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'layer2_line_buffer_192x32' (23#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/.Xil/Vivado-24556-sml/realtime/layer2_line_buffer_192x32_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element is_last_batch_col_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v:144]
WARNING: [Synth 8-6014] Unused sequential element is_first_batch_col_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v:145]
WARNING: [Synth 8-6014] Unused sequential element receiving_col_cnt_d2_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v:206]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_wrapper_l2' (24#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v:23]
WARNING: [Synth 8-6014] Unused sequential element maskgen_finished_ff_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:720]
WARNING: [Synth 8-6014] Unused sequential element maskgen_finished_ff2_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:721]
WARNING: [Synth 8-6014] Unused sequential element col_d1_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:930]
WARNING: [Synth 8-6014] Unused sequential element col_d2_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:931]
WARNING: [Synth 8-6014] Unused sequential element col_d3_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:932]
WARNING: [Synth 8-6014] Unused sequential element burst_count_adv_reg was removed.  [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:1557]
WARNING: [Synth 8-3848] Net o_start in module/entity mask_maker does not have driver. [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:19]
WARNING: [Synth 8-3848] Net q_2d_filter_size in module/entity mask_maker does not have driver. [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:105]
INFO: [Synth 8-6155] done synthesizing module 'mask_maker' (25#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:4]
INFO: [Synth 8-6157] synthesizing module 'out_writer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v:4]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 1920 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_fifo' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'dual_port_block_ram' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v:12]
	Parameter W_DATA bound to: 32 - type: integer 
	Parameter N_CELL bound to: 256 - type: integer 
	Parameter W_CELL bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_block_ram' (26#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v:12]
INFO: [Synth 8-6155] done synthesizing module 'reg_fifo' (27#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_dma_wr' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_wr' (28#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'out_writer' (29#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dma_axi' (30#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:4]
INFO: [Synth 8-6157] synthesizing module 'S_axilite' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/S_axilite.v:13]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/S_axilite.v:239]
INFO: [Synth 8-6155] done synthesizing module 'S_axilite' (31#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/S_axilite.v:13]
WARNING: [Synth 8-3848] Net m_axi_AWUSER in module/entity cnn_dma_wrapper does not have driver. [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v:93]
WARNING: [Synth 8-3848] Net m_axi_WUSER in module/entity cnn_dma_wrapper does not have driver. [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v:100]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dma_wrapper' (32#1) [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v:3]
WARNING: [Synth 8-7129] Port frame_size[6] in module out_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_size[5] in module out_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_size[4] in module out_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_size[3] in module out_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_size[2] in module out_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_size[1] in module out_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_size[0] in module out_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module dsp_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_3x3_conv in module mac_kern is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_2d_filter_size[5] in module mask_gen_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_2d_filter_size[4] in module mask_gen_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_2d_filter_size[3] in module mask_gen_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_2d_filter_size[2] in module mask_gen_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_2d_filter_size[1] in module mask_gen_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_2d_filter_size[0] in module mask_gen_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mask_loaded in module mask_gen_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_start in module mask_maker is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_RID[0] in module axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_RUSER[0] in module axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[11] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[10] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[9] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[8] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[7] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[6] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[5] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[4] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[3] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[2] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[1] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port q_height[0] in module cnn_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[31] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[30] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[29] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[28] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[27] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[26] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[25] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_mode in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_sel_sub in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_we in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_cs[1] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_cs[0] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[12] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[11] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[10] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[9] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[8] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[7] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[6] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[5] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[4] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[3] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[2] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[1] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_waddr[0] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[16] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[15] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[14] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[13] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[12] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[11] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[10] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[9] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[8] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[7] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[6] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[5] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[4] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[3] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[2] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[1] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_boot_req_wdata[0] in module cnn_dma_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_AWUSER[0] in module cnn_dma_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_WUSER[0] in module cnn_dma_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_BUSER[0] in module cnn_dma_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1665.512 ; gain = 246.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1683.426 ; gain = 264.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1683.426 ; gain = 264.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1695.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/l2_o_data_128x4096/l1_o_data_128x4096_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_l2_o_data'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/l2_o_data_128x4096/l1_o_data_128x4096_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_l2_o_data'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/bias_blk_mem/bias_blk_mem/bias_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/bias_blk_mem/bias_blk_mem/bias_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/scale_blk_mem/scale_blk_mem/scale_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_scale_blk_mem'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/scale_blk_mem/scale_blk_mem/scale_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_scale_blk_mem'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_0_blk_mem/weight_0_blk_mem/weight_0_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_weight_0_blk_mem'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_0_blk_mem/weight_0_blk_mem/weight_0_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_weight_0_blk_mem'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_1_blk_mem/weight_1_blk_mem/weight_1_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_weight_1_blk_mem'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_1_blk_mem/weight_1_blk_mem/weight_1_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_weight_1_blk_mem'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_2_blk_mem/weight_2_blk_mem/weight_2_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_weight_2_blk_mem'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_2_blk_mem/weight_2_blk_mem/weight_2_blk_mem_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_weight_2_blk_mem'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/ifm_data_128x32768/ifm_data_128x32768/ifm_data_128x32768_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_ifm_data'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/ifm_data_128x32768/ifm_data_128x32768/ifm_data_128x32768_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_ifm_data'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer1_line_buffer_128x256/layer1_line_buffer_128x256/layer1_line_buffer_128x256_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l1/u_line_buf_l1'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer1_line_buffer_128x256/layer1_line_buffer_128x256/layer1_line_buffer_128x256_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l1/u_line_buf_l1'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l1_o_data_128x4096/l1_o_data_128x4096/l1_o_data_128x4096_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_l1_o_data'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l1_o_data_128x4096/l1_o_data_128x4096/l1_o_data_128x4096_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_l1_o_data'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/layer2_line_buffer_192x32/layer2_line_buffer_192x32_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_0'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/layer2_line_buffer_192x32/layer2_line_buffer_192x32_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_0'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/layer2_line_buffer_192x32/layer2_line_buffer_192x32_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_1'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/layer2_line_buffer_192x32/layer2_line_buffer_192x32_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_1'
Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/layer2_line_buffer_192x32/layer2_line_buffer_192x32_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_2'
Finished Parsing XDC File [c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/layer2_line_buffer_192x32/layer2_line_buffer_192x32_in_context.xdc] for cell 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_2'
Parsing XDC File [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/constrs_1/imports/maskgenFPGA/Nexys-Video-Master.xdc]
Finished Parsing XDC File [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/constrs_1/imports/maskgenFPGA/Nexys-Video-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/constrs_1/imports/maskgenFPGA/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cnn_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cnn_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1926.465 ; gain = 0.156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.478 . Memory (MB): peak = 1926.465 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_ifm_data' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_l1_o_data' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_l2_o_data' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_scale_blk_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_weight_0_blk_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_weight_1_blk_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_weight_2_blk_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l1/u_line_buf_l1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1949.336 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1949.336 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_l2_o_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_scale_blk_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_weight_0_blk_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_weight_1_blk_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_weight_2_blk_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_ifm_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l1/u_line_buf_l1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_l1_o_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn_dma_axi/u_mask_maker/u_line_buf_wrapper_l2/u_line_buf_l2_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1949.336 ; gain = 530.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'cnn_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'st_rdaxi_reg' in module 'axi_dma_rd'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'mask_gen_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'line_buffer_wrapper_l1'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'line_buffer_wrapper_l2'
INFO: [Synth 8-802] inferred FSM for state register 'st_wr2axi_reg' in module 'axi_dma_wr'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'S_axilite'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'S_axilite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
                ST_VSYNC |                               01 |                               01
                ST_HSYNC |                               10 |                               10
                 ST_DATA |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'cnn_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RD_IDLE |                            00001 |                              000
                  RD_PRE |                            00010 |                              001
                RD_START |                            00100 |                              010
                  RD_SEQ |                            01000 |                              011
                 RD_WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_rdaxi_reg' using encoding 'one-hot' in module 'axi_dma_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                            00001 |                              000
                 ST_SYNC |                            00010 |                              011
           ST_LOAD_BATCH |                            00100 |                              010
             ST_GEN_MASK |                            01000 |                              001
            ST_SKIP_LOAD |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'mask_gen_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                              000
            ST_RECEIVING |                              001 |                              001
                ST_LATCH |                              010 |                              010
              ST_WRITING |                              011 |                              011
                  ST_FIN |                              100 |                              100
              ST_SENDING |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'line_buffer_wrapper_l1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                           000001 |                              000
            ST_RECEIVING |                           010000 |                              001
                ST_LATCH |                           100000 |                              010
              ST_WRITING |                           001000 |                              011
                  ST_FIN |                           000100 |                              100
              ST_SENDING |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'line_buffer_wrapper_l2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WR_IDLE |                            00001 |                              000
                  WR_PRE |                            00010 |                              001
                WR_START |                            00100 |                              010
                  WR_SEQ |                            01000 |                              011
                 WR_WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_wr2axi_reg' using encoding 'one-hot' in module 'axi_dma_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'S_axilite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'S_axilite'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.336 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 128   
	   2 Input   32 Bit       Adders := 7     
	   2 Input   27 Bit       Adders := 48    
	   2 Input   25 Bit       Adders := 129   
	   2 Input   24 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 16    
	   2 Input   21 Bit       Adders := 32    
	   2 Input   20 Bit       Adders := 64    
	   2 Input   19 Bit       Adders := 128   
	   2 Input   15 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 385   
	   2 Input    8 Bit       Adders := 9     
	   4 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 258   
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 5     
	              128 Bit    Registers := 41    
	               43 Bit    Registers := 16    
	               32 Bit    Registers := 427   
	               27 Bit    Registers := 48    
	               25 Bit    Registers := 129   
	               24 Bit    Registers := 3     
	               22 Bit    Registers := 16    
	               21 Bit    Registers := 32    
	               20 Bit    Registers := 64    
	               19 Bit    Registers := 128   
	               16 Bit    Registers := 320   
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 170   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 53    
	                4 Bit    Registers := 77    
	                3 Bit    Registers := 262   
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 306   
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 4     
	   2 Input  192 Bit        Muxes := 10    
	   2 Input  128 Bit        Muxes := 16    
	   2 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 131   
	   4 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 3     
	   2 Input   27 Bit        Muxes := 48    
	  16 Input   27 Bit        Muxes := 32    
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 2     
	   6 Input   24 Bit        Muxes := 1     
	   5 Input   24 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 256   
	   2 Input   16 Bit        Muxes := 32    
	   2 Input   15 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 9     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 385   
	   2 Input    8 Bit        Muxes := 45    
	   5 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 25    
	  16 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 19    
	   4 Input    4 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 24    
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 237   
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_POST_reg0, operation Mode is: PCIN-A:B.
DSP Report: operator P_POST_reg0 is absorbed into DSP P_POST_reg0.
DSP Report: Generating DSP u_bnorm_quant_act_0/acc_mult_reg0, operation Mode is: A*B.
DSP Report: operator u_bnorm_quant_act_0/acc_mult_reg0 is absorbed into DSP u_bnorm_quant_act_0/acc_mult_reg0.
DSP Report: operator u_bnorm_quant_act_0/acc_mult_reg0 is absorbed into DSP u_bnorm_quant_act_0/acc_mult_reg0.
DSP Report: Generating DSP u_bnorm_quant_act_1/acc_mult_reg0, operation Mode is: A*B.
DSP Report: operator u_bnorm_quant_act_1/acc_mult_reg0 is absorbed into DSP u_bnorm_quant_act_1/acc_mult_reg0.
DSP Report: operator u_bnorm_quant_act_1/acc_mult_reg0 is absorbed into DSP u_bnorm_quant_act_1/acc_mult_reg0.
WARNING: [Synth 8-7129] Port m_axi_AWUSER[0] in module cnn_dma_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_WUSER[0] in module cnn_dma_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_BUSER[0] in module cnn_dma_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1949.336 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cnn_dma_wrapper | u_out_writer/u_fifo_ofm/u_bram_fifo/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_wrapper     | (C+A*B)'    | 24     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_wrapper     | PCIN-A:B    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bnorm_quant_act | A*B         | 25     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bnorm_quant_act | A*B         | 25     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1949.336 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 1949.336 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cnn_dma_wrapper | u_out_writer/u_fifo_ofm/u_bram_fifo/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_cnn_dma_axi/u_out_writer/u_fifo_ofm/u_bram_fifo/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 2023.898 ; gain = 605.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:02:57 . Memory (MB): peak = 2120.203 ; gain = 701.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:02:57 . Memory (MB): peak = 2120.203 ; gain = 701.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:03:20 . Memory (MB): peak = 2128.938 ; gain = 710.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:16 ; elapsed = 00:03:21 . Memory (MB): peak = 2128.938 ; gain = 710.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:18 ; elapsed = 00:03:23 . Memory (MB): peak = 2148.398 ; gain = 729.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:03:23 . Memory (MB): peak = 2148.398 ; gain = 729.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn_dma_wrapper | u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/scale0_d6_reg[0] | 6      | 128   | YES          | NO                 | YES               | 128    | 0       | 
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |weight_0_blk_mem           |         1|
|2     |weight_1_blk_mem           |         1|
|3     |ifm_data_128x32768         |         1|
|4     |l1_o_data_128x4096         |         1|
|5     |l2_o_data_128x4096         |         1|
|6     |weight_2_blk_mem           |         1|
|7     |scale_blk_mem              |         1|
|8     |bias_blk_mem               |         1|
|9     |layer1_line_buffer_128x256 |         1|
|10    |layer2_line_buffer_192x32  |         3|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |bias_blk_mem               |     1|
|2     |ifm_data_128x32768         |     1|
|3     |l1_o_data_128x4096         |     1|
|4     |l2_o_data_128x4096         |     1|
|5     |layer1_line_buffer_128x256 |     1|
|6     |layer2_line_buffer_192x32  |     3|
|9     |scale_blk_mem              |     1|
|10    |weight_0_blk_mem           |     1|
|11    |weight_1_blk_mem           |     1|
|12    |weight_2_blk_mem           |     1|
|13    |BUFG                       |     1|
|14    |CARRY4                     |  2940|
|15    |DSP48E1                    |   272|
|18    |LUT1                       | 12338|
|19    |LUT2                       | 14802|
|20    |LUT3                       |  2917|
|21    |LUT4                       |  2576|
|22    |LUT5                       |  3222|
|23    |LUT6                       |  6734|
|24    |MUXF7                      |   998|
|25    |MUXF8                      |   128|
|26    |RAMB18E1                   |     1|
|27    |SRL16E                     |   128|
|28    |FDCE                       | 16014|
|29    |FDPE                       |     4|
|30    |FDRE                       | 16473|
|31    |IBUF                       |    95|
|32    |OBUF                       |   212|
|33    |OBUFT                      |     2|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:19 ; elapsed = 00:03:24 . Memory (MB): peak = 2148.398 ; gain = 729.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 2148.398 ; gain = 463.758
Synthesis Optimization Complete : Time (s): cpu = 00:03:20 ; elapsed = 00:03:24 . Memory (MB): peak = 2148.398 ; gain = 729.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2164.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2296.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 684db571
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:55 ; elapsed = 00:04:01 . Memory (MB): peak = 2296.402 ; gain = 877.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1/cnn_dma_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cnn_dma_wrapper_utilization_synth.rpt -pb cnn_dma_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 12:09:06 2023...
