Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 20:18:13 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_31_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.867ns (26.433%)  route 2.413ns (73.567%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 6.629 - 4.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.366ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.239ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=7467, routed)        2.217     3.168    Delay1No7_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X119Y208       FDCE                                         r  Delay1No7_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y208       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.247 r  Delay1No7_instance/Y_reg[22]/Q
                         net (fo=5, routed)           0.652     3.899    Delay1No6_instance/Y_reg[33]_0[22]
    SLICE_X128Y197       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.987 r  Delay1No6_instance/geqOp_carry__0_i_13/O
                         net (fo=1, routed)           0.025     4.012    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X128Y197       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.175 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.201    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y198       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.253 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.370     4.623    Delay1No6_instance/CO[0]
    SLICE_X126Y198       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     4.773 f  Delay1No6_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.114     4.887    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X125Y197       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.011 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.093     5.104    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X125Y197       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.155 r  Delay1No6_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.457     5.612    Delay1No7_instance/Y_reg[23]_0
    SLICE_X128Y194       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     5.649 r  Delay1No7_instance/shiftedFracY_d1[8]_i_2/O
                         net (fo=4, routed)           0.360     6.009    Delay1No7_instance/Sum10_0_impl_instance/level2[9]
    SLICE_X125Y193       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     6.132 r  Delay1No7_instance/shiftedFracY_d1[4]_i_1/O
                         net (fo=2, routed)           0.316     6.448    Sum10_0_impl_instance/FPAddSubOp_instance/level4__0[4]
    SLICE_X123Y192       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=7467, routed)        1.969     6.629    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y192       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.454     7.083    
                         clock uncertainty           -0.035     7.047    
    SLICE_X123Y192       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.072    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  0.625    




