Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Jul 21 08:54:59 2022
| Host         : debian running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           62 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              81 |           25 |
| Yes          | No                    | No                     |             166 |           80 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             238 |           99 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   | out_byte_en0                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | picorv32_core/latched_rd[4]_i_1_n_0               |                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | picorv32_core/instr_lui0                          | picorv32_core/decoded_rs1__0          |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | picorv32_core/cpu_state[7]_i_1_n_0                |                                       |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | out_byte_en0                                      |                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/decoded_imm[19]_i_1_n_0 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/decoded_imm[31]_i_1_n_0 |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | picorv32_core/mem_valid_reg_n_0                   |                                       |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/trap_i_1_n_0            |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | picorv32_core/irq_mask                            | picorv32_core/trap_i_1_n_0            |               27 |             32 |         1.19 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1[31]_i_1_n_0                 |                                       |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 |                                       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | picorv32_core/timer[31]_i_1_n_0                   | picorv32_core/trap_i_1_n_0            |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | picorv32_core/reg_op2[7]_i_1_n_0                  |                                       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | picorv32_core/instr_lui0                          |                                       |               13 |             35 |         2.69 |
|  clk_IBUF_BUFG | picorv32_core/reg_pc                              | picorv32_core/trap_i_1_n_0            |               28 |             62 |         2.21 |
|  clk_IBUF_BUFG | picorv32_core/irq_delay                           | picorv32_core/trap_i_1_n_0            |               17 |             65 |         3.82 |
|  clk_IBUF_BUFG |                                                   | picorv32_core/trap_i_1_n_0            |               24 |             80 |         3.33 |
|  clk_IBUF_BUFG | picorv32_core/cpuregs_reg_r1_0_31_0_5_i_1_n_0     |                                       |               11 |             88 |         8.00 |
|  clk_IBUF_BUFG |                                                   |                                       |               62 |            104 |         1.68 |
+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


