

================================================================
== Vivado HLS Report for 'biquadv2'
================================================================
* Date:           Fri Dec 20 13:46:55 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   35|   35|         7|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_5)
	9  / (tmp_5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: StgValue_11 (5)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inData_V), !map !108

ST_1: StgValue_12 (6)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outData_V), !map !114

ST_1: StgValue_13 (7)  [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @biquadv2_str) nounwind

ST_1: inData_V_read (8)  [1/1] 1.00ns
.preheader.preheader:3  %inData_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %inData_V)

ST_1: StgValue_15 (9)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:4
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i24* %outData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_16 (10)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:5
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i24 %inData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (11)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:6
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_18 (12)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:16
.preheader.preheader:7  store i24 %inData_V_read, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 0), align 16

ST_1: StgValue_19 (13)  [1/1] 1.59ns  loc: Biquadv2/biquadv2.cpp:20
.preheader.preheader:8  br label %0


 <State 2>: 3.25ns
ST_2: p_Val2_s (15)  [1/1] 0.00ns
:0  %p_Val2_s = phi i24 [ 0, %.preheader.preheader ], [ %result_V, %_ifconv ]

ST_2: p_0 (16)  [1/1] 0.00ns
:1  %p_0 = phi i3 [ 0, %.preheader.preheader ], [ %i_V, %_ifconv ]

ST_2: tmp_5 (17)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:20
:2  %tmp_5 = icmp eq i3 %p_0, -3

ST_2: empty (18)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: i_V (19)  [1/1] 2.26ns  loc: Biquadv2/biquadv2.cpp:20
:4  %i_V = add i3 %p_0, 1

ST_2: StgValue_25 (20)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:20
:5  br i1 %tmp_5, label %1, label %_ifconv

ST_2: tmp_6 (22)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:0  %tmp_6 = zext i3 %p_0 to i32

ST_2: coeffs_addr (23)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:1  %coeffs_addr = getelementptr [5 x i26]* @coeffs, i32 0, i32 %tmp_6

ST_2: coeffs_load (24)  [2/2] 3.25ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:2  %coeffs_load = load i26* %coeffs_addr, align 4

ST_2: samples_V_addr (26)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:4  %samples_V_addr = getelementptr [5 x i24]* @samples_V, i32 0, i32 %tmp_6

ST_2: samples_V_load_2 (27)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:5  %samples_V_load_2 = load i24* %samples_V_addr, align 4

ST_2: samples_V_load (68)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:24
:0  %samples_V_load = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_2: samples_V_load_1 (71)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:26
:3  %samples_V_load_1 = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4


 <State 3>: 3.25ns
ST_3: coeffs_load (24)  [1/2] 3.25ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:2  %coeffs_load = load i26* %coeffs_addr, align 4

ST_3: samples_V_load_2 (27)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:5  %samples_V_load_2 = load i24* %samples_V_addr, align 4


 <State 4>: 7.66ns
ST_4: OP1_V_cast (25)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:3  %OP1_V_cast = sext i26 %coeffs_load to i49

ST_4: OP2_V_cast (28)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:6  %OP2_V_cast = sext i24 %samples_V_load_2 to i49

ST_4: p_Val2_1 (29)  [2/2] 7.66ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:7  %p_Val2_1 = mul i49 %OP2_V_cast, %OP1_V_cast


 <State 5>: 7.66ns
ST_5: p_Val2_1 (29)  [1/2] 7.66ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:7  %p_Val2_1 = mul i49 %OP2_V_cast, %OP1_V_cast

ST_5: tmp_8 (36)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:14  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_1, i32 23)


 <State 6>: 8.00ns
ST_6: tmp_7 (30)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:8  %tmp_7 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_s, i24 0)

ST_6: tmp_7_cast (31)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:9  %tmp_7_cast = sext i48 %tmp_7 to i50

ST_6: tmp_8_cast (32)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:10  %tmp_8_cast = sext i49 %p_Val2_1 to i50

ST_6: p_Val2_2 (33)  [1/1] 3.33ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:11  %p_Val2_2 = add i50 %tmp_8_cast, %tmp_7_cast

ST_6: signbit (34)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:12  %signbit = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_2, i32 49)

ST_6: p_Val2_3 (35)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:13  %p_Val2_3 = call i24 @_ssdm_op_PartSelect.i24.i50.i32.i32(i50 %p_Val2_2, i32 24, i32 47)

ST_6: tmp_2 (37)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:15  %tmp_2 = zext i1 %tmp_8 to i24

ST_6: tmp_10 (38)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node carry)
_ifconv:16  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_2, i32 47)

ST_6: p_Val2_4 (39)  [1/1] 2.60ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:17  %p_Val2_4 = add i24 %tmp_2, %p_Val2_3

ST_6: newsignbit (40)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:18  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_4, i32 23)

ST_6: tmp_3 (41)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node carry)
_ifconv:19  %tmp_3 = xor i1 %newsignbit, true

ST_6: carry (42)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:20  %carry = and i1 %tmp_10, %tmp_3

ST_6: tmp_9 (44)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:22  %tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i50.i32.i32(i50 %p_Val2_2, i32 48, i32 49)


 <State 7>: 8.28ns
ST_7: tmp_12 (43)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:21  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_2, i32 48)

ST_7: Range1_all_ones (45)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:23  %Range1_all_ones = icmp eq i2 %tmp_9, -1

ST_7: Range1_all_zeros (46)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:24  %Range1_all_zeros = icmp eq i2 %tmp_9, 0

ST_7: deleted_zeros (47)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:25  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_7: tmp_4 (48)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:26  %tmp_4 = xor i1 %tmp_12, true

ST_7: p_41_i_i (49)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:27  %p_41_i_i = and i1 %signbit, %tmp_4

ST_7: deleted_ones (50)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_7: p_38_i_i (51)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:29  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_7: p_not_i_i (52)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:30  %p_not_i_i = xor i1 %deleted_zeros, true

ST_7: brmerge_i_i (53)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:31  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_7: tmp_s (54)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:32  %tmp_s = xor i1 %signbit, true

ST_7: overflow (55)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:33  %overflow = and i1 %brmerge_i_i, %tmp_s

ST_7: brmerge40_demorgan_i (56)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:34  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_7: tmp_demorgan (57)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node underflow)
_ifconv:35  %tmp_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_7: tmp (58)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node underflow)
_ifconv:36  %tmp = xor i1 %tmp_demorgan, true

ST_7: underflow (59)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:37  %underflow = and i1 %signbit, %tmp

ST_7: brmerge_i_i_i (60)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:38  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 8>: 4.14ns
ST_8: tmp1 (61)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node result_V)
_ifconv:39  %tmp1 = or i1 %brmerge40_demorgan_i, %tmp_s

ST_8: underflow_not (62)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node result_V)
_ifconv:40  %underflow_not = or i1 %tmp1, %p_38_i_i

ST_8: p_Val2_4_mux (63)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:41  %p_Val2_4_mux = select i1 %brmerge_i_i_i, i24 8388607, i24 %p_Val2_4

ST_8: p_Val2_4_4 (64)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node result_V)
_ifconv:42  %p_Val2_4_4 = select i1 %underflow, i24 -8388608, i24 %p_Val2_4

ST_8: result_V (65)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:43  %result_V = select i1 %underflow_not, i24 %p_Val2_4_mux, i24 %p_Val2_4_4

ST_8: StgValue_75 (66)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:20
_ifconv:44  br label %0


 <State 9>: 4.64ns
ST_9: samples_V_load (68)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:24
:0  %samples_V_load = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_9: StgValue_77 (69)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:24
:1  store i24 %samples_V_load, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 4), align 16

ST_9: StgValue_78 (70)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:25
:2  store i24 %p_Val2_s, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_9: samples_V_load_1 (71)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:26
:3  %samples_V_load_1 = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4


 <State 10>: 2.32ns
ST_10: StgValue_80 (72)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:26
:4  store i24 %samples_V_load_1, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 2), align 8

ST_10: StgValue_81 (73)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:27
:5  store i24 %inData_V_read, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4

ST_10: StgValue_82 (74)  [1/1] 1.00ns  loc: Biquadv2/biquadv2.cpp:29
:6  call void @_ssdm_op_Write.s_axilite.i24P(i24* %outData_V, i24 %p_Val2_s)

ST_10: StgValue_83 (75)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:30
:7  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	s_axi read on port 'inData_V' [8]  (1 ns)
	'store' operation (Biquadv2/biquadv2.cpp:16) of variable 'op.V' on array 'samples_V' [12]  (2.32 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', Biquadv2/biquadv2.cpp:20) [16]  (0 ns)
	'getelementptr' operation ('coeffs_addr', Biquadv2/biquadv2.cpp:21) [23]  (0 ns)
	'load' operation ('coeffs_load', Biquadv2/biquadv2.cpp:21) on array 'coeffs' [24]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('coeffs_load', Biquadv2/biquadv2.cpp:21) on array 'coeffs' [24]  (3.25 ns)

 <State 4>: 7.66ns
The critical path consists of the following:
	'mul' operation ('__Val2__', Biquadv2/biquadv2.cpp:21) [29]  (7.66 ns)

 <State 5>: 7.66ns
The critical path consists of the following:
	'mul' operation ('__Val2__', Biquadv2/biquadv2.cpp:21) [29]  (7.66 ns)

 <State 6>: 8ns
The critical path consists of the following:
	'add' operation ('__Val2__', Biquadv2/biquadv2.cpp:21) [33]  (3.33 ns)
	'add' operation ('__Val2__', Biquadv2/biquadv2.cpp:21) [39]  (2.6 ns)
	'xor' operation ('tmp_3', Biquadv2/biquadv2.cpp:21) [41]  (0 ns)
	'and' operation ('carry', Biquadv2/biquadv2.cpp:21) [42]  (2.07 ns)

 <State 7>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', Biquadv2/biquadv2.cpp:21) [45]  (2.07 ns)
	'and' operation ('p_38_i_i', Biquadv2/biquadv2.cpp:21) [51]  (2.07 ns)
	'or' operation ('tmp_demorgan', Biquadv2/biquadv2.cpp:21) [57]  (0 ns)
	'xor' operation ('tmp', Biquadv2/biquadv2.cpp:21) [58]  (0 ns)
	'and' operation ('underflow', Biquadv2/biquadv2.cpp:21) [59]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', Biquadv2/biquadv2.cpp:21) [60]  (2.07 ns)

 <State 8>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_4_mux', Biquadv2/biquadv2.cpp:21) [63]  (2.07 ns)
	'select' operation ('result.V', Biquadv2/biquadv2.cpp:21) [65]  (2.07 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('samples_V_load', Biquadv2/biquadv2.cpp:24) on array 'samples_V' [68]  (2.32 ns)
	'store' operation (Biquadv2/biquadv2.cpp:24) of variable 'samples_V_load', Biquadv2/biquadv2.cpp:24 on array 'samples_V' [69]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'store' operation (Biquadv2/biquadv2.cpp:26) of variable 'samples_V_load_1', Biquadv2/biquadv2.cpp:26 on array 'samples_V' [72]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
