INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/world/OneDrive/HW/ddproj/proj/design/boardGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boardGenerator
INFO: [VRFC 10-311] analyzing module random
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/world/OneDrive/HW/ddproj/proj/sim/bg_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bg_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/world/OneDrive/HW/ddproj/proj/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
