// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xstepgen.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XStepgen_CfgInitialize(XStepgen *InstancePtr, XStepgen_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->Crtl_bus_BaseAddress = ConfigPtr->Crtl_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XStepgen_Start(XStepgen *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStepgen_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_AP_CTRL) & 0x80;
    XStepgen_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XStepgen_IsDone(XStepgen *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStepgen_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XStepgen_IsIdle(XStepgen *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStepgen_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XStepgen_IsReady(XStepgen *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStepgen_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XStepgen_EnableAutoRestart(XStepgen *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStepgen_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_AP_CTRL, 0x80);
}

void XStepgen_DisableAutoRestart(XStepgen *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStepgen_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_AP_CTRL, 0);
}

u32 XStepgen_Get_out_vec_BaseAddress(XStepgen *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE);
}

u32 XStepgen_Get_out_vec_HighAddress(XStepgen *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSTEPGEN_AXILITES_ADDR_OUT_VEC_HIGH);
}

u32 XStepgen_Get_out_vec_TotalBytes(XStepgen *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSTEPGEN_AXILITES_ADDR_OUT_VEC_HIGH - XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + 1);
}

u32 XStepgen_Get_out_vec_BitWidth(XStepgen *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSTEPGEN_AXILITES_WIDTH_OUT_VEC;
}

u32 XStepgen_Get_out_vec_Depth(XStepgen *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSTEPGEN_AXILITES_DEPTH_OUT_VEC;
}

u32 XStepgen_Write_out_vec_Words(XStepgen *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSTEPGEN_AXILITES_ADDR_OUT_VEC_HIGH - XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XStepgen_Read_out_vec_Words(XStepgen *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSTEPGEN_AXILITES_ADDR_OUT_VEC_HIGH - XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + (offset + i)*4);
    }
    return length;
}

u32 XStepgen_Write_out_vec_Bytes(XStepgen *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSTEPGEN_AXILITES_ADDR_OUT_VEC_HIGH - XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XStepgen_Read_out_vec_Bytes(XStepgen *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSTEPGEN_AXILITES_ADDR_OUT_VEC_HIGH - XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XSTEPGEN_AXILITES_ADDR_OUT_VEC_BASE + offset + i);
    }
    return length;
}

void XStepgen_InterruptGlobalEnable(XStepgen *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStepgen_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_GIE, 1);
}

void XStepgen_InterruptGlobalDisable(XStepgen *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStepgen_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_GIE, 0);
}

void XStepgen_InterruptEnable(XStepgen *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XStepgen_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_IER);
    XStepgen_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_IER, Register | Mask);
}

void XStepgen_InterruptDisable(XStepgen *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XStepgen_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_IER);
    XStepgen_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_IER, Register & (~Mask));
}

void XStepgen_InterruptClear(XStepgen *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStepgen_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_ISR, Mask);
}

u32 XStepgen_InterruptGetEnabled(XStepgen *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XStepgen_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_IER);
}

u32 XStepgen_InterruptGetStatus(XStepgen *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XStepgen_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XSTEPGEN_CRTL_BUS_ADDR_ISR);
}

