$date
	Mon May 26 10:43:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # expected [3:0] $end
$var integer 32 $ errors [31:0] $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var reg 4 ' y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 '
b0 &
b0 %
b0 $
b1111 #
b0 "
b1111 !
$end
#10000
b1110 !
b1110 '
b1110 #
b1 "
b1 &
b1 %
#20000
b1101 !
b1101 '
b1101 #
b10 "
b10 &
b10 %
#30000
b1100 !
b1100 '
b1100 #
b11 "
b11 &
b11 %
#40000
b1011 !
b1011 '
b1011 #
b100 "
b100 &
b100 %
#50000
b1010 !
b1010 '
b1010 #
b101 "
b101 &
b101 %
#60000
b1001 !
b1001 '
b1001 #
b110 "
b110 &
b110 %
#70000
b1000 !
b1000 '
b1000 #
b111 "
b111 &
b111 %
#80000
b111 !
b111 '
b111 #
b1000 "
b1000 &
b1000 %
#90000
b110 !
b110 '
b110 #
b1001 "
b1001 &
b1001 %
#100000
b101 !
b101 '
b101 #
b1010 "
b1010 &
b1010 %
#110000
b100 !
b100 '
b100 #
b1011 "
b1011 &
b1011 %
#120000
b11 !
b11 '
b11 #
b1100 "
b1100 &
b1100 %
#130000
b10 !
b10 '
b10 #
b1101 "
b1101 &
b1101 %
#140000
b1 !
b1 '
b1 #
b1110 "
b1110 &
b1110 %
#150000
b0 !
b0 '
b0 #
b1111 "
b1111 &
b1111 %
#160000
b1111 !
b1111 '
b0 "
b0 &
b10000 %
#170000
b0 !
b0 '
b1111 "
b1111 &
#180000
b101 !
b101 '
b1010 "
b1010 &
#190000
b1010 !
b1010 '
b101 "
b101 &
#200000
