$date
	Wed Jun  4 23:58:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clkdiv4_tb $end
$var wire 1 ! clk2 $end
$var reg 1 " clk1 $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk1 $end
$var wire 1 # rst $end
$var reg 1 ! clk2 $end
$var reg 2 $ cnt [1:0] $end
$scope begin clk_div $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
0!
$end
#10
b1 $
1"
0#
#15
0"
#20
b10 $
1"
#25
0"
#30
b11 $
1"
#35
0"
#40
1!
b0 $
1"
#45
0"
#50
b1 $
1"
#55
0"
#60
b10 $
1"
#65
0"
#70
b11 $
1"
#75
0"
#80
0!
b0 $
1"
#85
0"
#90
b1 $
1"
#95
0"
#100
b10 $
1"
#105
0"
#110
b11 $
1"
#115
0"
#120
1!
b0 $
1"
#125
0"
#130
b1 $
1"
#135
0"
#140
b10 $
1"
#145
0"
#150
b11 $
1"
#155
0"
#160
0!
b0 $
1"
#165
0"
#170
b1 $
1"
#175
0"
#180
b10 $
1"
#185
0"
#190
b11 $
1"
#195
0"
#200
1!
b0 $
1"
#205
0"
#210
b1 $
1"
#215
0"
#220
b10 $
1"
#225
0"
#230
b11 $
1"
#235
0"
#240
0!
b0 $
1"
#245
0"
#250
b1 $
1"
#255
0"
#260
