Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,432
design__instance__area,7843.65
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00034318873076699674
power__switching__total,0.00007588721928186715
power__leakage__total,0.0000014030404145159991
power__total,0.0004204789875075221
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26031405545719594
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25963498752497866
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12615153723149672
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.655335138037918
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.126152
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26980077269304253
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2683074671715369
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6552993333443615
timing__setup__ws__corner:nom_slow_1p08V_125C,13.146939908844026
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.655299
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26388758591877454
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2618316471080521
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3246536464887697
timing__setup__ws__corner:nom_typ_1p20V_25C,14.118923319002944
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.324654
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26031405545719594
clock__skew__worst_setup,0.25963498752497866
timing__hold__ws,0.12615153723149672
timing__setup__ws,13.146939908844026
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.126152
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,432
design__instance__area__stdcell,7843.65
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.271017
design__instance__utilization__stdcell,0.271017
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,8
design__instance__area__class:inverter,47.1744
design__instance__count__class:sequential_cell,69
design__instance__area__class:sequential_cell,3255.03
design__instance__count__class:multi_input_combinational_cell,183
design__instance__area__class:multi_input_combinational_cell,2173.65
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,143
design__instance__area__class:timing_repair_buffer,2146.44
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11736.2
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,111
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,509
route__net__special,2
route__drc_errors__iter:0,240
route__wirelength__iter:0,12471
route__drc_errors__iter:1,55
route__wirelength__iter:1,12341
route__drc_errors__iter:2,69
route__wirelength__iter:2,12274
route__drc_errors__iter:3,4
route__wirelength__iter:3,12214
route__drc_errors__iter:4,0
route__wirelength__iter:4,12211
route__drc_errors,0
route__wirelength,12211
route__vias,2610
route__vias__singlecut,2610
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,327.085
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,91
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,91
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,91
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,91
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000192481
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000190441
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000403867
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000190441
design_powergrid__voltage__worst,0.0000190441
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000192481
design_powergrid__drop__worst__net:VPWR,0.0000192481
design_powergrid__voltage__worst__net:VGND,0.0000190441
design_powergrid__drop__worst__net:VGND,0.0000190441
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004789999999999999878534662212103967249277047812938690185546875
ir__drop__worst,0.0000191999999999999991311637470570161667637876234948635101318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
