<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › xtensa › include › asm › tlbflush.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>tlbflush.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * include/asm-xtensa/tlbflush.h</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001 - 2005 Tensilica Inc.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _XTENSA_TLBFLUSH_H</span>
<span class="cp">#define _XTENSA_TLBFLUSH_H</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cp">#include &lt;linux/stringify.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>

<span class="cp">#define DTLB_WAY_PGD	7</span>

<span class="cp">#define ITLB_ARF_WAYS	4</span>
<span class="cp">#define DTLB_ARF_WAYS	4</span>

<span class="cp">#define ITLB_HIT_BIT	3</span>
<span class="cp">#define DTLB_HIT_BIT	4</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cm">/* TLB flushing:</span>
<span class="cm"> *</span>
<span class="cm"> *  - flush_tlb_all() flushes all processes TLB entries</span>
<span class="cm"> *  - flush_tlb_mm(mm) flushes the specified mm context TLB entries</span>
<span class="cm"> *  - flush_tlb_page(mm, vmaddr) flushes a single page</span>
<span class="cm"> *  - flush_tlb_range(mm, start, end) flushes a range of pages</span>
<span class="cm"> */</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_tlb_all</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_tlb_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span><span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_tlb_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span><span class="o">*</span><span class="p">,</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_tlb_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span><span class="o">*</span><span class="p">,</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>

<span class="cp">#define flush_tlb_kernel_range(start,end) flush_tlb_all()</span>

<span class="cm">/* TLB operations. */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">itlb_probe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;pitlb  %0, %1</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">dtlb_probe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;pdtlb  %0, %1</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_itlb_entry</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">probe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;iitlb  %0; isync</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">probe</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_dtlb_entry</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">probe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;idtlb  %0; dsync</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">probe</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* Use the .._no_isync functions with caution.  Generally, these are</span>
<span class="cm"> * handy for bulk invalidates followed by a single &#39;isync&#39;.  The</span>
<span class="cm"> * caller must follow up with an &#39;isync&#39;, which can be relatively</span>
<span class="cm"> * expensive on some Xtensa implementations.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_itlb_entry_no_isync</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Caller must follow up with &#39;isync&#39;. */</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;iitlb  %0</span><span class="se">\n</span><span class="s">&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">entry</span><span class="p">)</span> <span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_dtlb_entry_no_isync</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Caller must follow up with &#39;isync&#39;. */</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;idtlb  %0</span><span class="se">\n</span><span class="s">&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">entry</span><span class="p">)</span> <span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_itlbcfg_register</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;wsr  %0, &quot;</span><span class="n">__stringify</span><span class="p">(</span><span class="n">ITLBCFG</span><span class="p">)</span><span class="s">&quot;</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="s">&quot;isync</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dtlbcfg_register</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;wsr  %0, &quot;</span><span class="n">__stringify</span><span class="p">(</span><span class="n">DTLBCFG</span><span class="p">)</span><span class="s">&quot;; dsync</span><span class="se">\n\t</span><span class="s">&quot;</span>
	    		     <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_ptevaddr_register</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot; wsr  %0, &quot;</span><span class="n">__stringify</span><span class="p">(</span><span class="n">PTEVADDR</span><span class="p">)</span><span class="s">&quot;; isync</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">read_ptevaddr_register</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;rsr  %0, &quot;</span><span class="n">__stringify</span><span class="p">(</span><span class="n">PTEVADDR</span><span class="p">)</span><span class="s">&quot;</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_dtlb_entry</span> <span class="p">(</span><span class="n">pte_t</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">int</span> <span class="n">way</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;wdtlb  %1, %0; dsync</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">way</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span><span class="p">)</span> <span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_itlb_entry</span> <span class="p">(</span><span class="n">pte_t</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">int</span> <span class="n">way</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;witlb  %1, %0; isync</span><span class="se">\n\t</span><span class="s">&quot;</span>
	                     <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">way</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span><span class="p">)</span> <span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_page_directory</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">invalidate_dtlb_entry</span> <span class="p">(</span><span class="n">DTLB_WAY_PGD</span><span class="p">);</span>
	<span class="n">invalidate_dtlb_entry</span> <span class="p">(</span><span class="n">DTLB_WAY_PGD</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">invalidate_dtlb_entry</span> <span class="p">(</span><span class="n">DTLB_WAY_PGD</span><span class="o">+</span><span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_itlb_mapping</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tlb_entry</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">tlb_entry</span> <span class="o">=</span> <span class="n">itlb_probe</span><span class="p">(</span><span class="n">address</span><span class="p">))</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ITLB_HIT_BIT</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">invalidate_itlb_entry</span><span class="p">(</span><span class="n">tlb_entry</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_dtlb_mapping</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tlb_entry</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">tlb_entry</span> <span class="o">=</span> <span class="n">dtlb_probe</span><span class="p">(</span><span class="n">address</span><span class="p">))</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DTLB_HIT_BIT</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">invalidate_dtlb_entry</span><span class="p">(</span><span class="n">tlb_entry</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define check_pgt_cache()	do { } while (0)</span>


<span class="cm">/*</span>
<span class="cm"> * DO NOT USE THESE FUNCTIONS.  These instructions aren&#39;t part of the Xtensa</span>
<span class="cm"> * ISA and exist only for test purposes..</span>
<span class="cm"> * You may find it helpful for MMU debugging, however.</span>
<span class="cm"> *</span>
<span class="cm"> * &#39;at&#39; is the unmodified input register</span>
<span class="cm"> * &#39;as&#39; is the output register, as follows (specific to the Linux config):</span>
<span class="cm"> *</span>
<span class="cm"> *      as[31..12] contain the virtual address</span>
<span class="cm"> *      as[11..08] are meaningless</span>
<span class="cm"> *      as[07..00] contain the asid</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">read_dtlb_virtual</span> <span class="p">(</span><span class="kt">int</span> <span class="n">way</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;rdtlb0  %0, %1</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">),</span> <span class="s">&quot;+a&quot;</span> <span class="p">(</span><span class="n">way</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">read_dtlb_translation</span> <span class="p">(</span><span class="kt">int</span> <span class="n">way</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;rdtlb1  %0, %1</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">),</span> <span class="s">&quot;+a&quot;</span> <span class="p">(</span><span class="n">way</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">read_itlb_virtual</span> <span class="p">(</span><span class="kt">int</span> <span class="n">way</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ritlb0  %0, %1</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">),</span> <span class="s">&quot;+a&quot;</span> <span class="p">(</span><span class="n">way</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">read_itlb_translation</span> <span class="p">(</span><span class="kt">int</span> <span class="n">way</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ritlb1  %0, %1</span><span class="se">\n\t</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">),</span> <span class="s">&quot;+a&quot;</span> <span class="p">(</span><span class="n">way</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif	</span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* _XTENSA_TLBFLUSH_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
