{
  "module_name": "memory.json",
  "hash_id": "12d06121e8a31461ab51011702b9298534f7f5cfff5fb08515189f0beda61bfe",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/amdzen2/memory.json",
  "human_readable_source": "[\n  {\n    \"EventName\": \"ls_bad_status2.stli_other\",\n    \"EventCode\": \"0x24\",\n    \"BriefDescription\": \"Non-forwardable conflict; used to reduce STLI's via software. All reasons. Store To Load Interlock (STLI) are loads that were unable to complete because of a possible match with an older store, and the older store could not do STLF for some reason.\",\n    \"PublicDescription\" : \"Store-to-load conflicts: A load was unable to complete due to a non-forwardable conflict with an older store. Most commonly, a load's address range partially but not completely overlaps with an uncompleted older store. Software can avoid this problem by using same-size and same-alignment loads and stores when accessing the same data. Vector/SIMD code is particularly susceptible to this problem; software should construct wide vector stores by manipulating vector elements in registers using shuffle/blend/swap instructions prior to storing to memory, instead of using narrow element-by-element stores.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_locks.spec_lock_hi_spec\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired lock instructions. High speculative cacheable lock speculation succeeded.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_locks.spec_lock_lo_spec\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired lock instructions. Low speculative cacheable lock speculation succeeded.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_locks.non_spec_lock\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired lock instructions. Non-speculative lock succeeded.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_locks.bus_lock\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired lock instructions. Bus lock when a locked operations crosses a cache boundary or is done on an uncacheable memory type. Comparable to legacy bus lock.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_ret_cl_flush\",\n    \"EventCode\": \"0x26\",\n    \"BriefDescription\": \"Number of retired CLFLUSH instructions.\"\n  },\n  {\n    \"EventName\": \"ls_ret_cpuid\",\n    \"EventCode\": \"0x27\",\n    \"BriefDescription\": \"Number of retired CPUID instructions.\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.ld_st_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Dispatch of a single op that performs a load from and store to the same memory address. Number of single ops that do load/store to an address.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.store_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Number of stores dispatched. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.ld_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Number of loads dispatched. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_smi_rx\",\n    \"EventCode\": \"0x2b\",\n    \"BriefDescription\": \"Number of SMIs received.\"\n  },\n  {\n    \"EventName\": \"ls_int_taken\",\n    \"EventCode\": \"0x2c\",\n    \"BriefDescription\": \"Number of interrupts taken.\"\n  },\n  {\n    \"EventName\": \"ls_rdtsc\",\n    \"EventCode\": \"0x2d\",\n    \"BriefDescription\": \"Number of reads of the TSC (RDTSC instructions). The count is speculative.\"\n  },\n  {\n    \"EventName\": \"ls_stlf\",\n    \"EventCode\": \"0x35\",\n    \"BriefDescription\": \"Number of STLF hits.\"\n  },\n  {\n    \"EventName\": \"ls_st_commit_cancel2.st_commit_cancel_wcb_full\",\n    \"EventCode\": \"0x37\",\n    \"BriefDescription\": \"A non-cacheable store and the non-cacheable commit buffer is full.\"\n  },\n  {\n    \"EventName\": \"ls_dc_accesses\",\n    \"EventCode\": \"0x40\",\n    \"BriefDescription\": \"Number of accesses to the dcache for load/store references.\",\n    \"PublicDescription\": \"The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event.\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.dc_prefetcher\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB Allocates by Type. DC prefetcher.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.stores\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB Allocates by Type. Stores.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.loads\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB Allocates by Type. Loads.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_refills_from_sys.ls_mabresp_rmt_dram\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. DRAM or IO from different die.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_refills_from_sys.ls_mabresp_rmt_cache\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. Hit in cache; Remote CCX and the address's Home Node is on a different die.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_refills_from_sys.ls_mabresp_lcl_dram\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. DRAM or IO from this thread's die.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_refills_from_sys.ls_mabresp_lcl_cache\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. Hit in cache; local CCX (not Local L2), or Remote CCX and the address's Home Node is on this thread's die.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_refills_from_sys.ls_mabresp_lcl_l2\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. Local L2 hit.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.all\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"All L1 DTLB Misses or Reloads.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 1G page that miss in the L2 TLB.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 2M page that miss in the L2 TLB.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_coalesced_page_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload coalesced page miss.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 4K page that miss the L2 TLB.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 1G page that hit in the L2 TLB.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 2M page that hit in the L2 TLB.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_coalesced_page_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload hit a coalesced page.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 4K page that hit in the L2 TLB.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.iside\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks on I-side.\",\n    \"UMask\": \"0x0c\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.ic_type1\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks IC Type 1.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.ic_type0\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks IC Type 0.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dside\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks on D-side.\",\n    \"UMask\": \"0x03\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dc_type1\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks DC Type 1.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dc_type0\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks DC Type 0.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_misal_accesses\",\n    \"EventCode\": \"0x47\",\n    \"BriefDescription\": \"Misaligned loads.\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched (Speculative).\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch_nta\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched (Speculative). PrefetchNTA instruction. See docAPM3 PREFETCHlevel.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch_w\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched (Speculative). See docAPM3 PREFETCHW.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched (Speculative). Prefetch_T0_T1_T2. PrefetchT0, T1 and T2 instructions. See docAPM3 PREFETCHlevel.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.mab_mch_cnt\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescription\": \"The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a match on an already-allocated miss request buffer.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.data_pipe_sw_pf_dc_hit\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescription\": \"The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a DC hit.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fill.ls_mabresp_rmt_dram\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From DRAM (home node remote).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fill.ls_mabresp_rmt_cache\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From another cache (home node remote).\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fill.ls_mabresp_lcl_dram\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. DRAM or IO from this thread's die.  From DRAM (home node local).\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fill.ls_mabresp_lcl_cache\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From another cache (home node local).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fill.ls_mabresp_lcl_l2\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. Local L2 hit.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fill.ls_mabresp_rmt_dram\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From DRAM (home node remote).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fill.ls_mabresp_rmt_cache\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From another cache (home node remote).\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fill.ls_mabresp_lcl_dram\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From DRAM (home node local).\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fill.ls_mabresp_lcl_cache\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From another cache (home node local).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fill.ls_mabresp_lcl_l2\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. Local L2 hit.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_not_halted_cyc\",\n    \"EventCode\": \"0x76\",\n    \"BriefDescription\": \"Cycles not in Halt.\"\n  },\n  {\n    \"EventName\": \"ls_tlb_flush\",\n    \"EventCode\": \"0x78\",\n    \"BriefDescription\": \"All TLB Flushes\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}