#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 24 15:44:33 2024
# Process ID: 16480
# Current directory: G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1
# Command line: vivado.exe -log CPU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_top.tcl
# Log file: G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/CPU_top.vds
# Journal file: G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_top.tcl -notrace
Command: synth_design -top CPU_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 343.992 ; gain = 102.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/CPU_top.v:1]
INFO: [Synth 8-638] synthesizing module 'BUFG' [F:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [F:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'clock' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/clock.v:1]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (2#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clock' (3#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/clock.v:1]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (4#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/ifetc32.v:1]
INFO: [Synth 8-638] synthesizing module 'prgrom' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (5#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (6#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/ifetc32.v:1]
INFO: [Synth 8-638] synthesizing module 'executs32' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/alu.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/alu.v:33]
INFO: [Synth 8-226] default block is never used [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/alu.v:51]
INFO: [Synth 8-256] done synthesizing module 'executs32' (7#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-638] synthesizing module 'control32' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/control32.v:1]
INFO: [Synth 8-256] done synthesizing module 'control32' (8#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/control32.v:1]
INFO: [Synth 8-638] synthesizing module 'decode32' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/decode32.v:1]
INFO: [Synth 8-638] synthesizing module 'Immi' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/Immi.v:2]
INFO: [Synth 8-256] done synthesizing module 'Immi' (9#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/Immi.v:2]
INFO: [Synth 8-256] done synthesizing module 'decode32' (10#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/decode32.v:1]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/dmemory32.v:1]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (11#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (12#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/dmemory32.v:1]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/MemOrIO.v:1]
WARNING: [Synth 8-3848] Net LEDCtrl in module/entity MemOrIO does not have driver. [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/MemOrIO.v:14]
WARNING: [Synth 8-3848] Net TubeCtrl in module/entity MemOrIO does not have driver. [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/MemOrIO.v:15]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (13#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/MemOrIO.v:1]
INFO: [Synth 8-638] synthesizing module 'ioread' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-256] done synthesizing module 'ioread' (14#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-638] synthesizing module 'leds' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/leds.v:4]
WARNING: [Synth 8-5788] Register ledout_reg in module leds is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/leds.v:16]
INFO: [Synth 8-256] done synthesizing module 'leds' (15#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/leds.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'ledwdata' does not match port width (16) of module 'leds' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/CPU_top.v:193]
INFO: [Synth 8-638] synthesizing module 'seven_segment_tube' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/seven_segment_tube.v:1]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/seven_segment_tube.v:31]
WARNING: [Synth 8-5788] Register count_reg in module seven_segment_tube is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/seven_segment_tube.v:26]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_tube' (16#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/seven_segment_tube.v:1]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (17#1) [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/CPU_top.v:1]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[15]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[14]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[13]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[12]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[11]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[10]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[9]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[8]
WARNING: [Synth 8-3331] design ioread has unconnected port ioread_data_button[3]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port LEDCtrl
WARNING: [Synth 8-3331] design MemOrIO has unconnected port TubeCtrl
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mRead
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[0]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[15]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[14]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[13]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[12]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[11]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[10]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[9]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[8]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[7]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[6]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[5]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[4]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[3]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[2]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[1]
WARNING: [Synth 8-3331] design executs32 has unconnected port I_format
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 396.238 ; gain = 155.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 396.238 ; gain = 155.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart_bmpg_1'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart_bmpg_1'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp5/RAM_in_context.xdc] for cell 'dmemory32_1/ram'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp5/RAM_in_context.xdc] for cell 'dmemory32_1/ram'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp6/cpuclk_in_context.xdc] for cell 'clock1/clk'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp6/cpuclk_in_context.xdc] for cell 'clock1/clk'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp7/prgrom_in_context.xdc] for cell 'Ifetc32_1/instmem'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp7/prgrom_in_context.xdc] for cell 'Ifetc32_1/instmem'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 738.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 738.328 ; gain = 497.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 738.328 ; gain = 497.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx. (constraint file  G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp4/uart_bmpg_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx. (constraint file  G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp4/uart_bmpg_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for tx. (constraint file  G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp4/uart_bmpg_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx. (constraint file  G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp4/uart_bmpg_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp6/cpuclk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-16480-LAPTOP-I606K2C4/dcp6/cpuclk_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for Ifetc32_1/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock1/clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmemory32_1/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_bmpg_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 738.328 ; gain = 497.258
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/alu.v:51]
INFO: [Synth 8-5546] ROM "r_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALU_ctl_reg' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/alu.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_reg' [G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.srcs/sources_1/new/MemOrIO.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 738.328 ; gain = 497.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module executs32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module Immi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
Module decode32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ioread 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module leds 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module seven_segment_tube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clock1/count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock1/tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ioread has unconnected port ioread_data_button[3]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port LEDCtrl
WARNING: [Synth 8-3331] design MemOrIO has unconnected port TubeCtrl
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mRead
WARNING: [Synth 8-3331] design dmemory32 has unconnected port sb
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_adr_i[0]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port ram_dat_i[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[31]' (FDCE_1) to 'switch/ioread_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[30]' (FDCE_1) to 'switch/ioread_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[29]' (FDCE_1) to 'switch/ioread_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[28]' (FDCE_1) to 'switch/ioread_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[27]' (FDCE_1) to 'switch/ioread_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[26]' (FDCE_1) to 'switch/ioread_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[25]' (FDCE_1) to 'switch/ioread_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[24]' (FDCE_1) to 'switch/ioread_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[23]' (FDCE_1) to 'switch/ioread_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[22]' (FDCE_1) to 'switch/ioread_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[21]' (FDCE_1) to 'switch/ioread_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[16]' (FDCE_1) to 'switch/ioread_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[17]' (FDCE_1) to 'switch/ioread_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[18]' (FDCE_1) to 'switch/ioread_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'switch/ioread_data_reg[19]' (FDCE_1) to 'switch/ioread_data_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch/\ioread_data_reg[20] )
WARNING: [Synth 8-3332] Sequential element (ioread_data_reg[20]) is unused and will be removed from module ioread.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:26 . Memory (MB): peak = 738.328 ; gain = 497.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock1/clk/clk_out1' to pin 'clock1/clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock1/clk/clk_out2' to pin 'clock1/clk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:37 . Memory (MB): peak = 741.809 ; gain = 500.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:02:08 . Memory (MB): peak = 828.742 ; gain = 587.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:02:24 . Memory (MB): peak = 837.043 ; gain = 595.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:02:25 . Memory (MB): peak = 837.043 ; gain = 595.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:02:25 . Memory (MB): peak = 837.043 ; gain = 595.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:25 . Memory (MB): peak = 837.043 ; gain = 595.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:26 . Memory (MB): peak = 837.043 ; gain = 595.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:26 . Memory (MB): peak = 837.043 ; gain = 595.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:26 . Memory (MB): peak = 837.043 ; gain = 595.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uart_bmpg_0   |         1|
|2     |prgrom        |         1|
|3     |cpuclk        |         1|
|4     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     3|
|6     |CARRY4      |    40|
|7     |LUT1        |     2|
|8     |LUT2        |   101|
|9     |LUT3        |   139|
|10    |LUT4        |   173|
|11    |LUT5        |   203|
|12    |LUT6        |   921|
|13    |MUXF7       |   256|
|14    |FDCE        |  1120|
|15    |FDRE        |    68|
|16    |LD          |    35|
|17    |IBUF        |    21|
|18    |OBUF        |    40|
+------+------------+------+

Report Instance Areas: 
+------+--------------+-------------------+------+
|      |Instance      |Module             |Cells |
+------+--------------+-------------------+------+
|1     |top           |                   |  3239|
|2     |  Ifetc32_1   |Ifetc32            |   597|
|3     |  LED         |leds               |    16|
|4     |  MemOrIO_1   |MemOrIO            |    32|
|5     |  clock1      |clock              |    56|
|6     |  decode32_1  |decode32           |  2080|
|7     |  dmemory32_1 |dmemory32          |    63|
|8     |  executs32_1 |executs32          |   196|
|9     |  switch      |ioread             |    16|
|10    |  tube        |seven_segment_tube |    66|
+------+--------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:26 . Memory (MB): peak = 837.043 ; gain = 595.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:02:16 . Memory (MB): peak = 837.043 ; gain = 253.883
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:02:26 . Memory (MB): peak = 837.043 ; gain = 595.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  LD => LDCE: 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:02:30 . Memory (MB): peak = 837.043 ; gain = 606.945
INFO: [Common 17-1381] The checkpoint 'G:/Study2024S/CS202-SpringProject/CPU_Project/CPU_Project.runs/synth_1/CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_top_utilization_synth.rpt -pb CPU_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 837.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 24 15:47:10 2024...
