```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Simplifying the K-map:
    // The terms we need to cover are:
    // - a'b + ab + ab' + c'd' + cd + cd' 

    // Final simplified expression (sum-of-products) is:
    // out = (a + c'd) (b + c) (b' + d')

    assign out = (a & c & ~d) | (b & c) | (~b & ~d);

endmodule
```
