
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c890  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  0800ca70  0800ca70  0000da70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbc0  0800cbc0  0000e1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cbc0  0800cbc0  0000dbc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbc8  0800cbc8  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbc8  0800cbc8  0000dbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cbcc  0800cbcc  0000dbcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800cbd0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020dc  200001ec  0800cdbc  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022c8  0800cdbc  0000e2c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b5fb  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004811  00000000  00000000  00029817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  0002e028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f87  00000000  00000000  0002f4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007107  00000000  00000000  00030447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001db9a  00000000  00000000  0003754e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1ef6  00000000  00000000  000550e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146fde  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000574c  00000000  00000000  00147024  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0014c770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ca58 	.word	0x0800ca58

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800ca58 	.word	0x0800ca58

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_digital_add_channel>:
 *
 * @param port: Pointer to the port where the digital pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the digital pin is connected.
 * @param dir: Direction of the channel (IO_DIGITAL_INPUT or IO_DIGITAL_OUTPUT)
 */
void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_digital_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	dc19      	bgt.n	8000648 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_digital_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_digital_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_digital_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_digital_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_digital_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_digital_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000288 	.word	0x20000288
 8000658:	20000208 	.word	0x20000208

0800065c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db18      	blt.n	80006a0 <io_digital_write+0x44>
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <io_digital_write+0x4c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	da13      	bge.n	80006a0 <io_digital_write+0x44>
 8000678:	4a0c      	ldr	r2, [pc, #48]	@ (80006ac <io_digital_write+0x50>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	799b      	ldrb	r3, [r3, #6]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d10c      	bne.n	80006a0 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <io_digital_write+0x50>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <io_digital_write+0x50>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	4413      	add	r3, r2
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	4619      	mov	r1, r3
 800069c:	f002 fb3c 	bl	8002d18 <HAL_GPIO_WritePin>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000288 	.word	0x20000288
 80006ac:	20000208 	.word	0x20000208

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f001 fccc 	bl	8002052 <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	4816      	ldr	r0, [pc, #88]	@ (8000718 <main+0x68>)
 80006c0:	f7ff ff9c 	bl	80005fc <io_digital_add_channel>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c4:	f000 f82c 	bl	8000720 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c8:	f000 f934 	bl	8000934 <MX_GPIO_Init>
  MX_DMA_Init();
 80006cc:	f000 f900 	bl	80008d0 <MX_DMA_Init>
  MX_USB_Device_Init();
 80006d0:	f00b f804 	bl	800b6dc <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006d4:	f000 f8ae 	bl	8000834 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80006d8:	f000 f86e 	bl	80007b8 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80006dc:	f009 faf0 	bl	8009cc0 <MX_FATFS_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <main+0x3a>
    Error_Handler();
 80006e6:	f000 f991 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
	RS485_Setup(GPIOA, GPIO_PIN_4);
 80006ea:	2110      	movs	r1, #16
 80006ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f0:	f000 febe 	bl	8001470 <RS485_Setup>
	io_digital_write(0, GPIO_PIN_RESET);
 80006f4:	2100      	movs	r1, #0
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ffb0 	bl	800065c <io_digital_write>
	HAL_Delay(5000);
 80006fc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000700:	f001 fd18 	bl	8002134 <HAL_Delay>

	f_close(&fil); // close the file
	f_mount(NULL, "", 0); // un-mount the drive
	*/

	uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 8000704:	4a05      	ldr	r2, [pc, #20]	@ (800071c <main+0x6c>)
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	e892 0003 	ldmia.w	r2, {r0, r1}
 800070c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 8000710:	2308      	movs	r3, #8
 8000712:	81fb      	strh	r3, [r7, #14]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <main+0x64>
 8000718:	48000800 	.word	0x48000800
 800071c:	0800ca70 	.word	0x0800ca70

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0318 	add.w	r3, r7, #24
 800072a:	2238      	movs	r2, #56	@ 0x38
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f00b fd14 	bl	800c15c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000742:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000746:	f004 f801 	bl	800474c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074a:	2301      	movs	r3, #1
 800074c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800074e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000752:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000758:	2303      	movs	r3, #3
 800075a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800075c:	2301      	movs	r3, #1
 800075e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000760:	2324      	movs	r3, #36	@ 0x24
 8000762:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000764:	2302      	movs	r3, #2
 8000766:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000768:	2306      	movs	r3, #6
 800076a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800076c:	2302      	movs	r3, #2
 800076e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 0318 	add.w	r3, r7, #24
 8000774:	4618      	mov	r0, r3
 8000776:	f004 f89d 	bl	80048b4 <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000780:	f000 f944 	bl	8000a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000788:	2303      	movs	r3, #3
 800078a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800078c:	2380      	movs	r3, #128	@ 0x80
 800078e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000794:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	2102      	movs	r1, #2
 800079e:	4618      	mov	r0, r3
 80007a0:	f004 fb9a 	bl	8004ed8 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007aa:	f000 f92f 	bl	8000a0c <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	@ 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007bc:	4b1b      	ldr	r3, [pc, #108]	@ (800082c <MX_SPI1_Init+0x74>)
 80007be:	4a1c      	ldr	r2, [pc, #112]	@ (8000830 <MX_SPI1_Init+0x78>)
 80007c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007c2:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <MX_SPI1_Init+0x74>)
 80007c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ca:	4b18      	ldr	r3, [pc, #96]	@ (800082c <MX_SPI1_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <MX_SPI1_Init+0x74>)
 80007d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d8:	4b14      	ldr	r3, [pc, #80]	@ (800082c <MX_SPI1_Init+0x74>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007de:	4b13      	ldr	r3, [pc, #76]	@ (800082c <MX_SPI1_Init+0x74>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_SPI1_Init+0x74>)
 80007e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <MX_SPI1_Init+0x74>)
 80007ee:	2238      	movs	r2, #56	@ 0x38
 80007f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_SPI1_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_SPI1_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_SPI1_Init+0x74>)
 8000800:	2200      	movs	r2, #0
 8000802:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_SPI1_Init+0x74>)
 8000806:	2207      	movs	r2, #7
 8000808:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_SPI1_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_SPI1_Init+0x74>)
 8000812:	2208      	movs	r2, #8
 8000814:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_SPI1_Init+0x74>)
 8000818:	f004 ffc8 	bl	80057ac <HAL_SPI_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000822:	f000 f8f3 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	2000028c 	.word	0x2000028c
 8000830:	40013000 	.word	0x40013000

08000834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000838:	4b23      	ldr	r3, [pc, #140]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800083a:	4a24      	ldr	r2, [pc, #144]	@ (80008cc <MX_USART2_UART_Init+0x98>)
 800083c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800083e:	4b22      	ldr	r3, [pc, #136]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000840:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b20      	ldr	r3, [pc, #128]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 800084c:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800084e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000852:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000854:	4b1c      	ldr	r3, [pc, #112]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800085a:	4b1b      	ldr	r3, [pc, #108]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800085c:	220c      	movs	r2, #12
 800085e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000860:	4b19      	ldr	r3, [pc, #100]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000866:	4b18      	ldr	r3, [pc, #96]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000868:	2200      	movs	r2, #0
 800086a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086c:	4b16      	ldr	r3, [pc, #88]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800086e:	2200      	movs	r2, #0
 8000870:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000872:	4b15      	ldr	r3, [pc, #84]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000874:	2200      	movs	r2, #0
 8000876:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000878:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800087a:	2200      	movs	r2, #0
 800087c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087e:	4812      	ldr	r0, [pc, #72]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000880:	f005 fd38 	bl	80062f4 <HAL_UART_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800088a:	f000 f8bf 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088e:	2100      	movs	r1, #0
 8000890:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000892:	f007 fa5e 	bl	8007d52 <HAL_UARTEx_SetTxFifoThreshold>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 800089c:	f000 f8b6 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a0:	2100      	movs	r1, #0
 80008a2:	4809      	ldr	r0, [pc, #36]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 80008a4:	f007 fa93 	bl	8007dce <HAL_UARTEx_SetRxFifoThreshold>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 80008ae:	f000 f8ad 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008b2:	4805      	ldr	r0, [pc, #20]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 80008b4:	f007 fa14 	bl	8007ce0 <HAL_UARTEx_DisableFifoMode>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80008be:	f000 f8a5 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	200002f0 	.word	0x200002f0
 80008cc:	40004400 	.word	0x40004400

080008d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80008d6:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_DMA_Init+0x60>)
 80008d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008da:	4a15      	ldr	r2, [pc, #84]	@ (8000930 <MX_DMA_Init+0x60>)
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80008e2:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_DMA_Init+0x60>)
 80008e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ee:	4b10      	ldr	r3, [pc, #64]	@ (8000930 <MX_DMA_Init+0x60>)
 80008f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008f2:	4a0f      	ldr	r2, [pc, #60]	@ (8000930 <MX_DMA_Init+0x60>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80008fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000930 <MX_DMA_Init+0x60>)
 80008fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000906:	2200      	movs	r2, #0
 8000908:	2101      	movs	r1, #1
 800090a:	200b      	movs	r0, #11
 800090c:	f001 fd0f 	bl	800232e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000910:	200b      	movs	r0, #11
 8000912:	f001 fd26 	bl	8002362 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8000916:	2200      	movs	r2, #0
 8000918:	2101      	movs	r1, #1
 800091a:	200c      	movs	r0, #12
 800091c:	f001 fd07 	bl	800232e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000920:	200c      	movs	r0, #12
 8000922:	f001 fd1e 	bl	8002362 <HAL_NVIC_EnableIRQ>

}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40021000 	.word	0x40021000

08000934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08a      	sub	sp, #40	@ 0x28
 8000938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800094a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094e:	4a2d      	ldr	r2, [pc, #180]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000950:	f043 0320 	orr.w	r3, r3, #32
 8000954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000956:	4b2b      	ldr	r3, [pc, #172]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	f003 0320 	and.w	r3, r3, #32
 800095e:	613b      	str	r3, [r7, #16]
 8000960:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	4b28      	ldr	r3, [pc, #160]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000966:	4a27      	ldr	r2, [pc, #156]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800096e:	4b25      	ldr	r3, [pc, #148]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	4b22      	ldr	r3, [pc, #136]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097e:	4a21      	ldr	r2, [pc, #132]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000986:	4b1f      	ldr	r3, [pc, #124]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000992:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000996:	4a1b      	ldr	r2, [pc, #108]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000998:	f043 0302 	orr.w	r3, r3, #2
 800099c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800099e:	4b19      	ldr	r3, [pc, #100]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2130      	movs	r1, #48	@ 0x30
 80009ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b2:	f002 f9b1 	bl	8002d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2150      	movs	r1, #80	@ 0x50
 80009ba:	4813      	ldr	r0, [pc, #76]	@ (8000a08 <MX_GPIO_Init+0xd4>)
 80009bc:	f002 f9ac 	bl	8002d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80009c0:	2330      	movs	r3, #48	@ 0x30
 80009c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	4619      	mov	r1, r3
 80009d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009da:	f002 f81b 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin PC6 */
  GPIO_InitStruct.Pin = SD_CS_Pin|GPIO_PIN_6;
 80009de:	2350      	movs	r3, #80	@ 0x50
 80009e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ea:	2300      	movs	r3, #0
 80009ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <MX_GPIO_Init+0xd4>)
 80009f6:	f002 f80d 	bl	8002a14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80009fa:	bf00      	nop
 80009fc:	3728      	adds	r7, #40	@ 0x28
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000
 8000a08:	48000800 	.word	0x48000800

08000a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
	...

08000a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a22:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a26:	4a0e      	ldr	r2, [pc, #56]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3a:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a3e:	4a08      	ldr	r2, [pc, #32]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a4e:	603b      	str	r3, [r7, #0]
 8000a50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a52:	f003 ff1f 	bl	8004894 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40021000 	.word	0x40021000

08000a64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	@ 0x28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a25      	ldr	r2, [pc, #148]	@ (8000b18 <HAL_SPI_MspInit+0xb4>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d144      	bne.n	8000b10 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a86:	4b25      	ldr	r3, [pc, #148]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a8a:	4a24      	ldr	r2, [pc, #144]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a90:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a92:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aa4:	f043 0301 	orr.w	r3, r3, #1
 8000aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	4a18      	ldr	r2, [pc, #96]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac2:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ace:	23c0      	movs	r3, #192	@ 0xc0
 8000ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ade:	2305      	movs	r3, #5
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aec:	f001 ff92 	bl	8002a14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000af0:	2308      	movs	r3, #8
 8000af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af4:	2302      	movs	r3, #2
 8000af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b00:	2305      	movs	r3, #5
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4805      	ldr	r0, [pc, #20]	@ (8000b20 <HAL_SPI_MspInit+0xbc>)
 8000b0c:	f001 ff82 	bl	8002a14 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000b10:	bf00      	nop
 8000b12:	3728      	adds	r7, #40	@ 0x28
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40013000 	.word	0x40013000
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	48000400 	.word	0x48000400

08000b24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b09e      	sub	sp, #120	@ 0x78
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	2254      	movs	r2, #84	@ 0x54
 8000b42:	2100      	movs	r1, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f00b fb09 	bl	800c15c <memset>
  if(huart->Instance==USART2)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a4e      	ldr	r2, [pc, #312]	@ (8000c88 <HAL_UART_MspInit+0x164>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	f040 8094 	bne.w	8000c7e <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b56:	2302      	movs	r3, #2
 8000b58:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b5e:	f107 0310 	add.w	r3, r7, #16
 8000b62:	4618      	mov	r0, r3
 8000b64:	f004 fbd4 	bl	8005310 <HAL_RCCEx_PeriphCLKConfig>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b6e:	f7ff ff4d 	bl	8000a0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b72:	4b46      	ldr	r3, [pc, #280]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b76:	4a45      	ldr	r2, [pc, #276]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b7e:	4b43      	ldr	r3, [pc, #268]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b40      	ldr	r3, [pc, #256]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	4a3f      	ldr	r2, [pc, #252]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b96:	4b3d      	ldr	r3, [pc, #244]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bb2:	2307      	movs	r3, #7
 8000bb4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bba:	4619      	mov	r1, r3
 8000bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc0:	f001 ff28 	bl	8002a14 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000bc4:	4b32      	ldr	r3, [pc, #200]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bc6:	4a33      	ldr	r2, [pc, #204]	@ (8000c94 <HAL_UART_MspInit+0x170>)
 8000bc8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000bca:	4b31      	ldr	r3, [pc, #196]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bcc:	221a      	movs	r2, #26
 8000bce:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bd6:	4b2e      	ldr	r3, [pc, #184]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bde:	2280      	movs	r2, #128	@ 0x80
 8000be0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000be2:	4b2b      	ldr	r3, [pc, #172]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000be8:	4b29      	ldr	r3, [pc, #164]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000bee:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000bf4:	4b26      	ldr	r3, [pc, #152]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bf6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bfa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000bfc:	4824      	ldr	r0, [pc, #144]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bfe:	f001 fbcb 	bl	8002398 <HAL_DMA_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000c08:	f7ff ff00 	bl	8000a0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a20      	ldr	r2, [pc, #128]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000c10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000c14:	4a1e      	ldr	r2, [pc, #120]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8000c9c <HAL_UART_MspInit+0x178>)
 8000c1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000c20:	4b1d      	ldr	r3, [pc, #116]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c22:	221b      	movs	r2, #27
 8000c24:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c26:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c28:	2210      	movs	r2, #16
 8000c2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c32:	4b19      	ldr	r3, [pc, #100]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c38:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c3e:	4b16      	ldr	r3, [pc, #88]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000c44:	4b14      	ldr	r3, [pc, #80]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000c4a:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c50:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000c52:	4811      	ldr	r0, [pc, #68]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c54:	f001 fba0 	bl	8002398 <HAL_DMA_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000c5e:	f7ff fed5 	bl	8000a0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a0c      	ldr	r2, [pc, #48]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c66:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000c68:	4a0b      	ldr	r2, [pc, #44]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2102      	movs	r1, #2
 8000c72:	2026      	movs	r0, #38	@ 0x26
 8000c74:	f001 fb5b 	bl	800232e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c78:	2026      	movs	r0, #38	@ 0x26
 8000c7a:	f001 fb72 	bl	8002362 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c7e:	bf00      	nop
 8000c80:	3778      	adds	r7, #120	@ 0x78
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40004400 	.word	0x40004400
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	20000384 	.word	0x20000384
 8000c94:	40020008 	.word	0x40020008
 8000c98:	200003e4 	.word	0x200003e4
 8000c9c:	4002001c 	.word	0x4002001c

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <HardFault_Handler+0x4>

08000cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb4:	bf00      	nop
 8000cb6:	e7fd      	b.n	8000cb4 <MemManage_Handler+0x4>

08000cb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <BusFault_Handler+0x4>

08000cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <UsageFault_Handler+0x4>

08000cc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf6:	f001 f9ff 	bl	80020f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d04:	4802      	ldr	r0, [pc, #8]	@ (8000d10 <DMA1_Channel1_IRQHandler+0x10>)
 8000d06:	f001 fd2a 	bl	800275e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000384 	.word	0x20000384

08000d14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000d18:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <DMA1_Channel2_IRQHandler+0x10>)
 8000d1a:	f001 fd20 	bl	800275e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200003e4 	.word	0x200003e4

08000d28 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000d2c:	4802      	ldr	r0, [pc, #8]	@ (8000d38 <USB_LP_IRQHandler+0x10>)
 8000d2e:	f002 f8fb 	bl	8002f28 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20001c84 	.word	0x20001c84

08000d3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d40:	480c      	ldr	r0, [pc, #48]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d42:	f005 fcb5 	bl	80066b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	69db      	ldr	r3, [r3, #28]
 8000d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d50:	2b40      	cmp	r3, #64	@ 0x40
 8000d52:	d10d      	bne.n	8000d70 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000d54:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2240      	movs	r2, #64	@ 0x40
 8000d5a:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000d5c:	4b05      	ldr	r3, [pc, #20]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d6a:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8000d6c:	f000 fc5a 	bl	8001624 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	200002f0 	.word	0x200002f0

08000d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d80:	4a14      	ldr	r2, [pc, #80]	@ (8000dd4 <_sbrk+0x5c>)
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <_sbrk+0x60>)
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d8c:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d94:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <_sbrk+0x64>)
 8000d96:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <_sbrk+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da8:	f00b f9e0 	bl	800c16c <__errno>
 8000dac:	4603      	mov	r3, r0
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	e009      	b.n	8000dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <_sbrk+0x64>)
 8000dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dca:	68fb      	ldr	r3, [r7, #12]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20020000 	.word	0x20020000
 8000dd8:	00000400 	.word	0x00000400
 8000ddc:	20000444 	.word	0x20000444
 8000de0:	200022c8 	.word	0x200022c8

08000de4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <SystemInit+0x20>)
 8000dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dee:	4a05      	ldr	r2, [pc, #20]	@ (8000e04 <SystemInit+0x20>)
 8000df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8000e08:	b590      	push	{r4, r7, lr}
 8000e0a:	b0d1      	sub	sp, #324	@ 0x144
 8000e0c:	af04      	add	r7, sp, #16
 8000e0e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e12:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e16:	6018      	str	r0, [r3, #0]
 8000e18:	460a      	mov	r2, r1
 8000e1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e1e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8000e22:	801a      	strh	r2, [r3, #0]
	//debug
	//static char debug_msg[256];
	//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

	if (len < 6) return;
 8000e24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e28:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	2b05      	cmp	r3, #5
 8000e30:	f240 8233 	bls.w	800129a <modbus_handle_frame+0x492>

	uint8_t address = frame[0];
 8000e34:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e38:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

	uint8_t function = frame[1];
 8000e44:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e48:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	785b      	ldrb	r3, [r3, #1]
 8000e50:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8000e54:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	f040 8220 	bne.w	800129e <modbus_handle_frame+0x496>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8000e5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e62:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8000e66:	881b      	ldrh	r3, [r3, #0]
 8000e68:	3b01      	subs	r3, #1
 8000e6a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8000e6e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8000e72:	6812      	ldr	r2, [r2, #0]
 8000e74:	4413      	add	r3, r2
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	b21b      	sxth	r3, r3
 8000e7a:	021b      	lsls	r3, r3, #8
 8000e7c:	b21a      	sxth	r2, r3
 8000e7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e82:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8000e86:	881b      	ldrh	r3, [r3, #0]
 8000e88:	3b02      	subs	r3, #2
 8000e8a:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8000e8e:	f5a1 7196 	sub.w	r1, r1, #300	@ 0x12c
 8000e92:	6809      	ldr	r1, [r1, #0]
 8000e94:	440b      	add	r3, r1
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	b21b      	sxth	r3, r3
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	b21b      	sxth	r3, r3
 8000e9e:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8000ea2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ea6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8000eaa:	881b      	ldrh	r3, [r3, #0]
 8000eac:	3b02      	subs	r3, #2
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000eb4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000eb8:	4611      	mov	r1, r2
 8000eba:	6818      	ldr	r0, [r3, #0]
 8000ebc:	f000 f9fc 	bl	80012b8 <modbus_crc16>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8000ec6:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8000eca:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	f040 81e7 	bne.w	80012a2 <modbus_handle_frame+0x49a>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8000ed4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8000ed8:	2b10      	cmp	r3, #16
 8000eda:	f000 8137 	beq.w	800114c <modbus_handle_frame+0x344>
 8000ede:	2b10      	cmp	r3, #16
 8000ee0:	f300 81d2 	bgt.w	8001288 <modbus_handle_frame+0x480>
 8000ee4:	2b03      	cmp	r3, #3
 8000ee6:	d003      	beq.n	8000ef0 <modbus_handle_frame+0xe8>
 8000ee8:	2b06      	cmp	r3, #6
 8000eea:	f000 80e6 	beq.w	80010ba <modbus_handle_frame+0x2b2>
 8000eee:	e1cb      	b.n	8001288 <modbus_handle_frame+0x480>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8000ef0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ef4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3302      	adds	r3, #2
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	b21b      	sxth	r3, r3
 8000f00:	021b      	lsls	r3, r3, #8
 8000f02:	b21a      	sxth	r2, r3
 8000f04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f08:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	3303      	adds	r3, #3
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b21b      	sxth	r3, r3
 8000f14:	4313      	orrs	r3, r2
 8000f16:	b21b      	sxth	r3, r3
 8000f18:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8000f1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f20:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	3304      	adds	r3, #4
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	b21b      	sxth	r3, r3
 8000f2c:	021b      	lsls	r3, r3, #8
 8000f2e:	b21a      	sxth	r2, r3
 8000f30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f34:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	3305      	adds	r3, #5
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	b21b      	sxth	r3, r3
 8000f40:	4313      	orrs	r3, r2
 8000f42:	b21b      	sxth	r3, r3
 8000f44:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > MODBUS_REGISTER_COUNT) {
 8000f48:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d003      	beq.n	8000f58 <modbus_handle_frame+0x150>
 8000f50:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000f54:	2b20      	cmp	r3, #32
 8000f56:	d908      	bls.n	8000f6a <modbus_handle_frame+0x162>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8000f58:	f897 111e 	ldrb.w	r1, [r7, #286]	@ 0x11e
 8000f5c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8000f60:	2203      	movs	r2, #3
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fa38 	bl	80013d8 <send_exception>
				return;
 8000f68:	e19c      	b.n	80012a4 <modbus_handle_frame+0x49c>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8000f6a:	f8b7 212e 	ldrh.w	r2, [r7, #302]	@ 0x12e
 8000f6e:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000f72:	4413      	add	r3, r2
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	3b01      	subs	r3, #1
 8000f78:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108

			// Check if endAddress is outside the stored registers
			if (endAddress >= MODBUS_REGISTER_COUNT) {
 8000f7c:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 8000f80:	2b1f      	cmp	r3, #31
 8000f82:	d908      	bls.n	8000f96 <modbus_handle_frame+0x18e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8000f84:	f897 111e 	ldrb.w	r1, [r7, #286]	@ 0x11e
 8000f88:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8000f8c:	2202      	movs	r2, #2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 fa22 	bl	80013d8 <send_exception>
				return;
 8000f94:	e186      	b.n	80012a4 <modbus_handle_frame+0x49c>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8000f96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f9a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8000fa2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fa6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000faa:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8000fae:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8000fb0:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fbe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000fc2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8000fd0:	e02d      	b.n	800102e <modbus_handle_frame+0x226>
				responseData[responseLen++] = (modbus_holding_registers[startAddress] >> 8) & 0xFF; // Extract the higher byte
 8000fd2:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8000fd6:	4ab5      	ldr	r2, [pc, #724]	@ (80012ac <modbus_handle_frame+0x4a4>)
 8000fd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fdc:	0a1b      	lsrs	r3, r3, #8
 8000fde:	b299      	uxth	r1, r3
 8000fe0:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8000fe4:	1c5a      	adds	r2, r3, #1
 8000fe6:	f8a7 212c 	strh.w	r2, [r7, #300]	@ 0x12c
 8000fea:	461a      	mov	r2, r3
 8000fec:	b2c9      	uxtb	r1, r1
 8000fee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ff2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000ff6:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (modbus_holding_registers[startAddress]) & 0xFF; // Extract the lower byte
 8000ff8:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8000ffc:	4aab      	ldr	r2, [pc, #684]	@ (80012ac <modbus_handle_frame+0x4a4>)
 8000ffe:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001002:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8001006:	1c5a      	adds	r2, r3, #1
 8001008:	f8a7 212c 	strh.w	r2, [r7, #300]	@ 0x12c
 800100c:	461a      	mov	r2, r3
 800100e:	b2c9      	uxtb	r1, r1
 8001010:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001014:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001018:	5499      	strb	r1, [r3, r2]
				startAddress++;
 800101a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 800101e:	3301      	adds	r3, #1
 8001020:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
			for (int i = 0; i < regCount; i++) {
 8001024:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001028:	3301      	adds	r3, #1
 800102a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800102e:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8001032:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8001036:	429a      	cmp	r2, r3
 8001038:	dbcb      	blt.n	8000fd2 <modbus_handle_frame+0x1ca>
			}

			static char debug_msg[256];
			snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 800103a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800103e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8001042:	881a      	ldrh	r2, [r3, #0]
 8001044:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001048:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	4619      	mov	r1, r3
 8001052:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001056:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	3301      	adds	r3, #1
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	4618      	mov	r0, r3
 8001062:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001066:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	3302      	adds	r3, #2
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	461c      	mov	r4, r3
 8001072:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001076:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	3303      	adds	r3, #3
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	9303      	str	r3, [sp, #12]
 8001082:	9402      	str	r4, [sp, #8]
 8001084:	9001      	str	r0, [sp, #4]
 8001086:	9100      	str	r1, [sp, #0]
 8001088:	4613      	mov	r3, r2
 800108a:	4a89      	ldr	r2, [pc, #548]	@ (80012b0 <modbus_handle_frame+0x4a8>)
 800108c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001090:	4888      	ldr	r0, [pc, #544]	@ (80012b4 <modbus_handle_frame+0x4ac>)
 8001092:	f00b f82d 	bl	800c0f0 <sniprintf>
			CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8001096:	4887      	ldr	r0, [pc, #540]	@ (80012b4 <modbus_handle_frame+0x4ac>)
 8001098:	f7ff f8c2 	bl	8000220 <strlen>
 800109c:	4603      	mov	r3, r0
 800109e:	b29b      	uxth	r3, r3
 80010a0:	4619      	mov	r1, r3
 80010a2:	4884      	ldr	r0, [pc, #528]	@ (80012b4 <modbus_handle_frame+0x4ac>)
 80010a4:	f00a fbd8 	bl	800b858 <CDC_Transmit_FS>

			send_response(responseData, responseLen);
 80010a8:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80010ac:	f107 0308 	add.w	r3, r7, #8
 80010b0:	4611      	mov	r1, r2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 f93e 	bl	8001334 <send_response>
 80010b8:	e0f4      	b.n	80012a4 <modbus_handle_frame+0x49c>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80010ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80010be:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	3302      	adds	r3, #2
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	021b      	lsls	r3, r3, #8
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80010d2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	3303      	adds	r3, #3
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	b21b      	sxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80010e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80010ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	3304      	adds	r3, #4
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80010fe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	3305      	adds	r3, #5
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	b21b      	sxth	r3, r3
 800110a:	4313      	orrs	r3, r2
 800110c:	b21b      	sxth	r3, r3
 800110e:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

			if (regAddress >= MODBUS_REGISTER_COUNT) {
 8001112:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8001116:	2b1f      	cmp	r3, #31
 8001118:	d908      	bls.n	800112c <modbus_handle_frame+0x324>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800111a:	f897 111e 	ldrb.w	r1, [r7, #286]	@ 0x11e
 800111e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001122:	2202      	movs	r2, #2
 8001124:	4618      	mov	r0, r3
 8001126:	f000 f957 	bl	80013d8 <send_exception>
				return;
 800112a:	e0bb      	b.n	80012a4 <modbus_handle_frame+0x49c>
			}

			modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 800112c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8001130:	495e      	ldr	r1, [pc, #376]	@ (80012ac <modbus_handle_frame+0x4a4>)
 8001132:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8001136:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			send_response(frame, 6); // Echo back 6 bytes (as per spec)of the original request (to say it was successful)
 800113a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800113e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001142:	2106      	movs	r1, #6
 8001144:	6818      	ldr	r0, [r3, #0]
 8001146:	f000 f8f5 	bl	8001334 <send_response>
			break;
 800114a:	e0ab      	b.n	80012a4 <modbus_handle_frame+0x49c>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800114c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001150:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	3302      	adds	r3, #2
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b21b      	sxth	r3, r3
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	b21a      	sxth	r2, r3
 8001160:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001164:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	3303      	adds	r3, #3
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	b21b      	sxth	r3, r3
 8001170:	4313      	orrs	r3, r2
 8001172:	b21b      	sxth	r3, r3
 8001174:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8001178:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800117c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3304      	adds	r3, #4
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	b21b      	sxth	r3, r3
 8001188:	021b      	lsls	r3, r3, #8
 800118a:	b21a      	sxth	r2, r3
 800118c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001190:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	3305      	adds	r3, #5
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	b21b      	sxth	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	b21b      	sxth	r3, r3
 80011a0:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
			uint8_t byteCount = frame[6];
 80011a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	799b      	ldrb	r3, [r3, #6]
 80011b0:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115

			if (startAddress + regCount > MODBUS_REGISTER_COUNT) {
 80011b4:	f8b7 2118 	ldrh.w	r2, [r7, #280]	@ 0x118
 80011b8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80011bc:	4413      	add	r3, r2
 80011be:	2b20      	cmp	r3, #32
 80011c0:	dd08      	ble.n	80011d4 <modbus_handle_frame+0x3cc>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80011c2:	f897 111e 	ldrb.w	r1, [r7, #286]	@ 0x11e
 80011c6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80011ca:	2202      	movs	r2, #2
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 f903 	bl	80013d8 <send_exception>
				return;
 80011d2:	e067      	b.n	80012a4 <modbus_handle_frame+0x49c>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80011d4:	f897 2115 	ldrb.w	r2, [r7, #277]	@ 0x115
 80011d8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	429a      	cmp	r2, r3
 80011e0:	d008      	beq.n	80011f4 <modbus_handle_frame+0x3ec>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80011e2:	f897 111e 	ldrb.w	r1, [r7, #286]	@ 0x11e
 80011e6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80011ea:	2203      	movs	r2, #3
 80011ec:	4618      	mov	r0, r3
 80011ee:	f000 f8f3 	bl	80013d8 <send_exception>
				return;
 80011f2:	e057      	b.n	80012a4 <modbus_handle_frame+0x49c>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80011f4:	2307      	movs	r3, #7
 80011f6:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001200:	e033      	b.n	800126a <modbus_handle_frame+0x462>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8001202:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001206:	b29a      	uxth	r2, r3
 8001208:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800120c:	4413      	add	r3, r2
 800120e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8001212:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8001216:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800121a:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800121e:	6812      	ldr	r2, [r2, #0]
 8001220:	4413      	add	r3, r2
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b21b      	sxth	r3, r3
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	b21a      	sxth	r2, r3
 800122a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800122e:	3301      	adds	r3, #1
 8001230:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8001234:	f5a1 7196 	sub.w	r1, r1, #300	@ 0x12c
 8001238:	6809      	ldr	r1, [r1, #0]
 800123a:	440b      	add	r3, r1
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	b21b      	sxth	r3, r3
 8001240:	4313      	orrs	r3, r2
 8001242:	b21b      	sxth	r3, r3
 8001244:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

				modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 8001248:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 800124c:	4917      	ldr	r1, [pc, #92]	@ (80012ac <modbus_handle_frame+0x4a4>)
 800124e:	f8b7 2110 	ldrh.w	r2, [r7, #272]	@ 0x110
 8001252:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8001256:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800125a:	3302      	adds	r3, #2
 800125c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
			for (int i = 0; i < regCount; i++) {
 8001260:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001264:	3301      	adds	r3, #1
 8001266:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800126a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800126e:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8001272:	429a      	cmp	r2, r3
 8001274:	dbc5      	blt.n	8001202 <modbus_handle_frame+0x3fa>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001276:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800127a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800127e:	2106      	movs	r1, #6
 8001280:	6818      	ldr	r0, [r3, #0]
 8001282:	f000 f857 	bl	8001334 <send_response>
			break;
 8001286:	e00d      	b.n	80012a4 <modbus_handle_frame+0x49c>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8001288:	f897 111e 	ldrb.w	r1, [r7, #286]	@ 0x11e
 800128c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001290:	2201      	movs	r2, #1
 8001292:	4618      	mov	r0, r3
 8001294:	f000 f8a0 	bl	80013d8 <send_exception>
			break;
 8001298:	e004      	b.n	80012a4 <modbus_handle_frame+0x49c>
	if (len < 6) return;
 800129a:	bf00      	nop
 800129c:	e002      	b.n	80012a4 <modbus_handle_frame+0x49c>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 800129e:	bf00      	nop
 80012a0:	e000      	b.n	80012a4 <modbus_handle_frame+0x49c>
		return;
 80012a2:	bf00      	nop
	}
}
 80012a4:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd90      	pop	{r4, r7, pc}
 80012ac:	20000448 	.word	0x20000448
 80012b0:	0800ca78 	.word	0x0800ca78
 80012b4:	20000488 	.word	0x20000488

080012b8 <modbus_crc16>:
	return modbus_holding_registers;
}

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	460b      	mov	r3, r1
 80012c2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80012c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012c8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80012ca:	2300      	movs	r3, #0
 80012cc:	81bb      	strh	r3, [r7, #12]
 80012ce:	e026      	b.n	800131e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80012d0:	89bb      	ldrh	r3, [r7, #12]
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	4413      	add	r3, r2
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	461a      	mov	r2, r3
 80012da:	89fb      	ldrh	r3, [r7, #14]
 80012dc:	4053      	eors	r3, r2
 80012de:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80012e0:	2300      	movs	r3, #0
 80012e2:	72fb      	strb	r3, [r7, #11]
 80012e4:	e015      	b.n	8001312 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80012e6:	89fb      	ldrh	r3, [r7, #14]
 80012e8:	f003 0301 	and.w	r3, r3, #1
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d00a      	beq.n	8001306 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80012f0:	89fb      	ldrh	r3, [r7, #14]
 80012f2:	085b      	lsrs	r3, r3, #1
 80012f4:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80012f6:	89fb      	ldrh	r3, [r7, #14]
 80012f8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80012fc:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001300:	43db      	mvns	r3, r3
 8001302:	81fb      	strh	r3, [r7, #14]
 8001304:	e002      	b.n	800130c <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8001306:	89fb      	ldrh	r3, [r7, #14]
 8001308:	085b      	lsrs	r3, r3, #1
 800130a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 800130c:	7afb      	ldrb	r3, [r7, #11]
 800130e:	3301      	adds	r3, #1
 8001310:	72fb      	strb	r3, [r7, #11]
 8001312:	7afb      	ldrb	r3, [r7, #11]
 8001314:	2b07      	cmp	r3, #7
 8001316:	d9e6      	bls.n	80012e6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8001318:	89bb      	ldrh	r3, [r7, #12]
 800131a:	3301      	adds	r3, #1
 800131c:	81bb      	strh	r3, [r7, #12]
 800131e:	89ba      	ldrh	r2, [r7, #12]
 8001320:	887b      	ldrh	r3, [r7, #2]
 8001322:	429a      	cmp	r2, r3
 8001324:	d3d4      	bcc.n	80012d0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8001326:	89fb      	ldrh	r3, [r7, #14]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3714      	adds	r7, #20
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b089      	sub	sp, #36	@ 0x24
 8001338:	af04      	add	r7, sp, #16
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	460b      	mov	r3, r1
 800133e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8001340:	887b      	ldrh	r3, [r7, #2]
 8001342:	4619      	mov	r1, r3
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff ffb7 	bl	80012b8 <modbus_crc16>
 800134a:	4603      	mov	r3, r0
 800134c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 800134e:	887b      	ldrh	r3, [r7, #2]
 8001350:	1c5a      	adds	r2, r3, #1
 8001352:	807a      	strh	r2, [r7, #2]
 8001354:	461a      	mov	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4413      	add	r3, r2
 800135a:	89fa      	ldrh	r2, [r7, #14]
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8001360:	89fb      	ldrh	r3, [r7, #14]
 8001362:	0a1b      	lsrs	r3, r3, #8
 8001364:	b29a      	uxth	r2, r3
 8001366:	887b      	ldrh	r3, [r7, #2]
 8001368:	1c59      	adds	r1, r3, #1
 800136a:	8079      	strh	r1, [r7, #2]
 800136c:	4619      	mov	r1, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	440b      	add	r3, r1
 8001372:	b2d2      	uxtb	r2, r2
 8001374:	701a      	strb	r2, [r3, #0]

	//debug
	static char debug_msg_response[256];
	snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8001376:	887a      	ldrh	r2, [r7, #2]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3301      	adds	r3, #1
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3302      	adds	r3, #2
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	461c      	mov	r4, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	3303      	adds	r3, #3
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	9303      	str	r3, [sp, #12]
 8001396:	9402      	str	r4, [sp, #8]
 8001398:	9001      	str	r0, [sp, #4]
 800139a:	9100      	str	r1, [sp, #0]
 800139c:	4613      	mov	r3, r2
 800139e:	4a0c      	ldr	r2, [pc, #48]	@ (80013d0 <send_response+0x9c>)
 80013a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013a4:	480b      	ldr	r0, [pc, #44]	@ (80013d4 <send_response+0xa0>)
 80013a6:	f00a fea3 	bl	800c0f0 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));
 80013aa:	480a      	ldr	r0, [pc, #40]	@ (80013d4 <send_response+0xa0>)
 80013ac:	f7fe ff38 	bl	8000220 <strlen>
 80013b0:	4603      	mov	r3, r0
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	4619      	mov	r1, r3
 80013b6:	4807      	ldr	r0, [pc, #28]	@ (80013d4 <send_response+0xa0>)
 80013b8:	f00a fa4e 	bl	800b858 <CDC_Transmit_FS>

	// Transmit over RS485
	RS485_Transmit(frame, len);
 80013bc:	887b      	ldrh	r3, [r7, #2]
 80013be:	4619      	mov	r1, r3
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f87b 	bl	80014bc <RS485_Transmit>
}
 80013c6:	bf00      	nop
 80013c8:	3714      	adds	r7, #20
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd90      	pop	{r4, r7, pc}
 80013ce:	bf00      	nop
 80013d0:	0800cabc 	.word	0x0800cabc
 80013d4:	20000588 	.word	0x20000588

080013d8 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
 80013e2:	460b      	mov	r3, r1
 80013e4:	71bb      	strb	r3, [r7, #6]
 80013e6:	4613      	mov	r3, r2
 80013e8:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 80013ee:	79bb      	ldrb	r3, [r7, #6]
 80013f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 80013f8:	797b      	ldrb	r3, [r7, #5]
 80013fa:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 80013fc:	f107 0308 	add.w	r3, r7, #8
 8001400:	2103      	movs	r1, #3
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff ff58 	bl	80012b8 <modbus_crc16>
 8001408:	4603      	mov	r3, r0
 800140a:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 800140c:	89fb      	ldrh	r3, [r7, #14]
 800140e:	b2db      	uxtb	r3, r3
 8001410:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8001412:	89fb      	ldrh	r3, [r7, #14]
 8001414:	0a1b      	lsrs	r3, r3, #8
 8001416:	b29b      	uxth	r3, r3
 8001418:	b2db      	uxtb	r3, r3
 800141a:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	2105      	movs	r1, #5
 8001422:	4618      	mov	r0, r3
 8001424:	f000 f84a 	bl	80014bc <RS485_Transmit>
}
 8001428:	bf00      	nop
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8001434:	4b04      	ldr	r3, [pc, #16]	@ (8001448 <RS485_SetTransmitMode+0x18>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a04      	ldr	r2, [pc, #16]	@ (800144c <RS485_SetTransmitMode+0x1c>)
 800143a:	8811      	ldrh	r1, [r2, #0]
 800143c:	2201      	movs	r2, #1
 800143e:	4618      	mov	r0, r3
 8001440:	f001 fc6a 	bl	8002d18 <HAL_GPIO_WritePin>
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000688 	.word	0x20000688
 800144c:	2000068c 	.word	0x2000068c

08001450 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8001454:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <RS485_SetReceiveMode+0x18>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a04      	ldr	r2, [pc, #16]	@ (800146c <RS485_SetReceiveMode+0x1c>)
 800145a:	8811      	ldrh	r1, [r2, #0]
 800145c:	2200      	movs	r2, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f001 fc5a 	bl	8002d18 <HAL_GPIO_WritePin>
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000688 	.word	0x20000688
 800146c:	2000068c 	.word	0x2000068c

08001470 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 800147c:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <RS485_Setup+0x38>)
 800147e:	2200      	movs	r2, #0
 8001480:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8001482:	4a0a      	ldr	r2, [pc, #40]	@ (80014ac <RS485_Setup+0x3c>)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8001488:	4a09      	ldr	r2, [pc, #36]	@ (80014b0 <RS485_Setup+0x40>)
 800148a:	887b      	ldrh	r3, [r7, #2]
 800148c:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 800148e:	f7ff ffdf 	bl	8001450 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001492:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001496:	4907      	ldr	r1, [pc, #28]	@ (80014b4 <RS485_Setup+0x44>)
 8001498:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <RS485_Setup+0x48>)
 800149a:	f006 fcd6 	bl	8007e4a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000792 	.word	0x20000792
 80014ac:	20000688 	.word	0x20000688
 80014b0:	2000068c 	.word	0x2000068c
 80014b4:	20000690 	.word	0x20000690
 80014b8:	200002f0 	.word	0x200002f0

080014bc <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 80014c8:	4b22      	ldr	r3, [pc, #136]	@ (8001554 <RS485_Transmit+0x98>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d13b      	bne.n	800154a <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 80014d2:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <RS485_Transmit+0x9c>)
 80014d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014d8:	2b20      	cmp	r3, #32
 80014da:	d104      	bne.n	80014e6 <RS485_Transmit+0x2a>
 80014dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <RS485_Transmit+0x9c>)
 80014de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d005      	beq.n	80014f2 <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 80014e6:	481c      	ldr	r0, [pc, #112]	@ (8001558 <RS485_Transmit+0x9c>)
 80014e8:	f004 ffd4 	bl	8006494 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 80014ec:	481a      	ldr	r0, [pc, #104]	@ (8001558 <RS485_Transmit+0x9c>)
 80014ee:	f004 ff01 	bl	80062f4 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 80014f2:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <RS485_Transmit+0x98>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 80014f8:	f7ff ff9a 	bl	8001430 <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 80014fc:	4b16      	ldr	r3, [pc, #88]	@ (8001558 <RS485_Transmit+0x9c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <RS485_Transmit+0x9c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800150a:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	461a      	mov	r2, r3
 8001510:	6879      	ldr	r1, [r7, #4]
 8001512:	4811      	ldr	r0, [pc, #68]	@ (8001558 <RS485_Transmit+0x9c>)
 8001514:	f004 ff3e 	bl	8006394 <HAL_UART_Transmit_DMA>
 8001518:	4603      	mov	r3, r0
 800151a:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 800151c:	7bfb      	ldrb	r3, [r7, #15]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d014      	beq.n	800154c <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 8001522:	f7ff ff95 	bl	8001450 <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 8001526:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <RS485_Transmit+0x98>)
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 800152c:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <RS485_Transmit+0x9c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <RS485_Transmit+0x9c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800153a:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800153c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001540:	4906      	ldr	r1, [pc, #24]	@ (800155c <RS485_Transmit+0xa0>)
 8001542:	4805      	ldr	r0, [pc, #20]	@ (8001558 <RS485_Transmit+0x9c>)
 8001544:	f006 fc81 	bl	8007e4a <HAL_UARTEx_ReceiveToIdle_DMA>
 8001548:	e000      	b.n	800154c <RS485_Transmit+0x90>
    	return;
 800154a:	bf00      	nop
	}
}
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000792 	.word	0x20000792
 8001558:	200002f0 	.word	0x200002f0
 800155c:	20000690 	.word	0x20000690

08001560 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001560:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001564:	b085      	sub	sp, #20
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	460b      	mov	r3, r1
 800156c:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a23      	ldr	r2, [pc, #140]	@ (8001600 <HAL_UARTEx_RxEventCallback+0xa0>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d13d      	bne.n	80015f4 <HAL_UARTEx_RxEventCallback+0x94>
 8001578:	466b      	mov	r3, sp
 800157a:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 800157c:	4a21      	ldr	r2, [pc, #132]	@ (8001604 <HAL_UARTEx_RxEventCallback+0xa4>)
 800157e:	887b      	ldrh	r3, [r7, #2]
 8001580:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 8001582:	8879      	ldrh	r1, [r7, #2]
 8001584:	460b      	mov	r3, r1
 8001586:	3b01      	subs	r3, #1
 8001588:	60fb      	str	r3, [r7, #12]
 800158a:	b28b      	uxth	r3, r1
 800158c:	2200      	movs	r2, #0
 800158e:	4698      	mov	r8, r3
 8001590:	4691      	mov	r9, r2
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	f04f 0300 	mov.w	r3, #0
 800159a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800159e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80015a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80015a6:	b28b      	uxth	r3, r1
 80015a8:	2200      	movs	r2, #0
 80015aa:	461c      	mov	r4, r3
 80015ac:	4615      	mov	r5, r2
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	00eb      	lsls	r3, r5, #3
 80015b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80015bc:	00e2      	lsls	r2, r4, #3
 80015be:	460b      	mov	r3, r1
 80015c0:	3307      	adds	r3, #7
 80015c2:	08db      	lsrs	r3, r3, #3
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	ebad 0d03 	sub.w	sp, sp, r3
 80015ca:	466b      	mov	r3, sp
 80015cc:	3300      	adds	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 80015d0:	887b      	ldrh	r3, [r7, #2]
 80015d2:	461a      	mov	r2, r3
 80015d4:	490c      	ldr	r1, [pc, #48]	@ (8001608 <HAL_UARTEx_RxEventCallback+0xa8>)
 80015d6:	68b8      	ldr	r0, [r7, #8]
 80015d8:	f00a fdf4 	bl	800c1c4 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 80015dc:	887b      	ldrh	r3, [r7, #2]
 80015de:	4619      	mov	r1, r3
 80015e0:	68b8      	ldr	r0, [r7, #8]
 80015e2:	f7ff fc11 	bl	8000e08 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80015e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015ea:	4907      	ldr	r1, [pc, #28]	@ (8001608 <HAL_UARTEx_RxEventCallback+0xa8>)
 80015ec:	4807      	ldr	r0, [pc, #28]	@ (800160c <HAL_UARTEx_RxEventCallback+0xac>)
 80015ee:	f006 fc2c 	bl	8007e4a <HAL_UARTEx_ReceiveToIdle_DMA>
 80015f2:	46b5      	mov	sp, r6
	}
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015fe:	bf00      	nop
 8001600:	40004400 	.word	0x40004400
 8001604:	20000790 	.word	0x20000790
 8001608:	20000690 	.word	0x20000690
 800160c:	200002f0 	.word	0x200002f0

08001610 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8001628:	f7ff ff12 	bl	8001450 <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 800162c:	4b05      	ldr	r3, [pc, #20]	@ (8001644 <RS485_TCCallback+0x20>)
 800162e:	2200      	movs	r2, #0
 8001630:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001632:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001636:	4904      	ldr	r1, [pc, #16]	@ (8001648 <RS485_TCCallback+0x24>)
 8001638:	4804      	ldr	r0, [pc, #16]	@ (800164c <RS485_TCCallback+0x28>)
 800163a:	f006 fc06 	bl	8007e4a <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000792 	.word	0x20000792
 8001648:	20000690 	.word	0x20000690
 800164c:	200002f0 	.word	0x200002f0

08001650 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8001658:	f000 fd60 	bl	800211c <HAL_GetTick>
 800165c:	4603      	mov	r3, r0
 800165e:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <SPI_Timer_On+0x20>)
 8001660:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8001662:	4a04      	ldr	r2, [pc, #16]	@ (8001674 <SPI_Timer_On+0x24>)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6013      	str	r3, [r2, #0]
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20000794 	.word	0x20000794
 8001674:	20000798 	.word	0x20000798

08001678 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800167c:	f000 fd4e 	bl	800211c <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	4b06      	ldr	r3, [pc, #24]	@ (800169c <SPI_Timer_Status+0x24>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	1ad2      	subs	r2, r2, r3
 8001688:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <SPI_Timer_Status+0x28>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	429a      	cmp	r2, r3
 800168e:	bf34      	ite	cc
 8001690:	2301      	movcc	r3, #1
 8001692:	2300      	movcs	r3, #0
 8001694:	b2db      	uxtb	r3, r3
}
 8001696:	4618      	mov	r0, r3
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000794 	.word	0x20000794
 80016a0:	20000798 	.word	0x20000798

080016a4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af02      	add	r7, sp, #8
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80016ae:	f107 020f 	add.w	r2, r7, #15
 80016b2:	1df9      	adds	r1, r7, #7
 80016b4:	2332      	movs	r3, #50	@ 0x32
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	4804      	ldr	r0, [pc, #16]	@ (80016cc <xchg_spi+0x28>)
 80016bc:	f004 fa97 	bl	8005bee <HAL_SPI_TransmitReceive>
    return rxDat;
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	2000028c 	.word	0x2000028c

080016d0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80016da:	2300      	movs	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	e00a      	b.n	80016f6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	18d4      	adds	r4, r2, r3
 80016e6:	20ff      	movs	r0, #255	@ 0xff
 80016e8:	f7ff ffdc 	bl	80016a4 <xchg_spi>
 80016ec:	4603      	mov	r3, r0
 80016ee:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	3301      	adds	r3, #1
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d3f0      	bcc.n	80016e0 <rcvr_spi_multi+0x10>
	}
}
 80016fe:	bf00      	nop
 8001700:	bf00      	nop
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	bd90      	pop	{r4, r7, pc}

08001708 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	b29a      	uxth	r2, r3
 8001716:	f04f 33ff 	mov.w	r3, #4294967295
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	4803      	ldr	r0, [pc, #12]	@ (800172c <xmit_spi_multi+0x24>)
 800171e:	f004 f8f0 	bl	8005902 <HAL_SPI_Transmit>
}
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	2000028c 	.word	0x2000028c

08001730 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8001738:	f000 fcf0 	bl	800211c <HAL_GetTick>
 800173c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8001742:	20ff      	movs	r0, #255	@ 0xff
 8001744:	f7ff ffae 	bl	80016a4 <xchg_spi>
 8001748:	4603      	mov	r3, r0
 800174a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	2bff      	cmp	r3, #255	@ 0xff
 8001750:	d007      	beq.n	8001762 <wait_ready+0x32>
 8001752:	f000 fce3 	bl	800211c <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	429a      	cmp	r2, r3
 8001760:	d8ef      	bhi.n	8001742 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	2bff      	cmp	r3, #255	@ 0xff
 8001766:	bf0c      	ite	eq
 8001768:	2301      	moveq	r3, #1
 800176a:	2300      	movne	r3, #0
 800176c:	b2db      	uxtb	r3, r3
}
 800176e:	4618      	mov	r0, r3
 8001770:	3718      	adds	r7, #24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800177c:	2201      	movs	r2, #1
 800177e:	2110      	movs	r1, #16
 8001780:	4803      	ldr	r0, [pc, #12]	@ (8001790 <despiselect+0x18>)
 8001782:	f001 fac9 	bl	8002d18 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8001786:	20ff      	movs	r0, #255	@ 0xff
 8001788:	f7ff ff8c 	bl	80016a4 <xchg_spi>

}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	48000800 	.word	0x48000800

08001794 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8001798:	2200      	movs	r2, #0
 800179a:	2110      	movs	r1, #16
 800179c:	4809      	ldr	r0, [pc, #36]	@ (80017c4 <spiselect+0x30>)
 800179e:	f001 fabb 	bl	8002d18 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80017a2:	20ff      	movs	r0, #255	@ 0xff
 80017a4:	f7ff ff7e 	bl	80016a4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80017a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017ac:	f7ff ffc0 	bl	8001730 <wait_ready>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <spiselect+0x26>
 80017b6:	2301      	movs	r3, #1
 80017b8:	e002      	b.n	80017c0 <spiselect+0x2c>

	despiselect();
 80017ba:	f7ff ffdd 	bl	8001778 <despiselect>
	return 0;	/* Timeout */
 80017be:	2300      	movs	r3, #0
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	48000800 	.word	0x48000800

080017c8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80017d2:	20c8      	movs	r0, #200	@ 0xc8
 80017d4:	f7ff ff3c 	bl	8001650 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80017d8:	20ff      	movs	r0, #255	@ 0xff
 80017da:	f7ff ff63 	bl	80016a4 <xchg_spi>
 80017de:	4603      	mov	r3, r0
 80017e0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	2bff      	cmp	r3, #255	@ 0xff
 80017e6:	d104      	bne.n	80017f2 <rcvr_datablock+0x2a>
 80017e8:	f7ff ff46 	bl	8001678 <SPI_Timer_Status>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d1f2      	bne.n	80017d8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	2bfe      	cmp	r3, #254	@ 0xfe
 80017f6:	d001      	beq.n	80017fc <rcvr_datablock+0x34>
 80017f8:	2300      	movs	r3, #0
 80017fa:	e00a      	b.n	8001812 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80017fc:	6839      	ldr	r1, [r7, #0]
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff ff66 	bl	80016d0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8001804:	20ff      	movs	r0, #255	@ 0xff
 8001806:	f7ff ff4d 	bl	80016a4 <xchg_spi>
 800180a:	20ff      	movs	r0, #255	@ 0xff
 800180c:	f7ff ff4a 	bl	80016a4 <xchg_spi>

	return 1;						/* Function succeeded */
 8001810:	2301      	movs	r3, #1
}
 8001812:	4618      	mov	r0, r3
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b084      	sub	sp, #16
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	460b      	mov	r3, r1
 8001824:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8001826:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800182a:	f7ff ff81 	bl	8001730 <wait_ready>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d101      	bne.n	8001838 <xmit_datablock+0x1e>
 8001834:	2300      	movs	r3, #0
 8001836:	e01e      	b.n	8001876 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8001838:	78fb      	ldrb	r3, [r7, #3]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff ff32 	bl	80016a4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8001840:	78fb      	ldrb	r3, [r7, #3]
 8001842:	2bfd      	cmp	r3, #253	@ 0xfd
 8001844:	d016      	beq.n	8001874 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8001846:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f7ff ff5c 	bl	8001708 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8001850:	20ff      	movs	r0, #255	@ 0xff
 8001852:	f7ff ff27 	bl	80016a4 <xchg_spi>
 8001856:	20ff      	movs	r0, #255	@ 0xff
 8001858:	f7ff ff24 	bl	80016a4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800185c:	20ff      	movs	r0, #255	@ 0xff
 800185e:	f7ff ff21 	bl	80016a4 <xchg_spi>
 8001862:	4603      	mov	r3, r0
 8001864:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	f003 031f 	and.w	r3, r3, #31
 800186c:	2b05      	cmp	r3, #5
 800186e:	d001      	beq.n	8001874 <xmit_datablock+0x5a>
 8001870:	2300      	movs	r3, #0
 8001872:	e000      	b.n	8001876 <xmit_datablock+0x5c>
	}
	return 1;
 8001874:	2301      	movs	r3, #1
}
 8001876:	4618      	mov	r0, r3
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b084      	sub	sp, #16
 8001882:	af00      	add	r7, sp, #0
 8001884:	4603      	mov	r3, r0
 8001886:	6039      	str	r1, [r7, #0]
 8001888:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	2b00      	cmp	r3, #0
 8001890:	da0e      	bge.n	80018b0 <send_cmd+0x32>
		cmd &= 0x7F;
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001898:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800189a:	2100      	movs	r1, #0
 800189c:	2037      	movs	r0, #55	@ 0x37
 800189e:	f7ff ffee 	bl	800187e <send_cmd>
 80018a2:	4603      	mov	r3, r0
 80018a4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80018a6:	7bbb      	ldrb	r3, [r7, #14]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d901      	bls.n	80018b0 <send_cmd+0x32>
 80018ac:	7bbb      	ldrb	r3, [r7, #14]
 80018ae:	e051      	b.n	8001954 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b0c      	cmp	r3, #12
 80018b4:	d008      	beq.n	80018c8 <send_cmd+0x4a>
		despiselect();
 80018b6:	f7ff ff5f 	bl	8001778 <despiselect>
		if (!spiselect()) return 0xFF;
 80018ba:	f7ff ff6b 	bl	8001794 <spiselect>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <send_cmd+0x4a>
 80018c4:	23ff      	movs	r3, #255	@ 0xff
 80018c6:	e045      	b.n	8001954 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80018c8:	79fb      	ldrb	r3, [r7, #7]
 80018ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fee7 	bl	80016a4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	0e1b      	lsrs	r3, r3, #24
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fee1 	bl	80016a4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fedb 	bl	80016a4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff fed5 	bl	80016a4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff fed0 	bl	80016a4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8001904:	2301      	movs	r3, #1
 8001906:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <send_cmd+0x94>
 800190e:	2395      	movs	r3, #149	@ 0x95
 8001910:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	2b08      	cmp	r3, #8
 8001916:	d101      	bne.n	800191c <send_cmd+0x9e>
 8001918:	2387      	movs	r3, #135	@ 0x87
 800191a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800191c:	7bfb      	ldrb	r3, [r7, #15]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff fec0 	bl	80016a4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	2b0c      	cmp	r3, #12
 8001928:	d102      	bne.n	8001930 <send_cmd+0xb2>
 800192a:	20ff      	movs	r0, #255	@ 0xff
 800192c:	f7ff feba 	bl	80016a4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8001930:	230a      	movs	r3, #10
 8001932:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8001934:	20ff      	movs	r0, #255	@ 0xff
 8001936:	f7ff feb5 	bl	80016a4 <xchg_spi>
 800193a:	4603      	mov	r3, r0
 800193c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800193e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001942:	2b00      	cmp	r3, #0
 8001944:	da05      	bge.n	8001952 <send_cmd+0xd4>
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	3b01      	subs	r3, #1
 800194a:	73fb      	strb	r3, [r7, #15]
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1f0      	bne.n	8001934 <send_cmd+0xb6>

	return res;							/* Return received response */
 8001952:	7bbb      	ldrb	r3, [r7, #14]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3710      	adds	r7, #16
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <USER_SPI_initialize+0x14>
 800196c:	2301      	movs	r3, #1
 800196e:	e0d4      	b.n	8001b1a <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8001970:	4b6c      	ldr	r3, [pc, #432]	@ (8001b24 <USER_SPI_initialize+0x1c8>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	b2db      	uxtb	r3, r3
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <USER_SPI_initialize+0x2a>
 800197e:	4b69      	ldr	r3, [pc, #420]	@ (8001b24 <USER_SPI_initialize+0x1c8>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	b2db      	uxtb	r3, r3
 8001984:	e0c9      	b.n	8001b1a <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8001986:	4b68      	ldr	r3, [pc, #416]	@ (8001b28 <USER_SPI_initialize+0x1cc>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b66      	ldr	r3, [pc, #408]	@ (8001b28 <USER_SPI_initialize+0x1cc>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8001994:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8001996:	230a      	movs	r3, #10
 8001998:	73fb      	strb	r3, [r7, #15]
 800199a:	e005      	b.n	80019a8 <USER_SPI_initialize+0x4c>
 800199c:	20ff      	movs	r0, #255	@ 0xff
 800199e:	f7ff fe81 	bl	80016a4 <xchg_spi>
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
 80019a4:	3b01      	subs	r3, #1
 80019a6:	73fb      	strb	r3, [r7, #15]
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f6      	bne.n	800199c <USER_SPI_initialize+0x40>

	ty = 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80019b2:	2100      	movs	r1, #0
 80019b4:	2000      	movs	r0, #0
 80019b6:	f7ff ff62 	bl	800187e <send_cmd>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b01      	cmp	r3, #1
 80019be:	f040 808b 	bne.w	8001ad8 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80019c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019c6:	f7ff fe43 	bl	8001650 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80019ca:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80019ce:	2008      	movs	r0, #8
 80019d0:	f7ff ff55 	bl	800187e <send_cmd>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d151      	bne.n	8001a7e <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80019da:	2300      	movs	r3, #0
 80019dc:	73fb      	strb	r3, [r7, #15]
 80019de:	e00d      	b.n	80019fc <USER_SPI_initialize+0xa0>
 80019e0:	7bfc      	ldrb	r4, [r7, #15]
 80019e2:	20ff      	movs	r0, #255	@ 0xff
 80019e4:	f7ff fe5e 	bl	80016a4 <xchg_spi>
 80019e8:	4603      	mov	r3, r0
 80019ea:	461a      	mov	r2, r3
 80019ec:	f104 0310 	add.w	r3, r4, #16
 80019f0:	443b      	add	r3, r7
 80019f2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	3301      	adds	r3, #1
 80019fa:	73fb      	strb	r3, [r7, #15]
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	2b03      	cmp	r3, #3
 8001a00:	d9ee      	bls.n	80019e0 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8001a02:	7abb      	ldrb	r3, [r7, #10]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d167      	bne.n	8001ad8 <USER_SPI_initialize+0x17c>
 8001a08:	7afb      	ldrb	r3, [r7, #11]
 8001a0a:	2baa      	cmp	r3, #170	@ 0xaa
 8001a0c:	d164      	bne.n	8001ad8 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8001a0e:	bf00      	nop
 8001a10:	f7ff fe32 	bl	8001678 <SPI_Timer_Status>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d007      	beq.n	8001a2a <USER_SPI_initialize+0xce>
 8001a1a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001a1e:	20a9      	movs	r0, #169	@ 0xa9
 8001a20:	f7ff ff2d 	bl	800187e <send_cmd>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1f2      	bne.n	8001a10 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8001a2a:	f7ff fe25 	bl	8001678 <SPI_Timer_Status>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d051      	beq.n	8001ad8 <USER_SPI_initialize+0x17c>
 8001a34:	2100      	movs	r1, #0
 8001a36:	203a      	movs	r0, #58	@ 0x3a
 8001a38:	f7ff ff21 	bl	800187e <send_cmd>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d14a      	bne.n	8001ad8 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8001a42:	2300      	movs	r3, #0
 8001a44:	73fb      	strb	r3, [r7, #15]
 8001a46:	e00d      	b.n	8001a64 <USER_SPI_initialize+0x108>
 8001a48:	7bfc      	ldrb	r4, [r7, #15]
 8001a4a:	20ff      	movs	r0, #255	@ 0xff
 8001a4c:	f7ff fe2a 	bl	80016a4 <xchg_spi>
 8001a50:	4603      	mov	r3, r0
 8001a52:	461a      	mov	r2, r3
 8001a54:	f104 0310 	add.w	r3, r4, #16
 8001a58:	443b      	add	r3, r7
 8001a5a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	3301      	adds	r3, #1
 8001a62:	73fb      	strb	r3, [r7, #15]
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	2b03      	cmp	r3, #3
 8001a68:	d9ee      	bls.n	8001a48 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8001a6a:	7a3b      	ldrb	r3, [r7, #8]
 8001a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <USER_SPI_initialize+0x11c>
 8001a74:	230c      	movs	r3, #12
 8001a76:	e000      	b.n	8001a7a <USER_SPI_initialize+0x11e>
 8001a78:	2304      	movs	r3, #4
 8001a7a:	737b      	strb	r3, [r7, #13]
 8001a7c:	e02c      	b.n	8001ad8 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8001a7e:	2100      	movs	r1, #0
 8001a80:	20a9      	movs	r0, #169	@ 0xa9
 8001a82:	f7ff fefc 	bl	800187e <send_cmd>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d804      	bhi.n	8001a96 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	737b      	strb	r3, [r7, #13]
 8001a90:	23a9      	movs	r3, #169	@ 0xa9
 8001a92:	73bb      	strb	r3, [r7, #14]
 8001a94:	e003      	b.n	8001a9e <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8001a96:	2301      	movs	r3, #1
 8001a98:	737b      	strb	r3, [r7, #13]
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8001a9e:	bf00      	nop
 8001aa0:	f7ff fdea 	bl	8001678 <SPI_Timer_Status>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d007      	beq.n	8001aba <USER_SPI_initialize+0x15e>
 8001aaa:	7bbb      	ldrb	r3, [r7, #14]
 8001aac:	2100      	movs	r1, #0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fee5 	bl	800187e <send_cmd>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1f2      	bne.n	8001aa0 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8001aba:	f7ff fddd 	bl	8001678 <SPI_Timer_Status>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d007      	beq.n	8001ad4 <USER_SPI_initialize+0x178>
 8001ac4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ac8:	2010      	movs	r0, #16
 8001aca:	f7ff fed8 	bl	800187e <send_cmd>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <USER_SPI_initialize+0x17c>
				ty = 0;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8001ad8:	4a14      	ldr	r2, [pc, #80]	@ (8001b2c <USER_SPI_initialize+0x1d0>)
 8001ada:	7b7b      	ldrb	r3, [r7, #13]
 8001adc:	7013      	strb	r3, [r2, #0]
	despiselect();
 8001ade:	f7ff fe4b 	bl	8001778 <despiselect>

	if (ty) {			/* OK */
 8001ae2:	7b7b      	ldrb	r3, [r7, #13]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d012      	beq.n	8001b0e <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8001ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b28 <USER_SPI_initialize+0x1cc>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8001af2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b28 <USER_SPI_initialize+0x1cc>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0210 	orr.w	r2, r2, #16
 8001afa:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8001afc:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <USER_SPI_initialize+0x1c8>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	f023 0301 	bic.w	r3, r3, #1
 8001b06:	b2da      	uxtb	r2, r3
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <USER_SPI_initialize+0x1c8>)
 8001b0a:	701a      	strb	r2, [r3, #0]
 8001b0c:	e002      	b.n	8001b14 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8001b0e:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <USER_SPI_initialize+0x1c8>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8001b14:	4b03      	ldr	r3, [pc, #12]	@ (8001b24 <USER_SPI_initialize+0x1c8>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	b2db      	uxtb	r3, r3
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd90      	pop	{r4, r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000004 	.word	0x20000004
 8001b28:	2000028c 	.word	0x2000028c
 8001b2c:	20000793 	.word	0x20000793

08001b30 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <USER_SPI_status+0x14>
 8001b40:	2301      	movs	r3, #1
 8001b42:	e002      	b.n	8001b4a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8001b44:	4b04      	ldr	r3, [pc, #16]	@ (8001b58 <USER_SPI_status+0x28>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	b2db      	uxtb	r3, r3
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	20000004 	.word	0x20000004

08001b5c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60b9      	str	r1, [r7, #8]
 8001b64:	607a      	str	r2, [r7, #4]
 8001b66:	603b      	str	r3, [r7, #0]
 8001b68:	4603      	mov	r3, r0
 8001b6a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001b6c:	7bfb      	ldrb	r3, [r7, #15]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d102      	bne.n	8001b78 <USER_SPI_read+0x1c>
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <USER_SPI_read+0x20>
 8001b78:	2304      	movs	r3, #4
 8001b7a:	e04d      	b.n	8001c18 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001b7c:	4b28      	ldr	r3, [pc, #160]	@ (8001c20 <USER_SPI_read+0xc4>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <USER_SPI_read+0x32>
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e044      	b.n	8001c18 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8001b8e:	4b25      	ldr	r3, [pc, #148]	@ (8001c24 <USER_SPI_read+0xc8>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d102      	bne.n	8001ba0 <USER_SPI_read+0x44>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	025b      	lsls	r3, r3, #9
 8001b9e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d111      	bne.n	8001bca <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	2011      	movs	r0, #17
 8001baa:	f7ff fe68 	bl	800187e <send_cmd>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d129      	bne.n	8001c08 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8001bb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bb8:	68b8      	ldr	r0, [r7, #8]
 8001bba:	f7ff fe05 	bl	80017c8 <rcvr_datablock>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d021      	beq.n	8001c08 <USER_SPI_read+0xac>
			count = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	603b      	str	r3, [r7, #0]
 8001bc8:	e01e      	b.n	8001c08 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8001bca:	6879      	ldr	r1, [r7, #4]
 8001bcc:	2012      	movs	r0, #18
 8001bce:	f7ff fe56 	bl	800187e <send_cmd>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d117      	bne.n	8001c08 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8001bd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bdc:	68b8      	ldr	r0, [r7, #8]
 8001bde:	f7ff fdf3 	bl	80017c8 <rcvr_datablock>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00a      	beq.n	8001bfe <USER_SPI_read+0xa2>
				buff += 512;
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001bee:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	603b      	str	r3, [r7, #0]
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1ed      	bne.n	8001bd8 <USER_SPI_read+0x7c>
 8001bfc:	e000      	b.n	8001c00 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8001bfe:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8001c00:	2100      	movs	r1, #0
 8001c02:	200c      	movs	r0, #12
 8001c04:	f7ff fe3b 	bl	800187e <send_cmd>
		}
	}
	despiselect();
 8001c08:	f7ff fdb6 	bl	8001778 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	bf14      	ite	ne
 8001c12:	2301      	movne	r3, #1
 8001c14:	2300      	moveq	r3, #0
 8001c16:	b2db      	uxtb	r3, r3
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20000004 	.word	0x20000004
 8001c24:	20000793 	.word	0x20000793

08001c28 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	603b      	str	r3, [r7, #0]
 8001c34:	4603      	mov	r3, r0
 8001c36:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d102      	bne.n	8001c44 <USER_SPI_write+0x1c>
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d101      	bne.n	8001c48 <USER_SPI_write+0x20>
 8001c44:	2304      	movs	r3, #4
 8001c46:	e063      	b.n	8001d10 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8001c48:	4b33      	ldr	r3, [pc, #204]	@ (8001d18 <USER_SPI_write+0xf0>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <USER_SPI_write+0x32>
 8001c56:	2303      	movs	r3, #3
 8001c58:	e05a      	b.n	8001d10 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8001c5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001d18 <USER_SPI_write+0xf0>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	f003 0304 	and.w	r3, r3, #4
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <USER_SPI_write+0x44>
 8001c68:	2302      	movs	r3, #2
 8001c6a:	e051      	b.n	8001d10 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8001c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d1c <USER_SPI_write+0xf4>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	f003 0308 	and.w	r3, r3, #8
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d102      	bne.n	8001c7e <USER_SPI_write+0x56>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	025b      	lsls	r3, r3, #9
 8001c7c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d110      	bne.n	8001ca6 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8001c84:	6879      	ldr	r1, [r7, #4]
 8001c86:	2018      	movs	r0, #24
 8001c88:	f7ff fdf9 	bl	800187e <send_cmd>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d136      	bne.n	8001d00 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8001c92:	21fe      	movs	r1, #254	@ 0xfe
 8001c94:	68b8      	ldr	r0, [r7, #8]
 8001c96:	f7ff fdc0 	bl	800181a <xmit_datablock>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d02f      	beq.n	8001d00 <USER_SPI_write+0xd8>
			count = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	603b      	str	r3, [r7, #0]
 8001ca4:	e02c      	b.n	8001d00 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8001ca6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d1c <USER_SPI_write+0xf4>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	f003 0306 	and.w	r3, r3, #6
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d003      	beq.n	8001cba <USER_SPI_write+0x92>
 8001cb2:	6839      	ldr	r1, [r7, #0]
 8001cb4:	2097      	movs	r0, #151	@ 0x97
 8001cb6:	f7ff fde2 	bl	800187e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	2019      	movs	r0, #25
 8001cbe:	f7ff fdde 	bl	800187e <send_cmd>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d11b      	bne.n	8001d00 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8001cc8:	21fc      	movs	r1, #252	@ 0xfc
 8001cca:	68b8      	ldr	r0, [r7, #8]
 8001ccc:	f7ff fda5 	bl	800181a <xmit_datablock>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00a      	beq.n	8001cec <USER_SPI_write+0xc4>
				buff += 512;
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001cdc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1ee      	bne.n	8001cc8 <USER_SPI_write+0xa0>
 8001cea:	e000      	b.n	8001cee <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8001cec:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8001cee:	21fd      	movs	r1, #253	@ 0xfd
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	f7ff fd92 	bl	800181a <xmit_datablock>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <USER_SPI_write+0xd8>
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8001d00:	f7ff fd3a 	bl	8001778 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	bf14      	ite	ne
 8001d0a:	2301      	movne	r3, #1
 8001d0c:	2300      	moveq	r3, #0
 8001d0e:	b2db      	uxtb	r3, r3
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000004 	.word	0x20000004
 8001d1c:	20000793 	.word	0x20000793

08001d20 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	@ 0x30
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	603a      	str	r2, [r7, #0]
 8001d2a:	71fb      	strb	r3, [r7, #7]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <USER_SPI_ioctl+0x1a>
 8001d36:	2304      	movs	r3, #4
 8001d38:	e15a      	b.n	8001ff0 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001d3a:	4baf      	ldr	r3, [pc, #700]	@ (8001ff8 <USER_SPI_ioctl+0x2d8>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <USER_SPI_ioctl+0x2c>
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e151      	b.n	8001ff0 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8001d52:	79bb      	ldrb	r3, [r7, #6]
 8001d54:	2b04      	cmp	r3, #4
 8001d56:	f200 8136 	bhi.w	8001fc6 <USER_SPI_ioctl+0x2a6>
 8001d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d60 <USER_SPI_ioctl+0x40>)
 8001d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d60:	08001d75 	.word	0x08001d75
 8001d64:	08001d89 	.word	0x08001d89
 8001d68:	08001fc7 	.word	0x08001fc7
 8001d6c:	08001e35 	.word	0x08001e35
 8001d70:	08001f2b 	.word	0x08001f2b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8001d74:	f7ff fd0e 	bl	8001794 <spiselect>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 8127 	beq.w	8001fce <USER_SPI_ioctl+0x2ae>
 8001d80:	2300      	movs	r3, #0
 8001d82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8001d86:	e122      	b.n	8001fce <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8001d88:	2100      	movs	r1, #0
 8001d8a:	2009      	movs	r0, #9
 8001d8c:	f7ff fd77 	bl	800187e <send_cmd>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f040 811d 	bne.w	8001fd2 <USER_SPI_ioctl+0x2b2>
 8001d98:	f107 030c 	add.w	r3, r7, #12
 8001d9c:	2110      	movs	r1, #16
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fd12 	bl	80017c8 <rcvr_datablock>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f000 8113 	beq.w	8001fd2 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8001dac:	7b3b      	ldrb	r3, [r7, #12]
 8001dae:	099b      	lsrs	r3, r3, #6
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d111      	bne.n	8001dda <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8001db6:	7d7b      	ldrb	r3, [r7, #21]
 8001db8:	461a      	mov	r2, r3
 8001dba:	7d3b      	ldrb	r3, [r7, #20]
 8001dbc:	021b      	lsls	r3, r3, #8
 8001dbe:	4413      	add	r3, r2
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	7cfb      	ldrb	r3, [r7, #19]
 8001dc4:	041b      	lsls	r3, r3, #16
 8001dc6:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8001dca:	4413      	add	r3, r2
 8001dcc:	3301      	adds	r3, #1
 8001dce:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	029a      	lsls	r2, r3, #10
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	e028      	b.n	8001e2c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001dda:	7c7b      	ldrb	r3, [r7, #17]
 8001ddc:	f003 030f 	and.w	r3, r3, #15
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	7dbb      	ldrb	r3, [r7, #22]
 8001de4:	09db      	lsrs	r3, r3, #7
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	4413      	add	r3, r2
 8001dea:	b2da      	uxtb	r2, r3
 8001dec:	7d7b      	ldrb	r3, [r7, #21]
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f003 0306 	and.w	r3, r3, #6
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	4413      	add	r3, r2
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	3302      	adds	r3, #2
 8001dfe:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8001e02:	7d3b      	ldrb	r3, [r7, #20]
 8001e04:	099b      	lsrs	r3, r3, #6
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	461a      	mov	r2, r3
 8001e0a:	7cfb      	ldrb	r3, [r7, #19]
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	441a      	add	r2, r3
 8001e10:	7cbb      	ldrb	r3, [r7, #18]
 8001e12:	029b      	lsls	r3, r3, #10
 8001e14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e18:	4413      	add	r3, r2
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8001e1e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e22:	3b09      	subs	r3, #9
 8001e24:	69fa      	ldr	r2, [r7, #28]
 8001e26:	409a      	lsls	r2, r3
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8001e32:	e0ce      	b.n	8001fd2 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8001e34:	4b71      	ldr	r3, [pc, #452]	@ (8001ffc <USER_SPI_ioctl+0x2dc>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d031      	beq.n	8001ea4 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8001e40:	2100      	movs	r1, #0
 8001e42:	208d      	movs	r0, #141	@ 0x8d
 8001e44:	f7ff fd1b 	bl	800187e <send_cmd>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f040 80c3 	bne.w	8001fd6 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8001e50:	20ff      	movs	r0, #255	@ 0xff
 8001e52:	f7ff fc27 	bl	80016a4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8001e56:	f107 030c 	add.w	r3, r7, #12
 8001e5a:	2110      	movs	r1, #16
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff fcb3 	bl	80017c8 <rcvr_datablock>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 80b6 	beq.w	8001fd6 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8001e6a:	2330      	movs	r3, #48	@ 0x30
 8001e6c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001e70:	e007      	b.n	8001e82 <USER_SPI_ioctl+0x162>
 8001e72:	20ff      	movs	r0, #255	@ 0xff
 8001e74:	f7ff fc16 	bl	80016a4 <xchg_spi>
 8001e78:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001e82:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f3      	bne.n	8001e72 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8001e8a:	7dbb      	ldrb	r3, [r7, #22]
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	461a      	mov	r2, r3
 8001e92:	2310      	movs	r3, #16
 8001e94:	fa03 f202 	lsl.w	r2, r3, r2
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8001ea2:	e098      	b.n	8001fd6 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	2009      	movs	r0, #9
 8001ea8:	f7ff fce9 	bl	800187e <send_cmd>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f040 8091 	bne.w	8001fd6 <USER_SPI_ioctl+0x2b6>
 8001eb4:	f107 030c 	add.w	r3, r7, #12
 8001eb8:	2110      	movs	r1, #16
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff fc84 	bl	80017c8 <rcvr_datablock>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f000 8087 	beq.w	8001fd6 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8001ec8:	4b4c      	ldr	r3, [pc, #304]	@ (8001ffc <USER_SPI_ioctl+0x2dc>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d012      	beq.n	8001efa <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8001ed4:	7dbb      	ldrb	r3, [r7, #22]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001edc:	7dfa      	ldrb	r2, [r7, #23]
 8001ede:	09d2      	lsrs	r2, r2, #7
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	7e7b      	ldrb	r3, [r7, #25]
 8001ee8:	099b      	lsrs	r3, r3, #6
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	3b01      	subs	r3, #1
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	e013      	b.n	8001f22 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8001efa:	7dbb      	ldrb	r3, [r7, #22]
 8001efc:	109b      	asrs	r3, r3, #2
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	f003 031f 	and.w	r3, r3, #31
 8001f04:	3301      	adds	r3, #1
 8001f06:	7dfa      	ldrb	r2, [r7, #23]
 8001f08:	00d2      	lsls	r2, r2, #3
 8001f0a:	f002 0218 	and.w	r2, r2, #24
 8001f0e:	7df9      	ldrb	r1, [r7, #23]
 8001f10:	0949      	lsrs	r1, r1, #5
 8001f12:	b2c9      	uxtb	r1, r1
 8001f14:	440a      	add	r2, r1
 8001f16:	3201      	adds	r2, #1
 8001f18:	fb02 f303 	mul.w	r3, r2, r3
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8001f22:	2300      	movs	r3, #0
 8001f24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8001f28:	e055      	b.n	8001fd6 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001f2a:	4b34      	ldr	r3, [pc, #208]	@ (8001ffc <USER_SPI_ioctl+0x2dc>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	f003 0306 	and.w	r3, r3, #6
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d051      	beq.n	8001fda <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8001f36:	f107 020c 	add.w	r2, r7, #12
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	210b      	movs	r1, #11
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff feee 	bl	8001d20 <USER_SPI_ioctl>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d149      	bne.n	8001fde <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8001f4a:	7b3b      	ldrb	r3, [r7, #12]
 8001f4c:	099b      	lsrs	r3, r3, #6
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d104      	bne.n	8001f5e <USER_SPI_ioctl+0x23e>
 8001f54:	7dbb      	ldrb	r3, [r7, #22]
 8001f56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d041      	beq.n	8001fe2 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	623b      	str	r3, [r7, #32]
 8001f62:	6a3b      	ldr	r3, [r7, #32]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8001f6e:	4b23      	ldr	r3, [pc, #140]	@ (8001ffc <USER_SPI_ioctl+0x2dc>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d105      	bne.n	8001f86 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8001f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f7c:	025b      	lsls	r3, r3, #9
 8001f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f82:	025b      	lsls	r3, r3, #9
 8001f84:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8001f86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f88:	2020      	movs	r0, #32
 8001f8a:	f7ff fc78 	bl	800187e <send_cmd>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d128      	bne.n	8001fe6 <USER_SPI_ioctl+0x2c6>
 8001f94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f96:	2021      	movs	r0, #33	@ 0x21
 8001f98:	f7ff fc71 	bl	800187e <send_cmd>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d121      	bne.n	8001fe6 <USER_SPI_ioctl+0x2c6>
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	2026      	movs	r0, #38	@ 0x26
 8001fa6:	f7ff fc6a 	bl	800187e <send_cmd>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d11a      	bne.n	8001fe6 <USER_SPI_ioctl+0x2c6>
 8001fb0:	f247 5030 	movw	r0, #30000	@ 0x7530
 8001fb4:	f7ff fbbc 	bl	8001730 <wait_ready>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d013      	beq.n	8001fe6 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8001fc4:	e00f      	b.n	8001fe6 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001fcc:	e00c      	b.n	8001fe8 <USER_SPI_ioctl+0x2c8>
		break;
 8001fce:	bf00      	nop
 8001fd0:	e00a      	b.n	8001fe8 <USER_SPI_ioctl+0x2c8>
		break;
 8001fd2:	bf00      	nop
 8001fd4:	e008      	b.n	8001fe8 <USER_SPI_ioctl+0x2c8>
		break;
 8001fd6:	bf00      	nop
 8001fd8:	e006      	b.n	8001fe8 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001fda:	bf00      	nop
 8001fdc:	e004      	b.n	8001fe8 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8001fde:	bf00      	nop
 8001fe0:	e002      	b.n	8001fe8 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8001fe2:	bf00      	nop
 8001fe4:	e000      	b.n	8001fe8 <USER_SPI_ioctl+0x2c8>
		break;
 8001fe6:	bf00      	nop
	}

	despiselect();
 8001fe8:	f7ff fbc6 	bl	8001778 <despiselect>

	return res;
 8001fec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3730      	adds	r7, #48	@ 0x30
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	20000004 	.word	0x20000004
 8001ffc:	20000793 	.word	0x20000793

08002000 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002000:	480d      	ldr	r0, [pc, #52]	@ (8002038 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002002:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002004:	f7fe feee 	bl	8000de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002008:	480c      	ldr	r0, [pc, #48]	@ (800203c <LoopForever+0x6>)
  ldr r1, =_edata
 800200a:	490d      	ldr	r1, [pc, #52]	@ (8002040 <LoopForever+0xa>)
  ldr r2, =_sidata
 800200c:	4a0d      	ldr	r2, [pc, #52]	@ (8002044 <LoopForever+0xe>)
  movs r3, #0
 800200e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002010:	e002      	b.n	8002018 <LoopCopyDataInit>

08002012 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002012:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002014:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002016:	3304      	adds	r3, #4

08002018 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002018:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800201a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800201c:	d3f9      	bcc.n	8002012 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800201e:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002020:	4c0a      	ldr	r4, [pc, #40]	@ (800204c <LoopForever+0x16>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002024:	e001      	b.n	800202a <LoopFillZerobss>

08002026 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002026:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002028:	3204      	adds	r2, #4

0800202a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800202a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800202c:	d3fb      	bcc.n	8002026 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800202e:	f00a f8a3 	bl	800c178 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002032:	f7fe fb3d 	bl	80006b0 <main>

08002036 <LoopForever>:

LoopForever:
    b LoopForever
 8002036:	e7fe      	b.n	8002036 <LoopForever>
  ldr   r0, =_estack
 8002038:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800203c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002040:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002044:	0800cbd0 	.word	0x0800cbd0
  ldr r2, =_sbss
 8002048:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 800204c:	200022c8 	.word	0x200022c8

08002050 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002050:	e7fe      	b.n	8002050 <ADC1_2_IRQHandler>

08002052 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002052:	b580      	push	{r7, lr}
 8002054:	b082      	sub	sp, #8
 8002056:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800205c:	2003      	movs	r0, #3
 800205e:	f000 f95b 	bl	8002318 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002062:	200f      	movs	r0, #15
 8002064:	f000 f80e 	bl	8002084 <HAL_InitTick>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	71fb      	strb	r3, [r7, #7]
 8002072:	e001      	b.n	8002078 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002074:	f7fe fcd2 	bl	8000a1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002078:	79fb      	ldrb	r3, [r7, #7]

}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002090:	4b16      	ldr	r3, [pc, #88]	@ (80020ec <HAL_InitTick+0x68>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d022      	beq.n	80020de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002098:	4b15      	ldr	r3, [pc, #84]	@ (80020f0 <HAL_InitTick+0x6c>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <HAL_InitTick+0x68>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80020a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 f966 	bl	800237e <HAL_SYSTICK_Config>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d10f      	bne.n	80020d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2b0f      	cmp	r3, #15
 80020bc:	d809      	bhi.n	80020d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020be:	2200      	movs	r2, #0
 80020c0:	6879      	ldr	r1, [r7, #4]
 80020c2:	f04f 30ff 	mov.w	r0, #4294967295
 80020c6:	f000 f932 	bl	800232e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020ca:	4a0a      	ldr	r2, [pc, #40]	@ (80020f4 <HAL_InitTick+0x70>)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6013      	str	r3, [r2, #0]
 80020d0:	e007      	b.n	80020e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	73fb      	strb	r3, [r7, #15]
 80020d6:	e004      	b.n	80020e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	73fb      	strb	r3, [r7, #15]
 80020dc:	e001      	b.n	80020e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	2000000c 	.word	0x2000000c
 80020f0:	20000000 	.word	0x20000000
 80020f4:	20000008 	.word	0x20000008

080020f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <HAL_IncTick+0x1c>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4b05      	ldr	r3, [pc, #20]	@ (8002118 <HAL_IncTick+0x20>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4413      	add	r3, r2
 8002106:	4a03      	ldr	r2, [pc, #12]	@ (8002114 <HAL_IncTick+0x1c>)
 8002108:	6013      	str	r3, [r2, #0]
}
 800210a:	bf00      	nop
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	2000079c 	.word	0x2000079c
 8002118:	2000000c 	.word	0x2000000c

0800211c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  return uwTick;
 8002120:	4b03      	ldr	r3, [pc, #12]	@ (8002130 <HAL_GetTick+0x14>)
 8002122:	681b      	ldr	r3, [r3, #0]
}
 8002124:	4618      	mov	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	2000079c 	.word	0x2000079c

08002134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800213c:	f7ff ffee 	bl	800211c <HAL_GetTick>
 8002140:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800214c:	d004      	beq.n	8002158 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800214e:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <HAL_Delay+0x40>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	4413      	add	r3, r2
 8002156:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002158:	bf00      	nop
 800215a:	f7ff ffdf 	bl	800211c <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	429a      	cmp	r2, r3
 8002168:	d8f7      	bhi.n	800215a <HAL_Delay+0x26>
  {
  }
}
 800216a:	bf00      	nop
 800216c:	bf00      	nop
 800216e:	3710      	adds	r7, #16
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	2000000c 	.word	0x2000000c

08002178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002188:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <__NVIC_SetPriorityGrouping+0x44>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800218e:	68ba      	ldr	r2, [r7, #8]
 8002190:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002194:	4013      	ands	r3, r2
 8002196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021aa:	4a04      	ldr	r2, [pc, #16]	@ (80021bc <__NVIC_SetPriorityGrouping+0x44>)
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	60d3      	str	r3, [r2, #12]
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021c4:	4b04      	ldr	r3, [pc, #16]	@ (80021d8 <__NVIC_GetPriorityGrouping+0x18>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	0a1b      	lsrs	r3, r3, #8
 80021ca:	f003 0307 	and.w	r3, r3, #7
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	db0b      	blt.n	8002206 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	f003 021f 	and.w	r2, r3, #31
 80021f4:	4907      	ldr	r1, [pc, #28]	@ (8002214 <__NVIC_EnableIRQ+0x38>)
 80021f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fa:	095b      	lsrs	r3, r3, #5
 80021fc:	2001      	movs	r0, #1
 80021fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	e000e100 	.word	0xe000e100

08002218 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	6039      	str	r1, [r7, #0]
 8002222:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002228:	2b00      	cmp	r3, #0
 800222a:	db0a      	blt.n	8002242 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	b2da      	uxtb	r2, r3
 8002230:	490c      	ldr	r1, [pc, #48]	@ (8002264 <__NVIC_SetPriority+0x4c>)
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	0112      	lsls	r2, r2, #4
 8002238:	b2d2      	uxtb	r2, r2
 800223a:	440b      	add	r3, r1
 800223c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002240:	e00a      	b.n	8002258 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	b2da      	uxtb	r2, r3
 8002246:	4908      	ldr	r1, [pc, #32]	@ (8002268 <__NVIC_SetPriority+0x50>)
 8002248:	79fb      	ldrb	r3, [r7, #7]
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	3b04      	subs	r3, #4
 8002250:	0112      	lsls	r2, r2, #4
 8002252:	b2d2      	uxtb	r2, r2
 8002254:	440b      	add	r3, r1
 8002256:	761a      	strb	r2, [r3, #24]
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	e000e100 	.word	0xe000e100
 8002268:	e000ed00 	.word	0xe000ed00

0800226c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800226c:	b480      	push	{r7}
 800226e:	b089      	sub	sp, #36	@ 0x24
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f003 0307 	and.w	r3, r3, #7
 800227e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f1c3 0307 	rsb	r3, r3, #7
 8002286:	2b04      	cmp	r3, #4
 8002288:	bf28      	it	cs
 800228a:	2304      	movcs	r3, #4
 800228c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	3304      	adds	r3, #4
 8002292:	2b06      	cmp	r3, #6
 8002294:	d902      	bls.n	800229c <NVIC_EncodePriority+0x30>
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	3b03      	subs	r3, #3
 800229a:	e000      	b.n	800229e <NVIC_EncodePriority+0x32>
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a0:	f04f 32ff 	mov.w	r2, #4294967295
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43da      	mvns	r2, r3
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	401a      	ands	r2, r3
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022b4:	f04f 31ff 	mov.w	r1, #4294967295
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	fa01 f303 	lsl.w	r3, r1, r3
 80022be:	43d9      	mvns	r1, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022c4:	4313      	orrs	r3, r2
         );
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3724      	adds	r7, #36	@ 0x24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
	...

080022d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3b01      	subs	r3, #1
 80022e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022e4:	d301      	bcc.n	80022ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022e6:	2301      	movs	r3, #1
 80022e8:	e00f      	b.n	800230a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002314 <SysTick_Config+0x40>)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022f2:	210f      	movs	r1, #15
 80022f4:	f04f 30ff 	mov.w	r0, #4294967295
 80022f8:	f7ff ff8e 	bl	8002218 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022fc:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <SysTick_Config+0x40>)
 80022fe:	2200      	movs	r2, #0
 8002300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002302:	4b04      	ldr	r3, [pc, #16]	@ (8002314 <SysTick_Config+0x40>)
 8002304:	2207      	movs	r2, #7
 8002306:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	e000e010 	.word	0xe000e010

08002318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f7ff ff29 	bl	8002178 <__NVIC_SetPriorityGrouping>
}
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b086      	sub	sp, #24
 8002332:	af00      	add	r7, sp, #0
 8002334:	4603      	mov	r3, r0
 8002336:	60b9      	str	r1, [r7, #8]
 8002338:	607a      	str	r2, [r7, #4]
 800233a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800233c:	f7ff ff40 	bl	80021c0 <__NVIC_GetPriorityGrouping>
 8002340:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	68b9      	ldr	r1, [r7, #8]
 8002346:	6978      	ldr	r0, [r7, #20]
 8002348:	f7ff ff90 	bl	800226c <NVIC_EncodePriority>
 800234c:	4602      	mov	r2, r0
 800234e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff5f 	bl	8002218 <__NVIC_SetPriority>
}
 800235a:	bf00      	nop
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800236c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff ff33 	bl	80021dc <__NVIC_EnableIRQ>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f7ff ffa4 	bl	80022d4 <SysTick_Config>
 800238c:	4603      	mov	r3, r0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e08d      	b.n	80024c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	461a      	mov	r2, r3
 80023b0:	4b47      	ldr	r3, [pc, #284]	@ (80024d0 <HAL_DMA_Init+0x138>)
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d80f      	bhi.n	80023d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	461a      	mov	r2, r3
 80023bc:	4b45      	ldr	r3, [pc, #276]	@ (80024d4 <HAL_DMA_Init+0x13c>)
 80023be:	4413      	add	r3, r2
 80023c0:	4a45      	ldr	r2, [pc, #276]	@ (80024d8 <HAL_DMA_Init+0x140>)
 80023c2:	fba2 2303 	umull	r2, r3, r2, r3
 80023c6:	091b      	lsrs	r3, r3, #4
 80023c8:	009a      	lsls	r2, r3, #2
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a42      	ldr	r2, [pc, #264]	@ (80024dc <HAL_DMA_Init+0x144>)
 80023d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80023d4:	e00e      	b.n	80023f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	461a      	mov	r2, r3
 80023dc:	4b40      	ldr	r3, [pc, #256]	@ (80024e0 <HAL_DMA_Init+0x148>)
 80023de:	4413      	add	r3, r2
 80023e0:	4a3d      	ldr	r2, [pc, #244]	@ (80024d8 <HAL_DMA_Init+0x140>)
 80023e2:	fba2 2303 	umull	r2, r3, r2, r3
 80023e6:	091b      	lsrs	r3, r3, #4
 80023e8:	009a      	lsls	r2, r3, #2
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a3c      	ldr	r2, [pc, #240]	@ (80024e4 <HAL_DMA_Init+0x14c>)
 80023f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2202      	movs	r2, #2
 80023f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800240a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800240e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002418:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002424:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002430:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	4313      	orrs	r3, r2
 800243c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 fa82 	bl	8002950 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002454:	d102      	bne.n	800245c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002470:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d010      	beq.n	800249c <HAL_DMA_Init+0x104>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b04      	cmp	r3, #4
 8002480:	d80c      	bhi.n	800249c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 faa2 	bl	80029cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	e008      	b.n	80024ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40020407 	.word	0x40020407
 80024d4:	bffdfff8 	.word	0xbffdfff8
 80024d8:	cccccccd 	.word	0xcccccccd
 80024dc:	40020000 	.word	0x40020000
 80024e0:	bffdfbf8 	.word	0xbffdfbf8
 80024e4:	40020400 	.word	0x40020400

080024e8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024f6:	2300      	movs	r3, #0
 80024f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <HAL_DMA_Start_IT+0x20>
 8002504:	2302      	movs	r3, #2
 8002506:	e066      	b.n	80025d6 <HAL_DMA_Start_IT+0xee>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b01      	cmp	r3, #1
 800251a:	d155      	bne.n	80025c8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2200      	movs	r2, #0
 8002528:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0201 	bic.w	r2, r2, #1
 8002538:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	68b9      	ldr	r1, [r7, #8]
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f000 f9c7 	bl	80028d4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	2b00      	cmp	r3, #0
 800254c:	d008      	beq.n	8002560 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f042 020e 	orr.w	r2, r2, #14
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	e00f      	b.n	8002580 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f022 0204 	bic.w	r2, r2, #4
 800256e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 020a 	orr.w	r2, r2, #10
 800257e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d007      	beq.n	800259e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002598:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800259c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d007      	beq.n	80025b6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025b4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 0201 	orr.w	r2, r2, #1
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	e005      	b.n	80025d4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80025d0:	2302      	movs	r3, #2
 80025d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80025d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3718      	adds	r7, #24
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025de:	b480      	push	{r7}
 80025e0:	b085      	sub	sp, #20
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d005      	beq.n	8002602 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2204      	movs	r2, #4
 80025fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	e037      	b.n	8002672 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 020e 	bic.w	r2, r2, #14
 8002610:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800261c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002620:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 0201 	bic.w	r2, r2, #1
 8002630:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002636:	f003 021f 	and.w	r2, r3, #31
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	2101      	movs	r1, #1
 8002640:	fa01 f202 	lsl.w	r2, r1, r2
 8002644:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800264e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00c      	beq.n	8002672 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002662:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002666:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002670:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002682:	7bfb      	ldrb	r3, [r7, #15]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002698:	2300      	movs	r3, #0
 800269a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d00d      	beq.n	80026c4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2204      	movs	r2, #4
 80026ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e047      	b.n	8002754 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 020e 	bic.w	r2, r2, #14
 80026d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0201 	bic.w	r2, r2, #1
 80026e2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f8:	f003 021f 	and.w	r2, r3, #31
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002700:	2101      	movs	r1, #1
 8002702:	fa01 f202 	lsl.w	r2, r1, r2
 8002706:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002710:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00c      	beq.n	8002734 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002724:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002728:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002732:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002748:	2b00      	cmp	r3, #0
 800274a:	d003      	beq.n	8002754 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	4798      	blx	r3
    }
  }
  return status;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b084      	sub	sp, #16
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277a:	f003 031f 	and.w	r3, r3, #31
 800277e:	2204      	movs	r2, #4
 8002780:	409a      	lsls	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	4013      	ands	r3, r2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d026      	beq.n	80027d8 <HAL_DMA_IRQHandler+0x7a>
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b00      	cmp	r3, #0
 8002792:	d021      	beq.n	80027d8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0320 	and.w	r3, r3, #32
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d107      	bne.n	80027b2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 0204 	bic.w	r2, r2, #4
 80027b0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b6:	f003 021f 	and.w	r2, r3, #31
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	2104      	movs	r1, #4
 80027c0:	fa01 f202 	lsl.w	r2, r1, r2
 80027c4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d071      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80027d6:	e06c      	b.n	80028b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027dc:	f003 031f 	and.w	r3, r3, #31
 80027e0:	2202      	movs	r2, #2
 80027e2:	409a      	lsls	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4013      	ands	r3, r2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d02e      	beq.n	800284a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d029      	beq.n	800284a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0320 	and.w	r3, r3, #32
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10b      	bne.n	800281c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 020a 	bic.w	r2, r2, #10
 8002812:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002820:	f003 021f 	and.w	r2, r3, #31
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002828:	2102      	movs	r1, #2
 800282a:	fa01 f202 	lsl.w	r2, r1, r2
 800282e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283c:	2b00      	cmp	r3, #0
 800283e:	d038      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002848:	e033      	b.n	80028b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	f003 031f 	and.w	r3, r3, #31
 8002852:	2208      	movs	r2, #8
 8002854:	409a      	lsls	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	4013      	ands	r3, r2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d02a      	beq.n	80028b4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	f003 0308 	and.w	r3, r3, #8
 8002864:	2b00      	cmp	r3, #0
 8002866:	d025      	beq.n	80028b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 020e 	bic.w	r2, r2, #14
 8002876:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287c:	f003 021f 	and.w	r2, r3, #31
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002884:	2101      	movs	r1, #1
 8002886:	fa01 f202 	lsl.w	r2, r1, r2
 800288a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d004      	beq.n	80028b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80028b2:	bf00      	nop
 80028b4:	bf00      	nop
}
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
 80028e0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80028ea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d004      	beq.n	80028fe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80028fc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	f003 021f 	and.w	r2, r3, #31
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	2101      	movs	r1, #1
 800290c:	fa01 f202 	lsl.w	r2, r1, r2
 8002910:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	683a      	ldr	r2, [r7, #0]
 8002918:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	2b10      	cmp	r3, #16
 8002920:	d108      	bne.n	8002934 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002932:	e007      	b.n	8002944 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	60da      	str	r2, [r3, #12]
}
 8002944:	bf00      	nop
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002950:	b480      	push	{r7}
 8002952:	b087      	sub	sp, #28
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	461a      	mov	r2, r3
 800295e:	4b16      	ldr	r3, [pc, #88]	@ (80029b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002960:	429a      	cmp	r2, r3
 8002962:	d802      	bhi.n	800296a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002964:	4b15      	ldr	r3, [pc, #84]	@ (80029bc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	e001      	b.n	800296e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800296a:	4b15      	ldr	r3, [pc, #84]	@ (80029c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800296c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	b2db      	uxtb	r3, r3
 8002978:	3b08      	subs	r3, #8
 800297a:	4a12      	ldr	r2, [pc, #72]	@ (80029c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800297c:	fba2 2303 	umull	r2, r3, r2, r3
 8002980:	091b      	lsrs	r3, r3, #4
 8002982:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002988:	089b      	lsrs	r3, r3, #2
 800298a:	009a      	lsls	r2, r3, #2
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	4413      	add	r3, r2
 8002990:	461a      	mov	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a0b      	ldr	r2, [pc, #44]	@ (80029c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800299a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f003 031f 	and.w	r3, r3, #31
 80029a2:	2201      	movs	r2, #1
 80029a4:	409a      	lsls	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80029aa:	bf00      	nop
 80029ac:	371c      	adds	r7, #28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40020407 	.word	0x40020407
 80029bc:	40020800 	.word	0x40020800
 80029c0:	40020820 	.word	0x40020820
 80029c4:	cccccccd 	.word	0xcccccccd
 80029c8:	40020880 	.word	0x40020880

080029cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	4b0b      	ldr	r3, [pc, #44]	@ (8002a0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80029e0:	4413      	add	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	461a      	mov	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a08      	ldr	r2, [pc, #32]	@ (8002a10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80029ee:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	f003 031f 	and.w	r3, r3, #31
 80029f8:	2201      	movs	r2, #1
 80029fa:	409a      	lsls	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	1000823f 	.word	0x1000823f
 8002a10:	40020940 	.word	0x40020940

08002a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b087      	sub	sp, #28
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002a22:	e15a      	b.n	8002cda <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	2101      	movs	r1, #1
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a30:	4013      	ands	r3, r2
 8002a32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f000 814c 	beq.w	8002cd4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 0303 	and.w	r3, r3, #3
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d005      	beq.n	8002a54 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d130      	bne.n	8002ab6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	2203      	movs	r2, #3
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	68da      	ldr	r2, [r3, #12]
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43db      	mvns	r3, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4013      	ands	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	091b      	lsrs	r3, r3, #4
 8002aa0:	f003 0201 	and.w	r2, r3, #1
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d017      	beq.n	8002af2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	2203      	movs	r2, #3
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d123      	bne.n	8002b46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	08da      	lsrs	r2, r3, #3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	3208      	adds	r2, #8
 8002b06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	220f      	movs	r2, #15
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	691a      	ldr	r2, [r3, #16]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	08da      	lsrs	r2, r3, #3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3208      	adds	r2, #8
 8002b40:	6939      	ldr	r1, [r7, #16]
 8002b42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	2203      	movs	r2, #3
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f003 0203 	and.w	r2, r3, #3
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f000 80a6 	beq.w	8002cd4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b88:	4b5b      	ldr	r3, [pc, #364]	@ (8002cf8 <HAL_GPIO_Init+0x2e4>)
 8002b8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b8c:	4a5a      	ldr	r2, [pc, #360]	@ (8002cf8 <HAL_GPIO_Init+0x2e4>)
 8002b8e:	f043 0301 	orr.w	r3, r3, #1
 8002b92:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b94:	4b58      	ldr	r3, [pc, #352]	@ (8002cf8 <HAL_GPIO_Init+0x2e4>)
 8002b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ba0:	4a56      	ldr	r2, [pc, #344]	@ (8002cfc <HAL_GPIO_Init+0x2e8>)
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	089b      	lsrs	r3, r3, #2
 8002ba6:	3302      	adds	r3, #2
 8002ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	f003 0303 	and.w	r3, r3, #3
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	220f      	movs	r2, #15
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002bca:	d01f      	beq.n	8002c0c <HAL_GPIO_Init+0x1f8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a4c      	ldr	r2, [pc, #304]	@ (8002d00 <HAL_GPIO_Init+0x2ec>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d019      	beq.n	8002c08 <HAL_GPIO_Init+0x1f4>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a4b      	ldr	r2, [pc, #300]	@ (8002d04 <HAL_GPIO_Init+0x2f0>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d013      	beq.n	8002c04 <HAL_GPIO_Init+0x1f0>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a4a      	ldr	r2, [pc, #296]	@ (8002d08 <HAL_GPIO_Init+0x2f4>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d00d      	beq.n	8002c00 <HAL_GPIO_Init+0x1ec>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a49      	ldr	r2, [pc, #292]	@ (8002d0c <HAL_GPIO_Init+0x2f8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d007      	beq.n	8002bfc <HAL_GPIO_Init+0x1e8>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a48      	ldr	r2, [pc, #288]	@ (8002d10 <HAL_GPIO_Init+0x2fc>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d101      	bne.n	8002bf8 <HAL_GPIO_Init+0x1e4>
 8002bf4:	2305      	movs	r3, #5
 8002bf6:	e00a      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002bf8:	2306      	movs	r3, #6
 8002bfa:	e008      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	e006      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002c00:	2303      	movs	r3, #3
 8002c02:	e004      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002c04:	2302      	movs	r3, #2
 8002c06:	e002      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e000      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	f002 0203 	and.w	r2, r2, #3
 8002c14:	0092      	lsls	r2, r2, #2
 8002c16:	4093      	lsls	r3, r2
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c1e:	4937      	ldr	r1, [pc, #220]	@ (8002cfc <HAL_GPIO_Init+0x2e8>)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	089b      	lsrs	r3, r3, #2
 8002c24:	3302      	adds	r3, #2
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c2c:	4b39      	ldr	r3, [pc, #228]	@ (8002d14 <HAL_GPIO_Init+0x300>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	43db      	mvns	r3, r3
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d003      	beq.n	8002c50 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c50:	4a30      	ldr	r2, [pc, #192]	@ (8002d14 <HAL_GPIO_Init+0x300>)
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c56:	4b2f      	ldr	r3, [pc, #188]	@ (8002d14 <HAL_GPIO_Init+0x300>)
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	693a      	ldr	r2, [r7, #16]
 8002c62:	4013      	ands	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c7a:	4a26      	ldr	r2, [pc, #152]	@ (8002d14 <HAL_GPIO_Init+0x300>)
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002c80:	4b24      	ldr	r3, [pc, #144]	@ (8002d14 <HAL_GPIO_Init+0x300>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d003      	beq.n	8002ca4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8002d14 <HAL_GPIO_Init+0x300>)
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002caa:	4b1a      	ldr	r3, [pc, #104]	@ (8002d14 <HAL_GPIO_Init+0x300>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	43db      	mvns	r3, r3
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cce:	4a11      	ldr	r2, [pc, #68]	@ (8002d14 <HAL_GPIO_Init+0x300>)
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f47f ae9d 	bne.w	8002a24 <HAL_GPIO_Init+0x10>
  }
}
 8002cea:	bf00      	nop
 8002cec:	bf00      	nop
 8002cee:	371c      	adds	r7, #28
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	40010000 	.word	0x40010000
 8002d00:	48000400 	.word	0x48000400
 8002d04:	48000800 	.word	0x48000800
 8002d08:	48000c00 	.word	0x48000c00
 8002d0c:	48001000 	.word	0x48001000
 8002d10:	48001400 	.word	0x48001400
 8002d14:	40010400 	.word	0x40010400

08002d18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	460b      	mov	r3, r1
 8002d22:	807b      	strh	r3, [r7, #2]
 8002d24:	4613      	mov	r3, r2
 8002d26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d28:	787b      	ldrb	r3, [r7, #1]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d2e:	887a      	ldrh	r2, [r7, #2]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d34:	e002      	b.n	8002d3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d36:	887a      	ldrh	r2, [r7, #2]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e0c0      	b.n	8002edc <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d106      	bne.n	8002d74 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f008 feba 	bl	800bae8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2203      	movs	r2, #3
 8002d78:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f005 f91c 	bl	8007fbe <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d86:	2300      	movs	r3, #0
 8002d88:	73fb      	strb	r3, [r7, #15]
 8002d8a:	e03e      	b.n	8002e0a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d8c:	7bfa      	ldrb	r2, [r7, #15]
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	4613      	mov	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	440b      	add	r3, r1
 8002d9a:	3311      	adds	r3, #17
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002da0:	7bfa      	ldrb	r2, [r7, #15]
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	4613      	mov	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	440b      	add	r3, r1
 8002dae:	3310      	adds	r3, #16
 8002db0:	7bfa      	ldrb	r2, [r7, #15]
 8002db2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002db4:	7bfa      	ldrb	r2, [r7, #15]
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	440b      	add	r3, r1
 8002dc2:	3313      	adds	r3, #19
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002dc8:	7bfa      	ldrb	r2, [r7, #15]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	440b      	add	r3, r1
 8002dd6:	3320      	adds	r3, #32
 8002dd8:	2200      	movs	r2, #0
 8002dda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002ddc:	7bfa      	ldrb	r2, [r7, #15]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	440b      	add	r3, r1
 8002dea:	3324      	adds	r3, #36	@ 0x24
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
 8002df2:	6879      	ldr	r1, [r7, #4]
 8002df4:	1c5a      	adds	r2, r3, #1
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	00db      	lsls	r3, r3, #3
 8002dfe:	440b      	add	r3, r1
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e04:	7bfb      	ldrb	r3, [r7, #15]
 8002e06:	3301      	adds	r3, #1
 8002e08:	73fb      	strb	r3, [r7, #15]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	791b      	ldrb	r3, [r3, #4]
 8002e0e:	7bfa      	ldrb	r2, [r7, #15]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d3bb      	bcc.n	8002d8c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e14:	2300      	movs	r3, #0
 8002e16:	73fb      	strb	r3, [r7, #15]
 8002e18:	e044      	b.n	8002ea4 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002e1a:	7bfa      	ldrb	r2, [r7, #15]
 8002e1c:	6879      	ldr	r1, [r7, #4]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	4413      	add	r3, r2
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	440b      	add	r3, r1
 8002e28:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002e30:	7bfa      	ldrb	r2, [r7, #15]
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4413      	add	r3, r2
 8002e3a:	00db      	lsls	r3, r3, #3
 8002e3c:	440b      	add	r3, r1
 8002e3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002e42:	7bfa      	ldrb	r2, [r7, #15]
 8002e44:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002e46:	7bfa      	ldrb	r2, [r7, #15]
 8002e48:	6879      	ldr	r1, [r7, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4413      	add	r3, r2
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	440b      	add	r3, r1
 8002e54:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002e58:	2200      	movs	r2, #0
 8002e5a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002e5c:	7bfa      	ldrb	r2, [r7, #15]
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	440b      	add	r3, r1
 8002e6a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e72:	7bfa      	ldrb	r2, [r7, #15]
 8002e74:	6879      	ldr	r1, [r7, #4]
 8002e76:	4613      	mov	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	4413      	add	r3, r2
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	440b      	add	r3, r1
 8002e80:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e88:	7bfa      	ldrb	r2, [r7, #15]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	440b      	add	r3, r1
 8002e96:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	73fb      	strb	r3, [r7, #15]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	791b      	ldrb	r3, [r3, #4]
 8002ea8:	7bfa      	ldrb	r2, [r7, #15]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d3b5      	bcc.n	8002e1a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002eba:	f005 f89b 	bl	8007ff4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	7a9b      	ldrb	r3, [r3, #10]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d102      	bne.n	8002eda <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f001 fc0e 	bl	80046f6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3710      	adds	r7, #16
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_PCD_Start+0x16>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e012      	b.n	8002f20 <HAL_PCD_Start+0x3c>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f005 f842 	bl	8007f90 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f006 fe1f 	bl	8009b54 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f006 fe24 	bl	8009b82 <USB_ReadInterrupts>
 8002f3a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 fb06 	bl	8003558 <PCD_EP_ISR_Handler>

    return;
 8002f4c:	e110      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d013      	beq.n	8002f80 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f6a:	b292      	uxth	r2, r2
 8002f6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f008 fe4a 	bl	800bc0a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002f76:	2100      	movs	r1, #0
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 f8fc 	bl	8003176 <HAL_PCD_SetAddress>

    return;
 8002f7e:	e0f7      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00c      	beq.n	8002fa4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f9c:	b292      	uxth	r2, r2
 8002f9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002fa2:	e0e5      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00c      	beq.n	8002fc8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fc0:	b292      	uxth	r2, r2
 8002fc2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002fc6:	e0d3      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d034      	beq.n	800303c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 0204 	bic.w	r2, r2, #4
 8002fe4:	b292      	uxth	r2, r2
 8002fe6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 0208 	bic.w	r2, r2, #8
 8002ffc:	b292      	uxth	r2, r2
 8002ffe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003008:	2b01      	cmp	r3, #1
 800300a:	d107      	bne.n	800301c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003014:	2100      	movs	r1, #0
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f008 ffea 	bl	800bff0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f008 fe2d 	bl	800bc7c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800302a:	b29a      	uxth	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003034:	b292      	uxth	r2, r2
 8003036:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800303a:	e099      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003042:	2b00      	cmp	r3, #0
 8003044:	d027      	beq.n	8003096 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800304e:	b29a      	uxth	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f042 0208 	orr.w	r2, r2, #8
 8003058:	b292      	uxth	r2, r2
 800305a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003066:	b29a      	uxth	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003070:	b292      	uxth	r2, r2
 8003072:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800307e:	b29a      	uxth	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f042 0204 	orr.w	r2, r2, #4
 8003088:	b292      	uxth	r2, r2
 800308a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f008 fdda 	bl	800bc48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003094:	e06c      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800309c:	2b00      	cmp	r3, #0
 800309e:	d040      	beq.n	8003122 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030b2:	b292      	uxth	r2, r2
 80030b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d12b      	bne.n	800311a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f042 0204 	orr.w	r2, r2, #4
 80030d4:	b292      	uxth	r2, r2
 80030d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f042 0208 	orr.w	r2, r2, #8
 80030ec:	b292      	uxth	r2, r2
 80030ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003102:	b29b      	uxth	r3, r3
 8003104:	089b      	lsrs	r3, r3, #2
 8003106:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003110:	2101      	movs	r1, #1
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f008 ff6c 	bl	800bff0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8003118:	e02a      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f008 fd94 	bl	800bc48 <HAL_PCD_SuspendCallback>
    return;
 8003120:	e026      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00f      	beq.n	800314c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003134:	b29a      	uxth	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800313e:	b292      	uxth	r2, r2
 8003140:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f008 fd52 	bl	800bbee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800314a:	e011      	b.n	8003170 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00c      	beq.n	8003170 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800315e:	b29a      	uxth	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003168:	b292      	uxth	r2, r2
 800316a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800316e:	bf00      	nop
  }
}
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b082      	sub	sp, #8
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	460b      	mov	r3, r1
 8003180:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003188:	2b01      	cmp	r3, #1
 800318a:	d101      	bne.n	8003190 <HAL_PCD_SetAddress+0x1a>
 800318c:	2302      	movs	r3, #2
 800318e:	e012      	b.n	80031b6 <HAL_PCD_SetAddress+0x40>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	78fa      	ldrb	r2, [r7, #3]
 800319c:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	78fa      	ldrb	r2, [r7, #3]
 80031a4:	4611      	mov	r1, r2
 80031a6:	4618      	mov	r0, r3
 80031a8:	f006 fcc0 	bl	8009b2c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b084      	sub	sp, #16
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
 80031c6:	4608      	mov	r0, r1
 80031c8:	4611      	mov	r1, r2
 80031ca:	461a      	mov	r2, r3
 80031cc:	4603      	mov	r3, r0
 80031ce:	70fb      	strb	r3, [r7, #3]
 80031d0:	460b      	mov	r3, r1
 80031d2:	803b      	strh	r3, [r7, #0]
 80031d4:	4613      	mov	r3, r2
 80031d6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80031d8:	2300      	movs	r3, #0
 80031da:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	da0e      	bge.n	8003202 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031e4:	78fb      	ldrb	r3, [r7, #3]
 80031e6:	f003 0207 	and.w	r2, r3, #7
 80031ea:	4613      	mov	r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	3310      	adds	r3, #16
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	4413      	add	r3, r2
 80031f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2201      	movs	r2, #1
 80031fe:	705a      	strb	r2, [r3, #1]
 8003200:	e00e      	b.n	8003220 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003202:	78fb      	ldrb	r3, [r7, #3]
 8003204:	f003 0207 	and.w	r2, r3, #7
 8003208:	4613      	mov	r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4413      	add	r3, r2
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	4413      	add	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003220:	78fb      	ldrb	r3, [r7, #3]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	b2da      	uxtb	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800322c:	883b      	ldrh	r3, [r7, #0]
 800322e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	78ba      	ldrb	r2, [r7, #2]
 800323a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800323c:	78bb      	ldrb	r3, [r7, #2]
 800323e:	2b02      	cmp	r3, #2
 8003240:	d102      	bne.n	8003248 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800324e:	2b01      	cmp	r3, #1
 8003250:	d101      	bne.n	8003256 <HAL_PCD_EP_Open+0x98>
 8003252:	2302      	movs	r3, #2
 8003254:	e00e      	b.n	8003274 <HAL_PCD_EP_Open+0xb6>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68f9      	ldr	r1, [r7, #12]
 8003264:	4618      	mov	r0, r3
 8003266:	f004 fee3 	bl	8008030 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003272:	7afb      	ldrb	r3, [r7, #11]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3710      	adds	r7, #16
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003288:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800328c:	2b00      	cmp	r3, #0
 800328e:	da0e      	bge.n	80032ae <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003290:	78fb      	ldrb	r3, [r7, #3]
 8003292:	f003 0207 	and.w	r2, r3, #7
 8003296:	4613      	mov	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4413      	add	r3, r2
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	3310      	adds	r3, #16
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	4413      	add	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2201      	movs	r2, #1
 80032aa:	705a      	strb	r2, [r3, #1]
 80032ac:	e00e      	b.n	80032cc <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032ae:	78fb      	ldrb	r3, [r7, #3]
 80032b0:	f003 0207 	and.w	r2, r3, #7
 80032b4:	4613      	mov	r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4413      	add	r3, r2
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	4413      	add	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80032cc:	78fb      	ldrb	r3, [r7, #3]
 80032ce:	f003 0307 	and.w	r3, r3, #7
 80032d2:	b2da      	uxtb	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d101      	bne.n	80032e6 <HAL_PCD_EP_Close+0x6a>
 80032e2:	2302      	movs	r3, #2
 80032e4:	e00e      	b.n	8003304 <HAL_PCD_EP_Close+0x88>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68f9      	ldr	r1, [r7, #12]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f005 fb83 	bl	8008a00 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	607a      	str	r2, [r7, #4]
 8003316:	603b      	str	r3, [r7, #0]
 8003318:	460b      	mov	r3, r1
 800331a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800331c:	7afb      	ldrb	r3, [r7, #11]
 800331e:	f003 0207 	and.w	r2, r3, #7
 8003322:	4613      	mov	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4413      	add	r3, r2
 8003328:	00db      	lsls	r3, r3, #3
 800332a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	4413      	add	r3, r2
 8003332:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	2200      	movs	r2, #0
 8003344:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2200      	movs	r2, #0
 800334a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800334c:	7afb      	ldrb	r3, [r7, #11]
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	b2da      	uxtb	r2, r3
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6979      	ldr	r1, [r7, #20]
 800335e:	4618      	mov	r0, r3
 8003360:	f005 fd3b 	bl	8008dda <USB_EPStartXfer>

  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800336e:	b480      	push	{r7}
 8003370:	b083      	sub	sp, #12
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
 8003376:	460b      	mov	r3, r1
 8003378:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800337a:	78fb      	ldrb	r3, [r7, #3]
 800337c:	f003 0207 	and.w	r2, r3, #7
 8003380:	6879      	ldr	r1, [r7, #4]
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	440b      	add	r3, r1
 800338c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003390:	681b      	ldr	r3, [r3, #0]
}
 8003392:	4618      	mov	r0, r3
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b086      	sub	sp, #24
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	60f8      	str	r0, [r7, #12]
 80033a6:	607a      	str	r2, [r7, #4]
 80033a8:	603b      	str	r3, [r7, #0]
 80033aa:	460b      	mov	r3, r1
 80033ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033ae:	7afb      	ldrb	r3, [r7, #11]
 80033b0:	f003 0207 	and.w	r2, r3, #7
 80033b4:	4613      	mov	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4413      	add	r3, r2
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	3310      	adds	r3, #16
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	4413      	add	r3, r2
 80033c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2200      	movs	r2, #0
 80033e2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	2201      	movs	r2, #1
 80033e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033ea:	7afb      	ldrb	r3, [r7, #11]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	6979      	ldr	r1, [r7, #20]
 80033fc:	4618      	mov	r0, r3
 80033fe:	f005 fcec 	bl	8008dda <USB_EPStartXfer>

  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003418:	78fb      	ldrb	r3, [r7, #3]
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	7912      	ldrb	r2, [r2, #4]
 8003422:	4293      	cmp	r3, r2
 8003424:	d901      	bls.n	800342a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e03e      	b.n	80034a8 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800342a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800342e:	2b00      	cmp	r3, #0
 8003430:	da0e      	bge.n	8003450 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003432:	78fb      	ldrb	r3, [r7, #3]
 8003434:	f003 0207 	and.w	r2, r3, #7
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	3310      	adds	r3, #16
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	4413      	add	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2201      	movs	r2, #1
 800344c:	705a      	strb	r2, [r3, #1]
 800344e:	e00c      	b.n	800346a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	4613      	mov	r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4413      	add	r3, r2
 8003458:	00db      	lsls	r3, r3, #3
 800345a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	4413      	add	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2201      	movs	r2, #1
 800346e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003470:	78fb      	ldrb	r3, [r7, #3]
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	b2da      	uxtb	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_PCD_EP_SetStall+0x7e>
 8003486:	2302      	movs	r3, #2
 8003488:	e00e      	b.n	80034a8 <HAL_PCD_EP_SetStall+0x9c>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68f9      	ldr	r1, [r7, #12]
 8003498:	4618      	mov	r0, r3
 800349a:	f006 fa4d 	bl	8009938 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	460b      	mov	r3, r1
 80034ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80034bc:	78fb      	ldrb	r3, [r7, #3]
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	7912      	ldrb	r2, [r2, #4]
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d901      	bls.n	80034ce <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e040      	b.n	8003550 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80034ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	da0e      	bge.n	80034f4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	f003 0207 	and.w	r2, r3, #7
 80034dc:	4613      	mov	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	4413      	add	r3, r2
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	3310      	adds	r3, #16
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	4413      	add	r3, r2
 80034ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2201      	movs	r2, #1
 80034f0:	705a      	strb	r2, [r3, #1]
 80034f2:	e00e      	b.n	8003512 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034f4:	78fb      	ldrb	r3, [r7, #3]
 80034f6:	f003 0207 	and.w	r2, r3, #7
 80034fa:	4613      	mov	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	4413      	add	r3, r2
 800350a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2200      	movs	r2, #0
 8003516:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003518:	78fb      	ldrb	r3, [r7, #3]
 800351a:	f003 0307 	and.w	r3, r3, #7
 800351e:	b2da      	uxtb	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800352a:	2b01      	cmp	r3, #1
 800352c:	d101      	bne.n	8003532 <HAL_PCD_EP_ClrStall+0x82>
 800352e:	2302      	movs	r3, #2
 8003530:	e00e      	b.n	8003550 <HAL_PCD_EP_ClrStall+0xa0>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68f9      	ldr	r1, [r7, #12]
 8003540:	4618      	mov	r0, r3
 8003542:	f006 fa4a 	bl	80099da <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b092      	sub	sp, #72	@ 0x48
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003560:	e333      	b.n	8003bca <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800356a:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800356c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800356e:	b2db      	uxtb	r3, r3
 8003570:	f003 030f 	and.w	r3, r3, #15
 8003574:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8003578:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800357c:	2b00      	cmp	r3, #0
 800357e:	f040 8108 	bne.w	8003792 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003582:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003584:	f003 0310 	and.w	r3, r3, #16
 8003588:	2b00      	cmp	r3, #0
 800358a:	d14c      	bne.n	8003626 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	b29b      	uxth	r3, r3
 8003594:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003598:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800359c:	813b      	strh	r3, [r7, #8]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	893b      	ldrh	r3, [r7, #8]
 80035a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3310      	adds	r3, #16
 80035b4:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035be:	b29b      	uxth	r3, r3
 80035c0:	461a      	mov	r2, r3
 80035c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	4413      	add	r3, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6812      	ldr	r2, [r2, #0]
 80035ce:	4413      	add	r3, r2
 80035d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80035d4:	881b      	ldrh	r3, [r3, #0]
 80035d6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035dc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80035de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e0:	695a      	ldr	r2, [r3, #20]
 80035e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	441a      	add	r2, r3
 80035e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ea:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80035ec:	2100      	movs	r1, #0
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f008 fae3 	bl	800bbba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	7b1b      	ldrb	r3, [r3, #12]
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 82e5 	beq.w	8003bca <PCD_EP_ISR_Handler+0x672>
 8003600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	2b00      	cmp	r3, #0
 8003606:	f040 82e0 	bne.w	8003bca <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	7b1b      	ldrb	r3, [r3, #12]
 800360e:	b2db      	uxtb	r3, r3
 8003610:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003614:	b2da      	uxtb	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	731a      	strb	r2, [r3, #12]
 8003624:	e2d1      	b.n	8003bca <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800362c:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003636:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003638:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800363c:	2b00      	cmp	r3, #0
 800363e:	d032      	beq.n	80036a6 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003648:	b29b      	uxth	r3, r3
 800364a:	461a      	mov	r2, r3
 800364c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	00db      	lsls	r3, r3, #3
 8003652:	4413      	add	r3, r2
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	4413      	add	r3, r2
 800365a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800365e:	881b      	ldrh	r3, [r3, #0]
 8003660:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003666:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6818      	ldr	r0, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003674:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003678:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800367a:	b29b      	uxth	r3, r3
 800367c:	f006 fad4 	bl	8009c28 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	b29a      	uxth	r2, r3
 8003688:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800368c:	4013      	ands	r3, r2
 800368e:	817b      	strh	r3, [r7, #10]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	897a      	ldrh	r2, [r7, #10]
 8003696:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800369a:	b292      	uxth	r2, r2
 800369c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f008 fa5e 	bl	800bb60 <HAL_PCD_SetupStageCallback>
 80036a4:	e291      	b.n	8003bca <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80036a6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f280 828d 	bge.w	8003bca <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	881b      	ldrh	r3, [r3, #0]
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80036bc:	4013      	ands	r3, r2
 80036be:	81fb      	strh	r3, [r7, #14]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	89fa      	ldrh	r2, [r7, #14]
 80036c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80036ca:	b292      	uxth	r2, r2
 80036cc:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	461a      	mov	r2, r3
 80036da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	4413      	add	r3, r2
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	6812      	ldr	r2, [r2, #0]
 80036e6:	4413      	add	r3, r2
 80036e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80036ec:	881b      	ldrh	r3, [r3, #0]
 80036ee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80036f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036f4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80036f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036f8:	69db      	ldr	r3, [r3, #28]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d019      	beq.n	8003732 <PCD_EP_ISR_Handler+0x1da>
 80036fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d015      	beq.n	8003732 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6818      	ldr	r0, [r3, #0]
 800370a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800370c:	6959      	ldr	r1, [r3, #20]
 800370e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003710:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003714:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003716:	b29b      	uxth	r3, r3
 8003718:	f006 fa86 	bl	8009c28 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800371c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800371e:	695a      	ldr	r2, [r3, #20]
 8003720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	441a      	add	r2, r3
 8003726:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003728:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800372a:	2100      	movs	r1, #0
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f008 fa29 	bl	800bb84 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	881b      	ldrh	r3, [r3, #0]
 8003738:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800373a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800373c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003740:	2b00      	cmp	r3, #0
 8003742:	f040 8242 	bne.w	8003bca <PCD_EP_ISR_Handler+0x672>
 8003746:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003748:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800374c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003750:	f000 823b 	beq.w	8003bca <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	b29b      	uxth	r3, r3
 800375c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003760:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003764:	81bb      	strh	r3, [r7, #12]
 8003766:	89bb      	ldrh	r3, [r7, #12]
 8003768:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800376c:	81bb      	strh	r3, [r7, #12]
 800376e:	89bb      	ldrh	r3, [r7, #12]
 8003770:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003774:	81bb      	strh	r3, [r7, #12]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	89bb      	ldrh	r3, [r7, #12]
 800377c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003780:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003784:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800378c:	b29b      	uxth	r3, r3
 800378e:	8013      	strh	r3, [r2, #0]
 8003790:	e21b      	b.n	8003bca <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	461a      	mov	r2, r3
 8003798:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	4413      	add	r3, r2
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80037a4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f280 80f1 	bge.w	8003990 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	4413      	add	r3, r2
 80037bc:	881b      	ldrh	r3, [r3, #0]
 80037be:	b29a      	uxth	r2, r3
 80037c0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80037c4:	4013      	ands	r3, r2
 80037c6:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	461a      	mov	r2, r3
 80037ce:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80037d8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80037dc:	b292      	uxth	r2, r2
 80037de:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80037e0:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80037e4:	4613      	mov	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	4413      	add	r3, r2
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	4413      	add	r3, r2
 80037f4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80037f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f8:	7b1b      	ldrb	r3, [r3, #12]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d123      	bne.n	8003846 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003806:	b29b      	uxth	r3, r3
 8003808:	461a      	mov	r2, r3
 800380a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	4413      	add	r3, r2
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6812      	ldr	r2, [r2, #0]
 8003816:	4413      	add	r3, r2
 8003818:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003822:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8003826:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 808b 	beq.w	8003946 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6818      	ldr	r0, [r3, #0]
 8003834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003836:	6959      	ldr	r1, [r3, #20]
 8003838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800383a:	88da      	ldrh	r2, [r3, #6]
 800383c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003840:	f006 f9f2 	bl	8009c28 <USB_ReadPMA>
 8003844:	e07f      	b.n	8003946 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003848:	78db      	ldrb	r3, [r3, #3]
 800384a:	2b02      	cmp	r3, #2
 800384c:	d109      	bne.n	8003862 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800384e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003850:	461a      	mov	r2, r3
 8003852:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f9c6 	bl	8003be6 <HAL_PCD_EP_DB_Receive>
 800385a:	4603      	mov	r3, r0
 800385c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003860:	e071      	b.n	8003946 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	881b      	ldrh	r3, [r3, #0]
 8003872:	b29b      	uxth	r3, r3
 8003874:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800387c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	461a      	mov	r2, r3
 8003884:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	441a      	add	r2, r3
 800388c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800388e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003892:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003896:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800389a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800389e:	b29b      	uxth	r3, r3
 80038a0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	461a      	mov	r2, r3
 80038a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	881b      	ldrh	r3, [r3, #0]
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d022      	beq.n	8003902 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	461a      	mov	r2, r3
 80038c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	4413      	add	r3, r2
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6812      	ldr	r2, [r2, #0]
 80038d4:	4413      	add	r3, r2
 80038d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80038da:	881b      	ldrh	r3, [r3, #0]
 80038dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038e0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80038e4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d02c      	beq.n	8003946 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6818      	ldr	r0, [r3, #0]
 80038f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f2:	6959      	ldr	r1, [r3, #20]
 80038f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f6:	891a      	ldrh	r2, [r3, #8]
 80038f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038fc:	f006 f994 	bl	8009c28 <USB_ReadPMA>
 8003900:	e021      	b.n	8003946 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800390a:	b29b      	uxth	r3, r3
 800390c:	461a      	mov	r2, r3
 800390e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	4413      	add	r3, r2
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6812      	ldr	r2, [r2, #0]
 800391a:	4413      	add	r3, r2
 800391c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003920:	881b      	ldrh	r3, [r3, #0]
 8003922:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003926:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800392a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800392e:	2b00      	cmp	r3, #0
 8003930:	d009      	beq.n	8003946 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6818      	ldr	r0, [r3, #0]
 8003936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003938:	6959      	ldr	r1, [r3, #20]
 800393a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800393c:	895a      	ldrh	r2, [r3, #10]
 800393e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003942:	f006 f971 	bl	8009c28 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003948:	69da      	ldr	r2, [r3, #28]
 800394a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800394e:	441a      	add	r2, r3
 8003950:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003952:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003956:	695a      	ldr	r2, [r3, #20]
 8003958:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800395c:	441a      	add	r2, r3
 800395e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003960:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d005      	beq.n	8003976 <PCD_EP_ISR_Handler+0x41e>
 800396a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800396e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	429a      	cmp	r2, r3
 8003974:	d206      	bcs.n	8003984 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	4619      	mov	r1, r3
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f008 f901 	bl	800bb84 <HAL_PCD_DataOutStageCallback>
 8003982:	e005      	b.n	8003990 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800398a:	4618      	mov	r0, r3
 800398c:	f005 fa25 	bl	8008dda <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003990:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 8117 	beq.w	8003bca <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800399c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	3310      	adds	r3, #16
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	4413      	add	r3, r2
 80039ae:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	461a      	mov	r2, r3
 80039b6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	881b      	ldrh	r3, [r3, #0]
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80039c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039ca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	461a      	mov	r2, r3
 80039d2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	441a      	add	r2, r3
 80039da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80039dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80039e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039ea:	78db      	ldrb	r3, [r3, #3]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	f040 80a1 	bne.w	8003b34 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80039f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f4:	2200      	movs	r2, #0
 80039f6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80039f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039fa:	7b1b      	ldrb	r3, [r3, #12]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f000 8092 	beq.w	8003b26 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a02:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d046      	beq.n	8003a9a <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a0e:	785b      	ldrb	r3, [r3, #1]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d126      	bne.n	8003a62 <PCD_EP_ISR_Handler+0x50a>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	617b      	str	r3, [r7, #20]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	461a      	mov	r2, r3
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	4413      	add	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	00da      	lsls	r2, r3, #3
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	4413      	add	r3, r2
 8003a36:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003a3a:	613b      	str	r3, [r7, #16]
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	881b      	ldrh	r3, [r3, #0]
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	801a      	strh	r2, [r3, #0]
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	881b      	ldrh	r3, [r3, #0]
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	801a      	strh	r2, [r3, #0]
 8003a60:	e061      	b.n	8003b26 <PCD_EP_ISR_Handler+0x5ce>
 8003a62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a64:	785b      	ldrb	r3, [r3, #1]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d15d      	bne.n	8003b26 <PCD_EP_ISR_Handler+0x5ce>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	61fb      	str	r3, [r7, #28]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	4413      	add	r3, r2
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	00da      	lsls	r2, r3, #3
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003a90:	61bb      	str	r3, [r7, #24]
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	2200      	movs	r2, #0
 8003a96:	801a      	strh	r2, [r3, #0]
 8003a98:	e045      	b.n	8003b26 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003aa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aa2:	785b      	ldrb	r3, [r3, #1]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d126      	bne.n	8003af6 <PCD_EP_ISR_Handler+0x59e>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	461a      	mov	r2, r3
 8003aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abc:	4413      	add	r3, r2
 8003abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	00da      	lsls	r2, r3, #3
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac8:	4413      	add	r3, r2
 8003aca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003ace:	623b      	str	r3, [r7, #32]
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	881b      	ldrh	r3, [r3, #0]
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	6a3b      	ldr	r3, [r7, #32]
 8003ade:	801a      	strh	r2, [r3, #0]
 8003ae0:	6a3b      	ldr	r3, [r7, #32]
 8003ae2:	881b      	ldrh	r3, [r3, #0]
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003aea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	6a3b      	ldr	r3, [r7, #32]
 8003af2:	801a      	strh	r2, [r3, #0]
 8003af4:	e017      	b.n	8003b26 <PCD_EP_ISR_Handler+0x5ce>
 8003af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003af8:	785b      	ldrb	r3, [r3, #1]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d113      	bne.n	8003b26 <PCD_EP_ISR_Handler+0x5ce>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	461a      	mov	r2, r3
 8003b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b0c:	4413      	add	r3, r2
 8003b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	00da      	lsls	r2, r3, #3
 8003b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b18:	4413      	add	r3, r2
 8003b1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b22:	2200      	movs	r2, #0
 8003b24:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f008 f844 	bl	800bbba <HAL_PCD_DataInStageCallback>
 8003b32:	e04a      	b.n	8003bca <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003b34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d13f      	bne.n	8003bbe <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	461a      	mov	r2, r3
 8003b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	4413      	add	r3, r2
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6812      	ldr	r2, [r2, #0]
 8003b56:	4413      	add	r3, r2
 8003b58:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b5c:	881b      	ldrh	r3, [r3, #0]
 8003b5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b62:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8003b64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b66:	699a      	ldr	r2, [r3, #24]
 8003b68:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d906      	bls.n	8003b7c <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8003b6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b70:	699a      	ldr	r2, [r3, #24]
 8003b72:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b74:	1ad2      	subs	r2, r2, r3
 8003b76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b78:	619a      	str	r2, [r3, #24]
 8003b7a:	e002      	b.n	8003b82 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8003b7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b7e:	2200      	movs	r2, #0
 8003b80:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d106      	bne.n	8003b98 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	4619      	mov	r1, r3
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f008 f812 	bl	800bbba <HAL_PCD_DataInStageCallback>
 8003b96:	e018      	b.n	8003bca <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003b98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b9a:	695a      	ldr	r2, [r3, #20]
 8003b9c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b9e:	441a      	add	r2, r3
 8003ba0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ba2:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ba6:	69da      	ldr	r2, [r3, #28]
 8003ba8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003baa:	441a      	add	r2, r3
 8003bac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bae:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f005 f90f 	bl	8008dda <USB_EPStartXfer>
 8003bbc:	e005      	b.n	8003bca <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003bbe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f917 	bl	8003df8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	b21b      	sxth	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f6ff acc3 	blt.w	8003562 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3748      	adds	r7, #72	@ 0x48
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b088      	sub	sp, #32
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	60f8      	str	r0, [r7, #12]
 8003bee:	60b9      	str	r1, [r7, #8]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003bf4:	88fb      	ldrh	r3, [r7, #6]
 8003bf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d07c      	beq.n	8003cf8 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	461a      	mov	r2, r3
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	00db      	lsls	r3, r3, #3
 8003c10:	4413      	add	r3, r2
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	6812      	ldr	r2, [r2, #0]
 8003c16:	4413      	add	r3, r2
 8003c18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c22:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	699a      	ldr	r2, [r3, #24]
 8003c28:	8b7b      	ldrh	r3, [r7, #26]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d306      	bcc.n	8003c3c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	8b7b      	ldrh	r3, [r7, #26]
 8003c34:	1ad2      	subs	r2, r2, r3
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	619a      	str	r2, [r3, #24]
 8003c3a:	e002      	b.n	8003c42 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d123      	bne.n	8003c92 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	4413      	add	r3, r2
 8003c58:	881b      	ldrh	r3, [r3, #0]
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c64:	833b      	strh	r3, [r7, #24]
 8003c66:	8b3b      	ldrh	r3, [r7, #24]
 8003c68:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003c6c:	833b      	strh	r3, [r7, #24]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	441a      	add	r2, r3
 8003c7c:	8b3b      	ldrh	r3, [r7, #24]
 8003c7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003c92:	88fb      	ldrh	r3, [r7, #6]
 8003c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d01f      	beq.n	8003cdc <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	4413      	add	r3, r2
 8003caa:	881b      	ldrh	r3, [r3, #0]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cb6:	82fb      	strh	r3, [r7, #22]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	441a      	add	r2, r3
 8003cc6:	8afb      	ldrh	r3, [r7, #22]
 8003cc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ccc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003cd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cd4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003cdc:	8b7b      	ldrh	r3, [r7, #26]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 8085 	beq.w	8003dee <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6818      	ldr	r0, [r3, #0]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	6959      	ldr	r1, [r3, #20]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	891a      	ldrh	r2, [r3, #8]
 8003cf0:	8b7b      	ldrh	r3, [r7, #26]
 8003cf2:	f005 ff99 	bl	8009c28 <USB_ReadPMA>
 8003cf6:	e07a      	b.n	8003dee <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	461a      	mov	r2, r3
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	6812      	ldr	r2, [r2, #0]
 8003d10:	4413      	add	r3, r2
 8003d12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003d16:	881b      	ldrh	r3, [r3, #0]
 8003d18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d1c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	699a      	ldr	r2, [r3, #24]
 8003d22:	8b7b      	ldrh	r3, [r7, #26]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d306      	bcc.n	8003d36 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	699a      	ldr	r2, [r3, #24]
 8003d2c:	8b7b      	ldrh	r3, [r7, #26]
 8003d2e:	1ad2      	subs	r2, r2, r3
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	619a      	str	r2, [r3, #24]
 8003d34:	e002      	b.n	8003d3c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d123      	bne.n	8003d8c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	461a      	mov	r2, r3
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4413      	add	r3, r2
 8003d52:	881b      	ldrh	r3, [r3, #0]
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d5e:	83fb      	strh	r3, [r7, #30]
 8003d60:	8bfb      	ldrh	r3, [r7, #30]
 8003d62:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003d66:	83fb      	strh	r3, [r7, #30]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	441a      	add	r2, r3
 8003d76:	8bfb      	ldrh	r3, [r7, #30]
 8003d78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003d8c:	88fb      	ldrh	r3, [r7, #6]
 8003d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d11f      	bne.n	8003dd6 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	4413      	add	r3, r2
 8003da4:	881b      	ldrh	r3, [r3, #0]
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003dac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003db0:	83bb      	strh	r3, [r7, #28]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	461a      	mov	r2, r3
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	441a      	add	r2, r3
 8003dc0:	8bbb      	ldrh	r3, [r7, #28]
 8003dc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003dc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003dca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003dd6:	8b7b      	ldrh	r3, [r7, #26]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d008      	beq.n	8003dee <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6818      	ldr	r0, [r3, #0]
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	6959      	ldr	r1, [r3, #20]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	895a      	ldrh	r2, [r3, #10]
 8003de8:	8b7b      	ldrh	r3, [r7, #26]
 8003dea:	f005 ff1d 	bl	8009c28 <USB_ReadPMA>
    }
  }

  return count;
 8003dee:	8b7b      	ldrh	r3, [r7, #26]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3720      	adds	r7, #32
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b0a6      	sub	sp, #152	@ 0x98
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	4613      	mov	r3, r2
 8003e04:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 81f7 	beq.w	8004200 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	00db      	lsls	r3, r3, #3
 8003e24:	4413      	add	r3, r2
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	6812      	ldr	r2, [r2, #0]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e30:	881b      	ldrh	r3, [r3, #0]
 8003e32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e36:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	699a      	ldr	r2, [r3, #24]
 8003e3e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d907      	bls.n	8003e56 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	699a      	ldr	r2, [r3, #24]
 8003e4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e4e:	1ad2      	subs	r2, r2, r3
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	619a      	str	r2, [r3, #24]
 8003e54:	e002      	b.n	8003e5c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f040 80e1 	bne.w	8004028 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	785b      	ldrb	r3, [r3, #1]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d126      	bne.n	8003ebc <HAL_PCD_EP_DB_Transmit+0xc4>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	461a      	mov	r2, r3
 8003e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e82:	4413      	add	r3, r2
 8003e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	00da      	lsls	r2, r3, #3
 8003e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e8e:	4413      	add	r3, r2
 8003e90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea4:	801a      	strh	r2, [r3, #0]
 8003ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea8:	881b      	ldrh	r3, [r3, #0]
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003eb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eb8:	801a      	strh	r2, [r3, #0]
 8003eba:	e01a      	b.n	8003ef2 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	785b      	ldrb	r3, [r3, #1]
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d116      	bne.n	8003ef2 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed8:	4413      	add	r3, r2
 8003eda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	00da      	lsls	r2, r3, #3
 8003ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ee4:	4413      	add	r3, r2
 8003ee6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eee:	2200      	movs	r2, #0
 8003ef0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	785b      	ldrb	r3, [r3, #1]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d126      	bne.n	8003f4e <HAL_PCD_EP_DB_Transmit+0x156>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	623b      	str	r3, [r7, #32]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	461a      	mov	r2, r3
 8003f12:	6a3b      	ldr	r3, [r7, #32]
 8003f14:	4413      	add	r3, r2
 8003f16:	623b      	str	r3, [r7, #32]
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	00da      	lsls	r2, r3, #3
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	4413      	add	r3, r2
 8003f22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f26:	61fb      	str	r3, [r7, #28]
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	801a      	strh	r2, [r3, #0]
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	881b      	ldrh	r3, [r3, #0]
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	801a      	strh	r2, [r3, #0]
 8003f4c:	e017      	b.n	8003f7e <HAL_PCD_EP_DB_Transmit+0x186>
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	785b      	ldrb	r3, [r3, #1]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d113      	bne.n	8003f7e <HAL_PCD_EP_DB_Transmit+0x186>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	461a      	mov	r2, r3
 8003f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f64:	4413      	add	r3, r2
 8003f66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	00da      	lsls	r2, r3, #3
 8003f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f70:	4413      	add	r3, r2
 8003f72:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f76:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	78db      	ldrb	r3, [r3, #3]
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d123      	bne.n	8003fce <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	4413      	add	r3, r2
 8003f94:	881b      	ldrh	r3, [r3, #0]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fa0:	837b      	strh	r3, [r7, #26]
 8003fa2:	8b7b      	ldrh	r3, [r7, #26]
 8003fa4:	f083 0320 	eor.w	r3, r3, #32
 8003fa8:	837b      	strh	r3, [r7, #26]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	461a      	mov	r2, r3
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	441a      	add	r2, r3
 8003fb8:	8b7b      	ldrh	r3, [r7, #26]
 8003fba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f007 fdf0 	bl	800bbba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003fda:	88fb      	ldrh	r3, [r7, #6]
 8003fdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d01f      	beq.n	8004024 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4413      	add	r3, r2
 8003ff2:	881b      	ldrh	r3, [r3, #0]
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ffa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ffe:	833b      	strh	r3, [r7, #24]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	461a      	mov	r2, r3
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	441a      	add	r2, r3
 800400e:	8b3b      	ldrh	r3, [r7, #24]
 8004010:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004014:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004018:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800401c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004020:	b29b      	uxth	r3, r3
 8004022:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	e31f      	b.n	8004668 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004028:	88fb      	ldrh	r3, [r7, #6]
 800402a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d021      	beq.n	8004076 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	461a      	mov	r2, r3
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	4413      	add	r3, r2
 8004040:	881b      	ldrh	r3, [r3, #0]
 8004042:	b29b      	uxth	r3, r3
 8004044:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004048:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800404c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	461a      	mov	r2, r3
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	441a      	add	r2, r3
 800405e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004062:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004066:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800406a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800406e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004072:	b29b      	uxth	r3, r3
 8004074:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800407c:	2b01      	cmp	r3, #1
 800407e:	f040 82ca 	bne.w	8004616 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	695a      	ldr	r2, [r3, #20]
 8004086:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800408a:	441a      	add	r2, r3
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	69da      	ldr	r2, [r3, #28]
 8004094:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004098:	441a      	add	r2, r3
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	6a1a      	ldr	r2, [r3, #32]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d309      	bcc.n	80040be <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	6a1a      	ldr	r2, [r3, #32]
 80040b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040b6:	1ad2      	subs	r2, r2, r3
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	621a      	str	r2, [r3, #32]
 80040bc:	e015      	b.n	80040ea <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d107      	bne.n	80040d6 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80040c6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040ca:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80040d4:	e009      	b.n	80040ea <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	2200      	movs	r2, #0
 80040e8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	785b      	ldrb	r3, [r3, #1]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d15f      	bne.n	80041b2 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004100:	b29b      	uxth	r3, r3
 8004102:	461a      	mov	r2, r3
 8004104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004106:	4413      	add	r3, r2
 8004108:	643b      	str	r3, [r7, #64]	@ 0x40
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	00da      	lsls	r2, r3, #3
 8004110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004112:	4413      	add	r3, r2
 8004114:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004118:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800411a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	b29b      	uxth	r3, r3
 8004120:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004124:	b29a      	uxth	r2, r3
 8004126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004128:	801a      	strh	r2, [r3, #0]
 800412a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10a      	bne.n	8004146 <HAL_PCD_EP_DB_Transmit+0x34e>
 8004130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	b29b      	uxth	r3, r3
 8004136:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800413a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800413e:	b29a      	uxth	r2, r3
 8004140:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004142:	801a      	strh	r2, [r3, #0]
 8004144:	e051      	b.n	80041ea <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004146:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004148:	2b3e      	cmp	r3, #62	@ 0x3e
 800414a:	d816      	bhi.n	800417a <HAL_PCD_EP_DB_Transmit+0x382>
 800414c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800414e:	085b      	lsrs	r3, r3, #1
 8004150:	653b      	str	r3, [r7, #80]	@ 0x50
 8004152:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	2b00      	cmp	r3, #0
 800415a:	d002      	beq.n	8004162 <HAL_PCD_EP_DB_Transmit+0x36a>
 800415c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800415e:	3301      	adds	r3, #1
 8004160:	653b      	str	r3, [r7, #80]	@ 0x50
 8004162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	b29a      	uxth	r2, r3
 8004168:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800416a:	b29b      	uxth	r3, r3
 800416c:	029b      	lsls	r3, r3, #10
 800416e:	b29b      	uxth	r3, r3
 8004170:	4313      	orrs	r3, r2
 8004172:	b29a      	uxth	r2, r3
 8004174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004176:	801a      	strh	r2, [r3, #0]
 8004178:	e037      	b.n	80041ea <HAL_PCD_EP_DB_Transmit+0x3f2>
 800417a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800417c:	095b      	lsrs	r3, r3, #5
 800417e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004180:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004182:	f003 031f 	and.w	r3, r3, #31
 8004186:	2b00      	cmp	r3, #0
 8004188:	d102      	bne.n	8004190 <HAL_PCD_EP_DB_Transmit+0x398>
 800418a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800418c:	3b01      	subs	r3, #1
 800418e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004192:	881b      	ldrh	r3, [r3, #0]
 8004194:	b29a      	uxth	r2, r3
 8004196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004198:	b29b      	uxth	r3, r3
 800419a:	029b      	lsls	r3, r3, #10
 800419c:	b29b      	uxth	r3, r3
 800419e:	4313      	orrs	r3, r2
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ae:	801a      	strh	r2, [r3, #0]
 80041b0:	e01b      	b.n	80041ea <HAL_PCD_EP_DB_Transmit+0x3f2>
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	785b      	ldrb	r3, [r3, #1]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d117      	bne.n	80041ea <HAL_PCD_EP_DB_Transmit+0x3f2>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	461a      	mov	r2, r3
 80041cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041ce:	4413      	add	r3, r2
 80041d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	00da      	lsls	r2, r3, #3
 80041d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041da:	4413      	add	r3, r2
 80041dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80041e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80041e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041e8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6818      	ldr	r0, [r3, #0]
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	6959      	ldr	r1, [r3, #20]
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	891a      	ldrh	r2, [r3, #8]
 80041f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	f005 fcd2 	bl	8009ba2 <USB_WritePMA>
 80041fe:	e20a      	b.n	8004616 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004208:	b29b      	uxth	r3, r3
 800420a:	461a      	mov	r2, r3
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	00db      	lsls	r3, r3, #3
 8004212:	4413      	add	r3, r2
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	6812      	ldr	r2, [r2, #0]
 8004218:	4413      	add	r3, r2
 800421a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800421e:	881b      	ldrh	r3, [r3, #0]
 8004220:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004224:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	699a      	ldr	r2, [r3, #24]
 800422c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004230:	429a      	cmp	r2, r3
 8004232:	d307      	bcc.n	8004244 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	699a      	ldr	r2, [r3, #24]
 8004238:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800423c:	1ad2      	subs	r2, r2, r3
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	619a      	str	r2, [r3, #24]
 8004242:	e002      	b.n	800424a <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2200      	movs	r2, #0
 8004248:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	699b      	ldr	r3, [r3, #24]
 800424e:	2b00      	cmp	r3, #0
 8004250:	f040 80f6 	bne.w	8004440 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	785b      	ldrb	r3, [r3, #1]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d126      	bne.n	80042aa <HAL_PCD_EP_DB_Transmit+0x4b2>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	677b      	str	r3, [r7, #116]	@ 0x74
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800426a:	b29b      	uxth	r3, r3
 800426c:	461a      	mov	r2, r3
 800426e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004270:	4413      	add	r3, r2
 8004272:	677b      	str	r3, [r7, #116]	@ 0x74
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	00da      	lsls	r2, r3, #3
 800427a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800427c:	4413      	add	r3, r2
 800427e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004282:	673b      	str	r3, [r7, #112]	@ 0x70
 8004284:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004286:	881b      	ldrh	r3, [r3, #0]
 8004288:	b29b      	uxth	r3, r3
 800428a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800428e:	b29a      	uxth	r2, r3
 8004290:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004292:	801a      	strh	r2, [r3, #0]
 8004294:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004296:	881b      	ldrh	r3, [r3, #0]
 8004298:	b29b      	uxth	r3, r3
 800429a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800429e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042a6:	801a      	strh	r2, [r3, #0]
 80042a8:	e01a      	b.n	80042e0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	785b      	ldrb	r3, [r3, #1]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d116      	bne.n	80042e0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	461a      	mov	r2, r3
 80042c4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80042c6:	4413      	add	r3, r2
 80042c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	00da      	lsls	r2, r3, #3
 80042d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80042d2:	4413      	add	r3, r2
 80042d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80042d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80042da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042dc:	2200      	movs	r2, #0
 80042de:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	785b      	ldrb	r3, [r3, #1]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d12f      	bne.n	8004350 <HAL_PCD_EP_DB_Transmit+0x558>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004300:	b29b      	uxth	r3, r3
 8004302:	461a      	mov	r2, r3
 8004304:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004308:	4413      	add	r3, r2
 800430a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	00da      	lsls	r2, r3, #3
 8004314:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004318:	4413      	add	r3, r2
 800431a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800431e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004322:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004326:	881b      	ldrh	r3, [r3, #0]
 8004328:	b29b      	uxth	r3, r3
 800432a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800432e:	b29a      	uxth	r2, r3
 8004330:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004334:	801a      	strh	r2, [r3, #0]
 8004336:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800433a:	881b      	ldrh	r3, [r3, #0]
 800433c:	b29b      	uxth	r3, r3
 800433e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004342:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004346:	b29a      	uxth	r2, r3
 8004348:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800434c:	801a      	strh	r2, [r3, #0]
 800434e:	e01c      	b.n	800438a <HAL_PCD_EP_DB_Transmit+0x592>
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	785b      	ldrb	r3, [r3, #1]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d118      	bne.n	800438a <HAL_PCD_EP_DB_Transmit+0x592>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004360:	b29b      	uxth	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004368:	4413      	add	r3, r2
 800436a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	00da      	lsls	r2, r3, #3
 8004374:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004378:	4413      	add	r3, r2
 800437a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800437e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004382:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004386:	2200      	movs	r2, #0
 8004388:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	78db      	ldrb	r3, [r3, #3]
 800438e:	2b02      	cmp	r3, #2
 8004390:	d127      	bne.n	80043e2 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	461a      	mov	r2, r3
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	881b      	ldrh	r3, [r3, #0]
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043ac:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80043b0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80043b4:	f083 0320 	eor.w	r3, r3, #32
 80043b8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	461a      	mov	r2, r3
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	441a      	add	r2, r3
 80043ca:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80043ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043de:	b29b      	uxth	r3, r3
 80043e0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	4619      	mov	r1, r3
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f007 fbe6 	bl	800bbba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80043ee:	88fb      	ldrh	r3, [r7, #6]
 80043f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d121      	bne.n	800443c <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	461a      	mov	r2, r3
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4413      	add	r3, r2
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	b29b      	uxth	r3, r3
 800440a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800440e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004412:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	461a      	mov	r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	441a      	add	r2, r3
 8004424:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004428:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800442c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004430:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004438:	b29b      	uxth	r3, r3
 800443a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800443c:	2300      	movs	r3, #0
 800443e:	e113      	b.n	8004668 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004440:	88fb      	ldrh	r3, [r7, #6]
 8004442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d121      	bne.n	800448e <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	461a      	mov	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4413      	add	r3, r2
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	b29b      	uxth	r3, r3
 800445c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004460:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004464:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	461a      	mov	r2, r3
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	441a      	add	r2, r3
 8004476:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800447a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800447e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004482:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800448a:	b29b      	uxth	r3, r3
 800448c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004494:	2b01      	cmp	r3, #1
 8004496:	f040 80be 	bne.w	8004616 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	695a      	ldr	r2, [r3, #20]
 800449e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80044a2:	441a      	add	r2, r3
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	69da      	ldr	r2, [r3, #28]
 80044ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80044b0:	441a      	add	r2, r3
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	6a1a      	ldr	r2, [r3, #32]
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d309      	bcc.n	80044d6 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	6a1a      	ldr	r2, [r3, #32]
 80044cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044ce:	1ad2      	subs	r2, r2, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	621a      	str	r2, [r3, #32]
 80044d4:	e015      	b.n	8004502 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d107      	bne.n	80044ee <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80044de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80044e2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80044ec:	e009      	b.n	8004502 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2200      	movs	r2, #0
 80044f8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	785b      	ldrb	r3, [r3, #1]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d15f      	bne.n	80045d0 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800451e:	b29b      	uxth	r3, r3
 8004520:	461a      	mov	r2, r3
 8004522:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004524:	4413      	add	r3, r2
 8004526:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	00da      	lsls	r2, r3, #3
 800452e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004530:	4413      	add	r3, r2
 8004532:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004536:	667b      	str	r3, [r7, #100]	@ 0x64
 8004538:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800453a:	881b      	ldrh	r3, [r3, #0]
 800453c:	b29b      	uxth	r3, r3
 800453e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004542:	b29a      	uxth	r2, r3
 8004544:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004546:	801a      	strh	r2, [r3, #0]
 8004548:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10a      	bne.n	8004564 <HAL_PCD_EP_DB_Transmit+0x76c>
 800454e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	b29b      	uxth	r3, r3
 8004554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800455c:	b29a      	uxth	r2, r3
 800455e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004560:	801a      	strh	r2, [r3, #0]
 8004562:	e04e      	b.n	8004602 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004564:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004566:	2b3e      	cmp	r3, #62	@ 0x3e
 8004568:	d816      	bhi.n	8004598 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800456a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800456c:	085b      	lsrs	r3, r3, #1
 800456e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004570:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <HAL_PCD_EP_DB_Transmit+0x788>
 800457a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800457c:	3301      	adds	r3, #1
 800457e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004580:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004582:	881b      	ldrh	r3, [r3, #0]
 8004584:	b29a      	uxth	r2, r3
 8004586:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004588:	b29b      	uxth	r3, r3
 800458a:	029b      	lsls	r3, r3, #10
 800458c:	b29b      	uxth	r3, r3
 800458e:	4313      	orrs	r3, r2
 8004590:	b29a      	uxth	r2, r3
 8004592:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004594:	801a      	strh	r2, [r3, #0]
 8004596:	e034      	b.n	8004602 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004598:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800459a:	095b      	lsrs	r3, r3, #5
 800459c:	663b      	str	r3, [r7, #96]	@ 0x60
 800459e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80045a0:	f003 031f 	and.w	r3, r3, #31
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d102      	bne.n	80045ae <HAL_PCD_EP_DB_Transmit+0x7b6>
 80045a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045aa:	3b01      	subs	r3, #1
 80045ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80045ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045b0:	881b      	ldrh	r3, [r3, #0]
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	029b      	lsls	r3, r3, #10
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	4313      	orrs	r3, r2
 80045be:	b29b      	uxth	r3, r3
 80045c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045cc:	801a      	strh	r2, [r3, #0]
 80045ce:	e018      	b.n	8004602 <HAL_PCD_EP_DB_Transmit+0x80a>
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	785b      	ldrb	r3, [r3, #1]
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d114      	bne.n	8004602 <HAL_PCD_EP_DB_Transmit+0x80a>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	461a      	mov	r2, r3
 80045e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045e6:	4413      	add	r3, r2
 80045e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	00da      	lsls	r2, r3, #3
 80045f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045f2:	4413      	add	r3, r2
 80045f4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80045f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80045fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80045fc:	b29a      	uxth	r2, r3
 80045fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004600:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6818      	ldr	r0, [r3, #0]
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	6959      	ldr	r1, [r3, #20]
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	895a      	ldrh	r2, [r3, #10]
 800460e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004610:	b29b      	uxth	r3, r3
 8004612:	f005 fac6 	bl	8009ba2 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	461a      	mov	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	881b      	ldrh	r3, [r3, #0]
 8004626:	b29b      	uxth	r3, r3
 8004628:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800462c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004630:	82fb      	strh	r3, [r7, #22]
 8004632:	8afb      	ldrh	r3, [r7, #22]
 8004634:	f083 0310 	eor.w	r3, r3, #16
 8004638:	82fb      	strh	r3, [r7, #22]
 800463a:	8afb      	ldrh	r3, [r7, #22]
 800463c:	f083 0320 	eor.w	r3, r3, #32
 8004640:	82fb      	strh	r3, [r7, #22]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	461a      	mov	r2, r3
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	441a      	add	r2, r3
 8004650:	8afb      	ldrh	r3, [r7, #22]
 8004652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800465a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800465e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004662:	b29b      	uxth	r3, r3
 8004664:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3798      	adds	r7, #152	@ 0x98
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004670:	b480      	push	{r7}
 8004672:	b087      	sub	sp, #28
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	607b      	str	r3, [r7, #4]
 800467a:	460b      	mov	r3, r1
 800467c:	817b      	strh	r3, [r7, #10]
 800467e:	4613      	mov	r3, r2
 8004680:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004682:	897b      	ldrh	r3, [r7, #10]
 8004684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004688:	b29b      	uxth	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00b      	beq.n	80046a6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800468e:	897b      	ldrh	r3, [r7, #10]
 8004690:	f003 0207 	and.w	r2, r3, #7
 8004694:	4613      	mov	r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	4413      	add	r3, r2
 800469a:	00db      	lsls	r3, r3, #3
 800469c:	3310      	adds	r3, #16
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	4413      	add	r3, r2
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	e009      	b.n	80046ba <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80046a6:	897a      	ldrh	r2, [r7, #10]
 80046a8:	4613      	mov	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	4413      	add	r3, r2
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	4413      	add	r3, r2
 80046b8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80046ba:	893b      	ldrh	r3, [r7, #8]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d107      	bne.n	80046d0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	2200      	movs	r2, #0
 80046c4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	80da      	strh	r2, [r3, #6]
 80046ce:	e00b      	b.n	80046e8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	2201      	movs	r2, #1
 80046d4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	b29a      	uxth	r2, r3
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	0c1b      	lsrs	r3, r3, #16
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	371c      	adds	r7, #28
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr

080046f6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b085      	sub	sp, #20
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800471a:	b29b      	uxth	r3, r3
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800472e:	b29b      	uxth	r3, r3
 8004730:	f043 0302 	orr.w	r3, r3, #2
 8004734:	b29a      	uxth	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
	...

0800474c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d141      	bne.n	80047de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800475a:	4b4b      	ldr	r3, [pc, #300]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004766:	d131      	bne.n	80047cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004768:	4b47      	ldr	r3, [pc, #284]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800476a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800476e:	4a46      	ldr	r2, [pc, #280]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004770:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004774:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004778:	4b43      	ldr	r3, [pc, #268]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004780:	4a41      	ldr	r2, [pc, #260]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004782:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004786:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004788:	4b40      	ldr	r3, [pc, #256]	@ (800488c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2232      	movs	r2, #50	@ 0x32
 800478e:	fb02 f303 	mul.w	r3, r2, r3
 8004792:	4a3f      	ldr	r2, [pc, #252]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004794:	fba2 2303 	umull	r2, r3, r2, r3
 8004798:	0c9b      	lsrs	r3, r3, #18
 800479a:	3301      	adds	r3, #1
 800479c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800479e:	e002      	b.n	80047a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	3b01      	subs	r3, #1
 80047a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047a6:	4b38      	ldr	r3, [pc, #224]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047b2:	d102      	bne.n	80047ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1f2      	bne.n	80047a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047ba:	4b33      	ldr	r3, [pc, #204]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047c6:	d158      	bne.n	800487a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e057      	b.n	800487c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047d2:	4a2d      	ldr	r2, [pc, #180]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80047dc:	e04d      	b.n	800487a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047e4:	d141      	bne.n	800486a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047e6:	4b28      	ldr	r3, [pc, #160]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80047ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047f2:	d131      	bne.n	8004858 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047f4:	4b24      	ldr	r3, [pc, #144]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047fa:	4a23      	ldr	r2, [pc, #140]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004800:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004804:	4b20      	ldr	r3, [pc, #128]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800480c:	4a1e      	ldr	r2, [pc, #120]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800480e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004812:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004814:	4b1d      	ldr	r3, [pc, #116]	@ (800488c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2232      	movs	r2, #50	@ 0x32
 800481a:	fb02 f303 	mul.w	r3, r2, r3
 800481e:	4a1c      	ldr	r2, [pc, #112]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004820:	fba2 2303 	umull	r2, r3, r2, r3
 8004824:	0c9b      	lsrs	r3, r3, #18
 8004826:	3301      	adds	r3, #1
 8004828:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800482a:	e002      	b.n	8004832 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	3b01      	subs	r3, #1
 8004830:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004832:	4b15      	ldr	r3, [pc, #84]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800483a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800483e:	d102      	bne.n	8004846 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f2      	bne.n	800482c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004846:	4b10      	ldr	r3, [pc, #64]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800484e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004852:	d112      	bne.n	800487a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e011      	b.n	800487c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004858:	4b0b      	ldr	r3, [pc, #44]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800485a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800485e:	4a0a      	ldr	r2, [pc, #40]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004860:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004864:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004868:	e007      	b.n	800487a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800486a:	4b07      	ldr	r3, [pc, #28]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004872:	4a05      	ldr	r2, [pc, #20]	@ (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004874:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004878:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3714      	adds	r7, #20
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	40007000 	.word	0x40007000
 800488c:	20000000 	.word	0x20000000
 8004890:	431bde83 	.word	0x431bde83

08004894 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004894:	b480      	push	{r7}
 8004896:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004898:	4b05      	ldr	r3, [pc, #20]	@ (80048b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	4a04      	ldr	r2, [pc, #16]	@ (80048b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800489e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048a2:	6093      	str	r3, [r2, #8]
}
 80048a4:	bf00      	nop
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	40007000 	.word	0x40007000

080048b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b088      	sub	sp, #32
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e2fe      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d075      	beq.n	80049be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048d2:	4b97      	ldr	r3, [pc, #604]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	f003 030c 	and.w	r3, r3, #12
 80048da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048dc:	4b94      	ldr	r3, [pc, #592]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	f003 0303 	and.w	r3, r3, #3
 80048e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	d102      	bne.n	80048f2 <HAL_RCC_OscConfig+0x3e>
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	2b03      	cmp	r3, #3
 80048f0:	d002      	beq.n	80048f8 <HAL_RCC_OscConfig+0x44>
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d10b      	bne.n	8004910 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f8:	4b8d      	ldr	r3, [pc, #564]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d05b      	beq.n	80049bc <HAL_RCC_OscConfig+0x108>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d157      	bne.n	80049bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e2d9      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004918:	d106      	bne.n	8004928 <HAL_RCC_OscConfig+0x74>
 800491a:	4b85      	ldr	r3, [pc, #532]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a84      	ldr	r2, [pc, #528]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004924:	6013      	str	r3, [r2, #0]
 8004926:	e01d      	b.n	8004964 <HAL_RCC_OscConfig+0xb0>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004930:	d10c      	bne.n	800494c <HAL_RCC_OscConfig+0x98>
 8004932:	4b7f      	ldr	r3, [pc, #508]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a7e      	ldr	r2, [pc, #504]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004938:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800493c:	6013      	str	r3, [r2, #0]
 800493e:	4b7c      	ldr	r3, [pc, #496]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a7b      	ldr	r2, [pc, #492]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004944:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004948:	6013      	str	r3, [r2, #0]
 800494a:	e00b      	b.n	8004964 <HAL_RCC_OscConfig+0xb0>
 800494c:	4b78      	ldr	r3, [pc, #480]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a77      	ldr	r2, [pc, #476]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004952:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004956:	6013      	str	r3, [r2, #0]
 8004958:	4b75      	ldr	r3, [pc, #468]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a74      	ldr	r2, [pc, #464]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 800495e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d013      	beq.n	8004994 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496c:	f7fd fbd6 	bl	800211c <HAL_GetTick>
 8004970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004972:	e008      	b.n	8004986 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004974:	f7fd fbd2 	bl	800211c <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	2b64      	cmp	r3, #100	@ 0x64
 8004980:	d901      	bls.n	8004986 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e29e      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004986:	4b6a      	ldr	r3, [pc, #424]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d0f0      	beq.n	8004974 <HAL_RCC_OscConfig+0xc0>
 8004992:	e014      	b.n	80049be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004994:	f7fd fbc2 	bl	800211c <HAL_GetTick>
 8004998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800499a:	e008      	b.n	80049ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800499c:	f7fd fbbe 	bl	800211c <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b64      	cmp	r3, #100	@ 0x64
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e28a      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049ae:	4b60      	ldr	r3, [pc, #384]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1f0      	bne.n	800499c <HAL_RCC_OscConfig+0xe8>
 80049ba:	e000      	b.n	80049be <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d075      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049ca:	4b59      	ldr	r3, [pc, #356]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f003 030c 	and.w	r3, r3, #12
 80049d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049d4:	4b56      	ldr	r3, [pc, #344]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f003 0303 	and.w	r3, r3, #3
 80049dc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	2b0c      	cmp	r3, #12
 80049e2:	d102      	bne.n	80049ea <HAL_RCC_OscConfig+0x136>
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d002      	beq.n	80049f0 <HAL_RCC_OscConfig+0x13c>
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d11f      	bne.n	8004a30 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d005      	beq.n	8004a08 <HAL_RCC_OscConfig+0x154>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e25d      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a08:	4b49      	ldr	r3, [pc, #292]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	061b      	lsls	r3, r3, #24
 8004a16:	4946      	ldr	r1, [pc, #280]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004a1c:	4b45      	ldr	r3, [pc, #276]	@ (8004b34 <HAL_RCC_OscConfig+0x280>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4618      	mov	r0, r3
 8004a22:	f7fd fb2f 	bl	8002084 <HAL_InitTick>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d043      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e249      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d023      	beq.n	8004a80 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a38:	4b3d      	ldr	r3, [pc, #244]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a3c      	ldr	r2, [pc, #240]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a44:	f7fd fb6a 	bl	800211c <HAL_GetTick>
 8004a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a4a:	e008      	b.n	8004a5e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a4c:	f7fd fb66 	bl	800211c <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e232      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a5e:	4b34      	ldr	r3, [pc, #208]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0f0      	beq.n	8004a4c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a6a:	4b31      	ldr	r3, [pc, #196]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	061b      	lsls	r3, r3, #24
 8004a78:	492d      	ldr	r1, [pc, #180]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	604b      	str	r3, [r1, #4]
 8004a7e:	e01a      	b.n	8004ab6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a80:	4b2b      	ldr	r3, [pc, #172]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a2a      	ldr	r2, [pc, #168]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004a86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fd fb46 	bl	800211c <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a94:	f7fd fb42 	bl	800211c <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e20e      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004aa6:	4b22      	ldr	r3, [pc, #136]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x1e0>
 8004ab2:	e000      	b.n	8004ab6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ab4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0308 	and.w	r3, r3, #8
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d041      	beq.n	8004b46 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d01c      	beq.n	8004b04 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aca:	4b19      	ldr	r3, [pc, #100]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ad0:	4a17      	ldr	r2, [pc, #92]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004ad2:	f043 0301 	orr.w	r3, r3, #1
 8004ad6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ada:	f7fd fb1f 	bl	800211c <HAL_GetTick>
 8004ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ae0:	e008      	b.n	8004af4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ae2:	f7fd fb1b 	bl	800211c <HAL_GetTick>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d901      	bls.n	8004af4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e1e7      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004af4:	4b0e      	ldr	r3, [pc, #56]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0ef      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x22e>
 8004b02:	e020      	b.n	8004b46 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b04:	4b0a      	ldr	r3, [pc, #40]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b0a:	4a09      	ldr	r2, [pc, #36]	@ (8004b30 <HAL_RCC_OscConfig+0x27c>)
 8004b0c:	f023 0301 	bic.w	r3, r3, #1
 8004b10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b14:	f7fd fb02 	bl	800211c <HAL_GetTick>
 8004b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b1a:	e00d      	b.n	8004b38 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b1c:	f7fd fafe 	bl	800211c <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d906      	bls.n	8004b38 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e1ca      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
 8004b2e:	bf00      	nop
 8004b30:	40021000 	.word	0x40021000
 8004b34:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b38:	4b8c      	ldr	r3, [pc, #560]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1ea      	bne.n	8004b1c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0304 	and.w	r3, r3, #4
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	f000 80a6 	beq.w	8004ca0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b54:	2300      	movs	r3, #0
 8004b56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b58:	4b84      	ldr	r3, [pc, #528]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d101      	bne.n	8004b68 <HAL_RCC_OscConfig+0x2b4>
 8004b64:	2301      	movs	r3, #1
 8004b66:	e000      	b.n	8004b6a <HAL_RCC_OscConfig+0x2b6>
 8004b68:	2300      	movs	r3, #0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00d      	beq.n	8004b8a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b6e:	4b7f      	ldr	r3, [pc, #508]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b72:	4a7e      	ldr	r2, [pc, #504]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004b74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b78:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b7a:	4b7c      	ldr	r3, [pc, #496]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004b86:	2301      	movs	r3, #1
 8004b88:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b8a:	4b79      	ldr	r3, [pc, #484]	@ (8004d70 <HAL_RCC_OscConfig+0x4bc>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d118      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b96:	4b76      	ldr	r3, [pc, #472]	@ (8004d70 <HAL_RCC_OscConfig+0x4bc>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a75      	ldr	r2, [pc, #468]	@ (8004d70 <HAL_RCC_OscConfig+0x4bc>)
 8004b9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ba0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ba2:	f7fd fabb 	bl	800211c <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ba8:	e008      	b.n	8004bbc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004baa:	f7fd fab7 	bl	800211c <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e183      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bbc:	4b6c      	ldr	r3, [pc, #432]	@ (8004d70 <HAL_RCC_OscConfig+0x4bc>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0f0      	beq.n	8004baa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d108      	bne.n	8004be2 <HAL_RCC_OscConfig+0x32e>
 8004bd0:	4b66      	ldr	r3, [pc, #408]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd6:	4a65      	ldr	r2, [pc, #404]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004bd8:	f043 0301 	orr.w	r3, r3, #1
 8004bdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004be0:	e024      	b.n	8004c2c <HAL_RCC_OscConfig+0x378>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	2b05      	cmp	r3, #5
 8004be8:	d110      	bne.n	8004c0c <HAL_RCC_OscConfig+0x358>
 8004bea:	4b60      	ldr	r3, [pc, #384]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf0:	4a5e      	ldr	r2, [pc, #376]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004bf2:	f043 0304 	orr.w	r3, r3, #4
 8004bf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bfa:	4b5c      	ldr	r3, [pc, #368]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c00:	4a5a      	ldr	r2, [pc, #360]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c02:	f043 0301 	orr.w	r3, r3, #1
 8004c06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c0a:	e00f      	b.n	8004c2c <HAL_RCC_OscConfig+0x378>
 8004c0c:	4b57      	ldr	r3, [pc, #348]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c12:	4a56      	ldr	r2, [pc, #344]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c14:	f023 0301 	bic.w	r3, r3, #1
 8004c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c1c:	4b53      	ldr	r3, [pc, #332]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c22:	4a52      	ldr	r2, [pc, #328]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c24:	f023 0304 	bic.w	r3, r3, #4
 8004c28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d016      	beq.n	8004c62 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c34:	f7fd fa72 	bl	800211c <HAL_GetTick>
 8004c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c3a:	e00a      	b.n	8004c52 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c3c:	f7fd fa6e 	bl	800211c <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e138      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c52:	4b46      	ldr	r3, [pc, #280]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d0ed      	beq.n	8004c3c <HAL_RCC_OscConfig+0x388>
 8004c60:	e015      	b.n	8004c8e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c62:	f7fd fa5b 	bl	800211c <HAL_GetTick>
 8004c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c68:	e00a      	b.n	8004c80 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c6a:	f7fd fa57 	bl	800211c <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d901      	bls.n	8004c80 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e121      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c80:	4b3a      	ldr	r3, [pc, #232]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1ed      	bne.n	8004c6a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c8e:	7ffb      	ldrb	r3, [r7, #31]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d105      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c94:	4b35      	ldr	r3, [pc, #212]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c98:	4a34      	ldr	r2, [pc, #208]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004c9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c9e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0320 	and.w	r3, r3, #32
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d03c      	beq.n	8004d26 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	699b      	ldr	r3, [r3, #24]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01c      	beq.n	8004cee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004cb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cba:	4a2c      	ldr	r2, [pc, #176]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004cbc:	f043 0301 	orr.w	r3, r3, #1
 8004cc0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc4:	f7fd fa2a 	bl	800211c <HAL_GetTick>
 8004cc8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004cca:	e008      	b.n	8004cde <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ccc:	f7fd fa26 	bl	800211c <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d901      	bls.n	8004cde <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e0f2      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004cde:	4b23      	ldr	r3, [pc, #140]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004ce0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d0ef      	beq.n	8004ccc <HAL_RCC_OscConfig+0x418>
 8004cec:	e01b      	b.n	8004d26 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004cee:	4b1f      	ldr	r3, [pc, #124]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004cf0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004cf6:	f023 0301 	bic.w	r3, r3, #1
 8004cfa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cfe:	f7fd fa0d 	bl	800211c <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d04:	e008      	b.n	8004d18 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d06:	f7fd fa09 	bl	800211c <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e0d5      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d18:	4b14      	ldr	r3, [pc, #80]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004d1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1ef      	bne.n	8004d06 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 80c9 	beq.w	8004ec2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d30:	4b0e      	ldr	r3, [pc, #56]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	2b0c      	cmp	r3, #12
 8004d3a:	f000 8083 	beq.w	8004e44 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d15e      	bne.n	8004e04 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d46:	4b09      	ldr	r3, [pc, #36]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a08      	ldr	r2, [pc, #32]	@ (8004d6c <HAL_RCC_OscConfig+0x4b8>)
 8004d4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d52:	f7fd f9e3 	bl	800211c <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d58:	e00c      	b.n	8004d74 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d5a:	f7fd f9df 	bl	800211c <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d905      	bls.n	8004d74 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e0ab      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
 8004d6c:	40021000 	.word	0x40021000
 8004d70:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d74:	4b55      	ldr	r3, [pc, #340]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1ec      	bne.n	8004d5a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d80:	4b52      	ldr	r3, [pc, #328]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	4b52      	ldr	r3, [pc, #328]	@ (8004ed0 <HAL_RCC_OscConfig+0x61c>)
 8004d86:	4013      	ands	r3, r2
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6a11      	ldr	r1, [r2, #32]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d90:	3a01      	subs	r2, #1
 8004d92:	0112      	lsls	r2, r2, #4
 8004d94:	4311      	orrs	r1, r2
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004d9a:	0212      	lsls	r2, r2, #8
 8004d9c:	4311      	orrs	r1, r2
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004da2:	0852      	lsrs	r2, r2, #1
 8004da4:	3a01      	subs	r2, #1
 8004da6:	0552      	lsls	r2, r2, #21
 8004da8:	4311      	orrs	r1, r2
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004dae:	0852      	lsrs	r2, r2, #1
 8004db0:	3a01      	subs	r2, #1
 8004db2:	0652      	lsls	r2, r2, #25
 8004db4:	4311      	orrs	r1, r2
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004dba:	06d2      	lsls	r2, r2, #27
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	4943      	ldr	r1, [pc, #268]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dc4:	4b41      	ldr	r3, [pc, #260]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a40      	ldr	r2, [pc, #256]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004dca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004dd0:	4b3e      	ldr	r3, [pc, #248]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	4a3d      	ldr	r2, [pc, #244]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004dd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dda:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ddc:	f7fd f99e 	bl	800211c <HAL_GetTick>
 8004de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004de2:	e008      	b.n	8004df6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004de4:	f7fd f99a 	bl	800211c <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d901      	bls.n	8004df6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e066      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004df6:	4b35      	ldr	r3, [pc, #212]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d0f0      	beq.n	8004de4 <HAL_RCC_OscConfig+0x530>
 8004e02:	e05e      	b.n	8004ec2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e04:	4b31      	ldr	r3, [pc, #196]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a30      	ldr	r2, [pc, #192]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004e0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e10:	f7fd f984 	bl	800211c <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e16:	e008      	b.n	8004e2a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e18:	f7fd f980 	bl	800211c <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e04c      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e2a:	4b28      	ldr	r3, [pc, #160]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1f0      	bne.n	8004e18 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004e36:	4b25      	ldr	r3, [pc, #148]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004e38:	68da      	ldr	r2, [r3, #12]
 8004e3a:	4924      	ldr	r1, [pc, #144]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004e3c:	4b25      	ldr	r3, [pc, #148]	@ (8004ed4 <HAL_RCC_OscConfig+0x620>)
 8004e3e:	4013      	ands	r3, r2
 8004e40:	60cb      	str	r3, [r1, #12]
 8004e42:	e03e      	b.n	8004ec2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	69db      	ldr	r3, [r3, #28]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d101      	bne.n	8004e50 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e039      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004e50:	4b1e      	ldr	r3, [pc, #120]	@ (8004ecc <HAL_RCC_OscConfig+0x618>)
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f003 0203 	and.w	r2, r3, #3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a1b      	ldr	r3, [r3, #32]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d12c      	bne.n	8004ebe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6e:	3b01      	subs	r3, #1
 8004e70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d123      	bne.n	8004ebe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e80:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d11b      	bne.n	8004ebe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e90:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d113      	bne.n	8004ebe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea0:	085b      	lsrs	r3, r3, #1
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d109      	bne.n	8004ebe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb4:	085b      	lsrs	r3, r3, #1
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d001      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e000      	b.n	8004ec4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3720      	adds	r7, #32
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	019f800c 	.word	0x019f800c
 8004ed4:	feeefffc 	.word	0xfeeefffc

08004ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e11e      	b.n	800512e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ef0:	4b91      	ldr	r3, [pc, #580]	@ (8005138 <HAL_RCC_ClockConfig+0x260>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 030f 	and.w	r3, r3, #15
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d910      	bls.n	8004f20 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004efe:	4b8e      	ldr	r3, [pc, #568]	@ (8005138 <HAL_RCC_ClockConfig+0x260>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f023 020f 	bic.w	r2, r3, #15
 8004f06:	498c      	ldr	r1, [pc, #560]	@ (8005138 <HAL_RCC_ClockConfig+0x260>)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f0e:	4b8a      	ldr	r3, [pc, #552]	@ (8005138 <HAL_RCC_ClockConfig+0x260>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 030f 	and.w	r3, r3, #15
 8004f16:	683a      	ldr	r2, [r7, #0]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d001      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e106      	b.n	800512e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d073      	beq.n	8005014 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	2b03      	cmp	r3, #3
 8004f32:	d129      	bne.n	8004f88 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f34:	4b81      	ldr	r3, [pc, #516]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e0f4      	b.n	800512e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004f44:	f000 f99e 	bl	8005284 <RCC_GetSysClockFreqFromPLLSource>
 8004f48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	4a7c      	ldr	r2, [pc, #496]	@ (8005140 <HAL_RCC_ClockConfig+0x268>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d93f      	bls.n	8004fd2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004f52:	4b7a      	ldr	r3, [pc, #488]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d009      	beq.n	8004f72 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d033      	beq.n	8004fd2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d12f      	bne.n	8004fd2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f72:	4b72      	ldr	r3, [pc, #456]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f7a:	4a70      	ldr	r2, [pc, #448]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004f7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f80:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004f82:	2380      	movs	r3, #128	@ 0x80
 8004f84:	617b      	str	r3, [r7, #20]
 8004f86:	e024      	b.n	8004fd2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d107      	bne.n	8004fa0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f90:	4b6a      	ldr	r3, [pc, #424]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d109      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e0c6      	b.n	800512e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fa0:	4b66      	ldr	r3, [pc, #408]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d101      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e0be      	b.n	800512e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004fb0:	f000 f8ce 	bl	8005150 <HAL_RCC_GetSysClockFreq>
 8004fb4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	4a61      	ldr	r2, [pc, #388]	@ (8005140 <HAL_RCC_ClockConfig+0x268>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d909      	bls.n	8004fd2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004fbe:	4b5f      	ldr	r3, [pc, #380]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fc6:	4a5d      	ldr	r2, [pc, #372]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004fc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fcc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004fce:	2380      	movs	r3, #128	@ 0x80
 8004fd0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fd2:	4b5a      	ldr	r3, [pc, #360]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f023 0203 	bic.w	r2, r3, #3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	4957      	ldr	r1, [pc, #348]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe4:	f7fd f89a 	bl	800211c <HAL_GetTick>
 8004fe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fea:	e00a      	b.n	8005002 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fec:	f7fd f896 	bl	800211c <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e095      	b.n	800512e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005002:	4b4e      	ldr	r3, [pc, #312]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f003 020c 	and.w	r2, r3, #12
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	429a      	cmp	r2, r3
 8005012:	d1eb      	bne.n	8004fec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d023      	beq.n	8005068 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0304 	and.w	r3, r3, #4
 8005028:	2b00      	cmp	r3, #0
 800502a:	d005      	beq.n	8005038 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800502c:	4b43      	ldr	r3, [pc, #268]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	4a42      	ldr	r2, [pc, #264]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8005032:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005036:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0308 	and.w	r3, r3, #8
 8005040:	2b00      	cmp	r3, #0
 8005042:	d007      	beq.n	8005054 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005044:	4b3d      	ldr	r3, [pc, #244]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800504c:	4a3b      	ldr	r2, [pc, #236]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 800504e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005052:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005054:	4b39      	ldr	r3, [pc, #228]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	4936      	ldr	r1, [pc, #216]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8005062:	4313      	orrs	r3, r2
 8005064:	608b      	str	r3, [r1, #8]
 8005066:	e008      	b.n	800507a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	2b80      	cmp	r3, #128	@ 0x80
 800506c:	d105      	bne.n	800507a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800506e:	4b33      	ldr	r3, [pc, #204]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	4a32      	ldr	r2, [pc, #200]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 8005074:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005078:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800507a:	4b2f      	ldr	r3, [pc, #188]	@ (8005138 <HAL_RCC_ClockConfig+0x260>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 030f 	and.w	r3, r3, #15
 8005082:	683a      	ldr	r2, [r7, #0]
 8005084:	429a      	cmp	r2, r3
 8005086:	d21d      	bcs.n	80050c4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005088:	4b2b      	ldr	r3, [pc, #172]	@ (8005138 <HAL_RCC_ClockConfig+0x260>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f023 020f 	bic.w	r2, r3, #15
 8005090:	4929      	ldr	r1, [pc, #164]	@ (8005138 <HAL_RCC_ClockConfig+0x260>)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	4313      	orrs	r3, r2
 8005096:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005098:	f7fd f840 	bl	800211c <HAL_GetTick>
 800509c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800509e:	e00a      	b.n	80050b6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050a0:	f7fd f83c 	bl	800211c <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e03b      	b.n	800512e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050b6:	4b20      	ldr	r3, [pc, #128]	@ (8005138 <HAL_RCC_ClockConfig+0x260>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 030f 	and.w	r3, r3, #15
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d1ed      	bne.n	80050a0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 0304 	and.w	r3, r3, #4
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d008      	beq.n	80050e2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050d0:	4b1a      	ldr	r3, [pc, #104]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	4917      	ldr	r1, [pc, #92]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0308 	and.w	r3, r3, #8
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d009      	beq.n	8005102 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050ee:	4b13      	ldr	r3, [pc, #76]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	490f      	ldr	r1, [pc, #60]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005102:	f000 f825 	bl	8005150 <HAL_RCC_GetSysClockFreq>
 8005106:	4602      	mov	r2, r0
 8005108:	4b0c      	ldr	r3, [pc, #48]	@ (800513c <HAL_RCC_ClockConfig+0x264>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	091b      	lsrs	r3, r3, #4
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	490c      	ldr	r1, [pc, #48]	@ (8005144 <HAL_RCC_ClockConfig+0x26c>)
 8005114:	5ccb      	ldrb	r3, [r1, r3]
 8005116:	f003 031f 	and.w	r3, r3, #31
 800511a:	fa22 f303 	lsr.w	r3, r2, r3
 800511e:	4a0a      	ldr	r2, [pc, #40]	@ (8005148 <HAL_RCC_ClockConfig+0x270>)
 8005120:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005122:	4b0a      	ldr	r3, [pc, #40]	@ (800514c <HAL_RCC_ClockConfig+0x274>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4618      	mov	r0, r3
 8005128:	f7fc ffac 	bl	8002084 <HAL_InitTick>
 800512c:	4603      	mov	r3, r0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3718      	adds	r7, #24
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	40022000 	.word	0x40022000
 800513c:	40021000 	.word	0x40021000
 8005140:	04c4b400 	.word	0x04c4b400
 8005144:	0800cb4c 	.word	0x0800cb4c
 8005148:	20000000 	.word	0x20000000
 800514c:	20000008 	.word	0x20000008

08005150 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005150:	b480      	push	{r7}
 8005152:	b087      	sub	sp, #28
 8005154:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005156:	4b2c      	ldr	r3, [pc, #176]	@ (8005208 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f003 030c 	and.w	r3, r3, #12
 800515e:	2b04      	cmp	r3, #4
 8005160:	d102      	bne.n	8005168 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005162:	4b2a      	ldr	r3, [pc, #168]	@ (800520c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005164:	613b      	str	r3, [r7, #16]
 8005166:	e047      	b.n	80051f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005168:	4b27      	ldr	r3, [pc, #156]	@ (8005208 <HAL_RCC_GetSysClockFreq+0xb8>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f003 030c 	and.w	r3, r3, #12
 8005170:	2b08      	cmp	r3, #8
 8005172:	d102      	bne.n	800517a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005174:	4b26      	ldr	r3, [pc, #152]	@ (8005210 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005176:	613b      	str	r3, [r7, #16]
 8005178:	e03e      	b.n	80051f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800517a:	4b23      	ldr	r3, [pc, #140]	@ (8005208 <HAL_RCC_GetSysClockFreq+0xb8>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f003 030c 	and.w	r3, r3, #12
 8005182:	2b0c      	cmp	r3, #12
 8005184:	d136      	bne.n	80051f4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005186:	4b20      	ldr	r3, [pc, #128]	@ (8005208 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	f003 0303 	and.w	r3, r3, #3
 800518e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005190:	4b1d      	ldr	r3, [pc, #116]	@ (8005208 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	091b      	lsrs	r3, r3, #4
 8005196:	f003 030f 	and.w	r3, r3, #15
 800519a:	3301      	adds	r3, #1
 800519c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b03      	cmp	r3, #3
 80051a2:	d10c      	bne.n	80051be <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005210 <HAL_RCC_GetSysClockFreq+0xc0>)
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ac:	4a16      	ldr	r2, [pc, #88]	@ (8005208 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051ae:	68d2      	ldr	r2, [r2, #12]
 80051b0:	0a12      	lsrs	r2, r2, #8
 80051b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051b6:	fb02 f303 	mul.w	r3, r2, r3
 80051ba:	617b      	str	r3, [r7, #20]
      break;
 80051bc:	e00c      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051be:	4a13      	ldr	r2, [pc, #76]	@ (800520c <HAL_RCC_GetSysClockFreq+0xbc>)
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c6:	4a10      	ldr	r2, [pc, #64]	@ (8005208 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051c8:	68d2      	ldr	r2, [r2, #12]
 80051ca:	0a12      	lsrs	r2, r2, #8
 80051cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051d0:	fb02 f303 	mul.w	r3, r2, r3
 80051d4:	617b      	str	r3, [r7, #20]
      break;
 80051d6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005208 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	0e5b      	lsrs	r3, r3, #25
 80051de:	f003 0303 	and.w	r3, r3, #3
 80051e2:	3301      	adds	r3, #1
 80051e4:	005b      	lsls	r3, r3, #1
 80051e6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f0:	613b      	str	r3, [r7, #16]
 80051f2:	e001      	b.n	80051f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80051f8:	693b      	ldr	r3, [r7, #16]
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	371c      	adds	r7, #28
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	40021000 	.word	0x40021000
 800520c:	00f42400 	.word	0x00f42400
 8005210:	007a1200 	.word	0x007a1200

08005214 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005214:	b480      	push	{r7}
 8005216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005218:	4b03      	ldr	r3, [pc, #12]	@ (8005228 <HAL_RCC_GetHCLKFreq+0x14>)
 800521a:	681b      	ldr	r3, [r3, #0]
}
 800521c:	4618      	mov	r0, r3
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	20000000 	.word	0x20000000

0800522c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005230:	f7ff fff0 	bl	8005214 <HAL_RCC_GetHCLKFreq>
 8005234:	4602      	mov	r2, r0
 8005236:	4b06      	ldr	r3, [pc, #24]	@ (8005250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	0a1b      	lsrs	r3, r3, #8
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	4904      	ldr	r1, [pc, #16]	@ (8005254 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005242:	5ccb      	ldrb	r3, [r1, r3]
 8005244:	f003 031f 	and.w	r3, r3, #31
 8005248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800524c:	4618      	mov	r0, r3
 800524e:	bd80      	pop	{r7, pc}
 8005250:	40021000 	.word	0x40021000
 8005254:	0800cb5c 	.word	0x0800cb5c

08005258 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800525c:	f7ff ffda 	bl	8005214 <HAL_RCC_GetHCLKFreq>
 8005260:	4602      	mov	r2, r0
 8005262:	4b06      	ldr	r3, [pc, #24]	@ (800527c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	0adb      	lsrs	r3, r3, #11
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	4904      	ldr	r1, [pc, #16]	@ (8005280 <HAL_RCC_GetPCLK2Freq+0x28>)
 800526e:	5ccb      	ldrb	r3, [r1, r3]
 8005270:	f003 031f 	and.w	r3, r3, #31
 8005274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005278:	4618      	mov	r0, r3
 800527a:	bd80      	pop	{r7, pc}
 800527c:	40021000 	.word	0x40021000
 8005280:	0800cb5c 	.word	0x0800cb5c

08005284 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005284:	b480      	push	{r7}
 8005286:	b087      	sub	sp, #28
 8005288:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800528a:	4b1e      	ldr	r3, [pc, #120]	@ (8005304 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005294:	4b1b      	ldr	r3, [pc, #108]	@ (8005304 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	091b      	lsrs	r3, r3, #4
 800529a:	f003 030f 	and.w	r3, r3, #15
 800529e:	3301      	adds	r3, #1
 80052a0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	2b03      	cmp	r3, #3
 80052a6:	d10c      	bne.n	80052c2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052a8:	4a17      	ldr	r2, [pc, #92]	@ (8005308 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b0:	4a14      	ldr	r2, [pc, #80]	@ (8005304 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052b2:	68d2      	ldr	r2, [r2, #12]
 80052b4:	0a12      	lsrs	r2, r2, #8
 80052b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052ba:	fb02 f303 	mul.w	r3, r2, r3
 80052be:	617b      	str	r3, [r7, #20]
    break;
 80052c0:	e00c      	b.n	80052dc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052c2:	4a12      	ldr	r2, [pc, #72]	@ (800530c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ca:	4a0e      	ldr	r2, [pc, #56]	@ (8005304 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052cc:	68d2      	ldr	r2, [r2, #12]
 80052ce:	0a12      	lsrs	r2, r2, #8
 80052d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052d4:	fb02 f303 	mul.w	r3, r2, r3
 80052d8:	617b      	str	r3, [r7, #20]
    break;
 80052da:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80052dc:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	0e5b      	lsrs	r3, r3, #25
 80052e2:	f003 0303 	and.w	r3, r3, #3
 80052e6:	3301      	adds	r3, #1
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80052f6:	687b      	ldr	r3, [r7, #4]
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	371c      	adds	r7, #28
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr
 8005304:	40021000 	.word	0x40021000
 8005308:	007a1200 	.word	0x007a1200
 800530c:	00f42400 	.word	0x00f42400

08005310 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005318:	2300      	movs	r3, #0
 800531a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800531c:	2300      	movs	r3, #0
 800531e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 8098 	beq.w	800545e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800532e:	2300      	movs	r3, #0
 8005330:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005332:	4b43      	ldr	r3, [pc, #268]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10d      	bne.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800533e:	4b40      	ldr	r3, [pc, #256]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005342:	4a3f      	ldr	r2, [pc, #252]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005348:	6593      	str	r3, [r2, #88]	@ 0x58
 800534a:	4b3d      	ldr	r3, [pc, #244]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800534c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800534e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005352:	60bb      	str	r3, [r7, #8]
 8005354:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005356:	2301      	movs	r3, #1
 8005358:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800535a:	4b3a      	ldr	r3, [pc, #232]	@ (8005444 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a39      	ldr	r2, [pc, #228]	@ (8005444 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005364:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005366:	f7fc fed9 	bl	800211c <HAL_GetTick>
 800536a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800536c:	e009      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800536e:	f7fc fed5 	bl	800211c <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d902      	bls.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	74fb      	strb	r3, [r7, #19]
        break;
 8005380:	e005      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005382:	4b30      	ldr	r3, [pc, #192]	@ (8005444 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0ef      	beq.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800538e:	7cfb      	ldrb	r3, [r7, #19]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d159      	bne.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005394:	4b2a      	ldr	r3, [pc, #168]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800539a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800539e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d01e      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053aa:	697a      	ldr	r2, [r7, #20]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d019      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053b0:	4b23      	ldr	r3, [pc, #140]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053bc:	4b20      	ldr	r3, [pc, #128]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053dc:	4a18      	ldr	r2, [pc, #96]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d016      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ee:	f7fc fe95 	bl	800211c <HAL_GetTick>
 80053f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053f4:	e00b      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f6:	f7fc fe91 	bl	800211c <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005404:	4293      	cmp	r3, r2
 8005406:	d902      	bls.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	74fb      	strb	r3, [r7, #19]
            break;
 800540c:	e006      	b.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800540e:	4b0c      	ldr	r3, [pc, #48]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d0ec      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800541c:	7cfb      	ldrb	r3, [r7, #19]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10b      	bne.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005422:	4b07      	ldr	r3, [pc, #28]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005428:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005430:	4903      	ldr	r1, [pc, #12]	@ (8005440 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005432:	4313      	orrs	r3, r2
 8005434:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005438:	e008      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800543a:	7cfb      	ldrb	r3, [r7, #19]
 800543c:	74bb      	strb	r3, [r7, #18]
 800543e:	e005      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005440:	40021000 	.word	0x40021000
 8005444:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005448:	7cfb      	ldrb	r3, [r7, #19]
 800544a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800544c:	7c7b      	ldrb	r3, [r7, #17]
 800544e:	2b01      	cmp	r3, #1
 8005450:	d105      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005452:	4ba7      	ldr	r3, [pc, #668]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005456:	4aa6      	ldr	r2, [pc, #664]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005458:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800545c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800546a:	4ba1      	ldr	r3, [pc, #644]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005470:	f023 0203 	bic.w	r2, r3, #3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	499d      	ldr	r1, [pc, #628]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800547a:	4313      	orrs	r3, r2
 800547c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0302 	and.w	r3, r3, #2
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00a      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800548c:	4b98      	ldr	r3, [pc, #608]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800548e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005492:	f023 020c 	bic.w	r2, r3, #12
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	4995      	ldr	r1, [pc, #596]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800549c:	4313      	orrs	r3, r2
 800549e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0304 	and.w	r3, r3, #4
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00a      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054ae:	4b90      	ldr	r3, [pc, #576]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	498c      	ldr	r1, [pc, #560]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0308 	and.w	r3, r3, #8
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00a      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054d0:	4b87      	ldr	r3, [pc, #540]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	4984      	ldr	r1, [pc, #528]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0310 	and.w	r3, r3, #16
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00a      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80054f2:	4b7f      	ldr	r3, [pc, #508]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	497b      	ldr	r1, [pc, #492]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005502:	4313      	orrs	r3, r2
 8005504:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0320 	and.w	r3, r3, #32
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00a      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005514:	4b76      	ldr	r3, [pc, #472]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	4973      	ldr	r1, [pc, #460]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005524:	4313      	orrs	r3, r2
 8005526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005536:	4b6e      	ldr	r3, [pc, #440]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	69db      	ldr	r3, [r3, #28]
 8005544:	496a      	ldr	r1, [pc, #424]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005546:	4313      	orrs	r3, r2
 8005548:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00a      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005558:	4b65      	ldr	r3, [pc, #404]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800555a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800555e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	4962      	ldr	r1, [pc, #392]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005568:	4313      	orrs	r3, r2
 800556a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00a      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800557a:	4b5d      	ldr	r3, [pc, #372]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800557c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005580:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005588:	4959      	ldr	r1, [pc, #356]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800558a:	4313      	orrs	r3, r2
 800558c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00a      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800559c:	4b54      	ldr	r3, [pc, #336]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800559e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055a2:	f023 0203 	bic.w	r2, r3, #3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055aa:	4951      	ldr	r1, [pc, #324]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d00a      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055be:	4b4c      	ldr	r3, [pc, #304]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055cc:	4948      	ldr	r1, [pc, #288]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d015      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055e0:	4b43      	ldr	r3, [pc, #268]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ee:	4940      	ldr	r1, [pc, #256]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055fe:	d105      	bne.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005600:	4b3b      	ldr	r3, [pc, #236]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	4a3a      	ldr	r2, [pc, #232]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005606:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800560a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005614:	2b00      	cmp	r3, #0
 8005616:	d015      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005618:	4b35      	ldr	r3, [pc, #212]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800561a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005626:	4932      	ldr	r1, [pc, #200]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005628:	4313      	orrs	r3, r2
 800562a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005632:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005636:	d105      	bne.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005638:	4b2d      	ldr	r3, [pc, #180]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	4a2c      	ldr	r2, [pc, #176]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800563e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005642:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d015      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005650:	4b27      	ldr	r3, [pc, #156]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005656:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565e:	4924      	ldr	r1, [pc, #144]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005660:	4313      	orrs	r3, r2
 8005662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800566e:	d105      	bne.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005670:	4b1f      	ldr	r3, [pc, #124]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	4a1e      	ldr	r2, [pc, #120]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800567a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005684:	2b00      	cmp	r3, #0
 8005686:	d015      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005688:	4b19      	ldr	r3, [pc, #100]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800568a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800568e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005696:	4916      	ldr	r1, [pc, #88]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005698:	4313      	orrs	r3, r2
 800569a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056a6:	d105      	bne.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056a8:	4b11      	ldr	r3, [pc, #68]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	4a10      	ldr	r2, [pc, #64]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d019      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056c0:	4b0b      	ldr	r3, [pc, #44]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ce:	4908      	ldr	r1, [pc, #32]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056de:	d109      	bne.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056e0:	4b03      	ldr	r3, [pc, #12]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	4a02      	ldr	r2, [pc, #8]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056ea:	60d3      	str	r3, [r2, #12]
 80056ec:	e002      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80056ee:	bf00      	nop
 80056f0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d015      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005700:	4b29      	ldr	r3, [pc, #164]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005706:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800570e:	4926      	ldr	r1, [pc, #152]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005710:	4313      	orrs	r3, r2
 8005712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800571a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800571e:	d105      	bne.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005720:	4b21      	ldr	r3, [pc, #132]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	4a20      	ldr	r2, [pc, #128]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005726:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800572a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d015      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005738:	4b1b      	ldr	r3, [pc, #108]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800573a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005746:	4918      	ldr	r1, [pc, #96]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005748:	4313      	orrs	r3, r2
 800574a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005756:	d105      	bne.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005758:	4b13      	ldr	r3, [pc, #76]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	4a12      	ldr	r2, [pc, #72]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800575e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005762:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d015      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005770:	4b0d      	ldr	r3, [pc, #52]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005772:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005776:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800577e:	490a      	ldr	r1, [pc, #40]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005780:	4313      	orrs	r3, r2
 8005782:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800578a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800578e:	d105      	bne.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005790:	4b05      	ldr	r3, [pc, #20]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	4a04      	ldr	r2, [pc, #16]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800579a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800579c:	7cbb      	ldrb	r3, [r7, #18]
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3718      	adds	r7, #24
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	40021000 	.word	0x40021000

080057ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e09d      	b.n	80058fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d108      	bne.n	80057d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057ce:	d009      	beq.n	80057e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	61da      	str	r2, [r3, #28]
 80057d6:	e005      	b.n	80057e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d106      	bne.n	8005804 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f7fb f930 	bl	8000a64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2202      	movs	r2, #2
 8005808:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800581a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005824:	d902      	bls.n	800582c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	e002      	b.n	8005832 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800582c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005830:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800583a:	d007      	beq.n	800584c <HAL_SPI_Init+0xa0>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005844:	d002      	beq.n	800584c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800585c:	431a      	orrs	r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	431a      	orrs	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	431a      	orrs	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800587a:	431a      	orrs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	69db      	ldr	r3, [r3, #28]
 8005880:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005884:	431a      	orrs	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800588e:	ea42 0103 	orr.w	r1, r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005896:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	0c1b      	lsrs	r3, r3, #16
 80058a8:	f003 0204 	and.w	r2, r3, #4
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b0:	f003 0310 	and.w	r3, r3, #16
 80058b4:	431a      	orrs	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058ba:	f003 0308 	and.w	r3, r3, #8
 80058be:	431a      	orrs	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80058c8:	ea42 0103 	orr.w	r1, r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	430a      	orrs	r2, r1
 80058d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	69da      	ldr	r2, [r3, #28]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b088      	sub	sp, #32
 8005906:	af00      	add	r7, sp, #0
 8005908:	60f8      	str	r0, [r7, #12]
 800590a:	60b9      	str	r1, [r7, #8]
 800590c:	603b      	str	r3, [r7, #0]
 800590e:	4613      	mov	r3, r2
 8005910:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005912:	f7fc fc03 	bl	800211c <HAL_GetTick>
 8005916:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005918:	88fb      	ldrh	r3, [r7, #6]
 800591a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b01      	cmp	r3, #1
 8005926:	d001      	beq.n	800592c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005928:	2302      	movs	r3, #2
 800592a:	e15c      	b.n	8005be6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d002      	beq.n	8005938 <HAL_SPI_Transmit+0x36>
 8005932:	88fb      	ldrh	r3, [r7, #6]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e154      	b.n	8005be6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005942:	2b01      	cmp	r3, #1
 8005944:	d101      	bne.n	800594a <HAL_SPI_Transmit+0x48>
 8005946:	2302      	movs	r3, #2
 8005948:	e14d      	b.n	8005be6 <HAL_SPI_Transmit+0x2e4>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2203      	movs	r2, #3
 8005956:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	88fa      	ldrh	r2, [r7, #6]
 800596a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	88fa      	ldrh	r2, [r7, #6]
 8005970:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2200      	movs	r2, #0
 800598c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800599c:	d10f      	bne.n	80059be <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c8:	2b40      	cmp	r3, #64	@ 0x40
 80059ca:	d007      	beq.n	80059dc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059e4:	d952      	bls.n	8005a8c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d002      	beq.n	80059f4 <HAL_SPI_Transmit+0xf2>
 80059ee:	8b7b      	ldrh	r3, [r7, #26]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d145      	bne.n	8005a80 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f8:	881a      	ldrh	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a04:	1c9a      	adds	r2, r3, #2
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	3b01      	subs	r3, #1
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a18:	e032      	b.n	8005a80 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f003 0302 	and.w	r3, r3, #2
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d112      	bne.n	8005a4e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2c:	881a      	ldrh	r2, [r3, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a38:	1c9a      	adds	r2, r3, #2
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b01      	subs	r3, #1
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a4c:	e018      	b.n	8005a80 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a4e:	f7fc fb65 	bl	800211c <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d803      	bhi.n	8005a66 <HAL_SPI_Transmit+0x164>
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a64:	d102      	bne.n	8005a6c <HAL_SPI_Transmit+0x16a>
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d109      	bne.n	8005a80 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e0b2      	b.n	8005be6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1c7      	bne.n	8005a1a <HAL_SPI_Transmit+0x118>
 8005a8a:	e083      	b.n	8005b94 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d002      	beq.n	8005a9a <HAL_SPI_Transmit+0x198>
 8005a94:	8b7b      	ldrh	r3, [r7, #26]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d177      	bne.n	8005b8a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d912      	bls.n	8005aca <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa8:	881a      	ldrh	r2, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab4:	1c9a      	adds	r2, r3, #2
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	3b02      	subs	r3, #2
 8005ac2:	b29a      	uxth	r2, r3
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ac8:	e05f      	b.n	8005b8a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	330c      	adds	r3, #12
 8005ad4:	7812      	ldrb	r2, [r2, #0]
 8005ad6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005adc:	1c5a      	adds	r2, r3, #1
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005af0:	e04b      	b.n	8005b8a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f003 0302 	and.w	r3, r3, #2
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d12b      	bne.n	8005b58 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d912      	bls.n	8005b30 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0e:	881a      	ldrh	r2, [r3, #0]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b1a:	1c9a      	adds	r2, r3, #2
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	3b02      	subs	r3, #2
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b2e:	e02c      	b.n	8005b8a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	330c      	adds	r3, #12
 8005b3a:	7812      	ldrb	r2, [r2, #0]
 8005b3c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b42:	1c5a      	adds	r2, r3, #1
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b56:	e018      	b.n	8005b8a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b58:	f7fc fae0 	bl	800211c <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d803      	bhi.n	8005b70 <HAL_SPI_Transmit+0x26e>
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b6e:	d102      	bne.n	8005b76 <HAL_SPI_Transmit+0x274>
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d109      	bne.n	8005b8a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e02d      	b.n	8005be6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1ae      	bne.n	8005af2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b94:	69fa      	ldr	r2, [r7, #28]
 8005b96:	6839      	ldr	r1, [r7, #0]
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f000 fb65 	bl	8006268 <SPI_EndRxTxTransaction>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d002      	beq.n	8005baa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10a      	bne.n	8005bc8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	617b      	str	r3, [r7, #20]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	617b      	str	r3, [r7, #20]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	617b      	str	r3, [r7, #20]
 8005bc6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d001      	beq.n	8005be4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e000      	b.n	8005be6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005be4:	2300      	movs	r3, #0
  }
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3720      	adds	r7, #32
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b08a      	sub	sp, #40	@ 0x28
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	60f8      	str	r0, [r7, #12]
 8005bf6:	60b9      	str	r1, [r7, #8]
 8005bf8:	607a      	str	r2, [r7, #4]
 8005bfa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c00:	f7fc fa8c 	bl	800211c <HAL_GetTick>
 8005c04:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c0c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005c14:	887b      	ldrh	r3, [r7, #2]
 8005c16:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005c18:	887b      	ldrh	r3, [r7, #2]
 8005c1a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c1c:	7ffb      	ldrb	r3, [r7, #31]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d00c      	beq.n	8005c3c <HAL_SPI_TransmitReceive+0x4e>
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c28:	d106      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d102      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x4a>
 8005c32:	7ffb      	ldrb	r3, [r7, #31]
 8005c34:	2b04      	cmp	r3, #4
 8005c36:	d001      	beq.n	8005c3c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005c38:	2302      	movs	r3, #2
 8005c3a:	e1f3      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <HAL_SPI_TransmitReceive+0x60>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <HAL_SPI_TransmitReceive+0x60>
 8005c48:	887b      	ldrh	r3, [r7, #2]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e1e8      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d101      	bne.n	8005c60 <HAL_SPI_TransmitReceive+0x72>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e1e1      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	2b04      	cmp	r3, #4
 8005c72:	d003      	beq.n	8005c7c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2205      	movs	r2, #5
 8005c78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	887a      	ldrh	r2, [r7, #2]
 8005c8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	887a      	ldrh	r2, [r7, #2]
 8005c94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	887a      	ldrh	r2, [r7, #2]
 8005ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	887a      	ldrh	r2, [r7, #2]
 8005ca8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005cbe:	d802      	bhi.n	8005cc6 <HAL_SPI_TransmitReceive+0xd8>
 8005cc0:	8abb      	ldrh	r3, [r7, #20]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d908      	bls.n	8005cd8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005cd4:	605a      	str	r2, [r3, #4]
 8005cd6:	e007      	b.n	8005ce8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ce6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf2:	2b40      	cmp	r3, #64	@ 0x40
 8005cf4:	d007      	beq.n	8005d06 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d0e:	f240 8083 	bls.w	8005e18 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d002      	beq.n	8005d20 <HAL_SPI_TransmitReceive+0x132>
 8005d1a:	8afb      	ldrh	r3, [r7, #22]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d16f      	bne.n	8005e00 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d24:	881a      	ldrh	r2, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d30:	1c9a      	adds	r2, r3, #2
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d44:	e05c      	b.n	8005e00 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d11b      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x19e>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d016      	beq.n	8005d8c <HAL_SPI_TransmitReceive+0x19e>
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d113      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d68:	881a      	ldrh	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d74:	1c9a      	adds	r2, r3, #2
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d11c      	bne.n	8005dd4 <HAL_SPI_TransmitReceive+0x1e6>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d016      	beq.n	8005dd4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db0:	b292      	uxth	r2, r2
 8005db2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db8:	1c9a      	adds	r2, r3, #2
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005dd4:	f7fc f9a2 	bl	800211c <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	6a3b      	ldr	r3, [r7, #32]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d80d      	bhi.n	8005e00 <HAL_SPI_TransmitReceive+0x212>
 8005de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dea:	d009      	beq.n	8005e00 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e111      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d19d      	bne.n	8005d46 <HAL_SPI_TransmitReceive+0x158>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d197      	bne.n	8005d46 <HAL_SPI_TransmitReceive+0x158>
 8005e16:	e0e5      	b.n	8005fe4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d003      	beq.n	8005e28 <HAL_SPI_TransmitReceive+0x23a>
 8005e20:	8afb      	ldrh	r3, [r7, #22]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	f040 80d1 	bne.w	8005fca <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d912      	bls.n	8005e58 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e36:	881a      	ldrh	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e42:	1c9a      	adds	r2, r3, #2
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	3b02      	subs	r3, #2
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e56:	e0b8      	b.n	8005fca <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	330c      	adds	r3, #12
 8005e62:	7812      	ldrb	r2, [r2, #0]
 8005e64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e6a:	1c5a      	adds	r2, r3, #1
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	3b01      	subs	r3, #1
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e7e:	e0a4      	b.n	8005fca <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d134      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x30a>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d02f      	beq.n	8005ef8 <HAL_SPI_TransmitReceive+0x30a>
 8005e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d12c      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d912      	bls.n	8005ece <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eac:	881a      	ldrh	r2, [r3, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb8:	1c9a      	adds	r2, r3, #2
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	3b02      	subs	r3, #2
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ecc:	e012      	b.n	8005ef4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	330c      	adds	r3, #12
 8005ed8:	7812      	ldrb	r2, [r2, #0]
 8005eda:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee0:	1c5a      	adds	r2, r3, #1
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	3b01      	subs	r3, #1
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 0301 	and.w	r3, r3, #1
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d148      	bne.n	8005f98 <HAL_SPI_TransmitReceive+0x3aa>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d042      	beq.n	8005f98 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d923      	bls.n	8005f66 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68da      	ldr	r2, [r3, #12]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f28:	b292      	uxth	r2, r2
 8005f2a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f30:	1c9a      	adds	r2, r3, #2
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	3b02      	subs	r3, #2
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d81f      	bhi.n	8005f94 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685a      	ldr	r2, [r3, #4]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f62:	605a      	str	r2, [r3, #4]
 8005f64:	e016      	b.n	8005f94 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f103 020c 	add.w	r2, r3, #12
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f72:	7812      	ldrb	r2, [r2, #0]
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7c:	1c5a      	adds	r2, r3, #1
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f94:	2301      	movs	r3, #1
 8005f96:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f98:	f7fc f8c0 	bl	800211c <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d803      	bhi.n	8005fb0 <HAL_SPI_TransmitReceive+0x3c2>
 8005fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fae:	d102      	bne.n	8005fb6 <HAL_SPI_TransmitReceive+0x3c8>
 8005fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d109      	bne.n	8005fca <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e02c      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f47f af55 	bne.w	8005e80 <HAL_SPI_TransmitReceive+0x292>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f47f af4e 	bne.w	8005e80 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fe4:	6a3a      	ldr	r2, [r7, #32]
 8005fe6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f000 f93d 	bl	8006268 <SPI_EndRxTxTransaction>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d008      	beq.n	8006006 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e00e      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800601a:	2b00      	cmp	r3, #0
 800601c:	d001      	beq.n	8006022 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e000      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006022:	2300      	movs	r3, #0
  }
}
 8006024:	4618      	mov	r0, r3
 8006026:	3728      	adds	r7, #40	@ 0x28
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b088      	sub	sp, #32
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	603b      	str	r3, [r7, #0]
 8006038:	4613      	mov	r3, r2
 800603a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800603c:	f7fc f86e 	bl	800211c <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006044:	1a9b      	subs	r3, r3, r2
 8006046:	683a      	ldr	r2, [r7, #0]
 8006048:	4413      	add	r3, r2
 800604a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800604c:	f7fc f866 	bl	800211c <HAL_GetTick>
 8006050:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006052:	4b39      	ldr	r3, [pc, #228]	@ (8006138 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	015b      	lsls	r3, r3, #5
 8006058:	0d1b      	lsrs	r3, r3, #20
 800605a:	69fa      	ldr	r2, [r7, #28]
 800605c:	fb02 f303 	mul.w	r3, r2, r3
 8006060:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006062:	e054      	b.n	800610e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606a:	d050      	beq.n	800610e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800606c:	f7fc f856 	bl	800211c <HAL_GetTick>
 8006070:	4602      	mov	r2, r0
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	69fa      	ldr	r2, [r7, #28]
 8006078:	429a      	cmp	r2, r3
 800607a:	d902      	bls.n	8006082 <SPI_WaitFlagStateUntilTimeout+0x56>
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d13d      	bne.n	80060fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006090:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800609a:	d111      	bne.n	80060c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060a4:	d004      	beq.n	80060b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060ae:	d107      	bne.n	80060c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060c8:	d10f      	bne.n	80060ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060d8:	601a      	str	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e017      	b.n	800612e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d101      	bne.n	8006108 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006104:	2300      	movs	r3, #0
 8006106:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	3b01      	subs	r3, #1
 800610c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689a      	ldr	r2, [r3, #8]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	4013      	ands	r3, r2
 8006118:	68ba      	ldr	r2, [r7, #8]
 800611a:	429a      	cmp	r2, r3
 800611c:	bf0c      	ite	eq
 800611e:	2301      	moveq	r3, #1
 8006120:	2300      	movne	r3, #0
 8006122:	b2db      	uxtb	r3, r3
 8006124:	461a      	mov	r2, r3
 8006126:	79fb      	ldrb	r3, [r7, #7]
 8006128:	429a      	cmp	r2, r3
 800612a:	d19b      	bne.n	8006064 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3720      	adds	r7, #32
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	20000000 	.word	0x20000000

0800613c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08a      	sub	sp, #40	@ 0x28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800614a:	2300      	movs	r3, #0
 800614c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800614e:	f7fb ffe5 	bl	800211c <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	4413      	add	r3, r2
 800615c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800615e:	f7fb ffdd 	bl	800211c <HAL_GetTick>
 8006162:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	330c      	adds	r3, #12
 800616a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800616c:	4b3d      	ldr	r3, [pc, #244]	@ (8006264 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	4613      	mov	r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	4413      	add	r3, r2
 8006176:	00da      	lsls	r2, r3, #3
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	0d1b      	lsrs	r3, r3, #20
 800617c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800617e:	fb02 f303 	mul.w	r3, r2, r3
 8006182:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006184:	e060      	b.n	8006248 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800618c:	d107      	bne.n	800619e <SPI_WaitFifoStateUntilTimeout+0x62>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d104      	bne.n	800619e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	b2db      	uxtb	r3, r3
 800619a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800619c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a4:	d050      	beq.n	8006248 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061a6:	f7fb ffb9 	bl	800211c <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	6a3b      	ldr	r3, [r7, #32]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d902      	bls.n	80061bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80061b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d13d      	bne.n	8006238 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80061ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061d4:	d111      	bne.n	80061fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061de:	d004      	beq.n	80061ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061e8:	d107      	bne.n	80061fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006202:	d10f      	bne.n	8006224 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006212:	601a      	str	r2, [r3, #0]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006222:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e010      	b.n	800625a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800623e:	2300      	movs	r3, #0
 8006240:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	3b01      	subs	r3, #1
 8006246:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	689a      	ldr	r2, [r3, #8]
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	4013      	ands	r3, r2
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	429a      	cmp	r2, r3
 8006256:	d196      	bne.n	8006186 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3728      	adds	r7, #40	@ 0x28
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	20000000 	.word	0x20000000

08006268 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b086      	sub	sp, #24
 800626c:	af02      	add	r7, sp, #8
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2200      	movs	r2, #0
 800627c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006280:	68f8      	ldr	r0, [r7, #12]
 8006282:	f7ff ff5b 	bl	800613c <SPI_WaitFifoStateUntilTimeout>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d007      	beq.n	800629c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006290:	f043 0220 	orr.w	r2, r3, #32
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e027      	b.n	80062ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	9300      	str	r3, [sp, #0]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	2200      	movs	r2, #0
 80062a4:	2180      	movs	r1, #128	@ 0x80
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f7ff fec0 	bl	800602c <SPI_WaitFlagStateUntilTimeout>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d007      	beq.n	80062c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062b6:	f043 0220 	orr.w	r2, r3, #32
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e014      	b.n	80062ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80062ce:	68f8      	ldr	r0, [r7, #12]
 80062d0:	f7ff ff34 	bl	800613c <SPI_WaitFifoStateUntilTimeout>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d007      	beq.n	80062ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062de:	f043 0220 	orr.w	r2, r3, #32
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e000      	b.n	80062ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b082      	sub	sp, #8
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e042      	b.n	800638c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800630c:	2b00      	cmp	r3, #0
 800630e:	d106      	bne.n	800631e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f7fa fc03 	bl	8000b24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2224      	movs	r2, #36	@ 0x24
 8006322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0201 	bic.w	r2, r2, #1
 8006334:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f001 f81c 	bl	800737c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 fd1d 	bl	8006d84 <UART_SetConfig>
 800634a:	4603      	mov	r3, r0
 800634c:	2b01      	cmp	r3, #1
 800634e:	d101      	bne.n	8006354 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e01b      	b.n	800638c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006362:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689a      	ldr	r2, [r3, #8]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006372:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f042 0201 	orr.w	r2, r2, #1
 8006382:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f001 f89b 	bl	80074c0 <UART_CheckIdleState>
 800638a:	4603      	mov	r3, r0
}
 800638c:	4618      	mov	r0, r3
 800638e:	3708      	adds	r7, #8
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b08a      	sub	sp, #40	@ 0x28
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	4613      	mov	r3, r2
 80063a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a8:	2b20      	cmp	r3, #32
 80063aa:	d167      	bne.n	800647c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d002      	beq.n	80063b8 <HAL_UART_Transmit_DMA+0x24>
 80063b2:	88fb      	ldrh	r3, [r7, #6]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d101      	bne.n	80063bc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e060      	b.n	800647e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	88fa      	ldrh	r2, [r7, #6]
 80063c6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	88fa      	ldrh	r2, [r7, #6]
 80063ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2221      	movs	r2, #33	@ 0x21
 80063de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d028      	beq.n	800643c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063ee:	4a26      	ldr	r2, [pc, #152]	@ (8006488 <HAL_UART_Transmit_DMA+0xf4>)
 80063f0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063f6:	4a25      	ldr	r2, [pc, #148]	@ (800648c <HAL_UART_Transmit_DMA+0xf8>)
 80063f8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063fe:	4a24      	ldr	r2, [pc, #144]	@ (8006490 <HAL_UART_Transmit_DMA+0xfc>)
 8006400:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006406:	2200      	movs	r2, #0
 8006408:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006412:	4619      	mov	r1, r3
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	3328      	adds	r3, #40	@ 0x28
 800641a:	461a      	mov	r2, r3
 800641c:	88fb      	ldrh	r3, [r7, #6]
 800641e:	f7fc f863 	bl	80024e8 <HAL_DMA_Start_IT>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d009      	beq.n	800643c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2210      	movs	r2, #16
 800642c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2220      	movs	r2, #32
 8006434:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e020      	b.n	800647e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2240      	movs	r2, #64	@ 0x40
 8006442:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	3308      	adds	r3, #8
 800644a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	e853 3f00 	ldrex	r3, [r3]
 8006452:	613b      	str	r3, [r7, #16]
   return(result);
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800645a:	627b      	str	r3, [r7, #36]	@ 0x24
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	3308      	adds	r3, #8
 8006462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006464:	623a      	str	r2, [r7, #32]
 8006466:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006468:	69f9      	ldr	r1, [r7, #28]
 800646a:	6a3a      	ldr	r2, [r7, #32]
 800646c:	e841 2300 	strex	r3, r2, [r1]
 8006470:	61bb      	str	r3, [r7, #24]
   return(result);
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1e5      	bne.n	8006444 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006478:	2300      	movs	r3, #0
 800647a:	e000      	b.n	800647e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800647c:	2302      	movs	r3, #2
  }
}
 800647e:	4618      	mov	r0, r3
 8006480:	3728      	adds	r7, #40	@ 0x28
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	0800798b 	.word	0x0800798b
 800648c:	08007a25 	.word	0x08007a25
 8006490:	08007bab 	.word	0x08007bab

08006494 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b0a0      	sub	sp, #128	@ 0x80
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064a4:	e853 3f00 	ldrex	r3, [r3]
 80064a8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80064aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80064ac:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80064b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	461a      	mov	r2, r3
 80064b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80064ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064bc:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064be:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80064c0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80064c2:	e841 2300 	strex	r3, r2, [r1]
 80064c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80064c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1e6      	bne.n	800649c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3308      	adds	r3, #8
 80064d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064d8:	e853 3f00 	ldrex	r3, [r3]
 80064dc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80064de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064e0:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 80064e4:	f023 0301 	bic.w	r3, r3, #1
 80064e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3308      	adds	r3, #8
 80064f0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80064f2:	657a      	str	r2, [r7, #84]	@ 0x54
 80064f4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80064f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80064fa:	e841 2300 	strex	r3, r2, [r1]
 80064fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006500:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1e3      	bne.n	80064ce <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800650a:	2b01      	cmp	r3, #1
 800650c:	d118      	bne.n	8006540 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006516:	e853 3f00 	ldrex	r3, [r3]
 800651a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800651c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651e:	f023 0310 	bic.w	r3, r3, #16
 8006522:	677b      	str	r3, [r7, #116]	@ 0x74
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	461a      	mov	r2, r3
 800652a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800652c:	643b      	str	r3, [r7, #64]	@ 0x40
 800652e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006530:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006532:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006534:	e841 2300 	strex	r3, r2, [r1]
 8006538:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800653a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1e6      	bne.n	800650e <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800654a:	2b80      	cmp	r3, #128	@ 0x80
 800654c:	d137      	bne.n	80065be <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	3308      	adds	r3, #8
 8006554:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	e853 3f00 	ldrex	r3, [r3]
 800655c:	61fb      	str	r3, [r7, #28]
   return(result);
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006564:	673b      	str	r3, [r7, #112]	@ 0x70
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	3308      	adds	r3, #8
 800656c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800656e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006570:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006572:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006574:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006576:	e841 2300 	strex	r3, r2, [r1]
 800657a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800657c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1e5      	bne.n	800654e <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006586:	2b00      	cmp	r3, #0
 8006588:	d019      	beq.n	80065be <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800658e:	2200      	movs	r2, #0
 8006590:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006596:	4618      	mov	r0, r3
 8006598:	f7fc f821 	bl	80025de <HAL_DMA_Abort>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00d      	beq.n	80065be <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fc f988 	bl	80028bc <HAL_DMA_GetError>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b20      	cmp	r3, #32
 80065b0:	d105      	bne.n	80065be <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2210      	movs	r2, #16
 80065b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e073      	b.n	80066a6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c8:	2b40      	cmp	r3, #64	@ 0x40
 80065ca:	d13b      	bne.n	8006644 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	3308      	adds	r3, #8
 80065d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	e853 3f00 	ldrex	r3, [r3]
 80065da:	60bb      	str	r3, [r7, #8]
   return(result);
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3308      	adds	r3, #8
 80065ea:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80065ec:	61ba      	str	r2, [r7, #24]
 80065ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f0:	6979      	ldr	r1, [r7, #20]
 80065f2:	69ba      	ldr	r2, [r7, #24]
 80065f4:	e841 2300 	strex	r3, r2, [r1]
 80065f8:	613b      	str	r3, [r7, #16]
   return(result);
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1e5      	bne.n	80065cc <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006606:	2b00      	cmp	r3, #0
 8006608:	d01c      	beq.n	8006644 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006610:	2200      	movs	r2, #0
 8006612:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800661a:	4618      	mov	r0, r3
 800661c:	f7fb ffdf 	bl	80025de <HAL_DMA_Abort>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00e      	beq.n	8006644 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800662c:	4618      	mov	r0, r3
 800662e:	f7fc f945 	bl	80028bc <HAL_DMA_GetError>
 8006632:	4603      	mov	r3, r0
 8006634:	2b20      	cmp	r3, #32
 8006636:	d105      	bne.n	8006644 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2210      	movs	r2, #16
 800663c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e030      	b.n	80066a6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	220f      	movs	r2, #15
 800665a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006664:	d107      	bne.n	8006676 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	699a      	ldr	r2, [r3, #24]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f042 0210 	orr.w	r2, r2, #16
 8006674:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	699a      	ldr	r2, [r3, #24]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f042 0208 	orr.w	r2, r2, #8
 8006684:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2220      	movs	r2, #32
 800668a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2220      	movs	r2, #32
 8006692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3780      	adds	r7, #128	@ 0x80
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b0ba      	sub	sp, #232	@ 0xe8
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	69db      	ldr	r3, [r3, #28]
 80066be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80066d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80066da:	f640 030f 	movw	r3, #2063	@ 0x80f
 80066de:	4013      	ands	r3, r2
 80066e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80066e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d11b      	bne.n	8006724 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80066ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066f0:	f003 0320 	and.w	r3, r3, #32
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d015      	beq.n	8006724 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80066f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066fc:	f003 0320 	and.w	r3, r3, #32
 8006700:	2b00      	cmp	r3, #0
 8006702:	d105      	bne.n	8006710 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006704:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006708:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800670c:	2b00      	cmp	r3, #0
 800670e:	d009      	beq.n	8006724 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006714:	2b00      	cmp	r3, #0
 8006716:	f000 8300 	beq.w	8006d1a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	4798      	blx	r3
      }
      return;
 8006722:	e2fa      	b.n	8006d1a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006724:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 8123 	beq.w	8006974 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800672e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006732:	4b8d      	ldr	r3, [pc, #564]	@ (8006968 <HAL_UART_IRQHandler+0x2b8>)
 8006734:	4013      	ands	r3, r2
 8006736:	2b00      	cmp	r3, #0
 8006738:	d106      	bne.n	8006748 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800673a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800673e:	4b8b      	ldr	r3, [pc, #556]	@ (800696c <HAL_UART_IRQHandler+0x2bc>)
 8006740:	4013      	ands	r3, r2
 8006742:	2b00      	cmp	r3, #0
 8006744:	f000 8116 	beq.w	8006974 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800674c:	f003 0301 	and.w	r3, r3, #1
 8006750:	2b00      	cmp	r3, #0
 8006752:	d011      	beq.n	8006778 <HAL_UART_IRQHandler+0xc8>
 8006754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00b      	beq.n	8006778 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2201      	movs	r2, #1
 8006766:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800676e:	f043 0201 	orr.w	r2, r3, #1
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800677c:	f003 0302 	and.w	r3, r3, #2
 8006780:	2b00      	cmp	r3, #0
 8006782:	d011      	beq.n	80067a8 <HAL_UART_IRQHandler+0xf8>
 8006784:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00b      	beq.n	80067a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2202      	movs	r2, #2
 8006796:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800679e:	f043 0204 	orr.w	r2, r3, #4
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80067a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ac:	f003 0304 	and.w	r3, r3, #4
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d011      	beq.n	80067d8 <HAL_UART_IRQHandler+0x128>
 80067b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00b      	beq.n	80067d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2204      	movs	r2, #4
 80067c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ce:	f043 0202 	orr.w	r2, r3, #2
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80067d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067dc:	f003 0308 	and.w	r3, r3, #8
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d017      	beq.n	8006814 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80067e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067e8:	f003 0320 	and.w	r3, r3, #32
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d105      	bne.n	80067fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80067f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80067f4:	4b5c      	ldr	r3, [pc, #368]	@ (8006968 <HAL_UART_IRQHandler+0x2b8>)
 80067f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d00b      	beq.n	8006814 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2208      	movs	r2, #8
 8006802:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800680a:	f043 0208 	orr.w	r2, r3, #8
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006818:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800681c:	2b00      	cmp	r3, #0
 800681e:	d012      	beq.n	8006846 <HAL_UART_IRQHandler+0x196>
 8006820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006824:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00c      	beq.n	8006846 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006834:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800683c:	f043 0220 	orr.w	r2, r3, #32
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684c:	2b00      	cmp	r3, #0
 800684e:	f000 8266 	beq.w	8006d1e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006856:	f003 0320 	and.w	r3, r3, #32
 800685a:	2b00      	cmp	r3, #0
 800685c:	d013      	beq.n	8006886 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800685e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006862:	f003 0320 	and.w	r3, r3, #32
 8006866:	2b00      	cmp	r3, #0
 8006868:	d105      	bne.n	8006876 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800686a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800686e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006872:	2b00      	cmp	r3, #0
 8006874:	d007      	beq.n	8006886 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800687a:	2b00      	cmp	r3, #0
 800687c:	d003      	beq.n	8006886 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800688c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800689a:	2b40      	cmp	r3, #64	@ 0x40
 800689c:	d005      	beq.n	80068aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800689e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d054      	beq.n	8006954 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f001 f807 	bl	80078be <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ba:	2b40      	cmp	r3, #64	@ 0x40
 80068bc:	d146      	bne.n	800694c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3308      	adds	r3, #8
 80068c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068cc:	e853 3f00 	ldrex	r3, [r3]
 80068d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80068d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3308      	adds	r3, #8
 80068e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80068ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80068f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068fa:	e841 2300 	strex	r3, r2, [r1]
 80068fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006902:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1d9      	bne.n	80068be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006910:	2b00      	cmp	r3, #0
 8006912:	d017      	beq.n	8006944 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800691a:	4a15      	ldr	r2, [pc, #84]	@ (8006970 <HAL_UART_IRQHandler+0x2c0>)
 800691c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006924:	4618      	mov	r0, r3
 8006926:	f7fb feb3 	bl	8002690 <HAL_DMA_Abort_IT>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d019      	beq.n	8006964 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800693e:	4610      	mov	r0, r2
 8006940:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006942:	e00f      	b.n	8006964 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 fa13 	bl	8006d70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800694a:	e00b      	b.n	8006964 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 fa0f 	bl	8006d70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006952:	e007      	b.n	8006964 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 fa0b 	bl	8006d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006962:	e1dc      	b.n	8006d1e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006964:	bf00      	nop
    return;
 8006966:	e1da      	b.n	8006d1e <HAL_UART_IRQHandler+0x66e>
 8006968:	10000001 	.word	0x10000001
 800696c:	04000120 	.word	0x04000120
 8006970:	08007c2b 	.word	0x08007c2b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006978:	2b01      	cmp	r3, #1
 800697a:	f040 8170 	bne.w	8006c5e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800697e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006982:	f003 0310 	and.w	r3, r3, #16
 8006986:	2b00      	cmp	r3, #0
 8006988:	f000 8169 	beq.w	8006c5e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800698c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006990:	f003 0310 	and.w	r3, r3, #16
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 8162 	beq.w	8006c5e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2210      	movs	r2, #16
 80069a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ac:	2b40      	cmp	r3, #64	@ 0x40
 80069ae:	f040 80d8 	bne.w	8006b62 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 80af 	beq.w	8006b28 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80069d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069d4:	429a      	cmp	r2, r3
 80069d6:	f080 80a7 	bcs.w	8006b28 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0320 	and.w	r3, r3, #32
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	f040 8087 	bne.w	8006b06 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a04:	e853 3f00 	ldrex	r3, [r3]
 8006a08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006a26:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a32:	e841 2300 	strex	r3, r2, [r1]
 8006a36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1da      	bne.n	80069f8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3308      	adds	r3, #8
 8006a48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a4c:	e853 3f00 	ldrex	r3, [r3]
 8006a50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a54:	f023 0301 	bic.w	r3, r3, #1
 8006a58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	3308      	adds	r3, #8
 8006a62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a72:	e841 2300 	strex	r3, r2, [r1]
 8006a76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1e1      	bne.n	8006a42 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	3308      	adds	r3, #8
 8006a84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	3308      	adds	r3, #8
 8006a9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006aa2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006aa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006aa8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006aaa:	e841 2300 	strex	r3, r2, [r1]
 8006aae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006ab0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1e3      	bne.n	8006a7e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006acc:	e853 3f00 	ldrex	r3, [r3]
 8006ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ad2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ad4:	f023 0310 	bic.w	r3, r3, #16
 8006ad8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ae6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ae8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006aec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006aee:	e841 2300 	strex	r3, r2, [r1]
 8006af2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006af4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1e4      	bne.n	8006ac4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fb fd6c 	bl	80025de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2202      	movs	r2, #2
 8006b0a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f7fa fd1d 	bl	8001560 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006b26:	e0fc      	b.n	8006d22 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b32:	429a      	cmp	r2, r3
 8006b34:	f040 80f5 	bne.w	8006d22 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0320 	and.w	r3, r3, #32
 8006b46:	2b20      	cmp	r3, #32
 8006b48:	f040 80eb 	bne.w	8006d22 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2202      	movs	r2, #2
 8006b50:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b58:	4619      	mov	r1, r3
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f7fa fd00 	bl	8001560 <HAL_UARTEx_RxEventCallback>
      return;
 8006b60:	e0df      	b.n	8006d22 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f000 80d1 	beq.w	8006d26 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006b84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f000 80cc 	beq.w	8006d26 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b96:	e853 3f00 	ldrex	r3, [r3]
 8006b9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ba2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	461a      	mov	r2, r3
 8006bac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006bb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006bb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bb8:	e841 2300 	strex	r3, r2, [r1]
 8006bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d1e4      	bne.n	8006b8e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	3308      	adds	r3, #8
 8006bca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bce:	e853 3f00 	ldrex	r3, [r3]
 8006bd2:	623b      	str	r3, [r7, #32]
   return(result);
 8006bd4:	6a3b      	ldr	r3, [r7, #32]
 8006bd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bda:	f023 0301 	bic.w	r3, r3, #1
 8006bde:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3308      	adds	r3, #8
 8006be8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006bec:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bf4:	e841 2300 	strex	r3, r2, [r1]
 8006bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1e1      	bne.n	8006bc4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2220      	movs	r2, #32
 8006c04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	e853 3f00 	ldrex	r3, [r3]
 8006c20:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f023 0310 	bic.w	r3, r3, #16
 8006c28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	461a      	mov	r2, r3
 8006c32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006c36:	61fb      	str	r3, [r7, #28]
 8006c38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3a:	69b9      	ldr	r1, [r7, #24]
 8006c3c:	69fa      	ldr	r2, [r7, #28]
 8006c3e:	e841 2300 	strex	r3, r2, [r1]
 8006c42:	617b      	str	r3, [r7, #20]
   return(result);
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1e4      	bne.n	8006c14 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c54:	4619      	mov	r1, r3
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7fa fc82 	bl	8001560 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c5c:	e063      	b.n	8006d26 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00e      	beq.n	8006c88 <HAL_UART_IRQHandler+0x5d8>
 8006c6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d008      	beq.n	8006c88 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006c7e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f001 f80f 	bl	8007ca4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c86:	e051      	b.n	8006d2c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d014      	beq.n	8006cbe <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d105      	bne.n	8006cac <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006ca0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ca4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d008      	beq.n	8006cbe <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d03a      	beq.n	8006d2a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	4798      	blx	r3
    }
    return;
 8006cbc:	e035      	b.n	8006d2a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d009      	beq.n	8006cde <HAL_UART_IRQHandler+0x62e>
 8006cca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d003      	beq.n	8006cde <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 ffb9 	bl	8007c4e <UART_EndTransmit_IT>
    return;
 8006cdc:	e026      	b.n	8006d2c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006cde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ce2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d009      	beq.n	8006cfe <HAL_UART_IRQHandler+0x64e>
 8006cea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d003      	beq.n	8006cfe <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 ffe8 	bl	8007ccc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006cfc:	e016      	b.n	8006d2c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d010      	beq.n	8006d2c <HAL_UART_IRQHandler+0x67c>
 8006d0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	da0c      	bge.n	8006d2c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 ffd0 	bl	8007cb8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d18:	e008      	b.n	8006d2c <HAL_UART_IRQHandler+0x67c>
      return;
 8006d1a:	bf00      	nop
 8006d1c:	e006      	b.n	8006d2c <HAL_UART_IRQHandler+0x67c>
    return;
 8006d1e:	bf00      	nop
 8006d20:	e004      	b.n	8006d2c <HAL_UART_IRQHandler+0x67c>
      return;
 8006d22:	bf00      	nop
 8006d24:	e002      	b.n	8006d2c <HAL_UART_IRQHandler+0x67c>
      return;
 8006d26:	bf00      	nop
 8006d28:	e000      	b.n	8006d2c <HAL_UART_IRQHandler+0x67c>
    return;
 8006d2a:	bf00      	nop
  }
}
 8006d2c:	37e8      	adds	r7, #232	@ 0xe8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop

08006d34 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d88:	b08c      	sub	sp, #48	@ 0x30
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	689a      	ldr	r2, [r3, #8]
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	691b      	ldr	r3, [r3, #16]
 8006d9c:	431a      	orrs	r2, r3
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	431a      	orrs	r2, r3
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	69db      	ldr	r3, [r3, #28]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	4baa      	ldr	r3, [pc, #680]	@ (800705c <UART_SetConfig+0x2d8>)
 8006db4:	4013      	ands	r3, r2
 8006db6:	697a      	ldr	r2, [r7, #20]
 8006db8:	6812      	ldr	r2, [r2, #0]
 8006dba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006dbc:	430b      	orrs	r3, r1
 8006dbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	68da      	ldr	r2, [r3, #12]
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	430a      	orrs	r2, r1
 8006dd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a9f      	ldr	r2, [pc, #636]	@ (8007060 <UART_SetConfig+0x2dc>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d004      	beq.n	8006df0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	6a1b      	ldr	r3, [r3, #32]
 8006dea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dec:	4313      	orrs	r3, r2
 8006dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006dfa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006dfe:	697a      	ldr	r2, [r7, #20]
 8006e00:	6812      	ldr	r2, [r2, #0]
 8006e02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e04:	430b      	orrs	r3, r1
 8006e06:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e0e:	f023 010f 	bic.w	r1, r3, #15
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	430a      	orrs	r2, r1
 8006e1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a90      	ldr	r2, [pc, #576]	@ (8007064 <UART_SetConfig+0x2e0>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d125      	bne.n	8006e74 <UART_SetConfig+0xf0>
 8006e28:	4b8f      	ldr	r3, [pc, #572]	@ (8007068 <UART_SetConfig+0x2e4>)
 8006e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e2e:	f003 0303 	and.w	r3, r3, #3
 8006e32:	2b03      	cmp	r3, #3
 8006e34:	d81a      	bhi.n	8006e6c <UART_SetConfig+0xe8>
 8006e36:	a201      	add	r2, pc, #4	@ (adr r2, 8006e3c <UART_SetConfig+0xb8>)
 8006e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3c:	08006e4d 	.word	0x08006e4d
 8006e40:	08006e5d 	.word	0x08006e5d
 8006e44:	08006e55 	.word	0x08006e55
 8006e48:	08006e65 	.word	0x08006e65
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e52:	e116      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006e54:	2302      	movs	r3, #2
 8006e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e5a:	e112      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006e5c:	2304      	movs	r3, #4
 8006e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e62:	e10e      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006e64:	2308      	movs	r3, #8
 8006e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e6a:	e10a      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006e6c:	2310      	movs	r3, #16
 8006e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e72:	e106      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a7c      	ldr	r2, [pc, #496]	@ (800706c <UART_SetConfig+0x2e8>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d138      	bne.n	8006ef0 <UART_SetConfig+0x16c>
 8006e7e:	4b7a      	ldr	r3, [pc, #488]	@ (8007068 <UART_SetConfig+0x2e4>)
 8006e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e84:	f003 030c 	and.w	r3, r3, #12
 8006e88:	2b0c      	cmp	r3, #12
 8006e8a:	d82d      	bhi.n	8006ee8 <UART_SetConfig+0x164>
 8006e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e94 <UART_SetConfig+0x110>)
 8006e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e92:	bf00      	nop
 8006e94:	08006ec9 	.word	0x08006ec9
 8006e98:	08006ee9 	.word	0x08006ee9
 8006e9c:	08006ee9 	.word	0x08006ee9
 8006ea0:	08006ee9 	.word	0x08006ee9
 8006ea4:	08006ed9 	.word	0x08006ed9
 8006ea8:	08006ee9 	.word	0x08006ee9
 8006eac:	08006ee9 	.word	0x08006ee9
 8006eb0:	08006ee9 	.word	0x08006ee9
 8006eb4:	08006ed1 	.word	0x08006ed1
 8006eb8:	08006ee9 	.word	0x08006ee9
 8006ebc:	08006ee9 	.word	0x08006ee9
 8006ec0:	08006ee9 	.word	0x08006ee9
 8006ec4:	08006ee1 	.word	0x08006ee1
 8006ec8:	2300      	movs	r3, #0
 8006eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ece:	e0d8      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ed6:	e0d4      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006ed8:	2304      	movs	r3, #4
 8006eda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ede:	e0d0      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006ee0:	2308      	movs	r3, #8
 8006ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ee6:	e0cc      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006ee8:	2310      	movs	r3, #16
 8006eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eee:	e0c8      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a5e      	ldr	r2, [pc, #376]	@ (8007070 <UART_SetConfig+0x2ec>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d125      	bne.n	8006f46 <UART_SetConfig+0x1c2>
 8006efa:	4b5b      	ldr	r3, [pc, #364]	@ (8007068 <UART_SetConfig+0x2e4>)
 8006efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f00:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006f04:	2b30      	cmp	r3, #48	@ 0x30
 8006f06:	d016      	beq.n	8006f36 <UART_SetConfig+0x1b2>
 8006f08:	2b30      	cmp	r3, #48	@ 0x30
 8006f0a:	d818      	bhi.n	8006f3e <UART_SetConfig+0x1ba>
 8006f0c:	2b20      	cmp	r3, #32
 8006f0e:	d00a      	beq.n	8006f26 <UART_SetConfig+0x1a2>
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	d814      	bhi.n	8006f3e <UART_SetConfig+0x1ba>
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d002      	beq.n	8006f1e <UART_SetConfig+0x19a>
 8006f18:	2b10      	cmp	r3, #16
 8006f1a:	d008      	beq.n	8006f2e <UART_SetConfig+0x1aa>
 8006f1c:	e00f      	b.n	8006f3e <UART_SetConfig+0x1ba>
 8006f1e:	2300      	movs	r3, #0
 8006f20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f24:	e0ad      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f26:	2302      	movs	r3, #2
 8006f28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f2c:	e0a9      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f2e:	2304      	movs	r3, #4
 8006f30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f34:	e0a5      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f36:	2308      	movs	r3, #8
 8006f38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f3c:	e0a1      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f3e:	2310      	movs	r3, #16
 8006f40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f44:	e09d      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8007074 <UART_SetConfig+0x2f0>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d125      	bne.n	8006f9c <UART_SetConfig+0x218>
 8006f50:	4b45      	ldr	r3, [pc, #276]	@ (8007068 <UART_SetConfig+0x2e4>)
 8006f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f5c:	d016      	beq.n	8006f8c <UART_SetConfig+0x208>
 8006f5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f60:	d818      	bhi.n	8006f94 <UART_SetConfig+0x210>
 8006f62:	2b80      	cmp	r3, #128	@ 0x80
 8006f64:	d00a      	beq.n	8006f7c <UART_SetConfig+0x1f8>
 8006f66:	2b80      	cmp	r3, #128	@ 0x80
 8006f68:	d814      	bhi.n	8006f94 <UART_SetConfig+0x210>
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d002      	beq.n	8006f74 <UART_SetConfig+0x1f0>
 8006f6e:	2b40      	cmp	r3, #64	@ 0x40
 8006f70:	d008      	beq.n	8006f84 <UART_SetConfig+0x200>
 8006f72:	e00f      	b.n	8006f94 <UART_SetConfig+0x210>
 8006f74:	2300      	movs	r3, #0
 8006f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f7a:	e082      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f82:	e07e      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f84:	2304      	movs	r3, #4
 8006f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f8a:	e07a      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f8c:	2308      	movs	r3, #8
 8006f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f92:	e076      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f94:	2310      	movs	r3, #16
 8006f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f9a:	e072      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a35      	ldr	r2, [pc, #212]	@ (8007078 <UART_SetConfig+0x2f4>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d12a      	bne.n	8006ffc <UART_SetConfig+0x278>
 8006fa6:	4b30      	ldr	r3, [pc, #192]	@ (8007068 <UART_SetConfig+0x2e4>)
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fb4:	d01a      	beq.n	8006fec <UART_SetConfig+0x268>
 8006fb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fba:	d81b      	bhi.n	8006ff4 <UART_SetConfig+0x270>
 8006fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fc0:	d00c      	beq.n	8006fdc <UART_SetConfig+0x258>
 8006fc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fc6:	d815      	bhi.n	8006ff4 <UART_SetConfig+0x270>
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d003      	beq.n	8006fd4 <UART_SetConfig+0x250>
 8006fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fd0:	d008      	beq.n	8006fe4 <UART_SetConfig+0x260>
 8006fd2:	e00f      	b.n	8006ff4 <UART_SetConfig+0x270>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fda:	e052      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fe2:	e04e      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006fe4:	2304      	movs	r3, #4
 8006fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fea:	e04a      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006fec:	2308      	movs	r3, #8
 8006fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ff2:	e046      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006ff4:	2310      	movs	r3, #16
 8006ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ffa:	e042      	b.n	8007082 <UART_SetConfig+0x2fe>
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a17      	ldr	r2, [pc, #92]	@ (8007060 <UART_SetConfig+0x2dc>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d13a      	bne.n	800707c <UART_SetConfig+0x2f8>
 8007006:	4b18      	ldr	r3, [pc, #96]	@ (8007068 <UART_SetConfig+0x2e4>)
 8007008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007010:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007014:	d01a      	beq.n	800704c <UART_SetConfig+0x2c8>
 8007016:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800701a:	d81b      	bhi.n	8007054 <UART_SetConfig+0x2d0>
 800701c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007020:	d00c      	beq.n	800703c <UART_SetConfig+0x2b8>
 8007022:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007026:	d815      	bhi.n	8007054 <UART_SetConfig+0x2d0>
 8007028:	2b00      	cmp	r3, #0
 800702a:	d003      	beq.n	8007034 <UART_SetConfig+0x2b0>
 800702c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007030:	d008      	beq.n	8007044 <UART_SetConfig+0x2c0>
 8007032:	e00f      	b.n	8007054 <UART_SetConfig+0x2d0>
 8007034:	2300      	movs	r3, #0
 8007036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800703a:	e022      	b.n	8007082 <UART_SetConfig+0x2fe>
 800703c:	2302      	movs	r3, #2
 800703e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007042:	e01e      	b.n	8007082 <UART_SetConfig+0x2fe>
 8007044:	2304      	movs	r3, #4
 8007046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800704a:	e01a      	b.n	8007082 <UART_SetConfig+0x2fe>
 800704c:	2308      	movs	r3, #8
 800704e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007052:	e016      	b.n	8007082 <UART_SetConfig+0x2fe>
 8007054:	2310      	movs	r3, #16
 8007056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800705a:	e012      	b.n	8007082 <UART_SetConfig+0x2fe>
 800705c:	cfff69f3 	.word	0xcfff69f3
 8007060:	40008000 	.word	0x40008000
 8007064:	40013800 	.word	0x40013800
 8007068:	40021000 	.word	0x40021000
 800706c:	40004400 	.word	0x40004400
 8007070:	40004800 	.word	0x40004800
 8007074:	40004c00 	.word	0x40004c00
 8007078:	40005000 	.word	0x40005000
 800707c:	2310      	movs	r3, #16
 800707e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4aae      	ldr	r2, [pc, #696]	@ (8007340 <UART_SetConfig+0x5bc>)
 8007088:	4293      	cmp	r3, r2
 800708a:	f040 8097 	bne.w	80071bc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800708e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007092:	2b08      	cmp	r3, #8
 8007094:	d823      	bhi.n	80070de <UART_SetConfig+0x35a>
 8007096:	a201      	add	r2, pc, #4	@ (adr r2, 800709c <UART_SetConfig+0x318>)
 8007098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800709c:	080070c1 	.word	0x080070c1
 80070a0:	080070df 	.word	0x080070df
 80070a4:	080070c9 	.word	0x080070c9
 80070a8:	080070df 	.word	0x080070df
 80070ac:	080070cf 	.word	0x080070cf
 80070b0:	080070df 	.word	0x080070df
 80070b4:	080070df 	.word	0x080070df
 80070b8:	080070df 	.word	0x080070df
 80070bc:	080070d7 	.word	0x080070d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070c0:	f7fe f8b4 	bl	800522c <HAL_RCC_GetPCLK1Freq>
 80070c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070c6:	e010      	b.n	80070ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070c8:	4b9e      	ldr	r3, [pc, #632]	@ (8007344 <UART_SetConfig+0x5c0>)
 80070ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80070cc:	e00d      	b.n	80070ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070ce:	f7fe f83f 	bl	8005150 <HAL_RCC_GetSysClockFreq>
 80070d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070d4:	e009      	b.n	80070ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80070dc:	e005      	b.n	80070ea <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80070de:	2300      	movs	r3, #0
 80070e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80070e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80070ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 8130 	beq.w	8007352 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f6:	4a94      	ldr	r2, [pc, #592]	@ (8007348 <UART_SetConfig+0x5c4>)
 80070f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070fc:	461a      	mov	r2, r3
 80070fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007100:	fbb3 f3f2 	udiv	r3, r3, r2
 8007104:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	685a      	ldr	r2, [r3, #4]
 800710a:	4613      	mov	r3, r2
 800710c:	005b      	lsls	r3, r3, #1
 800710e:	4413      	add	r3, r2
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	429a      	cmp	r2, r3
 8007114:	d305      	bcc.n	8007122 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	429a      	cmp	r2, r3
 8007120:	d903      	bls.n	800712a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007128:	e113      	b.n	8007352 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800712a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712c:	2200      	movs	r2, #0
 800712e:	60bb      	str	r3, [r7, #8]
 8007130:	60fa      	str	r2, [r7, #12]
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007136:	4a84      	ldr	r2, [pc, #528]	@ (8007348 <UART_SetConfig+0x5c4>)
 8007138:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800713c:	b29b      	uxth	r3, r3
 800713e:	2200      	movs	r2, #0
 8007140:	603b      	str	r3, [r7, #0]
 8007142:	607a      	str	r2, [r7, #4]
 8007144:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007148:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800714c:	f7f9 f8c0 	bl	80002d0 <__aeabi_uldivmod>
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	4610      	mov	r0, r2
 8007156:	4619      	mov	r1, r3
 8007158:	f04f 0200 	mov.w	r2, #0
 800715c:	f04f 0300 	mov.w	r3, #0
 8007160:	020b      	lsls	r3, r1, #8
 8007162:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007166:	0202      	lsls	r2, r0, #8
 8007168:	6979      	ldr	r1, [r7, #20]
 800716a:	6849      	ldr	r1, [r1, #4]
 800716c:	0849      	lsrs	r1, r1, #1
 800716e:	2000      	movs	r0, #0
 8007170:	460c      	mov	r4, r1
 8007172:	4605      	mov	r5, r0
 8007174:	eb12 0804 	adds.w	r8, r2, r4
 8007178:	eb43 0905 	adc.w	r9, r3, r5
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	469a      	mov	sl, r3
 8007184:	4693      	mov	fp, r2
 8007186:	4652      	mov	r2, sl
 8007188:	465b      	mov	r3, fp
 800718a:	4640      	mov	r0, r8
 800718c:	4649      	mov	r1, r9
 800718e:	f7f9 f89f 	bl	80002d0 <__aeabi_uldivmod>
 8007192:	4602      	mov	r2, r0
 8007194:	460b      	mov	r3, r1
 8007196:	4613      	mov	r3, r2
 8007198:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071a0:	d308      	bcc.n	80071b4 <UART_SetConfig+0x430>
 80071a2:	6a3b      	ldr	r3, [r7, #32]
 80071a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071a8:	d204      	bcs.n	80071b4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	6a3a      	ldr	r2, [r7, #32]
 80071b0:	60da      	str	r2, [r3, #12]
 80071b2:	e0ce      	b.n	8007352 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80071ba:	e0ca      	b.n	8007352 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	69db      	ldr	r3, [r3, #28]
 80071c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071c4:	d166      	bne.n	8007294 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80071c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80071ca:	2b08      	cmp	r3, #8
 80071cc:	d827      	bhi.n	800721e <UART_SetConfig+0x49a>
 80071ce:	a201      	add	r2, pc, #4	@ (adr r2, 80071d4 <UART_SetConfig+0x450>)
 80071d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d4:	080071f9 	.word	0x080071f9
 80071d8:	08007201 	.word	0x08007201
 80071dc:	08007209 	.word	0x08007209
 80071e0:	0800721f 	.word	0x0800721f
 80071e4:	0800720f 	.word	0x0800720f
 80071e8:	0800721f 	.word	0x0800721f
 80071ec:	0800721f 	.word	0x0800721f
 80071f0:	0800721f 	.word	0x0800721f
 80071f4:	08007217 	.word	0x08007217
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071f8:	f7fe f818 	bl	800522c <HAL_RCC_GetPCLK1Freq>
 80071fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80071fe:	e014      	b.n	800722a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007200:	f7fe f82a 	bl	8005258 <HAL_RCC_GetPCLK2Freq>
 8007204:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007206:	e010      	b.n	800722a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007208:	4b4e      	ldr	r3, [pc, #312]	@ (8007344 <UART_SetConfig+0x5c0>)
 800720a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800720c:	e00d      	b.n	800722a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800720e:	f7fd ff9f 	bl	8005150 <HAL_RCC_GetSysClockFreq>
 8007212:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007214:	e009      	b.n	800722a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007216:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800721a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800721c:	e005      	b.n	800722a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800721e:	2300      	movs	r3, #0
 8007220:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007228:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800722a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722c:	2b00      	cmp	r3, #0
 800722e:	f000 8090 	beq.w	8007352 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007236:	4a44      	ldr	r2, [pc, #272]	@ (8007348 <UART_SetConfig+0x5c4>)
 8007238:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800723c:	461a      	mov	r2, r3
 800723e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007240:	fbb3 f3f2 	udiv	r3, r3, r2
 8007244:	005a      	lsls	r2, r3, #1
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	085b      	lsrs	r3, r3, #1
 800724c:	441a      	add	r2, r3
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	fbb2 f3f3 	udiv	r3, r2, r3
 8007256:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007258:	6a3b      	ldr	r3, [r7, #32]
 800725a:	2b0f      	cmp	r3, #15
 800725c:	d916      	bls.n	800728c <UART_SetConfig+0x508>
 800725e:	6a3b      	ldr	r3, [r7, #32]
 8007260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007264:	d212      	bcs.n	800728c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007266:	6a3b      	ldr	r3, [r7, #32]
 8007268:	b29b      	uxth	r3, r3
 800726a:	f023 030f 	bic.w	r3, r3, #15
 800726e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007270:	6a3b      	ldr	r3, [r7, #32]
 8007272:	085b      	lsrs	r3, r3, #1
 8007274:	b29b      	uxth	r3, r3
 8007276:	f003 0307 	and.w	r3, r3, #7
 800727a:	b29a      	uxth	r2, r3
 800727c:	8bfb      	ldrh	r3, [r7, #30]
 800727e:	4313      	orrs	r3, r2
 8007280:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	8bfa      	ldrh	r2, [r7, #30]
 8007288:	60da      	str	r2, [r3, #12]
 800728a:	e062      	b.n	8007352 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007292:	e05e      	b.n	8007352 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007294:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007298:	2b08      	cmp	r3, #8
 800729a:	d828      	bhi.n	80072ee <UART_SetConfig+0x56a>
 800729c:	a201      	add	r2, pc, #4	@ (adr r2, 80072a4 <UART_SetConfig+0x520>)
 800729e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a2:	bf00      	nop
 80072a4:	080072c9 	.word	0x080072c9
 80072a8:	080072d1 	.word	0x080072d1
 80072ac:	080072d9 	.word	0x080072d9
 80072b0:	080072ef 	.word	0x080072ef
 80072b4:	080072df 	.word	0x080072df
 80072b8:	080072ef 	.word	0x080072ef
 80072bc:	080072ef 	.word	0x080072ef
 80072c0:	080072ef 	.word	0x080072ef
 80072c4:	080072e7 	.word	0x080072e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072c8:	f7fd ffb0 	bl	800522c <HAL_RCC_GetPCLK1Freq>
 80072cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072ce:	e014      	b.n	80072fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072d0:	f7fd ffc2 	bl	8005258 <HAL_RCC_GetPCLK2Freq>
 80072d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072d6:	e010      	b.n	80072fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007344 <UART_SetConfig+0x5c0>)
 80072da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072dc:	e00d      	b.n	80072fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072de:	f7fd ff37 	bl	8005150 <HAL_RCC_GetSysClockFreq>
 80072e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072e4:	e009      	b.n	80072fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072ec:	e005      	b.n	80072fa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80072ee:	2300      	movs	r3, #0
 80072f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80072f8:	bf00      	nop
    }

    if (pclk != 0U)
 80072fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d028      	beq.n	8007352 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007304:	4a10      	ldr	r2, [pc, #64]	@ (8007348 <UART_SetConfig+0x5c4>)
 8007306:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800730a:	461a      	mov	r2, r3
 800730c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	085b      	lsrs	r3, r3, #1
 8007318:	441a      	add	r2, r3
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007322:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007324:	6a3b      	ldr	r3, [r7, #32]
 8007326:	2b0f      	cmp	r3, #15
 8007328:	d910      	bls.n	800734c <UART_SetConfig+0x5c8>
 800732a:	6a3b      	ldr	r3, [r7, #32]
 800732c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007330:	d20c      	bcs.n	800734c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007332:	6a3b      	ldr	r3, [r7, #32]
 8007334:	b29a      	uxth	r2, r3
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	60da      	str	r2, [r3, #12]
 800733c:	e009      	b.n	8007352 <UART_SetConfig+0x5ce>
 800733e:	bf00      	nop
 8007340:	40008000 	.word	0x40008000
 8007344:	00f42400 	.word	0x00f42400
 8007348:	0800cb64 	.word	0x0800cb64
      }
      else
      {
        ret = HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	2201      	movs	r2, #1
 8007356:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	2201      	movs	r2, #1
 800735e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	2200      	movs	r2, #0
 8007366:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	2200      	movs	r2, #0
 800736c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800736e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007372:	4618      	mov	r0, r3
 8007374:	3730      	adds	r7, #48	@ 0x30
 8007376:	46bd      	mov	sp, r7
 8007378:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800737c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007388:	f003 0308 	and.w	r3, r3, #8
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00a      	beq.n	80073a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	430a      	orrs	r2, r1
 80073a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073aa:	f003 0301 	and.w	r3, r3, #1
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d00a      	beq.n	80073c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	430a      	orrs	r2, r1
 80073c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073cc:	f003 0302 	and.w	r3, r3, #2
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d00a      	beq.n	80073ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	430a      	orrs	r2, r1
 80073e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ee:	f003 0304 	and.w	r3, r3, #4
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d00a      	beq.n	800740c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	430a      	orrs	r2, r1
 800740a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007410:	f003 0310 	and.w	r3, r3, #16
 8007414:	2b00      	cmp	r3, #0
 8007416:	d00a      	beq.n	800742e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	430a      	orrs	r2, r1
 800742c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007432:	f003 0320 	and.w	r3, r3, #32
 8007436:	2b00      	cmp	r3, #0
 8007438:	d00a      	beq.n	8007450 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	430a      	orrs	r2, r1
 800744e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007458:	2b00      	cmp	r3, #0
 800745a:	d01a      	beq.n	8007492 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	430a      	orrs	r2, r1
 8007470:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800747a:	d10a      	bne.n	8007492 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800749a:	2b00      	cmp	r3, #0
 800749c:	d00a      	beq.n	80074b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	430a      	orrs	r2, r1
 80074b2:	605a      	str	r2, [r3, #4]
  }
}
 80074b4:	bf00      	nop
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b098      	sub	sp, #96	@ 0x60
 80074c4:	af02      	add	r7, sp, #8
 80074c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80074d0:	f7fa fe24 	bl	800211c <HAL_GetTick>
 80074d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0308 	and.w	r3, r3, #8
 80074e0:	2b08      	cmp	r3, #8
 80074e2:	d12f      	bne.n	8007544 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074e8:	9300      	str	r3, [sp, #0]
 80074ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074ec:	2200      	movs	r2, #0
 80074ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f88e 	bl	8007614 <UART_WaitOnFlagUntilTimeout>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d022      	beq.n	8007544 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007506:	e853 3f00 	ldrex	r3, [r3]
 800750a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800750c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800750e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007512:	653b      	str	r3, [r7, #80]	@ 0x50
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800751c:	647b      	str	r3, [r7, #68]	@ 0x44
 800751e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007520:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007522:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007524:	e841 2300 	strex	r3, r2, [r1]
 8007528:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800752a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e6      	bne.n	80074fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2220      	movs	r2, #32
 8007534:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007540:	2303      	movs	r3, #3
 8007542:	e063      	b.n	800760c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 0304 	and.w	r3, r3, #4
 800754e:	2b04      	cmp	r3, #4
 8007550:	d149      	bne.n	80075e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007552:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007556:	9300      	str	r3, [sp, #0]
 8007558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800755a:	2200      	movs	r2, #0
 800755c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 f857 	bl	8007614 <UART_WaitOnFlagUntilTimeout>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d03c      	beq.n	80075e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	e853 3f00 	ldrex	r3, [r3]
 8007578:	623b      	str	r3, [r7, #32]
   return(result);
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007580:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	461a      	mov	r2, r3
 8007588:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800758a:	633b      	str	r3, [r7, #48]	@ 0x30
 800758c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007590:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007592:	e841 2300 	strex	r3, r2, [r1]
 8007596:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1e6      	bne.n	800756c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	3308      	adds	r3, #8
 80075a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	e853 3f00 	ldrex	r3, [r3]
 80075ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f023 0301 	bic.w	r3, r3, #1
 80075b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	3308      	adds	r3, #8
 80075bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075be:	61fa      	str	r2, [r7, #28]
 80075c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c2:	69b9      	ldr	r1, [r7, #24]
 80075c4:	69fa      	ldr	r2, [r7, #28]
 80075c6:	e841 2300 	strex	r3, r2, [r1]
 80075ca:	617b      	str	r3, [r7, #20]
   return(result);
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1e5      	bne.n	800759e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2220      	movs	r2, #32
 80075d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e012      	b.n	800760c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2220      	movs	r2, #32
 80075ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2220      	movs	r2, #32
 80075f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	3758      	adds	r7, #88	@ 0x58
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	603b      	str	r3, [r7, #0]
 8007620:	4613      	mov	r3, r2
 8007622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007624:	e04f      	b.n	80076c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800762c:	d04b      	beq.n	80076c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800762e:	f7fa fd75 	bl	800211c <HAL_GetTick>
 8007632:	4602      	mov	r2, r0
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	69ba      	ldr	r2, [r7, #24]
 800763a:	429a      	cmp	r2, r3
 800763c:	d302      	bcc.n	8007644 <UART_WaitOnFlagUntilTimeout+0x30>
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d101      	bne.n	8007648 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007644:	2303      	movs	r3, #3
 8007646:	e04e      	b.n	80076e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f003 0304 	and.w	r3, r3, #4
 8007652:	2b00      	cmp	r3, #0
 8007654:	d037      	beq.n	80076c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	2b80      	cmp	r3, #128	@ 0x80
 800765a:	d034      	beq.n	80076c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	2b40      	cmp	r3, #64	@ 0x40
 8007660:	d031      	beq.n	80076c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69db      	ldr	r3, [r3, #28]
 8007668:	f003 0308 	and.w	r3, r3, #8
 800766c:	2b08      	cmp	r3, #8
 800766e:	d110      	bne.n	8007692 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2208      	movs	r2, #8
 8007676:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007678:	68f8      	ldr	r0, [r7, #12]
 800767a:	f000 f920 	bl	80078be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2208      	movs	r2, #8
 8007682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e029      	b.n	80076e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	69db      	ldr	r3, [r3, #28]
 8007698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800769c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076a0:	d111      	bne.n	80076c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80076aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	f000 f906 	bl	80078be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2220      	movs	r2, #32
 80076b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2200      	movs	r2, #0
 80076be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e00f      	b.n	80076e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	69da      	ldr	r2, [r3, #28]
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	4013      	ands	r3, r2
 80076d0:	68ba      	ldr	r2, [r7, #8]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	bf0c      	ite	eq
 80076d6:	2301      	moveq	r3, #1
 80076d8:	2300      	movne	r3, #0
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	461a      	mov	r2, r3
 80076de:	79fb      	ldrb	r3, [r7, #7]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d0a0      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076e4:	2300      	movs	r3, #0
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3710      	adds	r7, #16
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
	...

080076f0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b096      	sub	sp, #88	@ 0x58
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	4613      	mov	r3, r2
 80076fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	88fa      	ldrh	r2, [r7, #6]
 8007708:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2200      	movs	r2, #0
 8007710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2222      	movs	r2, #34	@ 0x22
 8007718:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007722:	2b00      	cmp	r3, #0
 8007724:	d02d      	beq.n	8007782 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800772c:	4a40      	ldr	r2, [pc, #256]	@ (8007830 <UART_Start_Receive_DMA+0x140>)
 800772e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007736:	4a3f      	ldr	r2, [pc, #252]	@ (8007834 <UART_Start_Receive_DMA+0x144>)
 8007738:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007740:	4a3d      	ldr	r2, [pc, #244]	@ (8007838 <UART_Start_Receive_DMA+0x148>)
 8007742:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800774a:	2200      	movs	r2, #0
 800774c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	3324      	adds	r3, #36	@ 0x24
 800775a:	4619      	mov	r1, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007760:	461a      	mov	r2, r3
 8007762:	88fb      	ldrh	r3, [r7, #6]
 8007764:	f7fa fec0 	bl	80024e8 <HAL_DMA_Start_IT>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d009      	beq.n	8007782 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2210      	movs	r2, #16
 8007772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2220      	movs	r2, #32
 800777a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	e051      	b.n	8007826 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d018      	beq.n	80077bc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007792:	e853 3f00 	ldrex	r3, [r3]
 8007796:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800779e:	657b      	str	r3, [r7, #84]	@ 0x54
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	461a      	mov	r2, r3
 80077a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077aa:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80077ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077b0:	e841 2300 	strex	r3, r2, [r1]
 80077b4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80077b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1e6      	bne.n	800778a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	3308      	adds	r3, #8
 80077c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c6:	e853 3f00 	ldrex	r3, [r3]
 80077ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ce:	f043 0301 	orr.w	r3, r3, #1
 80077d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	3308      	adds	r3, #8
 80077da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80077dc:	637a      	str	r2, [r7, #52]	@ 0x34
 80077de:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80077e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077e4:	e841 2300 	strex	r3, r2, [r1]
 80077e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80077ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1e5      	bne.n	80077bc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	3308      	adds	r3, #8
 80077f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	e853 3f00 	ldrex	r3, [r3]
 80077fe:	613b      	str	r3, [r7, #16]
   return(result);
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007806:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	3308      	adds	r3, #8
 800780e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007810:	623a      	str	r2, [r7, #32]
 8007812:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007814:	69f9      	ldr	r1, [r7, #28]
 8007816:	6a3a      	ldr	r2, [r7, #32]
 8007818:	e841 2300 	strex	r3, r2, [r1]
 800781c:	61bb      	str	r3, [r7, #24]
   return(result);
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d1e5      	bne.n	80077f0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3758      	adds	r7, #88	@ 0x58
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	08007a41 	.word	0x08007a41
 8007834:	08007b6d 	.word	0x08007b6d
 8007838:	08007bab 	.word	0x08007bab

0800783c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800783c:	b480      	push	{r7}
 800783e:	b08f      	sub	sp, #60	@ 0x3c
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	e853 3f00 	ldrex	r3, [r3]
 8007850:	61fb      	str	r3, [r7, #28]
   return(result);
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007858:	637b      	str	r3, [r7, #52]	@ 0x34
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	461a      	mov	r2, r3
 8007860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007862:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007864:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007866:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007868:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800786a:	e841 2300 	strex	r3, r2, [r1]
 800786e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1e6      	bne.n	8007844 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3308      	adds	r3, #8
 800787c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	e853 3f00 	ldrex	r3, [r3]
 8007884:	60bb      	str	r3, [r7, #8]
   return(result);
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800788c:	633b      	str	r3, [r7, #48]	@ 0x30
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3308      	adds	r3, #8
 8007894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007896:	61ba      	str	r2, [r7, #24]
 8007898:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789a:	6979      	ldr	r1, [r7, #20]
 800789c:	69ba      	ldr	r2, [r7, #24]
 800789e:	e841 2300 	strex	r3, r2, [r1]
 80078a2:	613b      	str	r3, [r7, #16]
   return(result);
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1e5      	bne.n	8007876 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2220      	movs	r2, #32
 80078ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80078b2:	bf00      	nop
 80078b4:	373c      	adds	r7, #60	@ 0x3c
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078be:	b480      	push	{r7}
 80078c0:	b095      	sub	sp, #84	@ 0x54
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078ce:	e853 3f00 	ldrex	r3, [r3]
 80078d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	461a      	mov	r2, r3
 80078e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80078e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078ec:	e841 2300 	strex	r3, r2, [r1]
 80078f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d1e6      	bne.n	80078c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	3308      	adds	r3, #8
 80078fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007900:	6a3b      	ldr	r3, [r7, #32]
 8007902:	e853 3f00 	ldrex	r3, [r3]
 8007906:	61fb      	str	r3, [r7, #28]
   return(result);
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800790e:	f023 0301 	bic.w	r3, r3, #1
 8007912:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	3308      	adds	r3, #8
 800791a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800791c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800791e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007924:	e841 2300 	strex	r3, r2, [r1]
 8007928:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800792a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1e3      	bne.n	80078f8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007934:	2b01      	cmp	r3, #1
 8007936:	d118      	bne.n	800796a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	e853 3f00 	ldrex	r3, [r3]
 8007944:	60bb      	str	r3, [r7, #8]
   return(result);
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	f023 0310 	bic.w	r3, r3, #16
 800794c:	647b      	str	r3, [r7, #68]	@ 0x44
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	461a      	mov	r2, r3
 8007954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007956:	61bb      	str	r3, [r7, #24]
 8007958:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800795a:	6979      	ldr	r1, [r7, #20]
 800795c:	69ba      	ldr	r2, [r7, #24]
 800795e:	e841 2300 	strex	r3, r2, [r1]
 8007962:	613b      	str	r3, [r7, #16]
   return(result);
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d1e6      	bne.n	8007938 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2220      	movs	r2, #32
 800796e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800797e:	bf00      	nop
 8007980:	3754      	adds	r7, #84	@ 0x54
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr

0800798a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800798a:	b580      	push	{r7, lr}
 800798c:	b090      	sub	sp, #64	@ 0x40
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007996:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 0320 	and.w	r3, r3, #32
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d137      	bne.n	8007a16 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80079a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a8:	2200      	movs	r2, #0
 80079aa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80079ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	3308      	adds	r3, #8
 80079b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b8:	e853 3f00 	ldrex	r3, [r3]
 80079bc:	623b      	str	r3, [r7, #32]
   return(result);
 80079be:	6a3b      	ldr	r3, [r7, #32]
 80079c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80079c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	3308      	adds	r3, #8
 80079cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80079d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079d6:	e841 2300 	strex	r3, r2, [r1]
 80079da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1e5      	bne.n	80079ae <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80079e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	e853 3f00 	ldrex	r3, [r3]
 80079ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80079f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	461a      	mov	r2, r3
 80079fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a00:	61fb      	str	r3, [r7, #28]
 8007a02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a04:	69b9      	ldr	r1, [r7, #24]
 8007a06:	69fa      	ldr	r2, [r7, #28]
 8007a08:	e841 2300 	strex	r3, r2, [r1]
 8007a0c:	617b      	str	r3, [r7, #20]
   return(result);
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1e6      	bne.n	80079e2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a14:	e002      	b.n	8007a1c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007a16:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007a18:	f7f9 fdfa 	bl	8001610 <HAL_UART_TxCpltCallback>
}
 8007a1c:	bf00      	nop
 8007a1e:	3740      	adds	r7, #64	@ 0x40
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a30:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f7ff f97e 	bl	8006d34 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a38:	bf00      	nop
 8007a3a:	3710      	adds	r7, #16
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b09c      	sub	sp, #112	@ 0x70
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a4c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 0320 	and.w	r3, r3, #32
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d171      	bne.n	8007b40 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007a5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	461a      	mov	r2, r3
 8007a80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a84:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a8a:	e841 2300 	strex	r3, r2, [r1]
 8007a8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d1e6      	bne.n	8007a64 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	3308      	adds	r3, #8
 8007a9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa0:	e853 3f00 	ldrex	r3, [r3]
 8007aa4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aa8:	f023 0301 	bic.w	r3, r3, #1
 8007aac:	667b      	str	r3, [r7, #100]	@ 0x64
 8007aae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3308      	adds	r3, #8
 8007ab4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007ab6:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ab8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007abc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007abe:	e841 2300 	strex	r3, r2, [r1]
 8007ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1e5      	bne.n	8007a96 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3308      	adds	r3, #8
 8007ad0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad4:	e853 3f00 	ldrex	r3, [r3]
 8007ad8:	623b      	str	r3, [r7, #32]
   return(result);
 8007ada:	6a3b      	ldr	r3, [r7, #32]
 8007adc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ae0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	3308      	adds	r3, #8
 8007ae8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007aea:	633a      	str	r2, [r7, #48]	@ 0x30
 8007aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007af0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e5      	bne.n	8007aca <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007afe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b00:	2220      	movs	r2, #32
 8007b02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d118      	bne.n	8007b40 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	e853 3f00 	ldrex	r3, [r3]
 8007b1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f023 0310 	bic.w	r3, r3, #16
 8007b22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	461a      	mov	r2, r3
 8007b2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b2c:	61fb      	str	r3, [r7, #28]
 8007b2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b30:	69b9      	ldr	r1, [r7, #24]
 8007b32:	69fa      	ldr	r2, [r7, #28]
 8007b34:	e841 2300 	strex	r3, r2, [r1]
 8007b38:	617b      	str	r3, [r7, #20]
   return(result);
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d1e6      	bne.n	8007b0e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b42:	2200      	movs	r2, #0
 8007b44:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d107      	bne.n	8007b5e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b54:	4619      	mov	r1, r3
 8007b56:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007b58:	f7f9 fd02 	bl	8001560 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b5c:	e002      	b.n	8007b64 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007b5e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007b60:	f7ff f8f2 	bl	8006d48 <HAL_UART_RxCpltCallback>
}
 8007b64:	bf00      	nop
 8007b66:	3770      	adds	r7, #112	@ 0x70
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b084      	sub	sp, #16
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b78:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d109      	bne.n	8007b9c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b8e:	085b      	lsrs	r3, r3, #1
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	4619      	mov	r1, r3
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f7f9 fce3 	bl	8001560 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b9a:	e002      	b.n	8007ba2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007b9c:	68f8      	ldr	r0, [r7, #12]
 8007b9e:	f7ff f8dd 	bl	8006d5c <HAL_UART_RxHalfCpltCallback>
}
 8007ba2:	bf00      	nop
 8007ba4:	3710      	adds	r7, #16
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007baa:	b580      	push	{r7, lr}
 8007bac:	b086      	sub	sp, #24
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bb6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bbe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bc6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bd2:	2b80      	cmp	r3, #128	@ 0x80
 8007bd4:	d109      	bne.n	8007bea <UART_DMAError+0x40>
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	2b21      	cmp	r3, #33	@ 0x21
 8007bda:	d106      	bne.n	8007bea <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007be4:	6978      	ldr	r0, [r7, #20]
 8007be6:	f7ff fe29 	bl	800783c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bf4:	2b40      	cmp	r3, #64	@ 0x40
 8007bf6:	d109      	bne.n	8007c0c <UART_DMAError+0x62>
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2b22      	cmp	r3, #34	@ 0x22
 8007bfc:	d106      	bne.n	8007c0c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007c06:	6978      	ldr	r0, [r7, #20]
 8007c08:	f7ff fe59 	bl	80078be <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c12:	f043 0210 	orr.w	r2, r3, #16
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c1c:	6978      	ldr	r0, [r7, #20]
 8007c1e:	f7ff f8a7 	bl	8006d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c22:	bf00      	nop
 8007c24:	3718      	adds	r7, #24
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b084      	sub	sp, #16
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	f7ff f895 	bl	8006d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c46:	bf00      	nop
 8007c48:	3710      	adds	r7, #16
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}

08007c4e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c4e:	b580      	push	{r7, lr}
 8007c50:	b088      	sub	sp, #32
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	e853 3f00 	ldrex	r3, [r3]
 8007c62:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c6a:	61fb      	str	r3, [r7, #28]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	461a      	mov	r2, r3
 8007c72:	69fb      	ldr	r3, [r7, #28]
 8007c74:	61bb      	str	r3, [r7, #24]
 8007c76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6979      	ldr	r1, [r7, #20]
 8007c7a:	69ba      	ldr	r2, [r7, #24]
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	613b      	str	r3, [r7, #16]
   return(result);
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e6      	bne.n	8007c56 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7f9 fcba 	bl	8001610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c9c:	bf00      	nop
 8007c9e:	3720      	adds	r7, #32
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b083      	sub	sp, #12
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007cac:	bf00      	nop
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007cc0:	bf00      	nop
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d101      	bne.n	8007cf6 <HAL_UARTEx_DisableFifoMode+0x16>
 8007cf2:	2302      	movs	r3, #2
 8007cf4:	e027      	b.n	8007d46 <HAL_UARTEx_DisableFifoMode+0x66>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2224      	movs	r2, #36	@ 0x24
 8007d02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f022 0201 	bic.w	r2, r2, #1
 8007d1c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d24:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68fa      	ldr	r2, [r7, #12]
 8007d32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2220      	movs	r2, #32
 8007d38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d44:	2300      	movs	r3, #0
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3714      	adds	r7, #20
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d52:	b580      	push	{r7, lr}
 8007d54:	b084      	sub	sp, #16
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
 8007d5a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d101      	bne.n	8007d6a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d66:	2302      	movs	r3, #2
 8007d68:	e02d      	b.n	8007dc6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2224      	movs	r2, #36	@ 0x24
 8007d76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f022 0201 	bic.w	r2, r2, #1
 8007d90:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	683a      	ldr	r2, [r7, #0]
 8007da2:	430a      	orrs	r2, r1
 8007da4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 f8a4 	bl	8007ef4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2220      	movs	r2, #32
 8007db8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3710      	adds	r7, #16
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}

08007dce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dce:	b580      	push	{r7, lr}
 8007dd0:	b084      	sub	sp, #16
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
 8007dd6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d101      	bne.n	8007de6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007de2:	2302      	movs	r3, #2
 8007de4:	e02d      	b.n	8007e42 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2224      	movs	r2, #36	@ 0x24
 8007df2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f022 0201 	bic.w	r2, r2, #1
 8007e0c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	683a      	ldr	r2, [r7, #0]
 8007e1e:	430a      	orrs	r2, r1
 8007e20:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 f866 	bl	8007ef4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2220      	movs	r2, #32
 8007e34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3710      	adds	r7, #16
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}

08007e4a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b08c      	sub	sp, #48	@ 0x30
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	60f8      	str	r0, [r7, #12]
 8007e52:	60b9      	str	r1, [r7, #8]
 8007e54:	4613      	mov	r3, r2
 8007e56:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e5e:	2b20      	cmp	r3, #32
 8007e60:	d142      	bne.n	8007ee8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d002      	beq.n	8007e6e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8007e68:	88fb      	ldrh	r3, [r7, #6]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e03b      	b.n	8007eea <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2201      	movs	r2, #1
 8007e76:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007e7e:	88fb      	ldrh	r3, [r7, #6]
 8007e80:	461a      	mov	r2, r3
 8007e82:	68b9      	ldr	r1, [r7, #8]
 8007e84:	68f8      	ldr	r0, [r7, #12]
 8007e86:	f7ff fc33 	bl	80076f0 <UART_Start_Receive_DMA>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007e90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d124      	bne.n	8007ee2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d11d      	bne.n	8007edc <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2210      	movs	r2, #16
 8007ea6:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	e853 3f00 	ldrex	r3, [r3]
 8007eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f043 0310 	orr.w	r3, r3, #16
 8007ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ec6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ec8:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eca:	6a39      	ldr	r1, [r7, #32]
 8007ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ece:	e841 2300 	strex	r3, r2, [r1]
 8007ed2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ed4:	69fb      	ldr	r3, [r7, #28]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1e6      	bne.n	8007ea8 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8007eda:	e002      	b.n	8007ee2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007ee2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007ee6:	e000      	b.n	8007eea <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007ee8:	2302      	movs	r3, #2
  }
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3730      	adds	r7, #48	@ 0x30
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
	...

08007ef4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d108      	bne.n	8007f16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007f14:	e031      	b.n	8007f7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007f16:	2308      	movs	r3, #8
 8007f18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007f1a:	2308      	movs	r3, #8
 8007f1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	0e5b      	lsrs	r3, r3, #25
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	f003 0307 	and.w	r3, r3, #7
 8007f2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	0f5b      	lsrs	r3, r3, #29
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	f003 0307 	and.w	r3, r3, #7
 8007f3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f3e:	7bbb      	ldrb	r3, [r7, #14]
 8007f40:	7b3a      	ldrb	r2, [r7, #12]
 8007f42:	4911      	ldr	r1, [pc, #68]	@ (8007f88 <UARTEx_SetNbDataToProcess+0x94>)
 8007f44:	5c8a      	ldrb	r2, [r1, r2]
 8007f46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f4a:	7b3a      	ldrb	r2, [r7, #12]
 8007f4c:	490f      	ldr	r1, [pc, #60]	@ (8007f8c <UARTEx_SetNbDataToProcess+0x98>)
 8007f4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f50:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f5c:	7bfb      	ldrb	r3, [r7, #15]
 8007f5e:	7b7a      	ldrb	r2, [r7, #13]
 8007f60:	4909      	ldr	r1, [pc, #36]	@ (8007f88 <UARTEx_SetNbDataToProcess+0x94>)
 8007f62:	5c8a      	ldrb	r2, [r1, r2]
 8007f64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f68:	7b7a      	ldrb	r2, [r7, #13]
 8007f6a:	4908      	ldr	r1, [pc, #32]	@ (8007f8c <UARTEx_SetNbDataToProcess+0x98>)
 8007f6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f72:	b29a      	uxth	r2, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007f7a:	bf00      	nop
 8007f7c:	3714      	adds	r7, #20
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	0800cb7c 	.word	0x0800cb7c
 8007f8c:	0800cb84 	.word	0x0800cb84

08007f90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b085      	sub	sp, #20
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007fa0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007fa4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	b29a      	uxth	r2, r3
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3714      	adds	r7, #20
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr

08007fbe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007fbe:	b480      	push	{r7}
 8007fc0:	b085      	sub	sp, #20
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007fc6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007fca:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007fd2:	b29a      	uxth	r2, r3
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	43db      	mvns	r3, r3
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	4013      	ands	r3, r2
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3714      	adds	r7, #20
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	1d3b      	adds	r3, r7, #4
 8007ffe:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2201      	movs	r2, #1
 8008006:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2200      	movs	r2, #0
 8008016:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2200      	movs	r2, #0
 800801e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8008022:	2300      	movs	r3, #0
}
 8008024:	4618      	mov	r0, r3
 8008026:	3714      	adds	r7, #20
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008030:	b480      	push	{r7}
 8008032:	b0a7      	sub	sp, #156	@ 0x9c
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800803a:	2300      	movs	r3, #0
 800803c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	4413      	add	r3, r2
 800804a:	881b      	ldrh	r3, [r3, #0]
 800804c:	b29b      	uxth	r3, r3
 800804e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8008052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008056:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	78db      	ldrb	r3, [r3, #3]
 800805e:	2b03      	cmp	r3, #3
 8008060:	d81f      	bhi.n	80080a2 <USB_ActivateEndpoint+0x72>
 8008062:	a201      	add	r2, pc, #4	@ (adr r2, 8008068 <USB_ActivateEndpoint+0x38>)
 8008064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008068:	08008079 	.word	0x08008079
 800806c:	08008095 	.word	0x08008095
 8008070:	080080ab 	.word	0x080080ab
 8008074:	08008087 	.word	0x08008087
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008078:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800807c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008080:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008084:	e012      	b.n	80080ac <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008086:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800808a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800808e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008092:	e00b      	b.n	80080ac <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008094:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008098:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800809c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80080a0:	e004      	b.n	80080ac <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80080a8:	e000      	b.n	80080ac <USB_ActivateEndpoint+0x7c>
      break;
 80080aa:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	009b      	lsls	r3, r3, #2
 80080b4:	441a      	add	r2, r3
 80080b6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80080ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	4413      	add	r3, r2
 80080d8:	881b      	ldrh	r3, [r3, #0]
 80080da:	b29b      	uxth	r3, r3
 80080dc:	b21b      	sxth	r3, r3
 80080de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e6:	b21a      	sxth	r2, r3
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	b21b      	sxth	r3, r3
 80080ee:	4313      	orrs	r3, r2
 80080f0:	b21b      	sxth	r3, r3
 80080f2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	441a      	add	r2, r3
 8008100:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8008104:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008108:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800810c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008110:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008114:	b29b      	uxth	r3, r3
 8008116:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	7b1b      	ldrb	r3, [r3, #12]
 800811c:	2b00      	cmp	r3, #0
 800811e:	f040 8180 	bne.w	8008422 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	785b      	ldrb	r3, [r3, #1]
 8008126:	2b00      	cmp	r3, #0
 8008128:	f000 8084 	beq.w	8008234 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	61bb      	str	r3, [r7, #24]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008136:	b29b      	uxth	r3, r3
 8008138:	461a      	mov	r2, r3
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	4413      	add	r3, r2
 800813e:	61bb      	str	r3, [r7, #24]
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	00da      	lsls	r2, r3, #3
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	4413      	add	r3, r2
 800814a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800814e:	617b      	str	r3, [r7, #20]
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	88db      	ldrh	r3, [r3, #6]
 8008154:	085b      	lsrs	r3, r3, #1
 8008156:	b29b      	uxth	r3, r3
 8008158:	005b      	lsls	r3, r3, #1
 800815a:	b29a      	uxth	r2, r3
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	4413      	add	r3, r2
 800816a:	881b      	ldrh	r3, [r3, #0]
 800816c:	827b      	strh	r3, [r7, #18]
 800816e:	8a7b      	ldrh	r3, [r7, #18]
 8008170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008174:	2b00      	cmp	r3, #0
 8008176:	d01b      	beq.n	80081b0 <USB_ActivateEndpoint+0x180>
 8008178:	687a      	ldr	r2, [r7, #4]
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	781b      	ldrb	r3, [r3, #0]
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	4413      	add	r3, r2
 8008182:	881b      	ldrh	r3, [r3, #0]
 8008184:	b29b      	uxth	r3, r3
 8008186:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800818a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800818e:	823b      	strh	r3, [r7, #16]
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	441a      	add	r2, r3
 800819a:	8a3b      	ldrh	r3, [r7, #16]
 800819c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	78db      	ldrb	r3, [r3, #3]
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d020      	beq.n	80081fa <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	4413      	add	r3, r2
 80081c2:	881b      	ldrh	r3, [r3, #0]
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081ce:	81bb      	strh	r3, [r7, #12]
 80081d0:	89bb      	ldrh	r3, [r7, #12]
 80081d2:	f083 0320 	eor.w	r3, r3, #32
 80081d6:	81bb      	strh	r3, [r7, #12]
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	441a      	add	r2, r3
 80081e2:	89bb      	ldrh	r3, [r7, #12]
 80081e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	8013      	strh	r3, [r2, #0]
 80081f8:	e3f9      	b.n	80089ee <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	4413      	add	r3, r2
 8008204:	881b      	ldrh	r3, [r3, #0]
 8008206:	b29b      	uxth	r3, r3
 8008208:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800820c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008210:	81fb      	strh	r3, [r7, #14]
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	441a      	add	r2, r3
 800821c:	89fb      	ldrh	r3, [r7, #14]
 800821e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008222:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008226:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800822a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800822e:	b29b      	uxth	r3, r3
 8008230:	8013      	strh	r3, [r2, #0]
 8008232:	e3dc      	b.n	80089ee <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	633b      	str	r3, [r7, #48]	@ 0x30
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800823e:	b29b      	uxth	r3, r3
 8008240:	461a      	mov	r2, r3
 8008242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008244:	4413      	add	r3, r2
 8008246:	633b      	str	r3, [r7, #48]	@ 0x30
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	00da      	lsls	r2, r3, #3
 800824e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008250:	4413      	add	r3, r2
 8008252:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008256:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	88db      	ldrh	r3, [r3, #6]
 800825c:	085b      	lsrs	r3, r3, #1
 800825e:	b29b      	uxth	r3, r3
 8008260:	005b      	lsls	r3, r3, #1
 8008262:	b29a      	uxth	r2, r3
 8008264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008266:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008272:	b29b      	uxth	r3, r3
 8008274:	461a      	mov	r2, r3
 8008276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008278:	4413      	add	r3, r2
 800827a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	00da      	lsls	r2, r3, #3
 8008282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008284:	4413      	add	r3, r2
 8008286:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800828a:	627b      	str	r3, [r7, #36]	@ 0x24
 800828c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828e:	881b      	ldrh	r3, [r3, #0]
 8008290:	b29b      	uxth	r3, r3
 8008292:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008296:	b29a      	uxth	r2, r3
 8008298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829a:	801a      	strh	r2, [r3, #0]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	691b      	ldr	r3, [r3, #16]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d10a      	bne.n	80082ba <USB_ActivateEndpoint+0x28a>
 80082a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a6:	881b      	ldrh	r3, [r3, #0]
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082b2:	b29a      	uxth	r2, r3
 80082b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b6:	801a      	strh	r2, [r3, #0]
 80082b8:	e041      	b.n	800833e <USB_ActivateEndpoint+0x30e>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	2b3e      	cmp	r3, #62	@ 0x3e
 80082c0:	d81c      	bhi.n	80082fc <USB_ActivateEndpoint+0x2cc>
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	691b      	ldr	r3, [r3, #16]
 80082c6:	085b      	lsrs	r3, r3, #1
 80082c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	f003 0301 	and.w	r3, r3, #1
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d004      	beq.n	80082e2 <USB_ActivateEndpoint+0x2b2>
 80082d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80082dc:	3301      	adds	r3, #1
 80082de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80082e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e4:	881b      	ldrh	r3, [r3, #0]
 80082e6:	b29a      	uxth	r2, r3
 80082e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	029b      	lsls	r3, r3, #10
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	4313      	orrs	r3, r2
 80082f4:	b29a      	uxth	r2, r3
 80082f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f8:	801a      	strh	r2, [r3, #0]
 80082fa:	e020      	b.n	800833e <USB_ActivateEndpoint+0x30e>
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	691b      	ldr	r3, [r3, #16]
 8008300:	095b      	lsrs	r3, r3, #5
 8008302:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	691b      	ldr	r3, [r3, #16]
 800830a:	f003 031f 	and.w	r3, r3, #31
 800830e:	2b00      	cmp	r3, #0
 8008310:	d104      	bne.n	800831c <USB_ActivateEndpoint+0x2ec>
 8008312:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008316:	3b01      	subs	r3, #1
 8008318:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800831c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800831e:	881b      	ldrh	r3, [r3, #0]
 8008320:	b29a      	uxth	r2, r3
 8008322:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008326:	b29b      	uxth	r3, r3
 8008328:	029b      	lsls	r3, r3, #10
 800832a:	b29b      	uxth	r3, r3
 800832c:	4313      	orrs	r3, r2
 800832e:	b29b      	uxth	r3, r3
 8008330:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008334:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008338:	b29a      	uxth	r2, r3
 800833a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	4413      	add	r3, r2
 8008348:	881b      	ldrh	r3, [r3, #0]
 800834a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800834c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800834e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008352:	2b00      	cmp	r3, #0
 8008354:	d01b      	beq.n	800838e <USB_ActivateEndpoint+0x35e>
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	4413      	add	r3, r2
 8008360:	881b      	ldrh	r3, [r3, #0]
 8008362:	b29b      	uxth	r3, r3
 8008364:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008368:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800836c:	843b      	strh	r3, [r7, #32]
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	441a      	add	r2, r3
 8008378:	8c3b      	ldrh	r3, [r7, #32]
 800837a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800837e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008382:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800838a:	b29b      	uxth	r3, r3
 800838c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d124      	bne.n	80083e0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4413      	add	r3, r2
 80083a0:	881b      	ldrh	r3, [r3, #0]
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ac:	83bb      	strh	r3, [r7, #28]
 80083ae:	8bbb      	ldrh	r3, [r7, #28]
 80083b0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80083b4:	83bb      	strh	r3, [r7, #28]
 80083b6:	8bbb      	ldrh	r3, [r7, #28]
 80083b8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80083bc:	83bb      	strh	r3, [r7, #28]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	441a      	add	r2, r3
 80083c8:	8bbb      	ldrh	r3, [r7, #28]
 80083ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083da:	b29b      	uxth	r3, r3
 80083dc:	8013      	strh	r3, [r2, #0]
 80083de:	e306      	b.n	80089ee <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	781b      	ldrb	r3, [r3, #0]
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	4413      	add	r3, r2
 80083ea:	881b      	ldrh	r3, [r3, #0]
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083f6:	83fb      	strh	r3, [r7, #30]
 80083f8:	8bfb      	ldrh	r3, [r7, #30]
 80083fa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80083fe:	83fb      	strh	r3, [r7, #30]
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	781b      	ldrb	r3, [r3, #0]
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	441a      	add	r2, r3
 800840a:	8bfb      	ldrh	r3, [r7, #30]
 800840c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008410:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008414:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800841c:	b29b      	uxth	r3, r3
 800841e:	8013      	strh	r3, [r2, #0]
 8008420:	e2e5      	b.n	80089ee <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	78db      	ldrb	r3, [r3, #3]
 8008426:	2b02      	cmp	r3, #2
 8008428:	d11e      	bne.n	8008468 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	781b      	ldrb	r3, [r3, #0]
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	4413      	add	r3, r2
 8008434:	881b      	ldrh	r3, [r3, #0]
 8008436:	b29b      	uxth	r3, r3
 8008438:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800843c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008440:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	441a      	add	r2, r3
 800844e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8008452:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008456:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800845a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800845e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008462:	b29b      	uxth	r3, r3
 8008464:	8013      	strh	r3, [r2, #0]
 8008466:	e01d      	b.n	80084a4 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	b29b      	uxth	r3, r3
 8008476:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800847a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800847e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	441a      	add	r2, r3
 800848c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8008490:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008494:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008498:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800849c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	461a      	mov	r2, r3
 80084b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80084b4:	4413      	add	r3, r2
 80084b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	00da      	lsls	r2, r3, #3
 80084be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80084c0:	4413      	add	r3, r2
 80084c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80084c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	891b      	ldrh	r3, [r3, #8]
 80084cc:	085b      	lsrs	r3, r3, #1
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	005b      	lsls	r3, r3, #1
 80084d2:	b29a      	uxth	r2, r3
 80084d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80084d6:	801a      	strh	r2, [r3, #0]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	677b      	str	r3, [r7, #116]	@ 0x74
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	461a      	mov	r2, r3
 80084e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084e8:	4413      	add	r3, r2
 80084ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	00da      	lsls	r2, r3, #3
 80084f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084f4:	4413      	add	r3, r2
 80084f6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80084fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	895b      	ldrh	r3, [r3, #10]
 8008500:	085b      	lsrs	r3, r3, #1
 8008502:	b29b      	uxth	r3, r3
 8008504:	005b      	lsls	r3, r3, #1
 8008506:	b29a      	uxth	r2, r3
 8008508:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800850a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	785b      	ldrb	r3, [r3, #1]
 8008510:	2b00      	cmp	r3, #0
 8008512:	f040 81af 	bne.w	8008874 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	4413      	add	r3, r2
 8008520:	881b      	ldrh	r3, [r3, #0]
 8008522:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8008526:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800852a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800852e:	2b00      	cmp	r3, #0
 8008530:	d01d      	beq.n	800856e <USB_ActivateEndpoint+0x53e>
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	4413      	add	r3, r2
 800853c:	881b      	ldrh	r3, [r3, #0]
 800853e:	b29b      	uxth	r3, r3
 8008540:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008544:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008548:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	441a      	add	r2, r3
 8008556:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800855a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800855e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008562:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800856a:	b29b      	uxth	r3, r3
 800856c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	781b      	ldrb	r3, [r3, #0]
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	4413      	add	r3, r2
 8008578:	881b      	ldrh	r3, [r3, #0]
 800857a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800857e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8008582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008586:	2b00      	cmp	r3, #0
 8008588:	d01d      	beq.n	80085c6 <USB_ActivateEndpoint+0x596>
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4413      	add	r3, r2
 8008594:	881b      	ldrh	r3, [r3, #0]
 8008596:	b29b      	uxth	r3, r3
 8008598:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800859c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085a0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	441a      	add	r2, r3
 80085ae:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80085b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	785b      	ldrb	r3, [r3, #1]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d16b      	bne.n	80086a6 <USB_ActivateEndpoint+0x676>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085d8:	b29b      	uxth	r3, r3
 80085da:	461a      	mov	r2, r3
 80085dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085de:	4413      	add	r3, r2
 80085e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	00da      	lsls	r2, r3, #3
 80085e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ea:	4413      	add	r3, r2
 80085ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80085f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085f4:	881b      	ldrh	r3, [r3, #0]
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008600:	801a      	strh	r2, [r3, #0]
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10a      	bne.n	8008620 <USB_ActivateEndpoint+0x5f0>
 800860a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800860c:	881b      	ldrh	r3, [r3, #0]
 800860e:	b29b      	uxth	r3, r3
 8008610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008618:	b29a      	uxth	r2, r3
 800861a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800861c:	801a      	strh	r2, [r3, #0]
 800861e:	e05d      	b.n	80086dc <USB_ActivateEndpoint+0x6ac>
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	691b      	ldr	r3, [r3, #16]
 8008624:	2b3e      	cmp	r3, #62	@ 0x3e
 8008626:	d81c      	bhi.n	8008662 <USB_ActivateEndpoint+0x632>
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	085b      	lsrs	r3, r3, #1
 800862e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	691b      	ldr	r3, [r3, #16]
 8008636:	f003 0301 	and.w	r3, r3, #1
 800863a:	2b00      	cmp	r3, #0
 800863c:	d004      	beq.n	8008648 <USB_ActivateEndpoint+0x618>
 800863e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008642:	3301      	adds	r3, #1
 8008644:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008648:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800864a:	881b      	ldrh	r3, [r3, #0]
 800864c:	b29a      	uxth	r2, r3
 800864e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008652:	b29b      	uxth	r3, r3
 8008654:	029b      	lsls	r3, r3, #10
 8008656:	b29b      	uxth	r3, r3
 8008658:	4313      	orrs	r3, r2
 800865a:	b29a      	uxth	r2, r3
 800865c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800865e:	801a      	strh	r2, [r3, #0]
 8008660:	e03c      	b.n	80086dc <USB_ActivateEndpoint+0x6ac>
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	095b      	lsrs	r3, r3, #5
 8008668:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	f003 031f 	and.w	r3, r3, #31
 8008674:	2b00      	cmp	r3, #0
 8008676:	d104      	bne.n	8008682 <USB_ActivateEndpoint+0x652>
 8008678:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800867c:	3b01      	subs	r3, #1
 800867e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008682:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008684:	881b      	ldrh	r3, [r3, #0]
 8008686:	b29a      	uxth	r2, r3
 8008688:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800868c:	b29b      	uxth	r3, r3
 800868e:	029b      	lsls	r3, r3, #10
 8008690:	b29b      	uxth	r3, r3
 8008692:	4313      	orrs	r3, r2
 8008694:	b29b      	uxth	r3, r3
 8008696:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800869a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800869e:	b29a      	uxth	r2, r3
 80086a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086a2:	801a      	strh	r2, [r3, #0]
 80086a4:	e01a      	b.n	80086dc <USB_ActivateEndpoint+0x6ac>
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	785b      	ldrb	r3, [r3, #1]
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d116      	bne.n	80086dc <USB_ActivateEndpoint+0x6ac>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	461a      	mov	r2, r3
 80086bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086be:	4413      	add	r3, r2
 80086c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	00da      	lsls	r2, r3, #3
 80086c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086ca:	4413      	add	r3, r2
 80086cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80086d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	b29a      	uxth	r2, r3
 80086d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086da:	801a      	strh	r2, [r3, #0]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	647b      	str	r3, [r7, #68]	@ 0x44
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	785b      	ldrb	r3, [r3, #1]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d16b      	bne.n	80087c0 <USB_ActivateEndpoint+0x790>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	461a      	mov	r2, r3
 80086f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086f8:	4413      	add	r3, r2
 80086fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	00da      	lsls	r2, r3, #3
 8008702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008704:	4413      	add	r3, r2
 8008706:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800870a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800870c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870e:	881b      	ldrh	r3, [r3, #0]
 8008710:	b29b      	uxth	r3, r3
 8008712:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008716:	b29a      	uxth	r2, r3
 8008718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800871a:	801a      	strh	r2, [r3, #0]
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10a      	bne.n	800873a <USB_ActivateEndpoint+0x70a>
 8008724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008726:	881b      	ldrh	r3, [r3, #0]
 8008728:	b29b      	uxth	r3, r3
 800872a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800872e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008732:	b29a      	uxth	r2, r3
 8008734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008736:	801a      	strh	r2, [r3, #0]
 8008738:	e05b      	b.n	80087f2 <USB_ActivateEndpoint+0x7c2>
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008740:	d81c      	bhi.n	800877c <USB_ActivateEndpoint+0x74c>
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	691b      	ldr	r3, [r3, #16]
 8008746:	085b      	lsrs	r3, r3, #1
 8008748:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	f003 0301 	and.w	r3, r3, #1
 8008754:	2b00      	cmp	r3, #0
 8008756:	d004      	beq.n	8008762 <USB_ActivateEndpoint+0x732>
 8008758:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800875c:	3301      	adds	r3, #1
 800875e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008764:	881b      	ldrh	r3, [r3, #0]
 8008766:	b29a      	uxth	r2, r3
 8008768:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800876c:	b29b      	uxth	r3, r3
 800876e:	029b      	lsls	r3, r3, #10
 8008770:	b29b      	uxth	r3, r3
 8008772:	4313      	orrs	r3, r2
 8008774:	b29a      	uxth	r2, r3
 8008776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008778:	801a      	strh	r2, [r3, #0]
 800877a:	e03a      	b.n	80087f2 <USB_ActivateEndpoint+0x7c2>
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	095b      	lsrs	r3, r3, #5
 8008782:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	691b      	ldr	r3, [r3, #16]
 800878a:	f003 031f 	and.w	r3, r3, #31
 800878e:	2b00      	cmp	r3, #0
 8008790:	d104      	bne.n	800879c <USB_ActivateEndpoint+0x76c>
 8008792:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008796:	3b01      	subs	r3, #1
 8008798:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800879c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879e:	881b      	ldrh	r3, [r3, #0]
 80087a0:	b29a      	uxth	r2, r3
 80087a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	029b      	lsls	r3, r3, #10
 80087aa:	b29b      	uxth	r3, r3
 80087ac:	4313      	orrs	r3, r2
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087b8:	b29a      	uxth	r2, r3
 80087ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087bc:	801a      	strh	r2, [r3, #0]
 80087be:	e018      	b.n	80087f2 <USB_ActivateEndpoint+0x7c2>
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	785b      	ldrb	r3, [r3, #1]
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d114      	bne.n	80087f2 <USB_ActivateEndpoint+0x7c2>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	461a      	mov	r2, r3
 80087d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087d4:	4413      	add	r3, r2
 80087d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	00da      	lsls	r2, r3, #3
 80087de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087e0:	4413      	add	r3, r2
 80087e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	691b      	ldr	r3, [r3, #16]
 80087ec:	b29a      	uxth	r2, r3
 80087ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087f0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80087f2:	687a      	ldr	r2, [r7, #4]
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	4413      	add	r3, r2
 80087fc:	881b      	ldrh	r3, [r3, #0]
 80087fe:	b29b      	uxth	r3, r3
 8008800:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008804:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008808:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800880a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800880c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008810:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008812:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008814:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008818:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	441a      	add	r2, r3
 8008824:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008826:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800882a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800882e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008832:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008836:	b29b      	uxth	r3, r3
 8008838:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	4413      	add	r3, r2
 8008844:	881b      	ldrh	r3, [r3, #0]
 8008846:	b29b      	uxth	r3, r3
 8008848:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800884c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008850:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	441a      	add	r2, r3
 800885c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800885e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008862:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008866:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800886a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800886e:	b29b      	uxth	r3, r3
 8008870:	8013      	strh	r3, [r2, #0]
 8008872:	e0bc      	b.n	80089ee <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	4413      	add	r3, r2
 800887e:	881b      	ldrh	r3, [r3, #0]
 8008880:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8008884:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008888:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800888c:	2b00      	cmp	r3, #0
 800888e:	d01d      	beq.n	80088cc <USB_ActivateEndpoint+0x89c>
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	4413      	add	r3, r2
 800889a:	881b      	ldrh	r3, [r3, #0]
 800889c:	b29b      	uxth	r3, r3
 800889e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088a6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80088aa:	687a      	ldr	r2, [r7, #4]
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	009b      	lsls	r3, r3, #2
 80088b2:	441a      	add	r2, r3
 80088b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80088b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80088c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	4413      	add	r3, r2
 80088d6:	881b      	ldrh	r3, [r3, #0]
 80088d8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80088dc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80088e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d01d      	beq.n	8008924 <USB_ActivateEndpoint+0x8f4>
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	4413      	add	r3, r2
 80088f2:	881b      	ldrh	r3, [r3, #0]
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088fe:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	781b      	ldrb	r3, [r3, #0]
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	441a      	add	r2, r3
 800890c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8008910:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008914:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008918:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800891c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008920:	b29b      	uxth	r3, r3
 8008922:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	78db      	ldrb	r3, [r3, #3]
 8008928:	2b01      	cmp	r3, #1
 800892a:	d024      	beq.n	8008976 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	4413      	add	r3, r2
 8008936:	881b      	ldrh	r3, [r3, #0]
 8008938:	b29b      	uxth	r3, r3
 800893a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800893e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008942:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8008946:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800894a:	f083 0320 	eor.w	r3, r3, #32
 800894e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	441a      	add	r2, r3
 800895c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8008960:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008964:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008968:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800896c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008970:	b29b      	uxth	r3, r3
 8008972:	8013      	strh	r3, [r2, #0]
 8008974:	e01d      	b.n	80089b2 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	781b      	ldrb	r3, [r3, #0]
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4413      	add	r3, r2
 8008980:	881b      	ldrh	r3, [r3, #0]
 8008982:	b29b      	uxth	r3, r3
 8008984:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008988:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800898c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	441a      	add	r2, r3
 800899a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800899e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	781b      	ldrb	r3, [r3, #0]
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	4413      	add	r3, r2
 80089bc:	881b      	ldrh	r3, [r3, #0]
 80089be:	b29b      	uxth	r3, r3
 80089c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80089c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089c8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	441a      	add	r2, r3
 80089d6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80089da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80089ee:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	379c      	adds	r7, #156	@ 0x9c
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop

08008a00 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b08d      	sub	sp, #52	@ 0x34
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	7b1b      	ldrb	r3, [r3, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f040 808e 	bne.w	8008b30 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	785b      	ldrb	r3, [r3, #1]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d044      	beq.n	8008aa6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4413      	add	r3, r2
 8008a26:	881b      	ldrh	r3, [r3, #0]
 8008a28:	81bb      	strh	r3, [r7, #12]
 8008a2a:	89bb      	ldrh	r3, [r7, #12]
 8008a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d01b      	beq.n	8008a6c <USB_DeactivateEndpoint+0x6c>
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	4413      	add	r3, r2
 8008a3e:	881b      	ldrh	r3, [r3, #0]
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a4a:	817b      	strh	r3, [r7, #10]
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	441a      	add	r2, r3
 8008a56:	897b      	ldrh	r3, [r7, #10]
 8008a58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a64:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	781b      	ldrb	r3, [r3, #0]
 8008a72:	009b      	lsls	r3, r3, #2
 8008a74:	4413      	add	r3, r2
 8008a76:	881b      	ldrh	r3, [r3, #0]
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a82:	813b      	strh	r3, [r7, #8]
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	441a      	add	r2, r3
 8008a8e:	893b      	ldrh	r3, [r7, #8]
 8008a90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	8013      	strh	r3, [r2, #0]
 8008aa4:	e192      	b.n	8008dcc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	4413      	add	r3, r2
 8008ab0:	881b      	ldrh	r3, [r3, #0]
 8008ab2:	827b      	strh	r3, [r7, #18]
 8008ab4:	8a7b      	ldrh	r3, [r7, #18]
 8008ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d01b      	beq.n	8008af6 <USB_DeactivateEndpoint+0xf6>
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	4413      	add	r3, r2
 8008ac8:	881b      	ldrh	r3, [r3, #0]
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ad0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ad4:	823b      	strh	r3, [r7, #16]
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	441a      	add	r2, r3
 8008ae0:	8a3b      	ldrh	r3, [r7, #16]
 8008ae2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ae6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008aee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	4413      	add	r3, r2
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b0c:	81fb      	strh	r3, [r7, #14]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	009b      	lsls	r3, r3, #2
 8008b16:	441a      	add	r2, r3
 8008b18:	89fb      	ldrh	r3, [r7, #14]
 8008b1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	8013      	strh	r3, [r2, #0]
 8008b2e:	e14d      	b.n	8008dcc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	785b      	ldrb	r3, [r3, #1]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f040 80a5 	bne.w	8008c84 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b3a:	687a      	ldr	r2, [r7, #4]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	4413      	add	r3, r2
 8008b44:	881b      	ldrh	r3, [r3, #0]
 8008b46:	843b      	strh	r3, [r7, #32]
 8008b48:	8c3b      	ldrh	r3, [r7, #32]
 8008b4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d01b      	beq.n	8008b8a <USB_DeactivateEndpoint+0x18a>
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	4413      	add	r3, r2
 8008b5c:	881b      	ldrh	r3, [r3, #0]
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b68:	83fb      	strh	r3, [r7, #30]
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	009b      	lsls	r3, r3, #2
 8008b72:	441a      	add	r2, r3
 8008b74:	8bfb      	ldrh	r3, [r7, #30]
 8008b76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008b82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	4413      	add	r3, r2
 8008b94:	881b      	ldrh	r3, [r3, #0]
 8008b96:	83bb      	strh	r3, [r7, #28]
 8008b98:	8bbb      	ldrh	r3, [r7, #28]
 8008b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d01b      	beq.n	8008bda <USB_DeactivateEndpoint+0x1da>
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	4413      	add	r3, r2
 8008bac:	881b      	ldrh	r3, [r3, #0]
 8008bae:	b29b      	uxth	r3, r3
 8008bb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bb8:	837b      	strh	r3, [r7, #26]
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	441a      	add	r2, r3
 8008bc4:	8b7b      	ldrh	r3, [r7, #26]
 8008bc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bd2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008bda:	687a      	ldr	r2, [r7, #4]
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	4413      	add	r3, r2
 8008be4:	881b      	ldrh	r3, [r3, #0]
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bf0:	833b      	strh	r3, [r7, #24]
 8008bf2:	687a      	ldr	r2, [r7, #4]
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	441a      	add	r2, r3
 8008bfc:	8b3b      	ldrh	r3, [r7, #24]
 8008bfe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c0a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	781b      	ldrb	r3, [r3, #0]
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	4413      	add	r3, r2
 8008c1c:	881b      	ldrh	r3, [r3, #0]
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c28:	82fb      	strh	r3, [r7, #22]
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	441a      	add	r2, r3
 8008c34:	8afb      	ldrh	r3, [r7, #22]
 8008c36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	4413      	add	r3, r2
 8008c54:	881b      	ldrh	r3, [r3, #0]
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c60:	82bb      	strh	r3, [r7, #20]
 8008c62:	687a      	ldr	r2, [r7, #4]
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	441a      	add	r2, r3
 8008c6c:	8abb      	ldrh	r3, [r7, #20]
 8008c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	8013      	strh	r3, [r2, #0]
 8008c82:	e0a3      	b.n	8008dcc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	4413      	add	r3, r2
 8008c8e:	881b      	ldrh	r3, [r3, #0]
 8008c90:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008c92:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008c94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d01b      	beq.n	8008cd4 <USB_DeactivateEndpoint+0x2d4>
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	4413      	add	r3, r2
 8008ca6:	881b      	ldrh	r3, [r3, #0]
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cb2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	441a      	add	r2, r3
 8008cbe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008cc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cc8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	4413      	add	r3, r2
 8008cde:	881b      	ldrh	r3, [r3, #0]
 8008ce0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008ce2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d01b      	beq.n	8008d24 <USB_DeactivateEndpoint+0x324>
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	4413      	add	r3, r2
 8008cf6:	881b      	ldrh	r3, [r3, #0]
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d02:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	781b      	ldrb	r3, [r3, #0]
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	441a      	add	r2, r3
 8008d0e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008d10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d1c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	881b      	ldrh	r3, [r3, #0]
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d3a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	441a      	add	r2, r3
 8008d46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008d54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	4413      	add	r3, r2
 8008d66:	881b      	ldrh	r3, [r3, #0]
 8008d68:	b29b      	uxth	r3, r3
 8008d6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d72:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	441a      	add	r2, r3
 8008d7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008d80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008d94:	687a      	ldr	r2, [r7, #4]
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	4413      	add	r3, r2
 8008d9e:	881b      	ldrh	r3, [r3, #0]
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008daa:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008dac:	687a      	ldr	r2, [r7, #4]
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	441a      	add	r2, r3
 8008db6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008db8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008dbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008dc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008dc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008dcc:	2300      	movs	r3, #0
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3734      	adds	r7, #52	@ 0x34
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr

08008dda <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008dda:	b580      	push	{r7, lr}
 8008ddc:	b0ac      	sub	sp, #176	@ 0xb0
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
 8008de2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	785b      	ldrb	r3, [r3, #1]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	f040 84ca 	bne.w	8009782 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	699a      	ldr	r2, [r3, #24]
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d904      	bls.n	8008e04 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	691b      	ldr	r3, [r3, #16]
 8008dfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e02:	e003      	b.n	8008e0c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	699b      	ldr	r3, [r3, #24]
 8008e08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	7b1b      	ldrb	r3, [r3, #12]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d122      	bne.n	8008e5a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	6959      	ldr	r1, [r3, #20]
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	88da      	ldrh	r2, [r3, #6]
 8008e1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 febd 	bl	8009ba2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	613b      	str	r3, [r7, #16]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e32:	b29b      	uxth	r3, r3
 8008e34:	461a      	mov	r2, r3
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	4413      	add	r3, r2
 8008e3a:	613b      	str	r3, [r7, #16]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	00da      	lsls	r2, r3, #3
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	4413      	add	r3, r2
 8008e46:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e4a:	60fb      	str	r3, [r7, #12]
 8008e4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e50:	b29a      	uxth	r2, r3
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	801a      	strh	r2, [r3, #0]
 8008e56:	f000 bc6f 	b.w	8009738 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	78db      	ldrb	r3, [r3, #3]
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	f040 831e 	bne.w	80094a0 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	6a1a      	ldr	r2, [r3, #32]
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	691b      	ldr	r3, [r3, #16]
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	f240 82cf 	bls.w	8009410 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	4413      	add	r3, r2
 8008e7c:	881b      	ldrh	r3, [r3, #0]
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e88:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	441a      	add	r2, r3
 8008e96:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008e9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ea2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008ea6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	6a1a      	ldr	r2, [r3, #32]
 8008eb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008eb6:	1ad2      	subs	r2, r2, r3
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	009b      	lsls	r3, r3, #2
 8008ec4:	4413      	add	r3, r2
 8008ec6:	881b      	ldrh	r3, [r3, #0]
 8008ec8:	b29b      	uxth	r3, r3
 8008eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	f000 814f 	beq.w	8009172 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	785b      	ldrb	r3, [r3, #1]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d16b      	bne.n	8008fb8 <USB_EPStartXfer+0x1de>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	461a      	mov	r2, r3
 8008eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef0:	4413      	add	r3, r2
 8008ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	00da      	lsls	r2, r3, #3
 8008efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008efc:	4413      	add	r3, r2
 8008efe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f06:	881b      	ldrh	r3, [r3, #0]
 8008f08:	b29b      	uxth	r3, r3
 8008f0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f0e:	b29a      	uxth	r2, r3
 8008f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f12:	801a      	strh	r2, [r3, #0]
 8008f14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d10a      	bne.n	8008f32 <USB_EPStartXfer+0x158>
 8008f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1e:	881b      	ldrh	r3, [r3, #0]
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f2a:	b29a      	uxth	r2, r3
 8008f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2e:	801a      	strh	r2, [r3, #0]
 8008f30:	e05b      	b.n	8008fea <USB_EPStartXfer+0x210>
 8008f32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f36:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f38:	d81c      	bhi.n	8008f74 <USB_EPStartXfer+0x19a>
 8008f3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f3e:	085b      	lsrs	r3, r3, #1
 8008f40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d004      	beq.n	8008f5a <USB_EPStartXfer+0x180>
 8008f50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f54:	3301      	adds	r3, #1
 8008f56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5c:	881b      	ldrh	r3, [r3, #0]
 8008f5e:	b29a      	uxth	r2, r3
 8008f60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	029b      	lsls	r3, r3, #10
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	b29a      	uxth	r2, r3
 8008f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f70:	801a      	strh	r2, [r3, #0]
 8008f72:	e03a      	b.n	8008fea <USB_EPStartXfer+0x210>
 8008f74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f78:	095b      	lsrs	r3, r3, #5
 8008f7a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f82:	f003 031f 	and.w	r3, r3, #31
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d104      	bne.n	8008f94 <USB_EPStartXfer+0x1ba>
 8008f8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f8e:	3b01      	subs	r3, #1
 8008f90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f96:	881b      	ldrh	r3, [r3, #0]
 8008f98:	b29a      	uxth	r2, r3
 8008f9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	029b      	lsls	r3, r3, #10
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb4:	801a      	strh	r2, [r3, #0]
 8008fb6:	e018      	b.n	8008fea <USB_EPStartXfer+0x210>
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	785b      	ldrb	r3, [r3, #1]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d114      	bne.n	8008fea <USB_EPStartXfer+0x210>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	461a      	mov	r2, r3
 8008fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fcc:	4413      	add	r3, r2
 8008fce:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	00da      	lsls	r2, r3, #3
 8008fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd8:	4413      	add	r3, r2
 8008fda:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	895b      	ldrh	r3, [r3, #10]
 8008fee:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	6959      	ldr	r1, [r3, #20]
 8008ff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 fdce 	bl	8009ba2 <USB_WritePMA>
            ep->xfer_buff += len;
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	695a      	ldr	r2, [r3, #20]
 800900a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800900e:	441a      	add	r2, r3
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	6a1a      	ldr	r2, [r3, #32]
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	691b      	ldr	r3, [r3, #16]
 800901c:	429a      	cmp	r2, r3
 800901e:	d907      	bls.n	8009030 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	6a1a      	ldr	r2, [r3, #32]
 8009024:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009028:	1ad2      	subs	r2, r2, r3
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	621a      	str	r2, [r3, #32]
 800902e:	e006      	b.n	800903e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	6a1b      	ldr	r3, [r3, #32]
 8009034:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	2200      	movs	r2, #0
 800903c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	785b      	ldrb	r3, [r3, #1]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d16b      	bne.n	800911e <USB_EPStartXfer+0x344>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	61bb      	str	r3, [r7, #24]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009050:	b29b      	uxth	r3, r3
 8009052:	461a      	mov	r2, r3
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	4413      	add	r3, r2
 8009058:	61bb      	str	r3, [r7, #24]
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	00da      	lsls	r2, r3, #3
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	4413      	add	r3, r2
 8009064:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009068:	617b      	str	r3, [r7, #20]
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	881b      	ldrh	r3, [r3, #0]
 800906e:	b29b      	uxth	r3, r3
 8009070:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009074:	b29a      	uxth	r2, r3
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	801a      	strh	r2, [r3, #0]
 800907a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800907e:	2b00      	cmp	r3, #0
 8009080:	d10a      	bne.n	8009098 <USB_EPStartXfer+0x2be>
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	881b      	ldrh	r3, [r3, #0]
 8009086:	b29b      	uxth	r3, r3
 8009088:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800908c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009090:	b29a      	uxth	r2, r3
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	801a      	strh	r2, [r3, #0]
 8009096:	e05d      	b.n	8009154 <USB_EPStartXfer+0x37a>
 8009098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800909c:	2b3e      	cmp	r3, #62	@ 0x3e
 800909e:	d81c      	bhi.n	80090da <USB_EPStartXfer+0x300>
 80090a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090a4:	085b      	lsrs	r3, r3, #1
 80090a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80090aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090ae:	f003 0301 	and.w	r3, r3, #1
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d004      	beq.n	80090c0 <USB_EPStartXfer+0x2e6>
 80090b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80090ba:	3301      	adds	r3, #1
 80090bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	881b      	ldrh	r3, [r3, #0]
 80090c4:	b29a      	uxth	r2, r3
 80090c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	029b      	lsls	r3, r3, #10
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	4313      	orrs	r3, r2
 80090d2:	b29a      	uxth	r2, r3
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	801a      	strh	r2, [r3, #0]
 80090d8:	e03c      	b.n	8009154 <USB_EPStartXfer+0x37a>
 80090da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090de:	095b      	lsrs	r3, r3, #5
 80090e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80090e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090e8:	f003 031f 	and.w	r3, r3, #31
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d104      	bne.n	80090fa <USB_EPStartXfer+0x320>
 80090f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80090f4:	3b01      	subs	r3, #1
 80090f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	881b      	ldrh	r3, [r3, #0]
 80090fe:	b29a      	uxth	r2, r3
 8009100:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009104:	b29b      	uxth	r3, r3
 8009106:	029b      	lsls	r3, r3, #10
 8009108:	b29b      	uxth	r3, r3
 800910a:	4313      	orrs	r3, r2
 800910c:	b29b      	uxth	r3, r3
 800910e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009112:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009116:	b29a      	uxth	r2, r3
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	801a      	strh	r2, [r3, #0]
 800911c:	e01a      	b.n	8009154 <USB_EPStartXfer+0x37a>
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	785b      	ldrb	r3, [r3, #1]
 8009122:	2b01      	cmp	r3, #1
 8009124:	d116      	bne.n	8009154 <USB_EPStartXfer+0x37a>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	623b      	str	r3, [r7, #32]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009130:	b29b      	uxth	r3, r3
 8009132:	461a      	mov	r2, r3
 8009134:	6a3b      	ldr	r3, [r7, #32]
 8009136:	4413      	add	r3, r2
 8009138:	623b      	str	r3, [r7, #32]
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	00da      	lsls	r2, r3, #3
 8009140:	6a3b      	ldr	r3, [r7, #32]
 8009142:	4413      	add	r3, r2
 8009144:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009148:	61fb      	str	r3, [r7, #28]
 800914a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800914e:	b29a      	uxth	r2, r3
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	891b      	ldrh	r3, [r3, #8]
 8009158:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	6959      	ldr	r1, [r3, #20]
 8009160:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009164:	b29b      	uxth	r3, r3
 8009166:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f000 fd19 	bl	8009ba2 <USB_WritePMA>
 8009170:	e2e2      	b.n	8009738 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	785b      	ldrb	r3, [r3, #1]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d16b      	bne.n	8009252 <USB_EPStartXfer+0x478>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009184:	b29b      	uxth	r3, r3
 8009186:	461a      	mov	r2, r3
 8009188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800918a:	4413      	add	r3, r2
 800918c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	00da      	lsls	r2, r3, #3
 8009194:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009196:	4413      	add	r3, r2
 8009198:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800919c:	647b      	str	r3, [r7, #68]	@ 0x44
 800919e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091a0:	881b      	ldrh	r3, [r3, #0]
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091a8:	b29a      	uxth	r2, r3
 80091aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091ac:	801a      	strh	r2, [r3, #0]
 80091ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d10a      	bne.n	80091cc <USB_EPStartXfer+0x3f2>
 80091b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091b8:	881b      	ldrh	r3, [r3, #0]
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091c4:	b29a      	uxth	r2, r3
 80091c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091c8:	801a      	strh	r2, [r3, #0]
 80091ca:	e05d      	b.n	8009288 <USB_EPStartXfer+0x4ae>
 80091cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80091d2:	d81c      	bhi.n	800920e <USB_EPStartXfer+0x434>
 80091d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091d8:	085b      	lsrs	r3, r3, #1
 80091da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80091de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091e2:	f003 0301 	and.w	r3, r3, #1
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d004      	beq.n	80091f4 <USB_EPStartXfer+0x41a>
 80091ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80091ee:	3301      	adds	r3, #1
 80091f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80091f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091f6:	881b      	ldrh	r3, [r3, #0]
 80091f8:	b29a      	uxth	r2, r3
 80091fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80091fe:	b29b      	uxth	r3, r3
 8009200:	029b      	lsls	r3, r3, #10
 8009202:	b29b      	uxth	r3, r3
 8009204:	4313      	orrs	r3, r2
 8009206:	b29a      	uxth	r2, r3
 8009208:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800920a:	801a      	strh	r2, [r3, #0]
 800920c:	e03c      	b.n	8009288 <USB_EPStartXfer+0x4ae>
 800920e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009212:	095b      	lsrs	r3, r3, #5
 8009214:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800921c:	f003 031f 	and.w	r3, r3, #31
 8009220:	2b00      	cmp	r3, #0
 8009222:	d104      	bne.n	800922e <USB_EPStartXfer+0x454>
 8009224:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009228:	3b01      	subs	r3, #1
 800922a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800922e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009230:	881b      	ldrh	r3, [r3, #0]
 8009232:	b29a      	uxth	r2, r3
 8009234:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009238:	b29b      	uxth	r3, r3
 800923a:	029b      	lsls	r3, r3, #10
 800923c:	b29b      	uxth	r3, r3
 800923e:	4313      	orrs	r3, r2
 8009240:	b29b      	uxth	r3, r3
 8009242:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009246:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800924a:	b29a      	uxth	r2, r3
 800924c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800924e:	801a      	strh	r2, [r3, #0]
 8009250:	e01a      	b.n	8009288 <USB_EPStartXfer+0x4ae>
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	785b      	ldrb	r3, [r3, #1]
 8009256:	2b01      	cmp	r3, #1
 8009258:	d116      	bne.n	8009288 <USB_EPStartXfer+0x4ae>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	653b      	str	r3, [r7, #80]	@ 0x50
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009264:	b29b      	uxth	r3, r3
 8009266:	461a      	mov	r2, r3
 8009268:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800926a:	4413      	add	r3, r2
 800926c:	653b      	str	r3, [r7, #80]	@ 0x50
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	00da      	lsls	r2, r3, #3
 8009274:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009276:	4413      	add	r3, r2
 8009278:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800927c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800927e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009282:	b29a      	uxth	r2, r3
 8009284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009286:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	891b      	ldrh	r3, [r3, #8]
 800928c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	6959      	ldr	r1, [r3, #20]
 8009294:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009298:	b29b      	uxth	r3, r3
 800929a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f000 fc7f 	bl	8009ba2 <USB_WritePMA>
            ep->xfer_buff += len;
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	695a      	ldr	r2, [r3, #20]
 80092a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092ac:	441a      	add	r2, r3
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	6a1a      	ldr	r2, [r3, #32]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	691b      	ldr	r3, [r3, #16]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d907      	bls.n	80092ce <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	6a1a      	ldr	r2, [r3, #32]
 80092c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092c6:	1ad2      	subs	r2, r2, r3
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	621a      	str	r2, [r3, #32]
 80092cc:	e006      	b.n	80092dc <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	6a1b      	ldr	r3, [r3, #32]
 80092d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	2200      	movs	r2, #0
 80092da:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	643b      	str	r3, [r7, #64]	@ 0x40
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	785b      	ldrb	r3, [r3, #1]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d16b      	bne.n	80093c0 <USB_EPStartXfer+0x5e6>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	461a      	mov	r2, r3
 80092f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092f8:	4413      	add	r3, r2
 80092fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	781b      	ldrb	r3, [r3, #0]
 8009300:	00da      	lsls	r2, r3, #3
 8009302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009304:	4413      	add	r3, r2
 8009306:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800930a:	637b      	str	r3, [r7, #52]	@ 0x34
 800930c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800930e:	881b      	ldrh	r3, [r3, #0]
 8009310:	b29b      	uxth	r3, r3
 8009312:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009316:	b29a      	uxth	r2, r3
 8009318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800931a:	801a      	strh	r2, [r3, #0]
 800931c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009320:	2b00      	cmp	r3, #0
 8009322:	d10a      	bne.n	800933a <USB_EPStartXfer+0x560>
 8009324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009326:	881b      	ldrh	r3, [r3, #0]
 8009328:	b29b      	uxth	r3, r3
 800932a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800932e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009332:	b29a      	uxth	r2, r3
 8009334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009336:	801a      	strh	r2, [r3, #0]
 8009338:	e05b      	b.n	80093f2 <USB_EPStartXfer+0x618>
 800933a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800933e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009340:	d81c      	bhi.n	800937c <USB_EPStartXfer+0x5a2>
 8009342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009346:	085b      	lsrs	r3, r3, #1
 8009348:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800934c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	2b00      	cmp	r3, #0
 8009356:	d004      	beq.n	8009362 <USB_EPStartXfer+0x588>
 8009358:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800935c:	3301      	adds	r3, #1
 800935e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009364:	881b      	ldrh	r3, [r3, #0]
 8009366:	b29a      	uxth	r2, r3
 8009368:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800936c:	b29b      	uxth	r3, r3
 800936e:	029b      	lsls	r3, r3, #10
 8009370:	b29b      	uxth	r3, r3
 8009372:	4313      	orrs	r3, r2
 8009374:	b29a      	uxth	r2, r3
 8009376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009378:	801a      	strh	r2, [r3, #0]
 800937a:	e03a      	b.n	80093f2 <USB_EPStartXfer+0x618>
 800937c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009380:	095b      	lsrs	r3, r3, #5
 8009382:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009386:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800938a:	f003 031f 	and.w	r3, r3, #31
 800938e:	2b00      	cmp	r3, #0
 8009390:	d104      	bne.n	800939c <USB_EPStartXfer+0x5c2>
 8009392:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009396:	3b01      	subs	r3, #1
 8009398:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800939c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800939e:	881b      	ldrh	r3, [r3, #0]
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	029b      	lsls	r3, r3, #10
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	4313      	orrs	r3, r2
 80093ae:	b29b      	uxth	r3, r3
 80093b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093bc:	801a      	strh	r2, [r3, #0]
 80093be:	e018      	b.n	80093f2 <USB_EPStartXfer+0x618>
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	785b      	ldrb	r3, [r3, #1]
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d114      	bne.n	80093f2 <USB_EPStartXfer+0x618>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	461a      	mov	r2, r3
 80093d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093d4:	4413      	add	r3, r2
 80093d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	00da      	lsls	r2, r3, #3
 80093de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093e0:	4413      	add	r3, r2
 80093e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80093e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093f0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	895b      	ldrh	r3, [r3, #10]
 80093f6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	6959      	ldr	r1, [r3, #20]
 80093fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009402:	b29b      	uxth	r3, r3
 8009404:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 fbca 	bl	8009ba2 <USB_WritePMA>
 800940e:	e193      	b.n	8009738 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	6a1b      	ldr	r3, [r3, #32]
 8009414:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	4413      	add	r3, r2
 8009422:	881b      	ldrh	r3, [r3, #0]
 8009424:	b29b      	uxth	r3, r3
 8009426:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800942a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800942e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	441a      	add	r2, r3
 800943c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8009440:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009444:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009448:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800944c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009450:	b29b      	uxth	r3, r3
 8009452:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800945e:	b29b      	uxth	r3, r3
 8009460:	461a      	mov	r2, r3
 8009462:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009464:	4413      	add	r3, r2
 8009466:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	781b      	ldrb	r3, [r3, #0]
 800946c:	00da      	lsls	r2, r3, #3
 800946e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009470:	4413      	add	r3, r2
 8009472:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009476:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009478:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800947c:	b29a      	uxth	r2, r3
 800947e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009480:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	891b      	ldrh	r3, [r3, #8]
 8009486:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	6959      	ldr	r1, [r3, #20]
 800948e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009492:	b29b      	uxth	r3, r3
 8009494:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f000 fb82 	bl	8009ba2 <USB_WritePMA>
 800949e:	e14b      	b.n	8009738 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	6a1a      	ldr	r2, [r3, #32]
 80094a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094a8:	1ad2      	subs	r2, r2, r3
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	781b      	ldrb	r3, [r3, #0]
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	4413      	add	r3, r2
 80094b8:	881b      	ldrh	r3, [r3, #0]
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f000 809a 	beq.w	80095fa <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	785b      	ldrb	r3, [r3, #1]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d16b      	bne.n	80095aa <USB_EPStartXfer+0x7d0>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094dc:	b29b      	uxth	r3, r3
 80094de:	461a      	mov	r2, r3
 80094e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094e2:	4413      	add	r3, r2
 80094e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	00da      	lsls	r2, r3, #3
 80094ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094ee:	4413      	add	r3, r2
 80094f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80094f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80094f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094f8:	881b      	ldrh	r3, [r3, #0]
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009500:	b29a      	uxth	r2, r3
 8009502:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009504:	801a      	strh	r2, [r3, #0]
 8009506:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800950a:	2b00      	cmp	r3, #0
 800950c:	d10a      	bne.n	8009524 <USB_EPStartXfer+0x74a>
 800950e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009510:	881b      	ldrh	r3, [r3, #0]
 8009512:	b29b      	uxth	r3, r3
 8009514:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009518:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800951c:	b29a      	uxth	r2, r3
 800951e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009520:	801a      	strh	r2, [r3, #0]
 8009522:	e05b      	b.n	80095dc <USB_EPStartXfer+0x802>
 8009524:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009528:	2b3e      	cmp	r3, #62	@ 0x3e
 800952a:	d81c      	bhi.n	8009566 <USB_EPStartXfer+0x78c>
 800952c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009530:	085b      	lsrs	r3, r3, #1
 8009532:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800953a:	f003 0301 	and.w	r3, r3, #1
 800953e:	2b00      	cmp	r3, #0
 8009540:	d004      	beq.n	800954c <USB_EPStartXfer+0x772>
 8009542:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009546:	3301      	adds	r3, #1
 8009548:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800954c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800954e:	881b      	ldrh	r3, [r3, #0]
 8009550:	b29a      	uxth	r2, r3
 8009552:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009556:	b29b      	uxth	r3, r3
 8009558:	029b      	lsls	r3, r3, #10
 800955a:	b29b      	uxth	r3, r3
 800955c:	4313      	orrs	r3, r2
 800955e:	b29a      	uxth	r2, r3
 8009560:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009562:	801a      	strh	r2, [r3, #0]
 8009564:	e03a      	b.n	80095dc <USB_EPStartXfer+0x802>
 8009566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800956a:	095b      	lsrs	r3, r3, #5
 800956c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009570:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009574:	f003 031f 	and.w	r3, r3, #31
 8009578:	2b00      	cmp	r3, #0
 800957a:	d104      	bne.n	8009586 <USB_EPStartXfer+0x7ac>
 800957c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009580:	3b01      	subs	r3, #1
 8009582:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009586:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009588:	881b      	ldrh	r3, [r3, #0]
 800958a:	b29a      	uxth	r2, r3
 800958c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009590:	b29b      	uxth	r3, r3
 8009592:	029b      	lsls	r3, r3, #10
 8009594:	b29b      	uxth	r3, r3
 8009596:	4313      	orrs	r3, r2
 8009598:	b29b      	uxth	r3, r3
 800959a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800959e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095a2:	b29a      	uxth	r2, r3
 80095a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80095a6:	801a      	strh	r2, [r3, #0]
 80095a8:	e018      	b.n	80095dc <USB_EPStartXfer+0x802>
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	785b      	ldrb	r3, [r3, #1]
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d114      	bne.n	80095dc <USB_EPStartXfer+0x802>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	461a      	mov	r2, r3
 80095bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80095be:	4413      	add	r3, r2
 80095c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	781b      	ldrb	r3, [r3, #0]
 80095c6:	00da      	lsls	r2, r3, #3
 80095c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80095ca:	4413      	add	r3, r2
 80095cc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80095d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80095d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095d6:	b29a      	uxth	r2, r3
 80095d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095da:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	895b      	ldrh	r3, [r3, #10]
 80095e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	6959      	ldr	r1, [r3, #20]
 80095e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095ec:	b29b      	uxth	r3, r3
 80095ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 fad5 	bl	8009ba2 <USB_WritePMA>
 80095f8:	e09e      	b.n	8009738 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	785b      	ldrb	r3, [r3, #1]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d16b      	bne.n	80096da <USB_EPStartXfer+0x900>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800960c:	b29b      	uxth	r3, r3
 800960e:	461a      	mov	r2, r3
 8009610:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009612:	4413      	add	r3, r2
 8009614:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	781b      	ldrb	r3, [r3, #0]
 800961a:	00da      	lsls	r2, r3, #3
 800961c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800961e:	4413      	add	r3, r2
 8009620:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009624:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009626:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009628:	881b      	ldrh	r3, [r3, #0]
 800962a:	b29b      	uxth	r3, r3
 800962c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009630:	b29a      	uxth	r2, r3
 8009632:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009634:	801a      	strh	r2, [r3, #0]
 8009636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800963a:	2b00      	cmp	r3, #0
 800963c:	d10a      	bne.n	8009654 <USB_EPStartXfer+0x87a>
 800963e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009640:	881b      	ldrh	r3, [r3, #0]
 8009642:	b29b      	uxth	r3, r3
 8009644:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009648:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800964c:	b29a      	uxth	r2, r3
 800964e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009650:	801a      	strh	r2, [r3, #0]
 8009652:	e063      	b.n	800971c <USB_EPStartXfer+0x942>
 8009654:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009658:	2b3e      	cmp	r3, #62	@ 0x3e
 800965a:	d81c      	bhi.n	8009696 <USB_EPStartXfer+0x8bc>
 800965c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009660:	085b      	lsrs	r3, r3, #1
 8009662:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800966a:	f003 0301 	and.w	r3, r3, #1
 800966e:	2b00      	cmp	r3, #0
 8009670:	d004      	beq.n	800967c <USB_EPStartXfer+0x8a2>
 8009672:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009676:	3301      	adds	r3, #1
 8009678:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800967c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800967e:	881b      	ldrh	r3, [r3, #0]
 8009680:	b29a      	uxth	r2, r3
 8009682:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009686:	b29b      	uxth	r3, r3
 8009688:	029b      	lsls	r3, r3, #10
 800968a:	b29b      	uxth	r3, r3
 800968c:	4313      	orrs	r3, r2
 800968e:	b29a      	uxth	r2, r3
 8009690:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009692:	801a      	strh	r2, [r3, #0]
 8009694:	e042      	b.n	800971c <USB_EPStartXfer+0x942>
 8009696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800969a:	095b      	lsrs	r3, r3, #5
 800969c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80096a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096a4:	f003 031f 	and.w	r3, r3, #31
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d104      	bne.n	80096b6 <USB_EPStartXfer+0x8dc>
 80096ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80096b0:	3b01      	subs	r3, #1
 80096b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80096b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096b8:	881b      	ldrh	r3, [r3, #0]
 80096ba:	b29a      	uxth	r2, r3
 80096bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80096c0:	b29b      	uxth	r3, r3
 80096c2:	029b      	lsls	r3, r3, #10
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	4313      	orrs	r3, r2
 80096c8:	b29b      	uxth	r3, r3
 80096ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096d2:	b29a      	uxth	r2, r3
 80096d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096d6:	801a      	strh	r2, [r3, #0]
 80096d8:	e020      	b.n	800971c <USB_EPStartXfer+0x942>
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	785b      	ldrb	r3, [r3, #1]
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d11c      	bne.n	800971c <USB_EPStartXfer+0x942>
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	461a      	mov	r2, r3
 80096f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80096f6:	4413      	add	r3, r2
 80096f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	00da      	lsls	r2, r3, #3
 8009702:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009706:	4413      	add	r3, r2
 8009708:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800970c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009714:	b29a      	uxth	r2, r3
 8009716:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800971a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	891b      	ldrh	r3, [r3, #8]
 8009720:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	6959      	ldr	r1, [r3, #20]
 8009728:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800972c:	b29b      	uxth	r3, r3
 800972e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 fa35 	bl	8009ba2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	781b      	ldrb	r3, [r3, #0]
 800973e:	009b      	lsls	r3, r3, #2
 8009740:	4413      	add	r3, r2
 8009742:	881b      	ldrh	r3, [r3, #0]
 8009744:	b29b      	uxth	r3, r3
 8009746:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800974a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800974e:	817b      	strh	r3, [r7, #10]
 8009750:	897b      	ldrh	r3, [r7, #10]
 8009752:	f083 0310 	eor.w	r3, r3, #16
 8009756:	817b      	strh	r3, [r7, #10]
 8009758:	897b      	ldrh	r3, [r7, #10]
 800975a:	f083 0320 	eor.w	r3, r3, #32
 800975e:	817b      	strh	r3, [r7, #10]
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	009b      	lsls	r3, r3, #2
 8009768:	441a      	add	r2, r3
 800976a:	897b      	ldrh	r3, [r7, #10]
 800976c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009770:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009774:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800977c:	b29b      	uxth	r3, r3
 800977e:	8013      	strh	r3, [r2, #0]
 8009780:	e0d5      	b.n	800992e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	7b1b      	ldrb	r3, [r3, #12]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d156      	bne.n	8009838 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	699b      	ldr	r3, [r3, #24]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d122      	bne.n	80097d8 <USB_EPStartXfer+0x9fe>
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	78db      	ldrb	r3, [r3, #3]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d11e      	bne.n	80097d8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	781b      	ldrb	r3, [r3, #0]
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	4413      	add	r3, r2
 80097a4:	881b      	ldrh	r3, [r3, #0]
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097b0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	441a      	add	r2, r3
 80097be:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80097c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097ca:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80097ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	8013      	strh	r3, [r2, #0]
 80097d6:	e01d      	b.n	8009814 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	4413      	add	r3, r2
 80097e2:	881b      	ldrh	r3, [r3, #0]
 80097e4:	b29b      	uxth	r3, r3
 80097e6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80097ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097ee:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	781b      	ldrb	r3, [r3, #0]
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	441a      	add	r2, r3
 80097fc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8009800:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009804:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009808:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800980c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009810:	b29b      	uxth	r3, r3
 8009812:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	699a      	ldr	r2, [r3, #24]
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	691b      	ldr	r3, [r3, #16]
 800981c:	429a      	cmp	r2, r3
 800981e:	d907      	bls.n	8009830 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	699a      	ldr	r2, [r3, #24]
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	1ad2      	subs	r2, r2, r3
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	619a      	str	r2, [r3, #24]
 800982e:	e054      	b.n	80098da <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	2200      	movs	r2, #0
 8009834:	619a      	str	r2, [r3, #24]
 8009836:	e050      	b.n	80098da <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	78db      	ldrb	r3, [r3, #3]
 800983c:	2b02      	cmp	r3, #2
 800983e:	d142      	bne.n	80098c6 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	69db      	ldr	r3, [r3, #28]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d048      	beq.n	80098da <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	4413      	add	r3, r2
 8009852:	881b      	ldrh	r3, [r3, #0]
 8009854:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009858:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800985c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009860:	2b00      	cmp	r3, #0
 8009862:	d005      	beq.n	8009870 <USB_EPStartXfer+0xa96>
 8009864:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800986c:	2b00      	cmp	r3, #0
 800986e:	d10b      	bne.n	8009888 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009870:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009874:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009878:	2b00      	cmp	r3, #0
 800987a:	d12e      	bne.n	80098da <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800987c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009884:	2b00      	cmp	r3, #0
 8009886:	d128      	bne.n	80098da <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	781b      	ldrb	r3, [r3, #0]
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	4413      	add	r3, r2
 8009892:	881b      	ldrh	r3, [r3, #0]
 8009894:	b29b      	uxth	r3, r3
 8009896:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800989a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800989e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	441a      	add	r2, r3
 80098ac:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80098b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	8013      	strh	r3, [r2, #0]
 80098c4:	e009      	b.n	80098da <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	78db      	ldrb	r3, [r3, #3]
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d103      	bne.n	80098d6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2200      	movs	r2, #0
 80098d2:	619a      	str	r2, [r3, #24]
 80098d4:	e001      	b.n	80098da <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80098d6:	2301      	movs	r3, #1
 80098d8:	e02a      	b.n	8009930 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80098da:	687a      	ldr	r2, [r7, #4]
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	4413      	add	r3, r2
 80098e4:	881b      	ldrh	r3, [r3, #0]
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80098ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098f0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80098f4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80098f8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80098fc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009900:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009904:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009908:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800990c:	687a      	ldr	r2, [r7, #4]
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	441a      	add	r2, r3
 8009916:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800991a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800991e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009922:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800992a:	b29b      	uxth	r3, r3
 800992c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800992e:	2300      	movs	r3, #0
}
 8009930:	4618      	mov	r0, r3
 8009932:	37b0      	adds	r7, #176	@ 0xb0
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009938:	b480      	push	{r7}
 800993a:	b085      	sub	sp, #20
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	785b      	ldrb	r3, [r3, #1]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d020      	beq.n	800998c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	4413      	add	r3, r2
 8009954:	881b      	ldrh	r3, [r3, #0]
 8009956:	b29b      	uxth	r3, r3
 8009958:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800995c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009960:	81bb      	strh	r3, [r7, #12]
 8009962:	89bb      	ldrh	r3, [r7, #12]
 8009964:	f083 0310 	eor.w	r3, r3, #16
 8009968:	81bb      	strh	r3, [r7, #12]
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	441a      	add	r2, r3
 8009974:	89bb      	ldrh	r3, [r7, #12]
 8009976:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800997a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800997e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009986:	b29b      	uxth	r3, r3
 8009988:	8013      	strh	r3, [r2, #0]
 800998a:	e01f      	b.n	80099cc <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	4413      	add	r3, r2
 8009996:	881b      	ldrh	r3, [r3, #0]
 8009998:	b29b      	uxth	r3, r3
 800999a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800999e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099a2:	81fb      	strh	r3, [r7, #14]
 80099a4:	89fb      	ldrh	r3, [r7, #14]
 80099a6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80099aa:	81fb      	strh	r3, [r7, #14]
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	441a      	add	r2, r3
 80099b6:	89fb      	ldrh	r3, [r7, #14]
 80099b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3714      	adds	r7, #20
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr

080099da <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80099da:	b480      	push	{r7}
 80099dc:	b087      	sub	sp, #28
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
 80099e2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	785b      	ldrb	r3, [r3, #1]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d04c      	beq.n	8009a86 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4413      	add	r3, r2
 80099f6:	881b      	ldrh	r3, [r3, #0]
 80099f8:	823b      	strh	r3, [r7, #16]
 80099fa:	8a3b      	ldrh	r3, [r7, #16]
 80099fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d01b      	beq.n	8009a3c <USB_EPClearStall+0x62>
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	4413      	add	r3, r2
 8009a0e:	881b      	ldrh	r3, [r3, #0]
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a1a:	81fb      	strh	r3, [r7, #14]
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	781b      	ldrb	r3, [r3, #0]
 8009a22:	009b      	lsls	r3, r3, #2
 8009a24:	441a      	add	r2, r3
 8009a26:	89fb      	ldrh	r3, [r7, #14]
 8009a28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	78db      	ldrb	r3, [r3, #3]
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	d06c      	beq.n	8009b1e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	781b      	ldrb	r3, [r3, #0]
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	4413      	add	r3, r2
 8009a4e:	881b      	ldrh	r3, [r3, #0]
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a5a:	81bb      	strh	r3, [r7, #12]
 8009a5c:	89bb      	ldrh	r3, [r7, #12]
 8009a5e:	f083 0320 	eor.w	r3, r3, #32
 8009a62:	81bb      	strh	r3, [r7, #12]
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	009b      	lsls	r3, r3, #2
 8009a6c:	441a      	add	r2, r3
 8009a6e:	89bb      	ldrh	r3, [r7, #12]
 8009a70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a80:	b29b      	uxth	r3, r3
 8009a82:	8013      	strh	r3, [r2, #0]
 8009a84:	e04b      	b.n	8009b1e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	4413      	add	r3, r2
 8009a90:	881b      	ldrh	r3, [r3, #0]
 8009a92:	82fb      	strh	r3, [r7, #22]
 8009a94:	8afb      	ldrh	r3, [r7, #22]
 8009a96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d01b      	beq.n	8009ad6 <USB_EPClearStall+0xfc>
 8009a9e:	687a      	ldr	r2, [r7, #4]
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	781b      	ldrb	r3, [r3, #0]
 8009aa4:	009b      	lsls	r3, r3, #2
 8009aa6:	4413      	add	r3, r2
 8009aa8:	881b      	ldrh	r3, [r3, #0]
 8009aaa:	b29b      	uxth	r3, r3
 8009aac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ab0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ab4:	82bb      	strh	r3, [r7, #20]
 8009ab6:	687a      	ldr	r2, [r7, #4]
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	441a      	add	r2, r3
 8009ac0:	8abb      	ldrh	r3, [r7, #20]
 8009ac2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009ac6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009aca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009ace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009ad6:	687a      	ldr	r2, [r7, #4]
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	4413      	add	r3, r2
 8009ae0:	881b      	ldrh	r3, [r3, #0]
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ae8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009aec:	827b      	strh	r3, [r7, #18]
 8009aee:	8a7b      	ldrh	r3, [r7, #18]
 8009af0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009af4:	827b      	strh	r3, [r7, #18]
 8009af6:	8a7b      	ldrh	r3, [r7, #18]
 8009af8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009afc:	827b      	strh	r3, [r7, #18]
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	441a      	add	r2, r3
 8009b08:	8a7b      	ldrh	r3, [r7, #18]
 8009b0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	371c      	adds	r7, #28
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	460b      	mov	r3, r1
 8009b36:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009b38:	78fb      	ldrb	r3, [r7, #3]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d103      	bne.n	8009b46 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2280      	movs	r2, #128	@ 0x80
 8009b42:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009b46:	2300      	movs	r3, #0
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b6c:	b29a      	uxth	r2, r3
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	370c      	adds	r7, #12
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr

08009b82 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009b82:	b480      	push	{r7}
 8009b84:	b085      	sub	sp, #20
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009b94:	68fb      	ldr	r3, [r7, #12]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3714      	adds	r7, #20
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba0:	4770      	bx	lr

08009ba2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009ba2:	b480      	push	{r7}
 8009ba4:	b08b      	sub	sp, #44	@ 0x2c
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	60f8      	str	r0, [r7, #12]
 8009baa:	60b9      	str	r1, [r7, #8]
 8009bac:	4611      	mov	r1, r2
 8009bae:	461a      	mov	r2, r3
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	80fb      	strh	r3, [r7, #6]
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009bb8:	88bb      	ldrh	r3, [r7, #4]
 8009bba:	3301      	adds	r3, #1
 8009bbc:	085b      	lsrs	r3, r3, #1
 8009bbe:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009bc8:	88fa      	ldrh	r2, [r7, #6]
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	4413      	add	r3, r2
 8009bce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009bd2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bd8:	e01c      	b.n	8009c14 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	3301      	adds	r3, #1
 8009be4:	781b      	ldrb	r3, [r3, #0]
 8009be6:	b21b      	sxth	r3, r3
 8009be8:	021b      	lsls	r3, r3, #8
 8009bea:	b21a      	sxth	r2, r3
 8009bec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009bf0:	4313      	orrs	r3, r2
 8009bf2:	b21b      	sxth	r3, r3
 8009bf4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009bf6:	6a3b      	ldr	r3, [r7, #32]
 8009bf8:	8a7a      	ldrh	r2, [r7, #18]
 8009bfa:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009bfc:	6a3b      	ldr	r3, [r7, #32]
 8009bfe:	3302      	adds	r3, #2
 8009c00:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8009c02:	69fb      	ldr	r3, [r7, #28]
 8009c04:	3301      	adds	r3, #1
 8009c06:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c10:	3b01      	subs	r3, #1
 8009c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1df      	bne.n	8009bda <USB_WritePMA+0x38>
  }
}
 8009c1a:	bf00      	nop
 8009c1c:	bf00      	nop
 8009c1e:	372c      	adds	r7, #44	@ 0x2c
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr

08009c28 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b08b      	sub	sp, #44	@ 0x2c
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	4611      	mov	r1, r2
 8009c34:	461a      	mov	r2, r3
 8009c36:	460b      	mov	r3, r1
 8009c38:	80fb      	strh	r3, [r7, #6]
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009c3e:	88bb      	ldrh	r3, [r7, #4]
 8009c40:	085b      	lsrs	r3, r3, #1
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009c4e:	88fa      	ldrh	r2, [r7, #6]
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	4413      	add	r3, r2
 8009c54:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c58:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009c5a:	69bb      	ldr	r3, [r7, #24]
 8009c5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c5e:	e018      	b.n	8009c92 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009c60:	6a3b      	ldr	r3, [r7, #32]
 8009c62:	881b      	ldrh	r3, [r3, #0]
 8009c64:	b29b      	uxth	r3, r3
 8009c66:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009c68:	6a3b      	ldr	r3, [r7, #32]
 8009c6a:	3302      	adds	r3, #2
 8009c6c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	b2da      	uxtb	r2, r3
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009c76:	69fb      	ldr	r3, [r7, #28]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009c7c:	693b      	ldr	r3, [r7, #16]
 8009c7e:	0a1b      	lsrs	r3, r3, #8
 8009c80:	b2da      	uxtb	r2, r3
 8009c82:	69fb      	ldr	r3, [r7, #28]
 8009c84:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009c86:	69fb      	ldr	r3, [r7, #28]
 8009c88:	3301      	adds	r3, #1
 8009c8a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c8e:	3b01      	subs	r3, #1
 8009c90:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d1e3      	bne.n	8009c60 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009c98:	88bb      	ldrh	r3, [r7, #4]
 8009c9a:	f003 0301 	and.w	r3, r3, #1
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d007      	beq.n	8009cb4 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009ca4:	6a3b      	ldr	r3, [r7, #32]
 8009ca6:	881b      	ldrh	r3, [r3, #0]
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	b2da      	uxtb	r2, r3
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	701a      	strb	r2, [r3, #0]
  }
}
 8009cb4:	bf00      	nop
 8009cb6:	372c      	adds	r7, #44	@ 0x2c
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8009cc4:	4907      	ldr	r1, [pc, #28]	@ (8009ce4 <MX_FATFS_Init+0x24>)
 8009cc6:	4808      	ldr	r0, [pc, #32]	@ (8009ce8 <MX_FATFS_Init+0x28>)
 8009cc8:	f001 fcf8 	bl	800b6bc <FATFS_LinkDriver>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d002      	beq.n	8009cd8 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8009cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8009cd6:	e003      	b.n	8009ce0 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8009cd8:	4b04      	ldr	r3, [pc, #16]	@ (8009cec <MX_FATFS_Init+0x2c>)
 8009cda:	2201      	movs	r2, #1
 8009cdc:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8009cde:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	200007a0 	.word	0x200007a0
 8009ce8:	20000010 	.word	0x20000010
 8009cec:	200007a4 	.word	0x200007a4

08009cf0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b082      	sub	sp, #8
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv); // ADDED
 8009cfa:	79fb      	ldrb	r3, [r7, #7]
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f7f7 fe2d 	bl	800195c <USER_SPI_initialize>
 8009d02:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3708      	adds	r7, #8
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	4603      	mov	r3, r0
 8009d14:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv); // ADDED
 8009d16:	79fb      	ldrb	r3, [r7, #7]
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7f7 ff09 	bl	8001b30 <USER_SPI_status>
 8009d1e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	3708      	adds	r7, #8
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b084      	sub	sp, #16
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60b9      	str	r1, [r7, #8]
 8009d30:	607a      	str	r2, [r7, #4]
 8009d32:	603b      	str	r3, [r7, #0]
 8009d34:	4603      	mov	r3, r0
 8009d36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count); // ADDED
 8009d38:	7bf8      	ldrb	r0, [r7, #15]
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	68b9      	ldr	r1, [r7, #8]
 8009d40:	f7f7 ff0c 	bl	8001b5c <USER_SPI_read>
 8009d44:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3710      	adds	r7, #16
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}

08009d4e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b084      	sub	sp, #16
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	60b9      	str	r1, [r7, #8]
 8009d56:	607a      	str	r2, [r7, #4]
 8009d58:	603b      	str	r3, [r7, #0]
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count); // ADDED
 8009d5e:	7bf8      	ldrb	r0, [r7, #15]
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	687a      	ldr	r2, [r7, #4]
 8009d64:	68b9      	ldr	r1, [r7, #8]
 8009d66:	f7f7 ff5f 	bl	8001c28 <USER_SPI_write>
 8009d6a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3710      	adds	r7, #16
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b082      	sub	sp, #8
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	603a      	str	r2, [r7, #0]
 8009d7e:	71fb      	strb	r3, [r7, #7]
 8009d80:	460b      	mov	r3, r1
 8009d82:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); // ADDED
 8009d84:	79b9      	ldrb	r1, [r7, #6]
 8009d86:	79fb      	ldrb	r3, [r7, #7]
 8009d88:	683a      	ldr	r2, [r7, #0]
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f7f7 ffc8 	bl	8001d20 <USER_SPI_ioctl>
 8009d90:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3708      	adds	r7, #8
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}

08009d9a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d9a:	b580      	push	{r7, lr}
 8009d9c:	b084      	sub	sp, #16
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
 8009da2:	460b      	mov	r3, r1
 8009da4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009da6:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009daa:	f002 f957 	bl	800c05c <USBD_static_malloc>
 8009dae:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d105      	bne.n	8009dc2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8009dbe:	2302      	movs	r3, #2
 8009dc0:	e066      	b.n	8009e90 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	7c1b      	ldrb	r3, [r3, #16]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d119      	bne.n	8009e06 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009dd2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009dd6:	2202      	movs	r2, #2
 8009dd8:	2181      	movs	r1, #129	@ 0x81
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f001 ffe5 	bl	800bdaa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2201      	movs	r2, #1
 8009de4:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009de6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009dea:	2202      	movs	r2, #2
 8009dec:	2101      	movs	r1, #1
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f001 ffdb 	bl	800bdaa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2201      	movs	r2, #1
 8009df8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2210      	movs	r2, #16
 8009e00:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8009e04:	e016      	b.n	8009e34 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009e06:	2340      	movs	r3, #64	@ 0x40
 8009e08:	2202      	movs	r2, #2
 8009e0a:	2181      	movs	r1, #129	@ 0x81
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f001 ffcc 	bl	800bdaa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2201      	movs	r2, #1
 8009e16:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009e18:	2340      	movs	r3, #64	@ 0x40
 8009e1a:	2202      	movs	r2, #2
 8009e1c:	2101      	movs	r1, #1
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f001 ffc3 	bl	800bdaa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2201      	movs	r2, #1
 8009e28:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2210      	movs	r2, #16
 8009e30:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009e34:	2308      	movs	r3, #8
 8009e36:	2203      	movs	r2, #3
 8009e38:	2182      	movs	r1, #130	@ 0x82
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f001 ffb5 	bl	800bdaa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2201      	movs	r2, #1
 8009e44:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2200      	movs	r2, #0
 8009e56:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	7c1b      	ldrb	r3, [r3, #16]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d109      	bne.n	8009e7e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009e70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009e74:	2101      	movs	r1, #1
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f002 f886 	bl	800bf88 <USBD_LL_PrepareReceive>
 8009e7c:	e007      	b.n	8009e8e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009e84:	2340      	movs	r3, #64	@ 0x40
 8009e86:	2101      	movs	r1, #1
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f002 f87d 	bl	800bf88 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009e8e:	2300      	movs	r3, #0
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3710      	adds	r7, #16
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009ea4:	2181      	movs	r1, #129	@ 0x81
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f001 ffa5 	bl	800bdf6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009eb2:	2101      	movs	r1, #1
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f001 ff9e 	bl	800bdf6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009ec2:	2182      	movs	r1, #130	@ 0x82
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f001 ff96 	bl	800bdf6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d00e      	beq.n	8009f02 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f002 f8bf 	bl	800c078 <USBD_static_free>
    pdev->pClassData = NULL;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009f02:	2300      	movs	r3, #0
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3708      	adds	r7, #8
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b086      	sub	sp, #24
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
 8009f14:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f1c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009f22:	2300      	movs	r3, #0
 8009f24:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f26:	2300      	movs	r3, #0
 8009f28:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d101      	bne.n	8009f34 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009f30:	2303      	movs	r3, #3
 8009f32:	e0af      	b.n	800a094 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d03f      	beq.n	8009fc0 <USBD_CDC_Setup+0xb4>
 8009f40:	2b20      	cmp	r3, #32
 8009f42:	f040 809f 	bne.w	800a084 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	88db      	ldrh	r3, [r3, #6]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d02e      	beq.n	8009fac <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	b25b      	sxtb	r3, r3
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	da16      	bge.n	8009f86 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	683a      	ldr	r2, [r7, #0]
 8009f62:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009f64:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f66:	683a      	ldr	r2, [r7, #0]
 8009f68:	88d2      	ldrh	r2, [r2, #6]
 8009f6a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	88db      	ldrh	r3, [r3, #6]
 8009f70:	2b07      	cmp	r3, #7
 8009f72:	bf28      	it	cs
 8009f74:	2307      	movcs	r3, #7
 8009f76:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	89fa      	ldrh	r2, [r7, #14]
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f001 facf 	bl	800b522 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8009f84:	e085      	b.n	800a092 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	785a      	ldrb	r2, [r3, #1]
 8009f8a:	693b      	ldr	r3, [r7, #16]
 8009f8c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	88db      	ldrh	r3, [r3, #6]
 8009f94:	b2da      	uxtb	r2, r3
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009f9c:	6939      	ldr	r1, [r7, #16]
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	88db      	ldrh	r3, [r3, #6]
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f001 fae8 	bl	800b57a <USBD_CtlPrepareRx>
      break;
 8009faa:	e072      	b.n	800a092 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	683a      	ldr	r2, [r7, #0]
 8009fb6:	7850      	ldrb	r0, [r2, #1]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	6839      	ldr	r1, [r7, #0]
 8009fbc:	4798      	blx	r3
      break;
 8009fbe:	e068      	b.n	800a092 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	785b      	ldrb	r3, [r3, #1]
 8009fc4:	2b0b      	cmp	r3, #11
 8009fc6:	d852      	bhi.n	800a06e <USBD_CDC_Setup+0x162>
 8009fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8009fd0 <USBD_CDC_Setup+0xc4>)
 8009fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fce:	bf00      	nop
 8009fd0:	0800a001 	.word	0x0800a001
 8009fd4:	0800a07d 	.word	0x0800a07d
 8009fd8:	0800a06f 	.word	0x0800a06f
 8009fdc:	0800a06f 	.word	0x0800a06f
 8009fe0:	0800a06f 	.word	0x0800a06f
 8009fe4:	0800a06f 	.word	0x0800a06f
 8009fe8:	0800a06f 	.word	0x0800a06f
 8009fec:	0800a06f 	.word	0x0800a06f
 8009ff0:	0800a06f 	.word	0x0800a06f
 8009ff4:	0800a06f 	.word	0x0800a06f
 8009ff8:	0800a02b 	.word	0x0800a02b
 8009ffc:	0800a055 	.word	0x0800a055
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a006:	b2db      	uxtb	r3, r3
 800a008:	2b03      	cmp	r3, #3
 800a00a:	d107      	bne.n	800a01c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a00c:	f107 030a 	add.w	r3, r7, #10
 800a010:	2202      	movs	r2, #2
 800a012:	4619      	mov	r1, r3
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f001 fa84 	bl	800b522 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a01a:	e032      	b.n	800a082 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a01c:	6839      	ldr	r1, [r7, #0]
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f001 fa0e 	bl	800b440 <USBD_CtlError>
            ret = USBD_FAIL;
 800a024:	2303      	movs	r3, #3
 800a026:	75fb      	strb	r3, [r7, #23]
          break;
 800a028:	e02b      	b.n	800a082 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a030:	b2db      	uxtb	r3, r3
 800a032:	2b03      	cmp	r3, #3
 800a034:	d107      	bne.n	800a046 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a036:	f107 030d 	add.w	r3, r7, #13
 800a03a:	2201      	movs	r2, #1
 800a03c:	4619      	mov	r1, r3
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f001 fa6f 	bl	800b522 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a044:	e01d      	b.n	800a082 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a046:	6839      	ldr	r1, [r7, #0]
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f001 f9f9 	bl	800b440 <USBD_CtlError>
            ret = USBD_FAIL;
 800a04e:	2303      	movs	r3, #3
 800a050:	75fb      	strb	r3, [r7, #23]
          break;
 800a052:	e016      	b.n	800a082 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a05a:	b2db      	uxtb	r3, r3
 800a05c:	2b03      	cmp	r3, #3
 800a05e:	d00f      	beq.n	800a080 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800a060:	6839      	ldr	r1, [r7, #0]
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f001 f9ec 	bl	800b440 <USBD_CtlError>
            ret = USBD_FAIL;
 800a068:	2303      	movs	r3, #3
 800a06a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a06c:	e008      	b.n	800a080 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a06e:	6839      	ldr	r1, [r7, #0]
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f001 f9e5 	bl	800b440 <USBD_CtlError>
          ret = USBD_FAIL;
 800a076:	2303      	movs	r3, #3
 800a078:	75fb      	strb	r3, [r7, #23]
          break;
 800a07a:	e002      	b.n	800a082 <USBD_CDC_Setup+0x176>
          break;
 800a07c:	bf00      	nop
 800a07e:	e008      	b.n	800a092 <USBD_CDC_Setup+0x186>
          break;
 800a080:	bf00      	nop
      }
      break;
 800a082:	e006      	b.n	800a092 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800a084:	6839      	ldr	r1, [r7, #0]
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f001 f9da 	bl	800b440 <USBD_CtlError>
      ret = USBD_FAIL;
 800a08c:	2303      	movs	r3, #3
 800a08e:	75fb      	strb	r3, [r7, #23]
      break;
 800a090:	bf00      	nop
  }

  return (uint8_t)ret;
 800a092:	7dfb      	ldrb	r3, [r7, #23]
}
 800a094:	4618      	mov	r0, r3
 800a096:	3718      	adds	r7, #24
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a0ae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d101      	bne.n	800a0be <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a0ba:	2303      	movs	r3, #3
 800a0bc:	e04f      	b.n	800a15e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a0c4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a0c6:	78fa      	ldrb	r2, [r7, #3]
 800a0c8:	6879      	ldr	r1, [r7, #4]
 800a0ca:	4613      	mov	r3, r2
 800a0cc:	009b      	lsls	r3, r3, #2
 800a0ce:	4413      	add	r3, r2
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	440b      	add	r3, r1
 800a0d4:	3318      	adds	r3, #24
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d029      	beq.n	800a130 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a0dc:	78fa      	ldrb	r2, [r7, #3]
 800a0de:	6879      	ldr	r1, [r7, #4]
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	009b      	lsls	r3, r3, #2
 800a0e4:	4413      	add	r3, r2
 800a0e6:	009b      	lsls	r3, r3, #2
 800a0e8:	440b      	add	r3, r1
 800a0ea:	3318      	adds	r3, #24
 800a0ec:	681a      	ldr	r2, [r3, #0]
 800a0ee:	78f9      	ldrb	r1, [r7, #3]
 800a0f0:	68f8      	ldr	r0, [r7, #12]
 800a0f2:	460b      	mov	r3, r1
 800a0f4:	009b      	lsls	r3, r3, #2
 800a0f6:	440b      	add	r3, r1
 800a0f8:	00db      	lsls	r3, r3, #3
 800a0fa:	4403      	add	r3, r0
 800a0fc:	3320      	adds	r3, #32
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	fbb2 f1f3 	udiv	r1, r2, r3
 800a104:	fb01 f303 	mul.w	r3, r1, r3
 800a108:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d110      	bne.n	800a130 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800a10e:	78fa      	ldrb	r2, [r7, #3]
 800a110:	6879      	ldr	r1, [r7, #4]
 800a112:	4613      	mov	r3, r2
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	4413      	add	r3, r2
 800a118:	009b      	lsls	r3, r3, #2
 800a11a:	440b      	add	r3, r1
 800a11c:	3318      	adds	r3, #24
 800a11e:	2200      	movs	r2, #0
 800a120:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a122:	78f9      	ldrb	r1, [r7, #3]
 800a124:	2300      	movs	r3, #0
 800a126:	2200      	movs	r2, #0
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f001 ff0c 	bl	800bf46 <USBD_LL_Transmit>
 800a12e:	e015      	b.n	800a15c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	2200      	movs	r2, #0
 800a134:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a13e:	691b      	ldr	r3, [r3, #16]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d00b      	beq.n	800a15c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a14a:	691b      	ldr	r3, [r3, #16]
 800a14c:	68ba      	ldr	r2, [r7, #8]
 800a14e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a152:	68ba      	ldr	r2, [r7, #8]
 800a154:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a158:	78fa      	ldrb	r2, [r7, #3]
 800a15a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a15c:	2300      	movs	r3, #0
}
 800a15e:	4618      	mov	r0, r3
 800a160:	3710      	adds	r7, #16
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}

0800a166 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a166:	b580      	push	{r7, lr}
 800a168:	b084      	sub	sp, #16
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	6078      	str	r0, [r7, #4]
 800a16e:	460b      	mov	r3, r1
 800a170:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a178:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a180:	2b00      	cmp	r3, #0
 800a182:	d101      	bne.n	800a188 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a184:	2303      	movs	r3, #3
 800a186:	e015      	b.n	800a1b4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a188:	78fb      	ldrb	r3, [r7, #3]
 800a18a:	4619      	mov	r1, r3
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f001 ff1c 	bl	800bfca <USBD_LL_GetRxDataSize>
 800a192:	4602      	mov	r2, r0
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a1a0:	68db      	ldr	r3, [r3, #12]
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a1ae:	4611      	mov	r1, r2
 800a1b0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1ca:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d101      	bne.n	800a1d6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a1d2:	2303      	movs	r3, #3
 800a1d4:	e01a      	b.n	800a20c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d014      	beq.n	800a20a <USBD_CDC_EP0_RxReady+0x4e>
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a1e6:	2bff      	cmp	r3, #255	@ 0xff
 800a1e8:	d00f      	beq.n	800a20a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a1f0:	689b      	ldr	r3, [r3, #8]
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800a1f8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a1fa:	68fa      	ldr	r2, [r7, #12]
 800a1fc:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a200:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	22ff      	movs	r2, #255	@ 0xff
 800a206:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a20a:	2300      	movs	r3, #0
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3710      	adds	r7, #16
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a214:	b480      	push	{r7}
 800a216:	b083      	sub	sp, #12
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2243      	movs	r2, #67	@ 0x43
 800a220:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a222:	4b03      	ldr	r3, [pc, #12]	@ (800a230 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a224:	4618      	mov	r0, r3
 800a226:	370c      	adds	r7, #12
 800a228:	46bd      	mov	sp, r7
 800a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22e:	4770      	bx	lr
 800a230:	200000ac 	.word	0x200000ac

0800a234 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a234:	b480      	push	{r7}
 800a236:	b083      	sub	sp, #12
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2243      	movs	r2, #67	@ 0x43
 800a240:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a242:	4b03      	ldr	r3, [pc, #12]	@ (800a250 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a244:	4618      	mov	r0, r3
 800a246:	370c      	adds	r7, #12
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr
 800a250:	20000068 	.word	0x20000068

0800a254 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a254:	b480      	push	{r7}
 800a256:	b083      	sub	sp, #12
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2243      	movs	r2, #67	@ 0x43
 800a260:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a262:	4b03      	ldr	r3, [pc, #12]	@ (800a270 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a264:	4618      	mov	r0, r3
 800a266:	370c      	adds	r7, #12
 800a268:	46bd      	mov	sp, r7
 800a26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26e:	4770      	bx	lr
 800a270:	200000f0 	.word	0x200000f0

0800a274 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a274:	b480      	push	{r7}
 800a276:	b083      	sub	sp, #12
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	220a      	movs	r2, #10
 800a280:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a282:	4b03      	ldr	r3, [pc, #12]	@ (800a290 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a284:	4618      	mov	r0, r3
 800a286:	370c      	adds	r7, #12
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr
 800a290:	20000024 	.word	0x20000024

0800a294 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a294:	b480      	push	{r7}
 800a296:	b083      	sub	sp, #12
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d101      	bne.n	800a2a8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a2a4:	2303      	movs	r3, #3
 800a2a6:	e004      	b.n	800a2b2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	683a      	ldr	r2, [r7, #0]
 800a2ac:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800a2b0:	2300      	movs	r3, #0
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	370c      	adds	r7, #12
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr

0800a2be <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a2be:	b480      	push	{r7}
 800a2c0:	b087      	sub	sp, #28
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	60f8      	str	r0, [r7, #12]
 800a2c6:	60b9      	str	r1, [r7, #8]
 800a2c8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a2d0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d101      	bne.n	800a2dc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a2d8:	2303      	movs	r3, #3
 800a2da:	e008      	b.n	800a2ee <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	68ba      	ldr	r2, [r7, #8]
 800a2e0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a2ec:	2300      	movs	r3, #0
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	371c      	adds	r7, #28
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr

0800a2fa <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a2fa:	b480      	push	{r7}
 800a2fc:	b085      	sub	sp, #20
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	6078      	str	r0, [r7, #4]
 800a302:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a30a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d101      	bne.n	800a316 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a312:	2303      	movs	r3, #3
 800a314:	e004      	b.n	800a320 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	683a      	ldr	r2, [r7, #0]
 800a31a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a31e:	2300      	movs	r3, #0
}
 800a320:	4618      	mov	r0, r3
 800a322:	3714      	adds	r7, #20
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a33a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a33c:	2301      	movs	r3, #1
 800a33e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a346:	2b00      	cmp	r3, #0
 800a348:	d101      	bne.n	800a34e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a34a:	2303      	movs	r3, #3
 800a34c:	e01a      	b.n	800a384 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800a34e:	68bb      	ldr	r3, [r7, #8]
 800a350:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a354:	2b00      	cmp	r3, #0
 800a356:	d114      	bne.n	800a382 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	2201      	movs	r2, #1
 800a35c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a376:	2181      	movs	r1, #129	@ 0x81
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f001 fde4 	bl	800bf46 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a37e:	2300      	movs	r3, #0
 800a380:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a382:	7bfb      	ldrb	r3, [r7, #15]
}
 800a384:	4618      	mov	r0, r3
 800a386:	3710      	adds	r7, #16
 800a388:	46bd      	mov	sp, r7
 800a38a:	bd80      	pop	{r7, pc}

0800a38c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b084      	sub	sp, #16
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a39a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d101      	bne.n	800a3aa <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a3a6:	2303      	movs	r3, #3
 800a3a8:	e016      	b.n	800a3d8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	7c1b      	ldrb	r3, [r3, #16]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d109      	bne.n	800a3c6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a3b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a3bc:	2101      	movs	r1, #1
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f001 fde2 	bl	800bf88 <USBD_LL_PrepareReceive>
 800a3c4:	e007      	b.n	800a3d6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a3cc:	2340      	movs	r3, #64	@ 0x40
 800a3ce:	2101      	movs	r1, #1
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f001 fdd9 	bl	800bf88 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a3d6:	2300      	movs	r3, #0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3710      	adds	r7, #16
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b086      	sub	sp, #24
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	60f8      	str	r0, [r7, #12]
 800a3e8:	60b9      	str	r1, [r7, #8]
 800a3ea:	4613      	mov	r3, r2
 800a3ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d101      	bne.n	800a3f8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a3f4:	2303      	movs	r3, #3
 800a3f6:	e01f      	b.n	800a438 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2200      	movs	r2, #0
 800a404:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	2200      	movs	r2, #0
 800a40c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d003      	beq.n	800a41e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	68ba      	ldr	r2, [r7, #8]
 800a41a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2201      	movs	r2, #1
 800a422:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	79fa      	ldrb	r2, [r7, #7]
 800a42a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a42c:	68f8      	ldr	r0, [r7, #12]
 800a42e:	f001 fc41 	bl	800bcb4 <USBD_LL_Init>
 800a432:	4603      	mov	r3, r0
 800a434:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a436:	7dfb      	ldrb	r3, [r7, #23]
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3718      	adds	r7, #24
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}

0800a440 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b084      	sub	sp, #16
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a44a:	2300      	movs	r3, #0
 800a44c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d101      	bne.n	800a458 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a454:	2303      	movs	r3, #3
 800a456:	e016      	b.n	800a486 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	683a      	ldr	r2, [r7, #0]
 800a45c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00b      	beq.n	800a484 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a474:	f107 020e 	add.w	r2, r7, #14
 800a478:	4610      	mov	r0, r2
 800a47a:	4798      	blx	r3
 800a47c:	4602      	mov	r2, r0
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b082      	sub	sp, #8
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f001 fc6c 	bl	800bd74 <USBD_LL_Start>
 800a49c:	4603      	mov	r3, r0
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3708      	adds	r7, #8
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}

0800a4a6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b083      	sub	sp, #12
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	370c      	adds	r7, #12
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr

0800a4bc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a4c8:	2303      	movs	r3, #3
 800a4ca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d009      	beq.n	800a4ea <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	78fa      	ldrb	r2, [r7, #3]
 800a4e0:	4611      	mov	r1, r2
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	4798      	blx	r3
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3710      	adds	r7, #16
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}

0800a4f4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a506:	2b00      	cmp	r3, #0
 800a508:	d007      	beq.n	800a51a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a510:	685b      	ldr	r3, [r3, #4]
 800a512:	78fa      	ldrb	r2, [r7, #3]
 800a514:	4611      	mov	r1, r2
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	4798      	blx	r3
  }

  return USBD_OK;
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3708      	adds	r7, #8
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a534:	6839      	ldr	r1, [r7, #0]
 800a536:	4618      	mov	r0, r3
 800a538:	f000 ff48 	bl	800b3cc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a54a:	461a      	mov	r2, r3
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a558:	f003 031f 	and.w	r3, r3, #31
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	d01a      	beq.n	800a596 <USBD_LL_SetupStage+0x72>
 800a560:	2b02      	cmp	r3, #2
 800a562:	d822      	bhi.n	800a5aa <USBD_LL_SetupStage+0x86>
 800a564:	2b00      	cmp	r3, #0
 800a566:	d002      	beq.n	800a56e <USBD_LL_SetupStage+0x4a>
 800a568:	2b01      	cmp	r3, #1
 800a56a:	d00a      	beq.n	800a582 <USBD_LL_SetupStage+0x5e>
 800a56c:	e01d      	b.n	800a5aa <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a574:	4619      	mov	r1, r3
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f000 f9f0 	bl	800a95c <USBD_StdDevReq>
 800a57c:	4603      	mov	r3, r0
 800a57e:	73fb      	strb	r3, [r7, #15]
      break;
 800a580:	e020      	b.n	800a5c4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a588:	4619      	mov	r1, r3
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 fa54 	bl	800aa38 <USBD_StdItfReq>
 800a590:	4603      	mov	r3, r0
 800a592:	73fb      	strb	r3, [r7, #15]
      break;
 800a594:	e016      	b.n	800a5c4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a59c:	4619      	mov	r1, r3
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 fa93 	bl	800aaca <USBD_StdEPReq>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	73fb      	strb	r3, [r7, #15]
      break;
 800a5a8:	e00c      	b.n	800a5c4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a5b0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a5b4:	b2db      	uxtb	r3, r3
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f001 fc3b 	bl	800be34 <USBD_LL_StallEP>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	73fb      	strb	r3, [r7, #15]
      break;
 800a5c2:	bf00      	nop
  }

  return ret;
 800a5c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b086      	sub	sp, #24
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	60f8      	str	r0, [r7, #12]
 800a5d6:	460b      	mov	r3, r1
 800a5d8:	607a      	str	r2, [r7, #4]
 800a5da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a5dc:	7afb      	ldrb	r3, [r7, #11]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d138      	bne.n	800a654 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a5e8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a5f0:	2b03      	cmp	r3, #3
 800a5f2:	d14a      	bne.n	800a68a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	689a      	ldr	r2, [r3, #8]
 800a5f8:	693b      	ldr	r3, [r7, #16]
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	429a      	cmp	r2, r3
 800a5fe:	d913      	bls.n	800a628 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	689a      	ldr	r2, [r3, #8]
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	68db      	ldr	r3, [r3, #12]
 800a608:	1ad2      	subs	r2, r2, r3
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	68da      	ldr	r2, [r3, #12]
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	4293      	cmp	r3, r2
 800a618:	bf28      	it	cs
 800a61a:	4613      	movcs	r3, r2
 800a61c:	461a      	mov	r2, r3
 800a61e:	6879      	ldr	r1, [r7, #4]
 800a620:	68f8      	ldr	r0, [r7, #12]
 800a622:	f000 ffc7 	bl	800b5b4 <USBD_CtlContinueRx>
 800a626:	e030      	b.n	800a68a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	2b03      	cmp	r3, #3
 800a632:	d10b      	bne.n	800a64c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a63a:	691b      	ldr	r3, [r3, #16]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d005      	beq.n	800a64c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a646:	691b      	ldr	r3, [r3, #16]
 800a648:	68f8      	ldr	r0, [r7, #12]
 800a64a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a64c:	68f8      	ldr	r0, [r7, #12]
 800a64e:	f000 ffc2 	bl	800b5d6 <USBD_CtlSendStatus>
 800a652:	e01a      	b.n	800a68a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a65a:	b2db      	uxtb	r3, r3
 800a65c:	2b03      	cmp	r3, #3
 800a65e:	d114      	bne.n	800a68a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a666:	699b      	ldr	r3, [r3, #24]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d00e      	beq.n	800a68a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a672:	699b      	ldr	r3, [r3, #24]
 800a674:	7afa      	ldrb	r2, [r7, #11]
 800a676:	4611      	mov	r1, r2
 800a678:	68f8      	ldr	r0, [r7, #12]
 800a67a:	4798      	blx	r3
 800a67c:	4603      	mov	r3, r0
 800a67e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a680:	7dfb      	ldrb	r3, [r7, #23]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d001      	beq.n	800a68a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a686:	7dfb      	ldrb	r3, [r7, #23]
 800a688:	e000      	b.n	800a68c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3718      	adds	r7, #24
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b086      	sub	sp, #24
 800a698:	af00      	add	r7, sp, #0
 800a69a:	60f8      	str	r0, [r7, #12]
 800a69c:	460b      	mov	r3, r1
 800a69e:	607a      	str	r2, [r7, #4]
 800a6a0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a6a2:	7afb      	ldrb	r3, [r7, #11]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d16b      	bne.n	800a780 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	3314      	adds	r3, #20
 800a6ac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a6b4:	2b02      	cmp	r3, #2
 800a6b6:	d156      	bne.n	800a766 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	689a      	ldr	r2, [r3, #8]
 800a6bc:	693b      	ldr	r3, [r7, #16]
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	d914      	bls.n	800a6ee <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	689a      	ldr	r2, [r3, #8]
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	68db      	ldr	r3, [r3, #12]
 800a6cc:	1ad2      	subs	r2, r2, r3
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a6d2:	693b      	ldr	r3, [r7, #16]
 800a6d4:	689b      	ldr	r3, [r3, #8]
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	6879      	ldr	r1, [r7, #4]
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f000 ff3c 	bl	800b558 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	2100      	movs	r1, #0
 800a6e6:	68f8      	ldr	r0, [r7, #12]
 800a6e8:	f001 fc4e 	bl	800bf88 <USBD_LL_PrepareReceive>
 800a6ec:	e03b      	b.n	800a766 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a6ee:	693b      	ldr	r3, [r7, #16]
 800a6f0:	68da      	ldr	r2, [r3, #12]
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	689b      	ldr	r3, [r3, #8]
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d11c      	bne.n	800a734 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a6fa:	693b      	ldr	r3, [r7, #16]
 800a6fc:	685a      	ldr	r2, [r3, #4]
 800a6fe:	693b      	ldr	r3, [r7, #16]
 800a700:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a702:	429a      	cmp	r2, r3
 800a704:	d316      	bcc.n	800a734 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	685a      	ldr	r2, [r3, #4]
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a710:	429a      	cmp	r2, r3
 800a712:	d20f      	bcs.n	800a734 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a714:	2200      	movs	r2, #0
 800a716:	2100      	movs	r1, #0
 800a718:	68f8      	ldr	r0, [r7, #12]
 800a71a:	f000 ff1d 	bl	800b558 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2200      	movs	r2, #0
 800a722:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a726:	2300      	movs	r3, #0
 800a728:	2200      	movs	r2, #0
 800a72a:	2100      	movs	r1, #0
 800a72c:	68f8      	ldr	r0, [r7, #12]
 800a72e:	f001 fc2b 	bl	800bf88 <USBD_LL_PrepareReceive>
 800a732:	e018      	b.n	800a766 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	2b03      	cmp	r3, #3
 800a73e:	d10b      	bne.n	800a758 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a746:	68db      	ldr	r3, [r3, #12]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d005      	beq.n	800a758 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a752:	68db      	ldr	r3, [r3, #12]
 800a754:	68f8      	ldr	r0, [r7, #12]
 800a756:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a758:	2180      	movs	r1, #128	@ 0x80
 800a75a:	68f8      	ldr	r0, [r7, #12]
 800a75c:	f001 fb6a 	bl	800be34 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a760:	68f8      	ldr	r0, [r7, #12]
 800a762:	f000 ff4b 	bl	800b5fc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	d122      	bne.n	800a7b6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a770:	68f8      	ldr	r0, [r7, #12]
 800a772:	f7ff fe98 	bl	800a4a6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2200      	movs	r2, #0
 800a77a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a77e:	e01a      	b.n	800a7b6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a786:	b2db      	uxtb	r3, r3
 800a788:	2b03      	cmp	r3, #3
 800a78a:	d114      	bne.n	800a7b6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a792:	695b      	ldr	r3, [r3, #20]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d00e      	beq.n	800a7b6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a79e:	695b      	ldr	r3, [r3, #20]
 800a7a0:	7afa      	ldrb	r2, [r7, #11]
 800a7a2:	4611      	mov	r1, r2
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	4798      	blx	r3
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a7ac:	7dfb      	ldrb	r3, [r7, #23]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d001      	beq.n	800a7b6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800a7b2:	7dfb      	ldrb	r3, [r7, #23]
 800a7b4:	e000      	b.n	800a7b8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800a7b6:	2300      	movs	r3, #0
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3718      	adds	r7, #24
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}

0800a7c0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b082      	sub	sp, #8
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d101      	bne.n	800a7f4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800a7f0:	2303      	movs	r3, #3
 800a7f2:	e02f      	b.n	800a854 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d00f      	beq.n	800a81e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d009      	beq.n	800a81e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a810:	685b      	ldr	r3, [r3, #4]
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	6852      	ldr	r2, [r2, #4]
 800a816:	b2d2      	uxtb	r2, r2
 800a818:	4611      	mov	r1, r2
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a81e:	2340      	movs	r3, #64	@ 0x40
 800a820:	2200      	movs	r2, #0
 800a822:	2100      	movs	r1, #0
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f001 fac0 	bl	800bdaa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2201      	movs	r2, #1
 800a82e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2240      	movs	r2, #64	@ 0x40
 800a836:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a83a:	2340      	movs	r3, #64	@ 0x40
 800a83c:	2200      	movs	r2, #0
 800a83e:	2180      	movs	r1, #128	@ 0x80
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f001 fab2 	bl	800bdaa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2201      	movs	r2, #1
 800a84a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2240      	movs	r2, #64	@ 0x40
 800a850:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a852:	2300      	movs	r3, #0
}
 800a854:	4618      	mov	r0, r3
 800a856:	3708      	adds	r7, #8
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b083      	sub	sp, #12
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
 800a864:	460b      	mov	r3, r1
 800a866:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	78fa      	ldrb	r2, [r7, #3]
 800a86c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a86e:	2300      	movs	r3, #0
}
 800a870:	4618      	mov	r0, r3
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a88a:	b2da      	uxtb	r2, r3
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2204      	movs	r2, #4
 800a896:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a89a:	2300      	movs	r3, #0
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	370c      	adds	r7, #12
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr

0800a8a8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8b6:	b2db      	uxtb	r3, r3
 800a8b8:	2b04      	cmp	r3, #4
 800a8ba:	d106      	bne.n	800a8ca <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a8c2:	b2da      	uxtb	r2, r3
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a8ca:	2300      	movs	r3, #0
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	370c      	adds	r7, #12
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b082      	sub	sp, #8
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d101      	bne.n	800a8ee <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a8ea:	2303      	movs	r3, #3
 800a8ec:	e012      	b.n	800a914 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	2b03      	cmp	r3, #3
 800a8f8:	d10b      	bne.n	800a912 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a900:	69db      	ldr	r3, [r3, #28]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d005      	beq.n	800a912 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a90c:	69db      	ldr	r3, [r3, #28]
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3708      	adds	r7, #8
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b087      	sub	sp, #28
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a928:	697b      	ldr	r3, [r7, #20]
 800a92a:	781b      	ldrb	r3, [r3, #0]
 800a92c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	3301      	adds	r3, #1
 800a932:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	781b      	ldrb	r3, [r3, #0]
 800a938:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a93a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a93e:	021b      	lsls	r3, r3, #8
 800a940:	b21a      	sxth	r2, r3
 800a942:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a946:	4313      	orrs	r3, r2
 800a948:	b21b      	sxth	r3, r3
 800a94a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a94c:	89fb      	ldrh	r3, [r7, #14]
}
 800a94e:	4618      	mov	r0, r3
 800a950:	371c      	adds	r7, #28
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr
	...

0800a95c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b084      	sub	sp, #16
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
 800a964:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a966:	2300      	movs	r3, #0
 800a968:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	781b      	ldrb	r3, [r3, #0]
 800a96e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a972:	2b40      	cmp	r3, #64	@ 0x40
 800a974:	d005      	beq.n	800a982 <USBD_StdDevReq+0x26>
 800a976:	2b40      	cmp	r3, #64	@ 0x40
 800a978:	d853      	bhi.n	800aa22 <USBD_StdDevReq+0xc6>
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00b      	beq.n	800a996 <USBD_StdDevReq+0x3a>
 800a97e:	2b20      	cmp	r3, #32
 800a980:	d14f      	bne.n	800aa22 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a988:	689b      	ldr	r3, [r3, #8]
 800a98a:	6839      	ldr	r1, [r7, #0]
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	4798      	blx	r3
 800a990:	4603      	mov	r3, r0
 800a992:	73fb      	strb	r3, [r7, #15]
      break;
 800a994:	e04a      	b.n	800aa2c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	785b      	ldrb	r3, [r3, #1]
 800a99a:	2b09      	cmp	r3, #9
 800a99c:	d83b      	bhi.n	800aa16 <USBD_StdDevReq+0xba>
 800a99e:	a201      	add	r2, pc, #4	@ (adr r2, 800a9a4 <USBD_StdDevReq+0x48>)
 800a9a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a4:	0800a9f9 	.word	0x0800a9f9
 800a9a8:	0800aa0d 	.word	0x0800aa0d
 800a9ac:	0800aa17 	.word	0x0800aa17
 800a9b0:	0800aa03 	.word	0x0800aa03
 800a9b4:	0800aa17 	.word	0x0800aa17
 800a9b8:	0800a9d7 	.word	0x0800a9d7
 800a9bc:	0800a9cd 	.word	0x0800a9cd
 800a9c0:	0800aa17 	.word	0x0800aa17
 800a9c4:	0800a9ef 	.word	0x0800a9ef
 800a9c8:	0800a9e1 	.word	0x0800a9e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a9cc:	6839      	ldr	r1, [r7, #0]
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 f9de 	bl	800ad90 <USBD_GetDescriptor>
          break;
 800a9d4:	e024      	b.n	800aa20 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a9d6:	6839      	ldr	r1, [r7, #0]
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f000 fb6d 	bl	800b0b8 <USBD_SetAddress>
          break;
 800a9de:	e01f      	b.n	800aa20 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a9e0:	6839      	ldr	r1, [r7, #0]
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f000 fbac 	bl	800b140 <USBD_SetConfig>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	73fb      	strb	r3, [r7, #15]
          break;
 800a9ec:	e018      	b.n	800aa20 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a9ee:	6839      	ldr	r1, [r7, #0]
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f000 fc4b 	bl	800b28c <USBD_GetConfig>
          break;
 800a9f6:	e013      	b.n	800aa20 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a9f8:	6839      	ldr	r1, [r7, #0]
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 fc7c 	bl	800b2f8 <USBD_GetStatus>
          break;
 800aa00:	e00e      	b.n	800aa20 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aa02:	6839      	ldr	r1, [r7, #0]
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f000 fcab 	bl	800b360 <USBD_SetFeature>
          break;
 800aa0a:	e009      	b.n	800aa20 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aa0c:	6839      	ldr	r1, [r7, #0]
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f000 fcba 	bl	800b388 <USBD_ClrFeature>
          break;
 800aa14:	e004      	b.n	800aa20 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800aa16:	6839      	ldr	r1, [r7, #0]
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	f000 fd11 	bl	800b440 <USBD_CtlError>
          break;
 800aa1e:	bf00      	nop
      }
      break;
 800aa20:	e004      	b.n	800aa2c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800aa22:	6839      	ldr	r1, [r7, #0]
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 fd0b 	bl	800b440 <USBD_CtlError>
      break;
 800aa2a:	bf00      	nop
  }

  return ret;
 800aa2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa2e:	4618      	mov	r0, r3
 800aa30:	3710      	adds	r7, #16
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd80      	pop	{r7, pc}
 800aa36:	bf00      	nop

0800aa38 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b084      	sub	sp, #16
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
 800aa40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa42:	2300      	movs	r3, #0
 800aa44:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa4e:	2b40      	cmp	r3, #64	@ 0x40
 800aa50:	d005      	beq.n	800aa5e <USBD_StdItfReq+0x26>
 800aa52:	2b40      	cmp	r3, #64	@ 0x40
 800aa54:	d82f      	bhi.n	800aab6 <USBD_StdItfReq+0x7e>
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d001      	beq.n	800aa5e <USBD_StdItfReq+0x26>
 800aa5a:	2b20      	cmp	r3, #32
 800aa5c:	d12b      	bne.n	800aab6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	3b01      	subs	r3, #1
 800aa68:	2b02      	cmp	r3, #2
 800aa6a:	d81d      	bhi.n	800aaa8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	889b      	ldrh	r3, [r3, #4]
 800aa70:	b2db      	uxtb	r3, r3
 800aa72:	2b01      	cmp	r3, #1
 800aa74:	d813      	bhi.n	800aa9e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa7c:	689b      	ldr	r3, [r3, #8]
 800aa7e:	6839      	ldr	r1, [r7, #0]
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	4798      	blx	r3
 800aa84:	4603      	mov	r3, r0
 800aa86:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	88db      	ldrh	r3, [r3, #6]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d110      	bne.n	800aab2 <USBD_StdItfReq+0x7a>
 800aa90:	7bfb      	ldrb	r3, [r7, #15]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d10d      	bne.n	800aab2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 fd9d 	bl	800b5d6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa9c:	e009      	b.n	800aab2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800aa9e:	6839      	ldr	r1, [r7, #0]
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f000 fccd 	bl	800b440 <USBD_CtlError>
          break;
 800aaa6:	e004      	b.n	800aab2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800aaa8:	6839      	ldr	r1, [r7, #0]
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 fcc8 	bl	800b440 <USBD_CtlError>
          break;
 800aab0:	e000      	b.n	800aab4 <USBD_StdItfReq+0x7c>
          break;
 800aab2:	bf00      	nop
      }
      break;
 800aab4:	e004      	b.n	800aac0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800aab6:	6839      	ldr	r1, [r7, #0]
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f000 fcc1 	bl	800b440 <USBD_CtlError>
      break;
 800aabe:	bf00      	nop
  }

  return ret;
 800aac0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3710      	adds	r7, #16
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}

0800aaca <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aaca:	b580      	push	{r7, lr}
 800aacc:	b084      	sub	sp, #16
 800aace:	af00      	add	r7, sp, #0
 800aad0:	6078      	str	r0, [r7, #4]
 800aad2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800aad4:	2300      	movs	r3, #0
 800aad6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	889b      	ldrh	r3, [r3, #4]
 800aadc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	781b      	ldrb	r3, [r3, #0]
 800aae2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aae6:	2b40      	cmp	r3, #64	@ 0x40
 800aae8:	d007      	beq.n	800aafa <USBD_StdEPReq+0x30>
 800aaea:	2b40      	cmp	r3, #64	@ 0x40
 800aaec:	f200 8145 	bhi.w	800ad7a <USBD_StdEPReq+0x2b0>
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d00c      	beq.n	800ab0e <USBD_StdEPReq+0x44>
 800aaf4:	2b20      	cmp	r3, #32
 800aaf6:	f040 8140 	bne.w	800ad7a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	6839      	ldr	r1, [r7, #0]
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	4798      	blx	r3
 800ab08:	4603      	mov	r3, r0
 800ab0a:	73fb      	strb	r3, [r7, #15]
      break;
 800ab0c:	e13a      	b.n	800ad84 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	785b      	ldrb	r3, [r3, #1]
 800ab12:	2b03      	cmp	r3, #3
 800ab14:	d007      	beq.n	800ab26 <USBD_StdEPReq+0x5c>
 800ab16:	2b03      	cmp	r3, #3
 800ab18:	f300 8129 	bgt.w	800ad6e <USBD_StdEPReq+0x2a4>
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d07f      	beq.n	800ac20 <USBD_StdEPReq+0x156>
 800ab20:	2b01      	cmp	r3, #1
 800ab22:	d03c      	beq.n	800ab9e <USBD_StdEPReq+0xd4>
 800ab24:	e123      	b.n	800ad6e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab2c:	b2db      	uxtb	r3, r3
 800ab2e:	2b02      	cmp	r3, #2
 800ab30:	d002      	beq.n	800ab38 <USBD_StdEPReq+0x6e>
 800ab32:	2b03      	cmp	r3, #3
 800ab34:	d016      	beq.n	800ab64 <USBD_StdEPReq+0x9a>
 800ab36:	e02c      	b.n	800ab92 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab38:	7bbb      	ldrb	r3, [r7, #14]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00d      	beq.n	800ab5a <USBD_StdEPReq+0x90>
 800ab3e:	7bbb      	ldrb	r3, [r7, #14]
 800ab40:	2b80      	cmp	r3, #128	@ 0x80
 800ab42:	d00a      	beq.n	800ab5a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab44:	7bbb      	ldrb	r3, [r7, #14]
 800ab46:	4619      	mov	r1, r3
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f001 f973 	bl	800be34 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab4e:	2180      	movs	r1, #128	@ 0x80
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f001 f96f 	bl	800be34 <USBD_LL_StallEP>
 800ab56:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab58:	e020      	b.n	800ab9c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800ab5a:	6839      	ldr	r1, [r7, #0]
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 fc6f 	bl	800b440 <USBD_CtlError>
              break;
 800ab62:	e01b      	b.n	800ab9c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	885b      	ldrh	r3, [r3, #2]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10e      	bne.n	800ab8a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ab6c:	7bbb      	ldrb	r3, [r7, #14]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00b      	beq.n	800ab8a <USBD_StdEPReq+0xc0>
 800ab72:	7bbb      	ldrb	r3, [r7, #14]
 800ab74:	2b80      	cmp	r3, #128	@ 0x80
 800ab76:	d008      	beq.n	800ab8a <USBD_StdEPReq+0xc0>
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	88db      	ldrh	r3, [r3, #6]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d104      	bne.n	800ab8a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab80:	7bbb      	ldrb	r3, [r7, #14]
 800ab82:	4619      	mov	r1, r3
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f001 f955 	bl	800be34 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 fd23 	bl	800b5d6 <USBD_CtlSendStatus>

              break;
 800ab90:	e004      	b.n	800ab9c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ab92:	6839      	ldr	r1, [r7, #0]
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 fc53 	bl	800b440 <USBD_CtlError>
              break;
 800ab9a:	bf00      	nop
          }
          break;
 800ab9c:	e0ec      	b.n	800ad78 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aba4:	b2db      	uxtb	r3, r3
 800aba6:	2b02      	cmp	r3, #2
 800aba8:	d002      	beq.n	800abb0 <USBD_StdEPReq+0xe6>
 800abaa:	2b03      	cmp	r3, #3
 800abac:	d016      	beq.n	800abdc <USBD_StdEPReq+0x112>
 800abae:	e030      	b.n	800ac12 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abb0:	7bbb      	ldrb	r3, [r7, #14]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d00d      	beq.n	800abd2 <USBD_StdEPReq+0x108>
 800abb6:	7bbb      	ldrb	r3, [r7, #14]
 800abb8:	2b80      	cmp	r3, #128	@ 0x80
 800abba:	d00a      	beq.n	800abd2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800abbc:	7bbb      	ldrb	r3, [r7, #14]
 800abbe:	4619      	mov	r1, r3
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f001 f937 	bl	800be34 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800abc6:	2180      	movs	r1, #128	@ 0x80
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f001 f933 	bl	800be34 <USBD_LL_StallEP>
 800abce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800abd0:	e025      	b.n	800ac1e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800abd2:	6839      	ldr	r1, [r7, #0]
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 fc33 	bl	800b440 <USBD_CtlError>
              break;
 800abda:	e020      	b.n	800ac1e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	885b      	ldrh	r3, [r3, #2]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d11b      	bne.n	800ac1c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800abe4:	7bbb      	ldrb	r3, [r7, #14]
 800abe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800abea:	2b00      	cmp	r3, #0
 800abec:	d004      	beq.n	800abf8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800abee:	7bbb      	ldrb	r3, [r7, #14]
 800abf0:	4619      	mov	r1, r3
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f001 f93d 	bl	800be72 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 fcec 	bl	800b5d6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac04:	689b      	ldr	r3, [r3, #8]
 800ac06:	6839      	ldr	r1, [r7, #0]
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	4798      	blx	r3
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ac10:	e004      	b.n	800ac1c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ac12:	6839      	ldr	r1, [r7, #0]
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f000 fc13 	bl	800b440 <USBD_CtlError>
              break;
 800ac1a:	e000      	b.n	800ac1e <USBD_StdEPReq+0x154>
              break;
 800ac1c:	bf00      	nop
          }
          break;
 800ac1e:	e0ab      	b.n	800ad78 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac26:	b2db      	uxtb	r3, r3
 800ac28:	2b02      	cmp	r3, #2
 800ac2a:	d002      	beq.n	800ac32 <USBD_StdEPReq+0x168>
 800ac2c:	2b03      	cmp	r3, #3
 800ac2e:	d032      	beq.n	800ac96 <USBD_StdEPReq+0x1cc>
 800ac30:	e097      	b.n	800ad62 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac32:	7bbb      	ldrb	r3, [r7, #14]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d007      	beq.n	800ac48 <USBD_StdEPReq+0x17e>
 800ac38:	7bbb      	ldrb	r3, [r7, #14]
 800ac3a:	2b80      	cmp	r3, #128	@ 0x80
 800ac3c:	d004      	beq.n	800ac48 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800ac3e:	6839      	ldr	r1, [r7, #0]
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f000 fbfd 	bl	800b440 <USBD_CtlError>
                break;
 800ac46:	e091      	b.n	800ad6c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	da0b      	bge.n	800ac68 <USBD_StdEPReq+0x19e>
 800ac50:	7bbb      	ldrb	r3, [r7, #14]
 800ac52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac56:	4613      	mov	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	4413      	add	r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	3310      	adds	r3, #16
 800ac60:	687a      	ldr	r2, [r7, #4]
 800ac62:	4413      	add	r3, r2
 800ac64:	3304      	adds	r3, #4
 800ac66:	e00b      	b.n	800ac80 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac68:	7bbb      	ldrb	r3, [r7, #14]
 800ac6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac6e:	4613      	mov	r3, r2
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	4413      	add	r3, r2
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ac7a:	687a      	ldr	r2, [r7, #4]
 800ac7c:	4413      	add	r3, r2
 800ac7e:	3304      	adds	r3, #4
 800ac80:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	2200      	movs	r2, #0
 800ac86:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	2202      	movs	r2, #2
 800ac8c:	4619      	mov	r1, r3
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f000 fc47 	bl	800b522 <USBD_CtlSendData>
              break;
 800ac94:	e06a      	b.n	800ad6c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ac96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	da11      	bge.n	800acc2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ac9e:	7bbb      	ldrb	r3, [r7, #14]
 800aca0:	f003 020f 	and.w	r2, r3, #15
 800aca4:	6879      	ldr	r1, [r7, #4]
 800aca6:	4613      	mov	r3, r2
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	4413      	add	r3, r2
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	440b      	add	r3, r1
 800acb0:	3324      	adds	r3, #36	@ 0x24
 800acb2:	881b      	ldrh	r3, [r3, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d117      	bne.n	800ace8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800acb8:	6839      	ldr	r1, [r7, #0]
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f000 fbc0 	bl	800b440 <USBD_CtlError>
                  break;
 800acc0:	e054      	b.n	800ad6c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800acc2:	7bbb      	ldrb	r3, [r7, #14]
 800acc4:	f003 020f 	and.w	r2, r3, #15
 800acc8:	6879      	ldr	r1, [r7, #4]
 800acca:	4613      	mov	r3, r2
 800accc:	009b      	lsls	r3, r3, #2
 800acce:	4413      	add	r3, r2
 800acd0:	009b      	lsls	r3, r3, #2
 800acd2:	440b      	add	r3, r1
 800acd4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800acd8:	881b      	ldrh	r3, [r3, #0]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d104      	bne.n	800ace8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800acde:	6839      	ldr	r1, [r7, #0]
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f000 fbad 	bl	800b440 <USBD_CtlError>
                  break;
 800ace6:	e041      	b.n	800ad6c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ace8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acec:	2b00      	cmp	r3, #0
 800acee:	da0b      	bge.n	800ad08 <USBD_StdEPReq+0x23e>
 800acf0:	7bbb      	ldrb	r3, [r7, #14]
 800acf2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800acf6:	4613      	mov	r3, r2
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	4413      	add	r3, r2
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	3310      	adds	r3, #16
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	4413      	add	r3, r2
 800ad04:	3304      	adds	r3, #4
 800ad06:	e00b      	b.n	800ad20 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad08:	7bbb      	ldrb	r3, [r7, #14]
 800ad0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad0e:	4613      	mov	r3, r2
 800ad10:	009b      	lsls	r3, r3, #2
 800ad12:	4413      	add	r3, r2
 800ad14:	009b      	lsls	r3, r3, #2
 800ad16:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ad1a:	687a      	ldr	r2, [r7, #4]
 800ad1c:	4413      	add	r3, r2
 800ad1e:	3304      	adds	r3, #4
 800ad20:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ad22:	7bbb      	ldrb	r3, [r7, #14]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d002      	beq.n	800ad2e <USBD_StdEPReq+0x264>
 800ad28:	7bbb      	ldrb	r3, [r7, #14]
 800ad2a:	2b80      	cmp	r3, #128	@ 0x80
 800ad2c:	d103      	bne.n	800ad36 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	2200      	movs	r2, #0
 800ad32:	601a      	str	r2, [r3, #0]
 800ad34:	e00e      	b.n	800ad54 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ad36:	7bbb      	ldrb	r3, [r7, #14]
 800ad38:	4619      	mov	r1, r3
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f001 f8b8 	bl	800beb0 <USBD_LL_IsStallEP>
 800ad40:	4603      	mov	r3, r0
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d003      	beq.n	800ad4e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	601a      	str	r2, [r3, #0]
 800ad4c:	e002      	b.n	800ad54 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	2200      	movs	r2, #0
 800ad52:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	2202      	movs	r2, #2
 800ad58:	4619      	mov	r1, r3
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f000 fbe1 	bl	800b522 <USBD_CtlSendData>
              break;
 800ad60:	e004      	b.n	800ad6c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ad62:	6839      	ldr	r1, [r7, #0]
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f000 fb6b 	bl	800b440 <USBD_CtlError>
              break;
 800ad6a:	bf00      	nop
          }
          break;
 800ad6c:	e004      	b.n	800ad78 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ad6e:	6839      	ldr	r1, [r7, #0]
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f000 fb65 	bl	800b440 <USBD_CtlError>
          break;
 800ad76:	bf00      	nop
      }
      break;
 800ad78:	e004      	b.n	800ad84 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ad7a:	6839      	ldr	r1, [r7, #0]
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f000 fb5f 	bl	800b440 <USBD_CtlError>
      break;
 800ad82:	bf00      	nop
  }

  return ret;
 800ad84:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3710      	adds	r7, #16
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}
	...

0800ad90 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b084      	sub	sp, #16
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
 800ad98:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ada2:	2300      	movs	r3, #0
 800ada4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	885b      	ldrh	r3, [r3, #2]
 800adaa:	0a1b      	lsrs	r3, r3, #8
 800adac:	b29b      	uxth	r3, r3
 800adae:	3b01      	subs	r3, #1
 800adb0:	2b0e      	cmp	r3, #14
 800adb2:	f200 8152 	bhi.w	800b05a <USBD_GetDescriptor+0x2ca>
 800adb6:	a201      	add	r2, pc, #4	@ (adr r2, 800adbc <USBD_GetDescriptor+0x2c>)
 800adb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adbc:	0800ae2d 	.word	0x0800ae2d
 800adc0:	0800ae45 	.word	0x0800ae45
 800adc4:	0800ae85 	.word	0x0800ae85
 800adc8:	0800b05b 	.word	0x0800b05b
 800adcc:	0800b05b 	.word	0x0800b05b
 800add0:	0800affb 	.word	0x0800affb
 800add4:	0800b027 	.word	0x0800b027
 800add8:	0800b05b 	.word	0x0800b05b
 800addc:	0800b05b 	.word	0x0800b05b
 800ade0:	0800b05b 	.word	0x0800b05b
 800ade4:	0800b05b 	.word	0x0800b05b
 800ade8:	0800b05b 	.word	0x0800b05b
 800adec:	0800b05b 	.word	0x0800b05b
 800adf0:	0800b05b 	.word	0x0800b05b
 800adf4:	0800adf9 	.word	0x0800adf9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adfe:	69db      	ldr	r3, [r3, #28]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d00b      	beq.n	800ae1c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae0a:	69db      	ldr	r3, [r3, #28]
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	7c12      	ldrb	r2, [r2, #16]
 800ae10:	f107 0108 	add.w	r1, r7, #8
 800ae14:	4610      	mov	r0, r2
 800ae16:	4798      	blx	r3
 800ae18:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ae1a:	e126      	b.n	800b06a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ae1c:	6839      	ldr	r1, [r7, #0]
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f000 fb0e 	bl	800b440 <USBD_CtlError>
        err++;
 800ae24:	7afb      	ldrb	r3, [r7, #11]
 800ae26:	3301      	adds	r3, #1
 800ae28:	72fb      	strb	r3, [r7, #11]
      break;
 800ae2a:	e11e      	b.n	800b06a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	7c12      	ldrb	r2, [r2, #16]
 800ae38:	f107 0108 	add.w	r1, r7, #8
 800ae3c:	4610      	mov	r0, r2
 800ae3e:	4798      	blx	r3
 800ae40:	60f8      	str	r0, [r7, #12]
      break;
 800ae42:	e112      	b.n	800b06a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	7c1b      	ldrb	r3, [r3, #16]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d10d      	bne.n	800ae68 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae54:	f107 0208 	add.w	r2, r7, #8
 800ae58:	4610      	mov	r0, r2
 800ae5a:	4798      	blx	r3
 800ae5c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	3301      	adds	r3, #1
 800ae62:	2202      	movs	r2, #2
 800ae64:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ae66:	e100      	b.n	800b06a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae70:	f107 0208 	add.w	r2, r7, #8
 800ae74:	4610      	mov	r0, r2
 800ae76:	4798      	blx	r3
 800ae78:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	2202      	movs	r2, #2
 800ae80:	701a      	strb	r2, [r3, #0]
      break;
 800ae82:	e0f2      	b.n	800b06a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	885b      	ldrh	r3, [r3, #2]
 800ae88:	b2db      	uxtb	r3, r3
 800ae8a:	2b05      	cmp	r3, #5
 800ae8c:	f200 80ac 	bhi.w	800afe8 <USBD_GetDescriptor+0x258>
 800ae90:	a201      	add	r2, pc, #4	@ (adr r2, 800ae98 <USBD_GetDescriptor+0x108>)
 800ae92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae96:	bf00      	nop
 800ae98:	0800aeb1 	.word	0x0800aeb1
 800ae9c:	0800aee5 	.word	0x0800aee5
 800aea0:	0800af19 	.word	0x0800af19
 800aea4:	0800af4d 	.word	0x0800af4d
 800aea8:	0800af81 	.word	0x0800af81
 800aeac:	0800afb5 	.word	0x0800afb5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aeb6:	685b      	ldr	r3, [r3, #4]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d00b      	beq.n	800aed4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	687a      	ldr	r2, [r7, #4]
 800aec6:	7c12      	ldrb	r2, [r2, #16]
 800aec8:	f107 0108 	add.w	r1, r7, #8
 800aecc:	4610      	mov	r0, r2
 800aece:	4798      	blx	r3
 800aed0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aed2:	e091      	b.n	800aff8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aed4:	6839      	ldr	r1, [r7, #0]
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 fab2 	bl	800b440 <USBD_CtlError>
            err++;
 800aedc:	7afb      	ldrb	r3, [r7, #11]
 800aede:	3301      	adds	r3, #1
 800aee0:	72fb      	strb	r3, [r7, #11]
          break;
 800aee2:	e089      	b.n	800aff8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aeea:	689b      	ldr	r3, [r3, #8]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d00b      	beq.n	800af08 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aef6:	689b      	ldr	r3, [r3, #8]
 800aef8:	687a      	ldr	r2, [r7, #4]
 800aefa:	7c12      	ldrb	r2, [r2, #16]
 800aefc:	f107 0108 	add.w	r1, r7, #8
 800af00:	4610      	mov	r0, r2
 800af02:	4798      	blx	r3
 800af04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af06:	e077      	b.n	800aff8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af08:	6839      	ldr	r1, [r7, #0]
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f000 fa98 	bl	800b440 <USBD_CtlError>
            err++;
 800af10:	7afb      	ldrb	r3, [r7, #11]
 800af12:	3301      	adds	r3, #1
 800af14:	72fb      	strb	r3, [r7, #11]
          break;
 800af16:	e06f      	b.n	800aff8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d00b      	beq.n	800af3c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af2a:	68db      	ldr	r3, [r3, #12]
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	7c12      	ldrb	r2, [r2, #16]
 800af30:	f107 0108 	add.w	r1, r7, #8
 800af34:	4610      	mov	r0, r2
 800af36:	4798      	blx	r3
 800af38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af3a:	e05d      	b.n	800aff8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af3c:	6839      	ldr	r1, [r7, #0]
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f000 fa7e 	bl	800b440 <USBD_CtlError>
            err++;
 800af44:	7afb      	ldrb	r3, [r7, #11]
 800af46:	3301      	adds	r3, #1
 800af48:	72fb      	strb	r3, [r7, #11]
          break;
 800af4a:	e055      	b.n	800aff8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af52:	691b      	ldr	r3, [r3, #16]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d00b      	beq.n	800af70 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af5e:	691b      	ldr	r3, [r3, #16]
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	7c12      	ldrb	r2, [r2, #16]
 800af64:	f107 0108 	add.w	r1, r7, #8
 800af68:	4610      	mov	r0, r2
 800af6a:	4798      	blx	r3
 800af6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af6e:	e043      	b.n	800aff8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af70:	6839      	ldr	r1, [r7, #0]
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fa64 	bl	800b440 <USBD_CtlError>
            err++;
 800af78:	7afb      	ldrb	r3, [r7, #11]
 800af7a:	3301      	adds	r3, #1
 800af7c:	72fb      	strb	r3, [r7, #11]
          break;
 800af7e:	e03b      	b.n	800aff8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af86:	695b      	ldr	r3, [r3, #20]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d00b      	beq.n	800afa4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af92:	695b      	ldr	r3, [r3, #20]
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	7c12      	ldrb	r2, [r2, #16]
 800af98:	f107 0108 	add.w	r1, r7, #8
 800af9c:	4610      	mov	r0, r2
 800af9e:	4798      	blx	r3
 800afa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afa2:	e029      	b.n	800aff8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800afa4:	6839      	ldr	r1, [r7, #0]
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f000 fa4a 	bl	800b440 <USBD_CtlError>
            err++;
 800afac:	7afb      	ldrb	r3, [r7, #11]
 800afae:	3301      	adds	r3, #1
 800afb0:	72fb      	strb	r3, [r7, #11]
          break;
 800afb2:	e021      	b.n	800aff8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afba:	699b      	ldr	r3, [r3, #24]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00b      	beq.n	800afd8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afc6:	699b      	ldr	r3, [r3, #24]
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	7c12      	ldrb	r2, [r2, #16]
 800afcc:	f107 0108 	add.w	r1, r7, #8
 800afd0:	4610      	mov	r0, r2
 800afd2:	4798      	blx	r3
 800afd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afd6:	e00f      	b.n	800aff8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800afd8:	6839      	ldr	r1, [r7, #0]
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f000 fa30 	bl	800b440 <USBD_CtlError>
            err++;
 800afe0:	7afb      	ldrb	r3, [r7, #11]
 800afe2:	3301      	adds	r3, #1
 800afe4:	72fb      	strb	r3, [r7, #11]
          break;
 800afe6:	e007      	b.n	800aff8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800afe8:	6839      	ldr	r1, [r7, #0]
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f000 fa28 	bl	800b440 <USBD_CtlError>
          err++;
 800aff0:	7afb      	ldrb	r3, [r7, #11]
 800aff2:	3301      	adds	r3, #1
 800aff4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800aff6:	bf00      	nop
      }
      break;
 800aff8:	e037      	b.n	800b06a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	7c1b      	ldrb	r3, [r3, #16]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d109      	bne.n	800b016 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b00a:	f107 0208 	add.w	r2, r7, #8
 800b00e:	4610      	mov	r0, r2
 800b010:	4798      	blx	r3
 800b012:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b014:	e029      	b.n	800b06a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b016:	6839      	ldr	r1, [r7, #0]
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f000 fa11 	bl	800b440 <USBD_CtlError>
        err++;
 800b01e:	7afb      	ldrb	r3, [r7, #11]
 800b020:	3301      	adds	r3, #1
 800b022:	72fb      	strb	r3, [r7, #11]
      break;
 800b024:	e021      	b.n	800b06a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	7c1b      	ldrb	r3, [r3, #16]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d10d      	bne.n	800b04a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b036:	f107 0208 	add.w	r2, r7, #8
 800b03a:	4610      	mov	r0, r2
 800b03c:	4798      	blx	r3
 800b03e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	3301      	adds	r3, #1
 800b044:	2207      	movs	r2, #7
 800b046:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b048:	e00f      	b.n	800b06a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b04a:	6839      	ldr	r1, [r7, #0]
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f000 f9f7 	bl	800b440 <USBD_CtlError>
        err++;
 800b052:	7afb      	ldrb	r3, [r7, #11]
 800b054:	3301      	adds	r3, #1
 800b056:	72fb      	strb	r3, [r7, #11]
      break;
 800b058:	e007      	b.n	800b06a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b05a:	6839      	ldr	r1, [r7, #0]
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f000 f9ef 	bl	800b440 <USBD_CtlError>
      err++;
 800b062:	7afb      	ldrb	r3, [r7, #11]
 800b064:	3301      	adds	r3, #1
 800b066:	72fb      	strb	r3, [r7, #11]
      break;
 800b068:	bf00      	nop
  }

  if (err != 0U)
 800b06a:	7afb      	ldrb	r3, [r7, #11]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d11e      	bne.n	800b0ae <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	88db      	ldrh	r3, [r3, #6]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d016      	beq.n	800b0a6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b078:	893b      	ldrh	r3, [r7, #8]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00e      	beq.n	800b09c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	88da      	ldrh	r2, [r3, #6]
 800b082:	893b      	ldrh	r3, [r7, #8]
 800b084:	4293      	cmp	r3, r2
 800b086:	bf28      	it	cs
 800b088:	4613      	movcs	r3, r2
 800b08a:	b29b      	uxth	r3, r3
 800b08c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b08e:	893b      	ldrh	r3, [r7, #8]
 800b090:	461a      	mov	r2, r3
 800b092:	68f9      	ldr	r1, [r7, #12]
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f000 fa44 	bl	800b522 <USBD_CtlSendData>
 800b09a:	e009      	b.n	800b0b0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b09c:	6839      	ldr	r1, [r7, #0]
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f000 f9ce 	bl	800b440 <USBD_CtlError>
 800b0a4:	e004      	b.n	800b0b0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f000 fa95 	bl	800b5d6 <USBD_CtlSendStatus>
 800b0ac:	e000      	b.n	800b0b0 <USBD_GetDescriptor+0x320>
    return;
 800b0ae:	bf00      	nop
  }
}
 800b0b0:	3710      	adds	r7, #16
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop

0800b0b8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	889b      	ldrh	r3, [r3, #4]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d131      	bne.n	800b12e <USBD_SetAddress+0x76>
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	88db      	ldrh	r3, [r3, #6]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d12d      	bne.n	800b12e <USBD_SetAddress+0x76>
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	885b      	ldrh	r3, [r3, #2]
 800b0d6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b0d8:	d829      	bhi.n	800b12e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	885b      	ldrh	r3, [r3, #2]
 800b0de:	b2db      	uxtb	r3, r3
 800b0e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0e4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0ec:	b2db      	uxtb	r3, r3
 800b0ee:	2b03      	cmp	r3, #3
 800b0f0:	d104      	bne.n	800b0fc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b0f2:	6839      	ldr	r1, [r7, #0]
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	f000 f9a3 	bl	800b440 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0fa:	e01d      	b.n	800b138 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	7bfa      	ldrb	r2, [r7, #15]
 800b100:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b104:	7bfb      	ldrb	r3, [r7, #15]
 800b106:	4619      	mov	r1, r3
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 fefd 	bl	800bf08 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b10e:	6878      	ldr	r0, [r7, #4]
 800b110:	f000 fa61 	bl	800b5d6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b114:	7bfb      	ldrb	r3, [r7, #15]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d004      	beq.n	800b124 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2202      	movs	r2, #2
 800b11e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b122:	e009      	b.n	800b138 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	2201      	movs	r2, #1
 800b128:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b12c:	e004      	b.n	800b138 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b12e:	6839      	ldr	r1, [r7, #0]
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f000 f985 	bl	800b440 <USBD_CtlError>
  }
}
 800b136:	bf00      	nop
 800b138:	bf00      	nop
 800b13a:	3710      	adds	r7, #16
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
 800b148:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b14a:	2300      	movs	r3, #0
 800b14c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	885b      	ldrh	r3, [r3, #2]
 800b152:	b2da      	uxtb	r2, r3
 800b154:	4b4c      	ldr	r3, [pc, #304]	@ (800b288 <USBD_SetConfig+0x148>)
 800b156:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b158:	4b4b      	ldr	r3, [pc, #300]	@ (800b288 <USBD_SetConfig+0x148>)
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d905      	bls.n	800b16c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b160:	6839      	ldr	r1, [r7, #0]
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f000 f96c 	bl	800b440 <USBD_CtlError>
    return USBD_FAIL;
 800b168:	2303      	movs	r3, #3
 800b16a:	e088      	b.n	800b27e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b172:	b2db      	uxtb	r3, r3
 800b174:	2b02      	cmp	r3, #2
 800b176:	d002      	beq.n	800b17e <USBD_SetConfig+0x3e>
 800b178:	2b03      	cmp	r3, #3
 800b17a:	d025      	beq.n	800b1c8 <USBD_SetConfig+0x88>
 800b17c:	e071      	b.n	800b262 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b17e:	4b42      	ldr	r3, [pc, #264]	@ (800b288 <USBD_SetConfig+0x148>)
 800b180:	781b      	ldrb	r3, [r3, #0]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d01c      	beq.n	800b1c0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b186:	4b40      	ldr	r3, [pc, #256]	@ (800b288 <USBD_SetConfig+0x148>)
 800b188:	781b      	ldrb	r3, [r3, #0]
 800b18a:	461a      	mov	r2, r3
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b190:	4b3d      	ldr	r3, [pc, #244]	@ (800b288 <USBD_SetConfig+0x148>)
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	4619      	mov	r1, r3
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f7ff f990 	bl	800a4bc <USBD_SetClassConfig>
 800b19c:	4603      	mov	r3, r0
 800b19e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b1a0:	7bfb      	ldrb	r3, [r7, #15]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d004      	beq.n	800b1b0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b1a6:	6839      	ldr	r1, [r7, #0]
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 f949 	bl	800b440 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b1ae:	e065      	b.n	800b27c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 fa10 	bl	800b5d6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2203      	movs	r2, #3
 800b1ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b1be:	e05d      	b.n	800b27c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f000 fa08 	bl	800b5d6 <USBD_CtlSendStatus>
      break;
 800b1c6:	e059      	b.n	800b27c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b1c8:	4b2f      	ldr	r3, [pc, #188]	@ (800b288 <USBD_SetConfig+0x148>)
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d112      	bne.n	800b1f6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2202      	movs	r2, #2
 800b1d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b1d8:	4b2b      	ldr	r3, [pc, #172]	@ (800b288 <USBD_SetConfig+0x148>)
 800b1da:	781b      	ldrb	r3, [r3, #0]
 800b1dc:	461a      	mov	r2, r3
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b1e2:	4b29      	ldr	r3, [pc, #164]	@ (800b288 <USBD_SetConfig+0x148>)
 800b1e4:	781b      	ldrb	r3, [r3, #0]
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f7ff f983 	bl	800a4f4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 f9f1 	bl	800b5d6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b1f4:	e042      	b.n	800b27c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b1f6:	4b24      	ldr	r3, [pc, #144]	@ (800b288 <USBD_SetConfig+0x148>)
 800b1f8:	781b      	ldrb	r3, [r3, #0]
 800b1fa:	461a      	mov	r2, r3
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	685b      	ldr	r3, [r3, #4]
 800b200:	429a      	cmp	r2, r3
 800b202:	d02a      	beq.n	800b25a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	685b      	ldr	r3, [r3, #4]
 800b208:	b2db      	uxtb	r3, r3
 800b20a:	4619      	mov	r1, r3
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f7ff f971 	bl	800a4f4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b212:	4b1d      	ldr	r3, [pc, #116]	@ (800b288 <USBD_SetConfig+0x148>)
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	461a      	mov	r2, r3
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b21c:	4b1a      	ldr	r3, [pc, #104]	@ (800b288 <USBD_SetConfig+0x148>)
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	4619      	mov	r1, r3
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f7ff f94a 	bl	800a4bc <USBD_SetClassConfig>
 800b228:	4603      	mov	r3, r0
 800b22a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b22c:	7bfb      	ldrb	r3, [r7, #15]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00f      	beq.n	800b252 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b232:	6839      	ldr	r1, [r7, #0]
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 f903 	bl	800b440 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	685b      	ldr	r3, [r3, #4]
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	4619      	mov	r1, r3
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f7ff f956 	bl	800a4f4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2202      	movs	r2, #2
 800b24c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b250:	e014      	b.n	800b27c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f000 f9bf 	bl	800b5d6 <USBD_CtlSendStatus>
      break;
 800b258:	e010      	b.n	800b27c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f000 f9bb 	bl	800b5d6 <USBD_CtlSendStatus>
      break;
 800b260:	e00c      	b.n	800b27c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b262:	6839      	ldr	r1, [r7, #0]
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f000 f8eb 	bl	800b440 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b26a:	4b07      	ldr	r3, [pc, #28]	@ (800b288 <USBD_SetConfig+0x148>)
 800b26c:	781b      	ldrb	r3, [r3, #0]
 800b26e:	4619      	mov	r1, r3
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f7ff f93f 	bl	800a4f4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b276:	2303      	movs	r3, #3
 800b278:	73fb      	strb	r3, [r7, #15]
      break;
 800b27a:	bf00      	nop
  }

  return ret;
 800b27c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b27e:	4618      	mov	r0, r3
 800b280:	3710      	adds	r7, #16
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}
 800b286:	bf00      	nop
 800b288:	200007a5 	.word	0x200007a5

0800b28c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b082      	sub	sp, #8
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	88db      	ldrh	r3, [r3, #6]
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	d004      	beq.n	800b2a8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b29e:	6839      	ldr	r1, [r7, #0]
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f000 f8cd 	bl	800b440 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b2a6:	e023      	b.n	800b2f0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2ae:	b2db      	uxtb	r3, r3
 800b2b0:	2b02      	cmp	r3, #2
 800b2b2:	dc02      	bgt.n	800b2ba <USBD_GetConfig+0x2e>
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	dc03      	bgt.n	800b2c0 <USBD_GetConfig+0x34>
 800b2b8:	e015      	b.n	800b2e6 <USBD_GetConfig+0x5a>
 800b2ba:	2b03      	cmp	r3, #3
 800b2bc:	d00b      	beq.n	800b2d6 <USBD_GetConfig+0x4a>
 800b2be:	e012      	b.n	800b2e6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	3308      	adds	r3, #8
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 f927 	bl	800b522 <USBD_CtlSendData>
        break;
 800b2d4:	e00c      	b.n	800b2f0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	3304      	adds	r3, #4
 800b2da:	2201      	movs	r2, #1
 800b2dc:	4619      	mov	r1, r3
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f000 f91f 	bl	800b522 <USBD_CtlSendData>
        break;
 800b2e4:	e004      	b.n	800b2f0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b2e6:	6839      	ldr	r1, [r7, #0]
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 f8a9 	bl	800b440 <USBD_CtlError>
        break;
 800b2ee:	bf00      	nop
}
 800b2f0:	bf00      	nop
 800b2f2:	3708      	adds	r7, #8
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b308:	b2db      	uxtb	r3, r3
 800b30a:	3b01      	subs	r3, #1
 800b30c:	2b02      	cmp	r3, #2
 800b30e:	d81e      	bhi.n	800b34e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	88db      	ldrh	r3, [r3, #6]
 800b314:	2b02      	cmp	r3, #2
 800b316:	d004      	beq.n	800b322 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b318:	6839      	ldr	r1, [r7, #0]
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 f890 	bl	800b440 <USBD_CtlError>
        break;
 800b320:	e01a      	b.n	800b358 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2201      	movs	r2, #1
 800b326:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d005      	beq.n	800b33e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	68db      	ldr	r3, [r3, #12]
 800b336:	f043 0202 	orr.w	r2, r3, #2
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	330c      	adds	r3, #12
 800b342:	2202      	movs	r2, #2
 800b344:	4619      	mov	r1, r3
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f000 f8eb 	bl	800b522 <USBD_CtlSendData>
      break;
 800b34c:	e004      	b.n	800b358 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b34e:	6839      	ldr	r1, [r7, #0]
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f000 f875 	bl	800b440 <USBD_CtlError>
      break;
 800b356:	bf00      	nop
  }
}
 800b358:	bf00      	nop
 800b35a:	3708      	adds	r7, #8
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}

0800b360 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b082      	sub	sp, #8
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	885b      	ldrh	r3, [r3, #2]
 800b36e:	2b01      	cmp	r3, #1
 800b370:	d106      	bne.n	800b380 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2201      	movs	r2, #1
 800b376:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b37a:	6878      	ldr	r0, [r7, #4]
 800b37c:	f000 f92b 	bl	800b5d6 <USBD_CtlSendStatus>
  }
}
 800b380:	bf00      	nop
 800b382:	3708      	adds	r7, #8
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}

0800b388 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b082      	sub	sp, #8
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
 800b390:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	3b01      	subs	r3, #1
 800b39c:	2b02      	cmp	r3, #2
 800b39e:	d80b      	bhi.n	800b3b8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	885b      	ldrh	r3, [r3, #2]
 800b3a4:	2b01      	cmp	r3, #1
 800b3a6:	d10c      	bne.n	800b3c2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f000 f910 	bl	800b5d6 <USBD_CtlSendStatus>
      }
      break;
 800b3b6:	e004      	b.n	800b3c2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b3b8:	6839      	ldr	r1, [r7, #0]
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 f840 	bl	800b440 <USBD_CtlError>
      break;
 800b3c0:	e000      	b.n	800b3c4 <USBD_ClrFeature+0x3c>
      break;
 800b3c2:	bf00      	nop
  }
}
 800b3c4:	bf00      	nop
 800b3c6:	3708      	adds	r7, #8
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b084      	sub	sp, #16
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	781a      	ldrb	r2, [r3, #0]
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	3301      	adds	r3, #1
 800b3e6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	781a      	ldrb	r2, [r3, #0]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	3301      	adds	r3, #1
 800b3f4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b3f6:	68f8      	ldr	r0, [r7, #12]
 800b3f8:	f7ff fa90 	bl	800a91c <SWAPBYTE>
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	461a      	mov	r2, r3
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	3301      	adds	r3, #1
 800b408:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	3301      	adds	r3, #1
 800b40e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b410:	68f8      	ldr	r0, [r7, #12]
 800b412:	f7ff fa83 	bl	800a91c <SWAPBYTE>
 800b416:	4603      	mov	r3, r0
 800b418:	461a      	mov	r2, r3
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	3301      	adds	r3, #1
 800b422:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	3301      	adds	r3, #1
 800b428:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b42a:	68f8      	ldr	r0, [r7, #12]
 800b42c:	f7ff fa76 	bl	800a91c <SWAPBYTE>
 800b430:	4603      	mov	r3, r0
 800b432:	461a      	mov	r2, r3
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	80da      	strh	r2, [r3, #6]
}
 800b438:	bf00      	nop
 800b43a:	3710      	adds	r7, #16
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}

0800b440 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b44a:	2180      	movs	r1, #128	@ 0x80
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f000 fcf1 	bl	800be34 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b452:	2100      	movs	r1, #0
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f000 fced 	bl	800be34 <USBD_LL_StallEP>
}
 800b45a:	bf00      	nop
 800b45c:	3708      	adds	r7, #8
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}

0800b462 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b462:	b580      	push	{r7, lr}
 800b464:	b086      	sub	sp, #24
 800b466:	af00      	add	r7, sp, #0
 800b468:	60f8      	str	r0, [r7, #12]
 800b46a:	60b9      	str	r1, [r7, #8]
 800b46c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b46e:	2300      	movs	r3, #0
 800b470:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d036      	beq.n	800b4e6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b47c:	6938      	ldr	r0, [r7, #16]
 800b47e:	f000 f836 	bl	800b4ee <USBD_GetLen>
 800b482:	4603      	mov	r3, r0
 800b484:	3301      	adds	r3, #1
 800b486:	b29b      	uxth	r3, r3
 800b488:	005b      	lsls	r3, r3, #1
 800b48a:	b29a      	uxth	r2, r3
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b490:	7dfb      	ldrb	r3, [r7, #23]
 800b492:	68ba      	ldr	r2, [r7, #8]
 800b494:	4413      	add	r3, r2
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	7812      	ldrb	r2, [r2, #0]
 800b49a:	701a      	strb	r2, [r3, #0]
  idx++;
 800b49c:	7dfb      	ldrb	r3, [r7, #23]
 800b49e:	3301      	adds	r3, #1
 800b4a0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b4a2:	7dfb      	ldrb	r3, [r7, #23]
 800b4a4:	68ba      	ldr	r2, [r7, #8]
 800b4a6:	4413      	add	r3, r2
 800b4a8:	2203      	movs	r2, #3
 800b4aa:	701a      	strb	r2, [r3, #0]
  idx++;
 800b4ac:	7dfb      	ldrb	r3, [r7, #23]
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b4b2:	e013      	b.n	800b4dc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b4b4:	7dfb      	ldrb	r3, [r7, #23]
 800b4b6:	68ba      	ldr	r2, [r7, #8]
 800b4b8:	4413      	add	r3, r2
 800b4ba:	693a      	ldr	r2, [r7, #16]
 800b4bc:	7812      	ldrb	r2, [r2, #0]
 800b4be:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b4c0:	693b      	ldr	r3, [r7, #16]
 800b4c2:	3301      	adds	r3, #1
 800b4c4:	613b      	str	r3, [r7, #16]
    idx++;
 800b4c6:	7dfb      	ldrb	r3, [r7, #23]
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b4cc:	7dfb      	ldrb	r3, [r7, #23]
 800b4ce:	68ba      	ldr	r2, [r7, #8]
 800b4d0:	4413      	add	r3, r2
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	701a      	strb	r2, [r3, #0]
    idx++;
 800b4d6:	7dfb      	ldrb	r3, [r7, #23]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d1e7      	bne.n	800b4b4 <USBD_GetString+0x52>
 800b4e4:	e000      	b.n	800b4e8 <USBD_GetString+0x86>
    return;
 800b4e6:	bf00      	nop
  }
}
 800b4e8:	3718      	adds	r7, #24
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}

0800b4ee <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b4ee:	b480      	push	{r7}
 800b4f0:	b085      	sub	sp, #20
 800b4f2:	af00      	add	r7, sp, #0
 800b4f4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b4fe:	e005      	b.n	800b50c <USBD_GetLen+0x1e>
  {
    len++;
 800b500:	7bfb      	ldrb	r3, [r7, #15]
 800b502:	3301      	adds	r3, #1
 800b504:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	3301      	adds	r3, #1
 800b50a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	781b      	ldrb	r3, [r3, #0]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d1f5      	bne.n	800b500 <USBD_GetLen+0x12>
  }

  return len;
 800b514:	7bfb      	ldrb	r3, [r7, #15]
}
 800b516:	4618      	mov	r0, r3
 800b518:	3714      	adds	r7, #20
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr

0800b522 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b522:	b580      	push	{r7, lr}
 800b524:	b084      	sub	sp, #16
 800b526:	af00      	add	r7, sp, #0
 800b528:	60f8      	str	r0, [r7, #12]
 800b52a:	60b9      	str	r1, [r7, #8]
 800b52c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	2202      	movs	r2, #2
 800b532:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	687a      	ldr	r2, [r7, #4]
 800b540:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	68ba      	ldr	r2, [r7, #8]
 800b546:	2100      	movs	r1, #0
 800b548:	68f8      	ldr	r0, [r7, #12]
 800b54a:	f000 fcfc 	bl	800bf46 <USBD_LL_Transmit>

  return USBD_OK;
 800b54e:	2300      	movs	r3, #0
}
 800b550:	4618      	mov	r0, r3
 800b552:	3710      	adds	r7, #16
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b084      	sub	sp, #16
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	68ba      	ldr	r2, [r7, #8]
 800b568:	2100      	movs	r1, #0
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f000 fceb 	bl	800bf46 <USBD_LL_Transmit>

  return USBD_OK;
 800b570:	2300      	movs	r3, #0
}
 800b572:	4618      	mov	r0, r3
 800b574:	3710      	adds	r7, #16
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}

0800b57a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b57a:	b580      	push	{r7, lr}
 800b57c:	b084      	sub	sp, #16
 800b57e:	af00      	add	r7, sp, #0
 800b580:	60f8      	str	r0, [r7, #12]
 800b582:	60b9      	str	r1, [r7, #8]
 800b584:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	2203      	movs	r2, #3
 800b58a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	687a      	ldr	r2, [r7, #4]
 800b59a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	68ba      	ldr	r2, [r7, #8]
 800b5a2:	2100      	movs	r1, #0
 800b5a4:	68f8      	ldr	r0, [r7, #12]
 800b5a6:	f000 fcef 	bl	800bf88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b5aa:	2300      	movs	r3, #0
}
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	3710      	adds	r7, #16
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bd80      	pop	{r7, pc}

0800b5b4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b084      	sub	sp, #16
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	60f8      	str	r0, [r7, #12]
 800b5bc:	60b9      	str	r1, [r7, #8]
 800b5be:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	68ba      	ldr	r2, [r7, #8]
 800b5c4:	2100      	movs	r1, #0
 800b5c6:	68f8      	ldr	r0, [r7, #12]
 800b5c8:	f000 fcde 	bl	800bf88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b5cc:	2300      	movs	r3, #0
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3710      	adds	r7, #16
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}

0800b5d6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b5d6:	b580      	push	{r7, lr}
 800b5d8:	b082      	sub	sp, #8
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2204      	movs	r2, #4
 800b5e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	2100      	movs	r1, #0
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f000 fcaa 	bl	800bf46 <USBD_LL_Transmit>

  return USBD_OK;
 800b5f2:	2300      	movs	r3, #0
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3708      	adds	r7, #8
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b082      	sub	sp, #8
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2205      	movs	r2, #5
 800b608:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b60c:	2300      	movs	r3, #0
 800b60e:	2200      	movs	r2, #0
 800b610:	2100      	movs	r1, #0
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 fcb8 	bl	800bf88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b618:	2300      	movs	r3, #0
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3708      	adds	r7, #8
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}
	...

0800b624 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b624:	b480      	push	{r7}
 800b626:	b087      	sub	sp, #28
 800b628:	af00      	add	r7, sp, #0
 800b62a:	60f8      	str	r0, [r7, #12]
 800b62c:	60b9      	str	r1, [r7, #8]
 800b62e:	4613      	mov	r3, r2
 800b630:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b632:	2301      	movs	r3, #1
 800b634:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b636:	2300      	movs	r3, #0
 800b638:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b63a:	4b1f      	ldr	r3, [pc, #124]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b63c:	7a5b      	ldrb	r3, [r3, #9]
 800b63e:	b2db      	uxtb	r3, r3
 800b640:	2b00      	cmp	r3, #0
 800b642:	d131      	bne.n	800b6a8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b644:	4b1c      	ldr	r3, [pc, #112]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b646:	7a5b      	ldrb	r3, [r3, #9]
 800b648:	b2db      	uxtb	r3, r3
 800b64a:	461a      	mov	r2, r3
 800b64c:	4b1a      	ldr	r3, [pc, #104]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b64e:	2100      	movs	r1, #0
 800b650:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b652:	4b19      	ldr	r3, [pc, #100]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b654:	7a5b      	ldrb	r3, [r3, #9]
 800b656:	b2db      	uxtb	r3, r3
 800b658:	4a17      	ldr	r2, [pc, #92]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b65a:	009b      	lsls	r3, r3, #2
 800b65c:	4413      	add	r3, r2
 800b65e:	68fa      	ldr	r2, [r7, #12]
 800b660:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b662:	4b15      	ldr	r3, [pc, #84]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b664:	7a5b      	ldrb	r3, [r3, #9]
 800b666:	b2db      	uxtb	r3, r3
 800b668:	461a      	mov	r2, r3
 800b66a:	4b13      	ldr	r3, [pc, #76]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b66c:	4413      	add	r3, r2
 800b66e:	79fa      	ldrb	r2, [r7, #7]
 800b670:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b672:	4b11      	ldr	r3, [pc, #68]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b674:	7a5b      	ldrb	r3, [r3, #9]
 800b676:	b2db      	uxtb	r3, r3
 800b678:	1c5a      	adds	r2, r3, #1
 800b67a:	b2d1      	uxtb	r1, r2
 800b67c:	4a0e      	ldr	r2, [pc, #56]	@ (800b6b8 <FATFS_LinkDriverEx+0x94>)
 800b67e:	7251      	strb	r1, [r2, #9]
 800b680:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b682:	7dbb      	ldrb	r3, [r7, #22]
 800b684:	3330      	adds	r3, #48	@ 0x30
 800b686:	b2da      	uxtb	r2, r3
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	3301      	adds	r3, #1
 800b690:	223a      	movs	r2, #58	@ 0x3a
 800b692:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	3302      	adds	r3, #2
 800b698:	222f      	movs	r2, #47	@ 0x2f
 800b69a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	3303      	adds	r3, #3
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b6a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	371c      	adds	r7, #28
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b4:	4770      	bx	lr
 800b6b6:	bf00      	nop
 800b6b8:	200007a8 	.word	0x200007a8

0800b6bc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b082      	sub	sp, #8
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	6839      	ldr	r1, [r7, #0]
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f7ff ffaa 	bl	800b624 <FATFS_LinkDriverEx>
 800b6d0:	4603      	mov	r3, r0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3708      	adds	r7, #8
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
	...

0800b6dc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	4912      	ldr	r1, [pc, #72]	@ (800b72c <MX_USB_Device_Init+0x50>)
 800b6e4:	4812      	ldr	r0, [pc, #72]	@ (800b730 <MX_USB_Device_Init+0x54>)
 800b6e6:	f7fe fe7b 	bl	800a3e0 <USBD_Init>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d001      	beq.n	800b6f4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800b6f0:	f7f5 f98c 	bl	8000a0c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800b6f4:	490f      	ldr	r1, [pc, #60]	@ (800b734 <MX_USB_Device_Init+0x58>)
 800b6f6:	480e      	ldr	r0, [pc, #56]	@ (800b730 <MX_USB_Device_Init+0x54>)
 800b6f8:	f7fe fea2 	bl	800a440 <USBD_RegisterClass>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d001      	beq.n	800b706 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800b702:	f7f5 f983 	bl	8000a0c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800b706:	490c      	ldr	r1, [pc, #48]	@ (800b738 <MX_USB_Device_Init+0x5c>)
 800b708:	4809      	ldr	r0, [pc, #36]	@ (800b730 <MX_USB_Device_Init+0x54>)
 800b70a:	f7fe fdc3 	bl	800a294 <USBD_CDC_RegisterInterface>
 800b70e:	4603      	mov	r3, r0
 800b710:	2b00      	cmp	r3, #0
 800b712:	d001      	beq.n	800b718 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800b714:	f7f5 f97a 	bl	8000a0c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800b718:	4805      	ldr	r0, [pc, #20]	@ (800b730 <MX_USB_Device_Init+0x54>)
 800b71a:	f7fe feb8 	bl	800a48e <USBD_Start>
 800b71e:	4603      	mov	r3, r0
 800b720:	2b00      	cmp	r3, #0
 800b722:	d001      	beq.n	800b728 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800b724:	f7f5 f972 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800b728:	bf00      	nop
 800b72a:	bd80      	pop	{r7, pc}
 800b72c:	20000148 	.word	0x20000148
 800b730:	200007b4 	.word	0x200007b4
 800b734:	20000030 	.word	0x20000030
 800b738:	20000134 	.word	0x20000134

0800b73c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b740:	2200      	movs	r2, #0
 800b742:	4905      	ldr	r1, [pc, #20]	@ (800b758 <CDC_Init_FS+0x1c>)
 800b744:	4805      	ldr	r0, [pc, #20]	@ (800b75c <CDC_Init_FS+0x20>)
 800b746:	f7fe fdba 	bl	800a2be <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b74a:	4905      	ldr	r1, [pc, #20]	@ (800b760 <CDC_Init_FS+0x24>)
 800b74c:	4803      	ldr	r0, [pc, #12]	@ (800b75c <CDC_Init_FS+0x20>)
 800b74e:	f7fe fdd4 	bl	800a2fa <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b752:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b754:	4618      	mov	r0, r3
 800b756:	bd80      	pop	{r7, pc}
 800b758:	20001284 	.word	0x20001284
 800b75c:	200007b4 	.word	0x200007b4
 800b760:	20000a84 	.word	0x20000a84

0800b764 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b764:	b480      	push	{r7}
 800b766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b768:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	46bd      	mov	sp, r7
 800b76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b772:	4770      	bx	lr

0800b774 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b774:	b480      	push	{r7}
 800b776:	b083      	sub	sp, #12
 800b778:	af00      	add	r7, sp, #0
 800b77a:	4603      	mov	r3, r0
 800b77c:	6039      	str	r1, [r7, #0]
 800b77e:	71fb      	strb	r3, [r7, #7]
 800b780:	4613      	mov	r3, r2
 800b782:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b784:	79fb      	ldrb	r3, [r7, #7]
 800b786:	2b23      	cmp	r3, #35	@ 0x23
 800b788:	d84a      	bhi.n	800b820 <CDC_Control_FS+0xac>
 800b78a:	a201      	add	r2, pc, #4	@ (adr r2, 800b790 <CDC_Control_FS+0x1c>)
 800b78c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b790:	0800b821 	.word	0x0800b821
 800b794:	0800b821 	.word	0x0800b821
 800b798:	0800b821 	.word	0x0800b821
 800b79c:	0800b821 	.word	0x0800b821
 800b7a0:	0800b821 	.word	0x0800b821
 800b7a4:	0800b821 	.word	0x0800b821
 800b7a8:	0800b821 	.word	0x0800b821
 800b7ac:	0800b821 	.word	0x0800b821
 800b7b0:	0800b821 	.word	0x0800b821
 800b7b4:	0800b821 	.word	0x0800b821
 800b7b8:	0800b821 	.word	0x0800b821
 800b7bc:	0800b821 	.word	0x0800b821
 800b7c0:	0800b821 	.word	0x0800b821
 800b7c4:	0800b821 	.word	0x0800b821
 800b7c8:	0800b821 	.word	0x0800b821
 800b7cc:	0800b821 	.word	0x0800b821
 800b7d0:	0800b821 	.word	0x0800b821
 800b7d4:	0800b821 	.word	0x0800b821
 800b7d8:	0800b821 	.word	0x0800b821
 800b7dc:	0800b821 	.word	0x0800b821
 800b7e0:	0800b821 	.word	0x0800b821
 800b7e4:	0800b821 	.word	0x0800b821
 800b7e8:	0800b821 	.word	0x0800b821
 800b7ec:	0800b821 	.word	0x0800b821
 800b7f0:	0800b821 	.word	0x0800b821
 800b7f4:	0800b821 	.word	0x0800b821
 800b7f8:	0800b821 	.word	0x0800b821
 800b7fc:	0800b821 	.word	0x0800b821
 800b800:	0800b821 	.word	0x0800b821
 800b804:	0800b821 	.word	0x0800b821
 800b808:	0800b821 	.word	0x0800b821
 800b80c:	0800b821 	.word	0x0800b821
 800b810:	0800b821 	.word	0x0800b821
 800b814:	0800b821 	.word	0x0800b821
 800b818:	0800b821 	.word	0x0800b821
 800b81c:	0800b821 	.word	0x0800b821
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b820:	bf00      	nop
  }

  return (USBD_OK);
 800b822:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b824:	4618      	mov	r0, r3
 800b826:	370c      	adds	r7, #12
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr

0800b830 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b082      	sub	sp, #8
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
 800b838:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b83a:	6879      	ldr	r1, [r7, #4]
 800b83c:	4805      	ldr	r0, [pc, #20]	@ (800b854 <CDC_Receive_FS+0x24>)
 800b83e:	f7fe fd5c 	bl	800a2fa <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b842:	4804      	ldr	r0, [pc, #16]	@ (800b854 <CDC_Receive_FS+0x24>)
 800b844:	f7fe fda2 	bl	800a38c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b848:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3708      	adds	r7, #8
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	200007b4 	.word	0x200007b4

0800b858 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b084      	sub	sp, #16
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
 800b860:	460b      	mov	r3, r1
 800b862:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b864:	2300      	movs	r3, #0
 800b866:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b868:	4b0d      	ldr	r3, [pc, #52]	@ (800b8a0 <CDC_Transmit_FS+0x48>)
 800b86a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b86e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b876:	2b00      	cmp	r3, #0
 800b878:	d001      	beq.n	800b87e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b87a:	2301      	movs	r3, #1
 800b87c:	e00b      	b.n	800b896 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b87e:	887b      	ldrh	r3, [r7, #2]
 800b880:	461a      	mov	r2, r3
 800b882:	6879      	ldr	r1, [r7, #4]
 800b884:	4806      	ldr	r0, [pc, #24]	@ (800b8a0 <CDC_Transmit_FS+0x48>)
 800b886:	f7fe fd1a 	bl	800a2be <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b88a:	4805      	ldr	r0, [pc, #20]	@ (800b8a0 <CDC_Transmit_FS+0x48>)
 800b88c:	f7fe fd4e 	bl	800a32c <USBD_CDC_TransmitPacket>
 800b890:	4603      	mov	r3, r0
 800b892:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b894:	7bfb      	ldrb	r3, [r7, #15]
}
 800b896:	4618      	mov	r0, r3
 800b898:	3710      	adds	r7, #16
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
 800b89e:	bf00      	nop
 800b8a0:	200007b4 	.word	0x200007b4

0800b8a4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b087      	sub	sp, #28
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	60f8      	str	r0, [r7, #12]
 800b8ac:	60b9      	str	r1, [r7, #8]
 800b8ae:	4613      	mov	r3, r2
 800b8b0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b8b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	371c      	adds	r7, #28
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c4:	4770      	bx	lr
	...

0800b8c8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	6039      	str	r1, [r7, #0]
 800b8d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	2212      	movs	r2, #18
 800b8d8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800b8da:	4b03      	ldr	r3, [pc, #12]	@ (800b8e8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	370c      	adds	r7, #12
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e6:	4770      	bx	lr
 800b8e8:	20000168 	.word	0x20000168

0800b8ec <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b083      	sub	sp, #12
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	6039      	str	r1, [r7, #0]
 800b8f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	2204      	movs	r2, #4
 800b8fc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b8fe:	4b03      	ldr	r3, [pc, #12]	@ (800b90c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800b900:	4618      	mov	r0, r3
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr
 800b90c:	2000017c 	.word	0x2000017c

0800b910 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	4603      	mov	r3, r0
 800b918:	6039      	str	r1, [r7, #0]
 800b91a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b91c:	79fb      	ldrb	r3, [r7, #7]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d105      	bne.n	800b92e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b922:	683a      	ldr	r2, [r7, #0]
 800b924:	4907      	ldr	r1, [pc, #28]	@ (800b944 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b926:	4808      	ldr	r0, [pc, #32]	@ (800b948 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b928:	f7ff fd9b 	bl	800b462 <USBD_GetString>
 800b92c:	e004      	b.n	800b938 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b92e:	683a      	ldr	r2, [r7, #0]
 800b930:	4904      	ldr	r1, [pc, #16]	@ (800b944 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b932:	4805      	ldr	r0, [pc, #20]	@ (800b948 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b934:	f7ff fd95 	bl	800b462 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b938:	4b02      	ldr	r3, [pc, #8]	@ (800b944 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3708      	adds	r7, #8
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}
 800b942:	bf00      	nop
 800b944:	20001a84 	.word	0x20001a84
 800b948:	0800cb04 	.word	0x0800cb04

0800b94c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b082      	sub	sp, #8
 800b950:	af00      	add	r7, sp, #0
 800b952:	4603      	mov	r3, r0
 800b954:	6039      	str	r1, [r7, #0]
 800b956:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b958:	683a      	ldr	r2, [r7, #0]
 800b95a:	4904      	ldr	r1, [pc, #16]	@ (800b96c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800b95c:	4804      	ldr	r0, [pc, #16]	@ (800b970 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800b95e:	f7ff fd80 	bl	800b462 <USBD_GetString>
  return USBD_StrDesc;
 800b962:	4b02      	ldr	r3, [pc, #8]	@ (800b96c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800b964:	4618      	mov	r0, r3
 800b966:	3708      	adds	r7, #8
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}
 800b96c:	20001a84 	.word	0x20001a84
 800b970:	0800cb1c 	.word	0x0800cb1c

0800b974 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b082      	sub	sp, #8
 800b978:	af00      	add	r7, sp, #0
 800b97a:	4603      	mov	r3, r0
 800b97c:	6039      	str	r1, [r7, #0]
 800b97e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	221a      	movs	r2, #26
 800b984:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b986:	f000 f843 	bl	800ba10 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b98a:	4b02      	ldr	r3, [pc, #8]	@ (800b994 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800b98c:	4618      	mov	r0, r3
 800b98e:	3708      	adds	r7, #8
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}
 800b994:	20000180 	.word	0x20000180

0800b998 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b082      	sub	sp, #8
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	4603      	mov	r3, r0
 800b9a0:	6039      	str	r1, [r7, #0]
 800b9a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b9a4:	79fb      	ldrb	r3, [r7, #7]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d105      	bne.n	800b9b6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b9aa:	683a      	ldr	r2, [r7, #0]
 800b9ac:	4907      	ldr	r1, [pc, #28]	@ (800b9cc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b9ae:	4808      	ldr	r0, [pc, #32]	@ (800b9d0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b9b0:	f7ff fd57 	bl	800b462 <USBD_GetString>
 800b9b4:	e004      	b.n	800b9c0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b9b6:	683a      	ldr	r2, [r7, #0]
 800b9b8:	4904      	ldr	r1, [pc, #16]	@ (800b9cc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b9ba:	4805      	ldr	r0, [pc, #20]	@ (800b9d0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b9bc:	f7ff fd51 	bl	800b462 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b9c0:	4b02      	ldr	r3, [pc, #8]	@ (800b9cc <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	3708      	adds	r7, #8
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}
 800b9ca:	bf00      	nop
 800b9cc:	20001a84 	.word	0x20001a84
 800b9d0:	0800cb30 	.word	0x0800cb30

0800b9d4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b082      	sub	sp, #8
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	4603      	mov	r3, r0
 800b9dc:	6039      	str	r1, [r7, #0]
 800b9de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b9e0:	79fb      	ldrb	r3, [r7, #7]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d105      	bne.n	800b9f2 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b9e6:	683a      	ldr	r2, [r7, #0]
 800b9e8:	4907      	ldr	r1, [pc, #28]	@ (800ba08 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b9ea:	4808      	ldr	r0, [pc, #32]	@ (800ba0c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b9ec:	f7ff fd39 	bl	800b462 <USBD_GetString>
 800b9f0:	e004      	b.n	800b9fc <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b9f2:	683a      	ldr	r2, [r7, #0]
 800b9f4:	4904      	ldr	r1, [pc, #16]	@ (800ba08 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b9f6:	4805      	ldr	r0, [pc, #20]	@ (800ba0c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b9f8:	f7ff fd33 	bl	800b462 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b9fc:	4b02      	ldr	r3, [pc, #8]	@ (800ba08 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3708      	adds	r7, #8
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	20001a84 	.word	0x20001a84
 800ba0c:	0800cb3c 	.word	0x0800cb3c

0800ba10 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b084      	sub	sp, #16
 800ba14:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ba16:	4b0f      	ldr	r3, [pc, #60]	@ (800ba54 <Get_SerialNum+0x44>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ba1c:	4b0e      	ldr	r3, [pc, #56]	@ (800ba58 <Get_SerialNum+0x48>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ba22:	4b0e      	ldr	r3, [pc, #56]	@ (800ba5c <Get_SerialNum+0x4c>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ba28:	68fa      	ldr	r2, [r7, #12]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	4413      	add	r3, r2
 800ba2e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d009      	beq.n	800ba4a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ba36:	2208      	movs	r2, #8
 800ba38:	4909      	ldr	r1, [pc, #36]	@ (800ba60 <Get_SerialNum+0x50>)
 800ba3a:	68f8      	ldr	r0, [r7, #12]
 800ba3c:	f000 f814 	bl	800ba68 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ba40:	2204      	movs	r2, #4
 800ba42:	4908      	ldr	r1, [pc, #32]	@ (800ba64 <Get_SerialNum+0x54>)
 800ba44:	68b8      	ldr	r0, [r7, #8]
 800ba46:	f000 f80f 	bl	800ba68 <IntToUnicode>
  }
}
 800ba4a:	bf00      	nop
 800ba4c:	3710      	adds	r7, #16
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}
 800ba52:	bf00      	nop
 800ba54:	1fff7590 	.word	0x1fff7590
 800ba58:	1fff7594 	.word	0x1fff7594
 800ba5c:	1fff7598 	.word	0x1fff7598
 800ba60:	20000182 	.word	0x20000182
 800ba64:	20000192 	.word	0x20000192

0800ba68 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b087      	sub	sp, #28
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	60f8      	str	r0, [r7, #12]
 800ba70:	60b9      	str	r1, [r7, #8]
 800ba72:	4613      	mov	r3, r2
 800ba74:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ba76:	2300      	movs	r3, #0
 800ba78:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	75fb      	strb	r3, [r7, #23]
 800ba7e:	e027      	b.n	800bad0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	0f1b      	lsrs	r3, r3, #28
 800ba84:	2b09      	cmp	r3, #9
 800ba86:	d80b      	bhi.n	800baa0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	0f1b      	lsrs	r3, r3, #28
 800ba8c:	b2da      	uxtb	r2, r3
 800ba8e:	7dfb      	ldrb	r3, [r7, #23]
 800ba90:	005b      	lsls	r3, r3, #1
 800ba92:	4619      	mov	r1, r3
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	440b      	add	r3, r1
 800ba98:	3230      	adds	r2, #48	@ 0x30
 800ba9a:	b2d2      	uxtb	r2, r2
 800ba9c:	701a      	strb	r2, [r3, #0]
 800ba9e:	e00a      	b.n	800bab6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	0f1b      	lsrs	r3, r3, #28
 800baa4:	b2da      	uxtb	r2, r3
 800baa6:	7dfb      	ldrb	r3, [r7, #23]
 800baa8:	005b      	lsls	r3, r3, #1
 800baaa:	4619      	mov	r1, r3
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	440b      	add	r3, r1
 800bab0:	3237      	adds	r2, #55	@ 0x37
 800bab2:	b2d2      	uxtb	r2, r2
 800bab4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	011b      	lsls	r3, r3, #4
 800baba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800babc:	7dfb      	ldrb	r3, [r7, #23]
 800babe:	005b      	lsls	r3, r3, #1
 800bac0:	3301      	adds	r3, #1
 800bac2:	68ba      	ldr	r2, [r7, #8]
 800bac4:	4413      	add	r3, r2
 800bac6:	2200      	movs	r2, #0
 800bac8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800baca:	7dfb      	ldrb	r3, [r7, #23]
 800bacc:	3301      	adds	r3, #1
 800bace:	75fb      	strb	r3, [r7, #23]
 800bad0:	7dfa      	ldrb	r2, [r7, #23]
 800bad2:	79fb      	ldrb	r3, [r7, #7]
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d3d3      	bcc.n	800ba80 <IntToUnicode+0x18>
  }
}
 800bad8:	bf00      	nop
 800bada:	bf00      	nop
 800badc:	371c      	adds	r7, #28
 800bade:	46bd      	mov	sp, r7
 800bae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae4:	4770      	bx	lr
	...

0800bae8 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b098      	sub	sp, #96	@ 0x60
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800baf0:	f107 030c 	add.w	r3, r7, #12
 800baf4:	2254      	movs	r2, #84	@ 0x54
 800baf6:	2100      	movs	r1, #0
 800baf8:	4618      	mov	r0, r3
 800bafa:	f000 fb2f 	bl	800c15c <memset>
  if(pcdHandle->Instance==USB)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	4a15      	ldr	r2, [pc, #84]	@ (800bb58 <HAL_PCD_MspInit+0x70>)
 800bb04:	4293      	cmp	r3, r2
 800bb06:	d123      	bne.n	800bb50 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800bb08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bb0c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800bb0e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bb12:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800bb14:	f107 030c 	add.w	r3, r7, #12
 800bb18:	4618      	mov	r0, r3
 800bb1a:	f7f9 fbf9 	bl	8005310 <HAL_RCCEx_PeriphCLKConfig>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d001      	beq.n	800bb28 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800bb24:	f7f4 ff72 	bl	8000a0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bb28:	4b0c      	ldr	r3, [pc, #48]	@ (800bb5c <HAL_PCD_MspInit+0x74>)
 800bb2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb2c:	4a0b      	ldr	r2, [pc, #44]	@ (800bb5c <HAL_PCD_MspInit+0x74>)
 800bb2e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bb32:	6593      	str	r3, [r2, #88]	@ 0x58
 800bb34:	4b09      	ldr	r3, [pc, #36]	@ (800bb5c <HAL_PCD_MspInit+0x74>)
 800bb36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bb3c:	60bb      	str	r3, [r7, #8]
 800bb3e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800bb40:	2200      	movs	r2, #0
 800bb42:	2100      	movs	r1, #0
 800bb44:	2014      	movs	r0, #20
 800bb46:	f7f6 fbf2 	bl	800232e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800bb4a:	2014      	movs	r0, #20
 800bb4c:	f7f6 fc09 	bl	8002362 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800bb50:	bf00      	nop
 800bb52:	3760      	adds	r7, #96	@ 0x60
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}
 800bb58:	40005c00 	.word	0x40005c00
 800bb5c:	40021000 	.word	0x40021000

0800bb60 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b082      	sub	sp, #8
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800bb74:	4619      	mov	r1, r3
 800bb76:	4610      	mov	r0, r2
 800bb78:	f7fe fcd4 	bl	800a524 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800bb7c:	bf00      	nop
 800bb7e:	3708      	adds	r7, #8
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b082      	sub	sp, #8
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
 800bb8c:	460b      	mov	r3, r1
 800bb8e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800bb96:	78fa      	ldrb	r2, [r7, #3]
 800bb98:	6879      	ldr	r1, [r7, #4]
 800bb9a:	4613      	mov	r3, r2
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	4413      	add	r3, r2
 800bba0:	00db      	lsls	r3, r3, #3
 800bba2:	440b      	add	r3, r1
 800bba4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bba8:	681a      	ldr	r2, [r3, #0]
 800bbaa:	78fb      	ldrb	r3, [r7, #3]
 800bbac:	4619      	mov	r1, r3
 800bbae:	f7fe fd0e 	bl	800a5ce <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800bbb2:	bf00      	nop
 800bbb4:	3708      	adds	r7, #8
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}

0800bbba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbba:	b580      	push	{r7, lr}
 800bbbc:	b082      	sub	sp, #8
 800bbbe:	af00      	add	r7, sp, #0
 800bbc0:	6078      	str	r0, [r7, #4]
 800bbc2:	460b      	mov	r3, r1
 800bbc4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800bbcc:	78fa      	ldrb	r2, [r7, #3]
 800bbce:	6879      	ldr	r1, [r7, #4]
 800bbd0:	4613      	mov	r3, r2
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	4413      	add	r3, r2
 800bbd6:	00db      	lsls	r3, r3, #3
 800bbd8:	440b      	add	r3, r1
 800bbda:	3324      	adds	r3, #36	@ 0x24
 800bbdc:	681a      	ldr	r2, [r3, #0]
 800bbde:	78fb      	ldrb	r3, [r7, #3]
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	f7fe fd57 	bl	800a694 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800bbe6:	bf00      	nop
 800bbe8:	3708      	adds	r7, #8
 800bbea:	46bd      	mov	sp, r7
 800bbec:	bd80      	pop	{r7, pc}

0800bbee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbee:	b580      	push	{r7, lr}
 800bbf0:	b082      	sub	sp, #8
 800bbf2:	af00      	add	r7, sp, #0
 800bbf4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f7fe fe6b 	bl	800a8d8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800bc02:	bf00      	nop
 800bc04:	3708      	adds	r7, #8
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}

0800bc0a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc0a:	b580      	push	{r7, lr}
 800bc0c:	b084      	sub	sp, #16
 800bc0e:	af00      	add	r7, sp, #0
 800bc10:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bc12:	2301      	movs	r3, #1
 800bc14:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	795b      	ldrb	r3, [r3, #5]
 800bc1a:	2b02      	cmp	r3, #2
 800bc1c:	d001      	beq.n	800bc22 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bc1e:	f7f4 fef5 	bl	8000a0c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bc28:	7bfa      	ldrb	r2, [r7, #15]
 800bc2a:	4611      	mov	r1, r2
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f7fe fe15 	bl	800a85c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bc38:	4618      	mov	r0, r3
 800bc3a:	f7fe fdc1 	bl	800a7c0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800bc3e:	bf00      	nop
 800bc40:	3710      	adds	r7, #16
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
	...

0800bc48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b082      	sub	sp, #8
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bc56:	4618      	mov	r0, r3
 800bc58:	f7fe fe10 	bl	800a87c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	7a5b      	ldrb	r3, [r3, #9]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d005      	beq.n	800bc70 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc64:	4b04      	ldr	r3, [pc, #16]	@ (800bc78 <HAL_PCD_SuspendCallback+0x30>)
 800bc66:	691b      	ldr	r3, [r3, #16]
 800bc68:	4a03      	ldr	r2, [pc, #12]	@ (800bc78 <HAL_PCD_SuspendCallback+0x30>)
 800bc6a:	f043 0306 	orr.w	r3, r3, #6
 800bc6e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800bc70:	bf00      	nop
 800bc72:	3708      	adds	r7, #8
 800bc74:	46bd      	mov	sp, r7
 800bc76:	bd80      	pop	{r7, pc}
 800bc78:	e000ed00 	.word	0xe000ed00

0800bc7c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	7a5b      	ldrb	r3, [r3, #9]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d007      	beq.n	800bc9c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc8c:	4b08      	ldr	r3, [pc, #32]	@ (800bcb0 <HAL_PCD_ResumeCallback+0x34>)
 800bc8e:	691b      	ldr	r3, [r3, #16]
 800bc90:	4a07      	ldr	r2, [pc, #28]	@ (800bcb0 <HAL_PCD_ResumeCallback+0x34>)
 800bc92:	f023 0306 	bic.w	r3, r3, #6
 800bc96:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800bc98:	f000 f9f8 	bl	800c08c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bca2:	4618      	mov	r0, r3
 800bca4:	f7fe fe00 	bl	800a8a8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800bca8:	bf00      	nop
 800bcaa:	3708      	adds	r7, #8
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}
 800bcb0:	e000ed00 	.word	0xe000ed00

0800bcb4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b082      	sub	sp, #8
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800bcbc:	4a2b      	ldr	r2, [pc, #172]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	4a29      	ldr	r2, [pc, #164]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcc8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800bccc:	4b27      	ldr	r3, [pc, #156]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcce:	4a28      	ldr	r2, [pc, #160]	@ (800bd70 <USBD_LL_Init+0xbc>)
 800bcd0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bcd2:	4b26      	ldr	r3, [pc, #152]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcd4:	2208      	movs	r2, #8
 800bcd6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bcd8:	4b24      	ldr	r3, [pc, #144]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcda:	2202      	movs	r2, #2
 800bcdc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bcde:	4b23      	ldr	r3, [pc, #140]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bce0:	2202      	movs	r2, #2
 800bce2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800bce4:	4b21      	ldr	r3, [pc, #132]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bce6:	2200      	movs	r2, #0
 800bce8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bcea:	4b20      	ldr	r3, [pc, #128]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcec:	2200      	movs	r2, #0
 800bcee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bcf0:	4b1e      	ldr	r3, [pc, #120]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bcf6:	4b1d      	ldr	r3, [pc, #116]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bcfc:	481b      	ldr	r0, [pc, #108]	@ (800bd6c <USBD_LL_Init+0xb8>)
 800bcfe:	f7f7 f823 	bl	8002d48 <HAL_PCD_Init>
 800bd02:	4603      	mov	r3, r0
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d001      	beq.n	800bd0c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800bd08:	f7f4 fe80 	bl	8000a0c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bd12:	2318      	movs	r3, #24
 800bd14:	2200      	movs	r2, #0
 800bd16:	2100      	movs	r1, #0
 800bd18:	f7f8 fcaa 	bl	8004670 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bd22:	2358      	movs	r3, #88	@ 0x58
 800bd24:	2200      	movs	r2, #0
 800bd26:	2180      	movs	r1, #128	@ 0x80
 800bd28:	f7f8 fca2 	bl	8004670 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bd32:	23c0      	movs	r3, #192	@ 0xc0
 800bd34:	2200      	movs	r2, #0
 800bd36:	2181      	movs	r1, #129	@ 0x81
 800bd38:	f7f8 fc9a 	bl	8004670 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bd42:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800bd46:	2200      	movs	r2, #0
 800bd48:	2101      	movs	r1, #1
 800bd4a:	f7f8 fc91 	bl	8004670 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bd54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bd58:	2200      	movs	r2, #0
 800bd5a:	2182      	movs	r1, #130	@ 0x82
 800bd5c:	f7f8 fc88 	bl	8004670 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bd60:	2300      	movs	r3, #0
}
 800bd62:	4618      	mov	r0, r3
 800bd64:	3708      	adds	r7, #8
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
 800bd6a:	bf00      	nop
 800bd6c:	20001c84 	.word	0x20001c84
 800bd70:	40005c00 	.word	0x40005c00

0800bd74 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd80:	2300      	movs	r3, #0
 800bd82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f7f7 f8aa 	bl	8002ee4 <HAL_PCD_Start>
 800bd90:	4603      	mov	r3, r0
 800bd92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd94:	7bfb      	ldrb	r3, [r7, #15]
 800bd96:	4618      	mov	r0, r3
 800bd98:	f000 f97e 	bl	800c098 <USBD_Get_USB_Status>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bda0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	3710      	adds	r7, #16
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}

0800bdaa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bdaa:	b580      	push	{r7, lr}
 800bdac:	b084      	sub	sp, #16
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	6078      	str	r0, [r7, #4]
 800bdb2:	4608      	mov	r0, r1
 800bdb4:	4611      	mov	r1, r2
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	4603      	mov	r3, r0
 800bdba:	70fb      	strb	r3, [r7, #3]
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	70bb      	strb	r3, [r7, #2]
 800bdc0:	4613      	mov	r3, r2
 800bdc2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bdd2:	78bb      	ldrb	r3, [r7, #2]
 800bdd4:	883a      	ldrh	r2, [r7, #0]
 800bdd6:	78f9      	ldrb	r1, [r7, #3]
 800bdd8:	f7f7 f9f1 	bl	80031be <HAL_PCD_EP_Open>
 800bddc:	4603      	mov	r3, r0
 800bdde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bde0:	7bfb      	ldrb	r3, [r7, #15]
 800bde2:	4618      	mov	r0, r3
 800bde4:	f000 f958 	bl	800c098 <USBD_Get_USB_Status>
 800bde8:	4603      	mov	r3, r0
 800bdea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdec:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3710      	adds	r7, #16
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}

0800bdf6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdf6:	b580      	push	{r7, lr}
 800bdf8:	b084      	sub	sp, #16
 800bdfa:	af00      	add	r7, sp, #0
 800bdfc:	6078      	str	r0, [r7, #4]
 800bdfe:	460b      	mov	r3, r1
 800be00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be02:	2300      	movs	r3, #0
 800be04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be06:	2300      	movs	r3, #0
 800be08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800be10:	78fa      	ldrb	r2, [r7, #3]
 800be12:	4611      	mov	r1, r2
 800be14:	4618      	mov	r0, r3
 800be16:	f7f7 fa31 	bl	800327c <HAL_PCD_EP_Close>
 800be1a:	4603      	mov	r3, r0
 800be1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be1e:	7bfb      	ldrb	r3, [r7, #15]
 800be20:	4618      	mov	r0, r3
 800be22:	f000 f939 	bl	800c098 <USBD_Get_USB_Status>
 800be26:	4603      	mov	r3, r0
 800be28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be2a:	7bbb      	ldrb	r3, [r7, #14]
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b084      	sub	sp, #16
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	460b      	mov	r3, r1
 800be3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be40:	2300      	movs	r3, #0
 800be42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be44:	2300      	movs	r3, #0
 800be46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800be4e:	78fa      	ldrb	r2, [r7, #3]
 800be50:	4611      	mov	r1, r2
 800be52:	4618      	mov	r0, r3
 800be54:	f7f7 fada 	bl	800340c <HAL_PCD_EP_SetStall>
 800be58:	4603      	mov	r3, r0
 800be5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be5c:	7bfb      	ldrb	r3, [r7, #15]
 800be5e:	4618      	mov	r0, r3
 800be60:	f000 f91a 	bl	800c098 <USBD_Get_USB_Status>
 800be64:	4603      	mov	r3, r0
 800be66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be68:	7bbb      	ldrb	r3, [r7, #14]
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	3710      	adds	r7, #16
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}

0800be72 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be72:	b580      	push	{r7, lr}
 800be74:	b084      	sub	sp, #16
 800be76:	af00      	add	r7, sp, #0
 800be78:	6078      	str	r0, [r7, #4]
 800be7a:	460b      	mov	r3, r1
 800be7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be7e:	2300      	movs	r3, #0
 800be80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be82:	2300      	movs	r3, #0
 800be84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800be8c:	78fa      	ldrb	r2, [r7, #3]
 800be8e:	4611      	mov	r1, r2
 800be90:	4618      	mov	r0, r3
 800be92:	f7f7 fb0d 	bl	80034b0 <HAL_PCD_EP_ClrStall>
 800be96:	4603      	mov	r3, r0
 800be98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be9a:	7bfb      	ldrb	r3, [r7, #15]
 800be9c:	4618      	mov	r0, r3
 800be9e:	f000 f8fb 	bl	800c098 <USBD_Get_USB_Status>
 800bea2:	4603      	mov	r3, r0
 800bea4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bea6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3710      	adds	r7, #16
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}

0800beb0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800beb0:	b480      	push	{r7}
 800beb2:	b085      	sub	sp, #20
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
 800beb8:	460b      	mov	r3, r1
 800beba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bec2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bec4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	da0b      	bge.n	800bee4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800becc:	78fb      	ldrb	r3, [r7, #3]
 800bece:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bed2:	68f9      	ldr	r1, [r7, #12]
 800bed4:	4613      	mov	r3, r2
 800bed6:	009b      	lsls	r3, r3, #2
 800bed8:	4413      	add	r3, r2
 800beda:	00db      	lsls	r3, r3, #3
 800bedc:	440b      	add	r3, r1
 800bede:	3312      	adds	r3, #18
 800bee0:	781b      	ldrb	r3, [r3, #0]
 800bee2:	e00b      	b.n	800befc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bee4:	78fb      	ldrb	r3, [r7, #3]
 800bee6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800beea:	68f9      	ldr	r1, [r7, #12]
 800beec:	4613      	mov	r3, r2
 800beee:	009b      	lsls	r3, r3, #2
 800bef0:	4413      	add	r3, r2
 800bef2:	00db      	lsls	r3, r3, #3
 800bef4:	440b      	add	r3, r1
 800bef6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800befa:	781b      	ldrb	r3, [r3, #0]
  }
}
 800befc:	4618      	mov	r0, r3
 800befe:	3714      	adds	r7, #20
 800bf00:	46bd      	mov	sp, r7
 800bf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf06:	4770      	bx	lr

0800bf08 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b084      	sub	sp, #16
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	460b      	mov	r3, r1
 800bf12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf14:	2300      	movs	r3, #0
 800bf16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf18:	2300      	movs	r3, #0
 800bf1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bf22:	78fa      	ldrb	r2, [r7, #3]
 800bf24:	4611      	mov	r1, r2
 800bf26:	4618      	mov	r0, r3
 800bf28:	f7f7 f925 	bl	8003176 <HAL_PCD_SetAddress>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf30:	7bfb      	ldrb	r3, [r7, #15]
 800bf32:	4618      	mov	r0, r3
 800bf34:	f000 f8b0 	bl	800c098 <USBD_Get_USB_Status>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf3e:	4618      	mov	r0, r3
 800bf40:	3710      	adds	r7, #16
 800bf42:	46bd      	mov	sp, r7
 800bf44:	bd80      	pop	{r7, pc}

0800bf46 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bf46:	b580      	push	{r7, lr}
 800bf48:	b086      	sub	sp, #24
 800bf4a:	af00      	add	r7, sp, #0
 800bf4c:	60f8      	str	r0, [r7, #12]
 800bf4e:	607a      	str	r2, [r7, #4]
 800bf50:	603b      	str	r3, [r7, #0]
 800bf52:	460b      	mov	r3, r1
 800bf54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf56:	2300      	movs	r3, #0
 800bf58:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bf64:	7af9      	ldrb	r1, [r7, #11]
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	687a      	ldr	r2, [r7, #4]
 800bf6a:	f7f7 fa18 	bl	800339e <HAL_PCD_EP_Transmit>
 800bf6e:	4603      	mov	r3, r0
 800bf70:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf72:	7dfb      	ldrb	r3, [r7, #23]
 800bf74:	4618      	mov	r0, r3
 800bf76:	f000 f88f 	bl	800c098 <USBD_Get_USB_Status>
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bf7e:	7dbb      	ldrb	r3, [r7, #22]
}
 800bf80:	4618      	mov	r0, r3
 800bf82:	3718      	adds	r7, #24
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}

0800bf88 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b086      	sub	sp, #24
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	607a      	str	r2, [r7, #4]
 800bf92:	603b      	str	r3, [r7, #0]
 800bf94:	460b      	mov	r3, r1
 800bf96:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bfa6:	7af9      	ldrb	r1, [r7, #11]
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	687a      	ldr	r2, [r7, #4]
 800bfac:	f7f7 f9ae 	bl	800330c <HAL_PCD_EP_Receive>
 800bfb0:	4603      	mov	r3, r0
 800bfb2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfb4:	7dfb      	ldrb	r3, [r7, #23]
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	f000 f86e 	bl	800c098 <USBD_Get_USB_Status>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bfc0:	7dbb      	ldrb	r3, [r7, #22]
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3718      	adds	r7, #24
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}

0800bfca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfca:	b580      	push	{r7, lr}
 800bfcc:	b082      	sub	sp, #8
 800bfce:	af00      	add	r7, sp, #0
 800bfd0:	6078      	str	r0, [r7, #4]
 800bfd2:	460b      	mov	r3, r1
 800bfd4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bfdc:	78fa      	ldrb	r2, [r7, #3]
 800bfde:	4611      	mov	r1, r2
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f7f7 f9c4 	bl	800336e <HAL_PCD_EP_GetRxCount>
 800bfe6:	4603      	mov	r3, r0
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3708      	adds	r7, #8
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}

0800bff0 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b082      	sub	sp, #8
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	460b      	mov	r3, r1
 800bffa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800bffc:	78fb      	ldrb	r3, [r7, #3]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d002      	beq.n	800c008 <HAL_PCDEx_LPM_Callback+0x18>
 800c002:	2b01      	cmp	r3, #1
 800c004:	d013      	beq.n	800c02e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800c006:	e023      	b.n	800c050 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	7a5b      	ldrb	r3, [r3, #9]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d007      	beq.n	800c020 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800c010:	f000 f83c 	bl	800c08c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c014:	4b10      	ldr	r3, [pc, #64]	@ (800c058 <HAL_PCDEx_LPM_Callback+0x68>)
 800c016:	691b      	ldr	r3, [r3, #16]
 800c018:	4a0f      	ldr	r2, [pc, #60]	@ (800c058 <HAL_PCDEx_LPM_Callback+0x68>)
 800c01a:	f023 0306 	bic.w	r3, r3, #6
 800c01e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c026:	4618      	mov	r0, r3
 800c028:	f7fe fc3e 	bl	800a8a8 <USBD_LL_Resume>
    break;
 800c02c:	e010      	b.n	800c050 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c034:	4618      	mov	r0, r3
 800c036:	f7fe fc21 	bl	800a87c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	7a5b      	ldrb	r3, [r3, #9]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d005      	beq.n	800c04e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c042:	4b05      	ldr	r3, [pc, #20]	@ (800c058 <HAL_PCDEx_LPM_Callback+0x68>)
 800c044:	691b      	ldr	r3, [r3, #16]
 800c046:	4a04      	ldr	r2, [pc, #16]	@ (800c058 <HAL_PCDEx_LPM_Callback+0x68>)
 800c048:	f043 0306 	orr.w	r3, r3, #6
 800c04c:	6113      	str	r3, [r2, #16]
    break;
 800c04e:	bf00      	nop
}
 800c050:	bf00      	nop
 800c052:	3708      	adds	r7, #8
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}
 800c058:	e000ed00 	.word	0xe000ed00

0800c05c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b083      	sub	sp, #12
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c064:	4b03      	ldr	r3, [pc, #12]	@ (800c074 <USBD_static_malloc+0x18>)
}
 800c066:	4618      	mov	r0, r3
 800c068:	370c      	adds	r7, #12
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	20001f60 	.word	0x20001f60

0800c078 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c078:	b480      	push	{r7}
 800c07a:	b083      	sub	sp, #12
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]

}
 800c080:	bf00      	nop
 800c082:	370c      	adds	r7, #12
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr

0800c08c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c090:	f7f4 fb46 	bl	8000720 <SystemClock_Config>
}
 800c094:	bf00      	nop
 800c096:	bd80      	pop	{r7, pc}

0800c098 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c098:	b480      	push	{r7}
 800c09a:	b085      	sub	sp, #20
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	4603      	mov	r3, r0
 800c0a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c0a6:	79fb      	ldrb	r3, [r7, #7]
 800c0a8:	2b03      	cmp	r3, #3
 800c0aa:	d817      	bhi.n	800c0dc <USBD_Get_USB_Status+0x44>
 800c0ac:	a201      	add	r2, pc, #4	@ (adr r2, 800c0b4 <USBD_Get_USB_Status+0x1c>)
 800c0ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0b2:	bf00      	nop
 800c0b4:	0800c0c5 	.word	0x0800c0c5
 800c0b8:	0800c0cb 	.word	0x0800c0cb
 800c0bc:	0800c0d1 	.word	0x0800c0d1
 800c0c0:	0800c0d7 	.word	0x0800c0d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	73fb      	strb	r3, [r7, #15]
    break;
 800c0c8:	e00b      	b.n	800c0e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c0ca:	2303      	movs	r3, #3
 800c0cc:	73fb      	strb	r3, [r7, #15]
    break;
 800c0ce:	e008      	b.n	800c0e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	73fb      	strb	r3, [r7, #15]
    break;
 800c0d4:	e005      	b.n	800c0e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c0d6:	2303      	movs	r3, #3
 800c0d8:	73fb      	strb	r3, [r7, #15]
    break;
 800c0da:	e002      	b.n	800c0e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c0dc:	2303      	movs	r3, #3
 800c0de:	73fb      	strb	r3, [r7, #15]
    break;
 800c0e0:	bf00      	nop
  }
  return usb_status;
 800c0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3714      	adds	r7, #20
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ee:	4770      	bx	lr

0800c0f0 <sniprintf>:
 800c0f0:	b40c      	push	{r2, r3}
 800c0f2:	b530      	push	{r4, r5, lr}
 800c0f4:	4b18      	ldr	r3, [pc, #96]	@ (800c158 <sniprintf+0x68>)
 800c0f6:	1e0c      	subs	r4, r1, #0
 800c0f8:	681d      	ldr	r5, [r3, #0]
 800c0fa:	b09d      	sub	sp, #116	@ 0x74
 800c0fc:	da08      	bge.n	800c110 <sniprintf+0x20>
 800c0fe:	238b      	movs	r3, #139	@ 0x8b
 800c100:	602b      	str	r3, [r5, #0]
 800c102:	f04f 30ff 	mov.w	r0, #4294967295
 800c106:	b01d      	add	sp, #116	@ 0x74
 800c108:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c10c:	b002      	add	sp, #8
 800c10e:	4770      	bx	lr
 800c110:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c114:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c118:	f04f 0300 	mov.w	r3, #0
 800c11c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c11e:	bf14      	ite	ne
 800c120:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c124:	4623      	moveq	r3, r4
 800c126:	9304      	str	r3, [sp, #16]
 800c128:	9307      	str	r3, [sp, #28]
 800c12a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c12e:	9002      	str	r0, [sp, #8]
 800c130:	9006      	str	r0, [sp, #24]
 800c132:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c136:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c138:	ab21      	add	r3, sp, #132	@ 0x84
 800c13a:	a902      	add	r1, sp, #8
 800c13c:	4628      	mov	r0, r5
 800c13e:	9301      	str	r3, [sp, #4]
 800c140:	f000 f9a2 	bl	800c488 <_svfiprintf_r>
 800c144:	1c43      	adds	r3, r0, #1
 800c146:	bfbc      	itt	lt
 800c148:	238b      	movlt	r3, #139	@ 0x8b
 800c14a:	602b      	strlt	r3, [r5, #0]
 800c14c:	2c00      	cmp	r4, #0
 800c14e:	d0da      	beq.n	800c106 <sniprintf+0x16>
 800c150:	9b02      	ldr	r3, [sp, #8]
 800c152:	2200      	movs	r2, #0
 800c154:	701a      	strb	r2, [r3, #0]
 800c156:	e7d6      	b.n	800c106 <sniprintf+0x16>
 800c158:	2000019c 	.word	0x2000019c

0800c15c <memset>:
 800c15c:	4402      	add	r2, r0
 800c15e:	4603      	mov	r3, r0
 800c160:	4293      	cmp	r3, r2
 800c162:	d100      	bne.n	800c166 <memset+0xa>
 800c164:	4770      	bx	lr
 800c166:	f803 1b01 	strb.w	r1, [r3], #1
 800c16a:	e7f9      	b.n	800c160 <memset+0x4>

0800c16c <__errno>:
 800c16c:	4b01      	ldr	r3, [pc, #4]	@ (800c174 <__errno+0x8>)
 800c16e:	6818      	ldr	r0, [r3, #0]
 800c170:	4770      	bx	lr
 800c172:	bf00      	nop
 800c174:	2000019c 	.word	0x2000019c

0800c178 <__libc_init_array>:
 800c178:	b570      	push	{r4, r5, r6, lr}
 800c17a:	4d0d      	ldr	r5, [pc, #52]	@ (800c1b0 <__libc_init_array+0x38>)
 800c17c:	4c0d      	ldr	r4, [pc, #52]	@ (800c1b4 <__libc_init_array+0x3c>)
 800c17e:	1b64      	subs	r4, r4, r5
 800c180:	10a4      	asrs	r4, r4, #2
 800c182:	2600      	movs	r6, #0
 800c184:	42a6      	cmp	r6, r4
 800c186:	d109      	bne.n	800c19c <__libc_init_array+0x24>
 800c188:	4d0b      	ldr	r5, [pc, #44]	@ (800c1b8 <__libc_init_array+0x40>)
 800c18a:	4c0c      	ldr	r4, [pc, #48]	@ (800c1bc <__libc_init_array+0x44>)
 800c18c:	f000 fc64 	bl	800ca58 <_init>
 800c190:	1b64      	subs	r4, r4, r5
 800c192:	10a4      	asrs	r4, r4, #2
 800c194:	2600      	movs	r6, #0
 800c196:	42a6      	cmp	r6, r4
 800c198:	d105      	bne.n	800c1a6 <__libc_init_array+0x2e>
 800c19a:	bd70      	pop	{r4, r5, r6, pc}
 800c19c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1a0:	4798      	blx	r3
 800c1a2:	3601      	adds	r6, #1
 800c1a4:	e7ee      	b.n	800c184 <__libc_init_array+0xc>
 800c1a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1aa:	4798      	blx	r3
 800c1ac:	3601      	adds	r6, #1
 800c1ae:	e7f2      	b.n	800c196 <__libc_init_array+0x1e>
 800c1b0:	0800cbc8 	.word	0x0800cbc8
 800c1b4:	0800cbc8 	.word	0x0800cbc8
 800c1b8:	0800cbc8 	.word	0x0800cbc8
 800c1bc:	0800cbcc 	.word	0x0800cbcc

0800c1c0 <__retarget_lock_acquire_recursive>:
 800c1c0:	4770      	bx	lr

0800c1c2 <__retarget_lock_release_recursive>:
 800c1c2:	4770      	bx	lr

0800c1c4 <memcpy>:
 800c1c4:	440a      	add	r2, r1
 800c1c6:	4291      	cmp	r1, r2
 800c1c8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c1cc:	d100      	bne.n	800c1d0 <memcpy+0xc>
 800c1ce:	4770      	bx	lr
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1da:	4291      	cmp	r1, r2
 800c1dc:	d1f9      	bne.n	800c1d2 <memcpy+0xe>
 800c1de:	bd10      	pop	{r4, pc}

0800c1e0 <_free_r>:
 800c1e0:	b538      	push	{r3, r4, r5, lr}
 800c1e2:	4605      	mov	r5, r0
 800c1e4:	2900      	cmp	r1, #0
 800c1e6:	d041      	beq.n	800c26c <_free_r+0x8c>
 800c1e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1ec:	1f0c      	subs	r4, r1, #4
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	bfb8      	it	lt
 800c1f2:	18e4      	addlt	r4, r4, r3
 800c1f4:	f000 f8e0 	bl	800c3b8 <__malloc_lock>
 800c1f8:	4a1d      	ldr	r2, [pc, #116]	@ (800c270 <_free_r+0x90>)
 800c1fa:	6813      	ldr	r3, [r2, #0]
 800c1fc:	b933      	cbnz	r3, 800c20c <_free_r+0x2c>
 800c1fe:	6063      	str	r3, [r4, #4]
 800c200:	6014      	str	r4, [r2, #0]
 800c202:	4628      	mov	r0, r5
 800c204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c208:	f000 b8dc 	b.w	800c3c4 <__malloc_unlock>
 800c20c:	42a3      	cmp	r3, r4
 800c20e:	d908      	bls.n	800c222 <_free_r+0x42>
 800c210:	6820      	ldr	r0, [r4, #0]
 800c212:	1821      	adds	r1, r4, r0
 800c214:	428b      	cmp	r3, r1
 800c216:	bf01      	itttt	eq
 800c218:	6819      	ldreq	r1, [r3, #0]
 800c21a:	685b      	ldreq	r3, [r3, #4]
 800c21c:	1809      	addeq	r1, r1, r0
 800c21e:	6021      	streq	r1, [r4, #0]
 800c220:	e7ed      	b.n	800c1fe <_free_r+0x1e>
 800c222:	461a      	mov	r2, r3
 800c224:	685b      	ldr	r3, [r3, #4]
 800c226:	b10b      	cbz	r3, 800c22c <_free_r+0x4c>
 800c228:	42a3      	cmp	r3, r4
 800c22a:	d9fa      	bls.n	800c222 <_free_r+0x42>
 800c22c:	6811      	ldr	r1, [r2, #0]
 800c22e:	1850      	adds	r0, r2, r1
 800c230:	42a0      	cmp	r0, r4
 800c232:	d10b      	bne.n	800c24c <_free_r+0x6c>
 800c234:	6820      	ldr	r0, [r4, #0]
 800c236:	4401      	add	r1, r0
 800c238:	1850      	adds	r0, r2, r1
 800c23a:	4283      	cmp	r3, r0
 800c23c:	6011      	str	r1, [r2, #0]
 800c23e:	d1e0      	bne.n	800c202 <_free_r+0x22>
 800c240:	6818      	ldr	r0, [r3, #0]
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	6053      	str	r3, [r2, #4]
 800c246:	4408      	add	r0, r1
 800c248:	6010      	str	r0, [r2, #0]
 800c24a:	e7da      	b.n	800c202 <_free_r+0x22>
 800c24c:	d902      	bls.n	800c254 <_free_r+0x74>
 800c24e:	230c      	movs	r3, #12
 800c250:	602b      	str	r3, [r5, #0]
 800c252:	e7d6      	b.n	800c202 <_free_r+0x22>
 800c254:	6820      	ldr	r0, [r4, #0]
 800c256:	1821      	adds	r1, r4, r0
 800c258:	428b      	cmp	r3, r1
 800c25a:	bf04      	itt	eq
 800c25c:	6819      	ldreq	r1, [r3, #0]
 800c25e:	685b      	ldreq	r3, [r3, #4]
 800c260:	6063      	str	r3, [r4, #4]
 800c262:	bf04      	itt	eq
 800c264:	1809      	addeq	r1, r1, r0
 800c266:	6021      	streq	r1, [r4, #0]
 800c268:	6054      	str	r4, [r2, #4]
 800c26a:	e7ca      	b.n	800c202 <_free_r+0x22>
 800c26c:	bd38      	pop	{r3, r4, r5, pc}
 800c26e:	bf00      	nop
 800c270:	200022c4 	.word	0x200022c4

0800c274 <sbrk_aligned>:
 800c274:	b570      	push	{r4, r5, r6, lr}
 800c276:	4e0f      	ldr	r6, [pc, #60]	@ (800c2b4 <sbrk_aligned+0x40>)
 800c278:	460c      	mov	r4, r1
 800c27a:	6831      	ldr	r1, [r6, #0]
 800c27c:	4605      	mov	r5, r0
 800c27e:	b911      	cbnz	r1, 800c286 <sbrk_aligned+0x12>
 800c280:	f000 fba4 	bl	800c9cc <_sbrk_r>
 800c284:	6030      	str	r0, [r6, #0]
 800c286:	4621      	mov	r1, r4
 800c288:	4628      	mov	r0, r5
 800c28a:	f000 fb9f 	bl	800c9cc <_sbrk_r>
 800c28e:	1c43      	adds	r3, r0, #1
 800c290:	d103      	bne.n	800c29a <sbrk_aligned+0x26>
 800c292:	f04f 34ff 	mov.w	r4, #4294967295
 800c296:	4620      	mov	r0, r4
 800c298:	bd70      	pop	{r4, r5, r6, pc}
 800c29a:	1cc4      	adds	r4, r0, #3
 800c29c:	f024 0403 	bic.w	r4, r4, #3
 800c2a0:	42a0      	cmp	r0, r4
 800c2a2:	d0f8      	beq.n	800c296 <sbrk_aligned+0x22>
 800c2a4:	1a21      	subs	r1, r4, r0
 800c2a6:	4628      	mov	r0, r5
 800c2a8:	f000 fb90 	bl	800c9cc <_sbrk_r>
 800c2ac:	3001      	adds	r0, #1
 800c2ae:	d1f2      	bne.n	800c296 <sbrk_aligned+0x22>
 800c2b0:	e7ef      	b.n	800c292 <sbrk_aligned+0x1e>
 800c2b2:	bf00      	nop
 800c2b4:	200022c0 	.word	0x200022c0

0800c2b8 <_malloc_r>:
 800c2b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2bc:	1ccd      	adds	r5, r1, #3
 800c2be:	f025 0503 	bic.w	r5, r5, #3
 800c2c2:	3508      	adds	r5, #8
 800c2c4:	2d0c      	cmp	r5, #12
 800c2c6:	bf38      	it	cc
 800c2c8:	250c      	movcc	r5, #12
 800c2ca:	2d00      	cmp	r5, #0
 800c2cc:	4606      	mov	r6, r0
 800c2ce:	db01      	blt.n	800c2d4 <_malloc_r+0x1c>
 800c2d0:	42a9      	cmp	r1, r5
 800c2d2:	d904      	bls.n	800c2de <_malloc_r+0x26>
 800c2d4:	230c      	movs	r3, #12
 800c2d6:	6033      	str	r3, [r6, #0]
 800c2d8:	2000      	movs	r0, #0
 800c2da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c3b4 <_malloc_r+0xfc>
 800c2e2:	f000 f869 	bl	800c3b8 <__malloc_lock>
 800c2e6:	f8d8 3000 	ldr.w	r3, [r8]
 800c2ea:	461c      	mov	r4, r3
 800c2ec:	bb44      	cbnz	r4, 800c340 <_malloc_r+0x88>
 800c2ee:	4629      	mov	r1, r5
 800c2f0:	4630      	mov	r0, r6
 800c2f2:	f7ff ffbf 	bl	800c274 <sbrk_aligned>
 800c2f6:	1c43      	adds	r3, r0, #1
 800c2f8:	4604      	mov	r4, r0
 800c2fa:	d158      	bne.n	800c3ae <_malloc_r+0xf6>
 800c2fc:	f8d8 4000 	ldr.w	r4, [r8]
 800c300:	4627      	mov	r7, r4
 800c302:	2f00      	cmp	r7, #0
 800c304:	d143      	bne.n	800c38e <_malloc_r+0xd6>
 800c306:	2c00      	cmp	r4, #0
 800c308:	d04b      	beq.n	800c3a2 <_malloc_r+0xea>
 800c30a:	6823      	ldr	r3, [r4, #0]
 800c30c:	4639      	mov	r1, r7
 800c30e:	4630      	mov	r0, r6
 800c310:	eb04 0903 	add.w	r9, r4, r3
 800c314:	f000 fb5a 	bl	800c9cc <_sbrk_r>
 800c318:	4581      	cmp	r9, r0
 800c31a:	d142      	bne.n	800c3a2 <_malloc_r+0xea>
 800c31c:	6821      	ldr	r1, [r4, #0]
 800c31e:	1a6d      	subs	r5, r5, r1
 800c320:	4629      	mov	r1, r5
 800c322:	4630      	mov	r0, r6
 800c324:	f7ff ffa6 	bl	800c274 <sbrk_aligned>
 800c328:	3001      	adds	r0, #1
 800c32a:	d03a      	beq.n	800c3a2 <_malloc_r+0xea>
 800c32c:	6823      	ldr	r3, [r4, #0]
 800c32e:	442b      	add	r3, r5
 800c330:	6023      	str	r3, [r4, #0]
 800c332:	f8d8 3000 	ldr.w	r3, [r8]
 800c336:	685a      	ldr	r2, [r3, #4]
 800c338:	bb62      	cbnz	r2, 800c394 <_malloc_r+0xdc>
 800c33a:	f8c8 7000 	str.w	r7, [r8]
 800c33e:	e00f      	b.n	800c360 <_malloc_r+0xa8>
 800c340:	6822      	ldr	r2, [r4, #0]
 800c342:	1b52      	subs	r2, r2, r5
 800c344:	d420      	bmi.n	800c388 <_malloc_r+0xd0>
 800c346:	2a0b      	cmp	r2, #11
 800c348:	d917      	bls.n	800c37a <_malloc_r+0xc2>
 800c34a:	1961      	adds	r1, r4, r5
 800c34c:	42a3      	cmp	r3, r4
 800c34e:	6025      	str	r5, [r4, #0]
 800c350:	bf18      	it	ne
 800c352:	6059      	strne	r1, [r3, #4]
 800c354:	6863      	ldr	r3, [r4, #4]
 800c356:	bf08      	it	eq
 800c358:	f8c8 1000 	streq.w	r1, [r8]
 800c35c:	5162      	str	r2, [r4, r5]
 800c35e:	604b      	str	r3, [r1, #4]
 800c360:	4630      	mov	r0, r6
 800c362:	f000 f82f 	bl	800c3c4 <__malloc_unlock>
 800c366:	f104 000b 	add.w	r0, r4, #11
 800c36a:	1d23      	adds	r3, r4, #4
 800c36c:	f020 0007 	bic.w	r0, r0, #7
 800c370:	1ac2      	subs	r2, r0, r3
 800c372:	bf1c      	itt	ne
 800c374:	1a1b      	subne	r3, r3, r0
 800c376:	50a3      	strne	r3, [r4, r2]
 800c378:	e7af      	b.n	800c2da <_malloc_r+0x22>
 800c37a:	6862      	ldr	r2, [r4, #4]
 800c37c:	42a3      	cmp	r3, r4
 800c37e:	bf0c      	ite	eq
 800c380:	f8c8 2000 	streq.w	r2, [r8]
 800c384:	605a      	strne	r2, [r3, #4]
 800c386:	e7eb      	b.n	800c360 <_malloc_r+0xa8>
 800c388:	4623      	mov	r3, r4
 800c38a:	6864      	ldr	r4, [r4, #4]
 800c38c:	e7ae      	b.n	800c2ec <_malloc_r+0x34>
 800c38e:	463c      	mov	r4, r7
 800c390:	687f      	ldr	r7, [r7, #4]
 800c392:	e7b6      	b.n	800c302 <_malloc_r+0x4a>
 800c394:	461a      	mov	r2, r3
 800c396:	685b      	ldr	r3, [r3, #4]
 800c398:	42a3      	cmp	r3, r4
 800c39a:	d1fb      	bne.n	800c394 <_malloc_r+0xdc>
 800c39c:	2300      	movs	r3, #0
 800c39e:	6053      	str	r3, [r2, #4]
 800c3a0:	e7de      	b.n	800c360 <_malloc_r+0xa8>
 800c3a2:	230c      	movs	r3, #12
 800c3a4:	6033      	str	r3, [r6, #0]
 800c3a6:	4630      	mov	r0, r6
 800c3a8:	f000 f80c 	bl	800c3c4 <__malloc_unlock>
 800c3ac:	e794      	b.n	800c2d8 <_malloc_r+0x20>
 800c3ae:	6005      	str	r5, [r0, #0]
 800c3b0:	e7d6      	b.n	800c360 <_malloc_r+0xa8>
 800c3b2:	bf00      	nop
 800c3b4:	200022c4 	.word	0x200022c4

0800c3b8 <__malloc_lock>:
 800c3b8:	4801      	ldr	r0, [pc, #4]	@ (800c3c0 <__malloc_lock+0x8>)
 800c3ba:	f7ff bf01 	b.w	800c1c0 <__retarget_lock_acquire_recursive>
 800c3be:	bf00      	nop
 800c3c0:	200022bc 	.word	0x200022bc

0800c3c4 <__malloc_unlock>:
 800c3c4:	4801      	ldr	r0, [pc, #4]	@ (800c3cc <__malloc_unlock+0x8>)
 800c3c6:	f7ff befc 	b.w	800c1c2 <__retarget_lock_release_recursive>
 800c3ca:	bf00      	nop
 800c3cc:	200022bc 	.word	0x200022bc

0800c3d0 <__ssputs_r>:
 800c3d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3d4:	688e      	ldr	r6, [r1, #8]
 800c3d6:	461f      	mov	r7, r3
 800c3d8:	42be      	cmp	r6, r7
 800c3da:	680b      	ldr	r3, [r1, #0]
 800c3dc:	4682      	mov	sl, r0
 800c3de:	460c      	mov	r4, r1
 800c3e0:	4690      	mov	r8, r2
 800c3e2:	d82d      	bhi.n	800c440 <__ssputs_r+0x70>
 800c3e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c3e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c3ec:	d026      	beq.n	800c43c <__ssputs_r+0x6c>
 800c3ee:	6965      	ldr	r5, [r4, #20]
 800c3f0:	6909      	ldr	r1, [r1, #16]
 800c3f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c3f6:	eba3 0901 	sub.w	r9, r3, r1
 800c3fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c3fe:	1c7b      	adds	r3, r7, #1
 800c400:	444b      	add	r3, r9
 800c402:	106d      	asrs	r5, r5, #1
 800c404:	429d      	cmp	r5, r3
 800c406:	bf38      	it	cc
 800c408:	461d      	movcc	r5, r3
 800c40a:	0553      	lsls	r3, r2, #21
 800c40c:	d527      	bpl.n	800c45e <__ssputs_r+0x8e>
 800c40e:	4629      	mov	r1, r5
 800c410:	f7ff ff52 	bl	800c2b8 <_malloc_r>
 800c414:	4606      	mov	r6, r0
 800c416:	b360      	cbz	r0, 800c472 <__ssputs_r+0xa2>
 800c418:	6921      	ldr	r1, [r4, #16]
 800c41a:	464a      	mov	r2, r9
 800c41c:	f7ff fed2 	bl	800c1c4 <memcpy>
 800c420:	89a3      	ldrh	r3, [r4, #12]
 800c422:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c42a:	81a3      	strh	r3, [r4, #12]
 800c42c:	6126      	str	r6, [r4, #16]
 800c42e:	6165      	str	r5, [r4, #20]
 800c430:	444e      	add	r6, r9
 800c432:	eba5 0509 	sub.w	r5, r5, r9
 800c436:	6026      	str	r6, [r4, #0]
 800c438:	60a5      	str	r5, [r4, #8]
 800c43a:	463e      	mov	r6, r7
 800c43c:	42be      	cmp	r6, r7
 800c43e:	d900      	bls.n	800c442 <__ssputs_r+0x72>
 800c440:	463e      	mov	r6, r7
 800c442:	6820      	ldr	r0, [r4, #0]
 800c444:	4632      	mov	r2, r6
 800c446:	4641      	mov	r1, r8
 800c448:	f000 faa6 	bl	800c998 <memmove>
 800c44c:	68a3      	ldr	r3, [r4, #8]
 800c44e:	1b9b      	subs	r3, r3, r6
 800c450:	60a3      	str	r3, [r4, #8]
 800c452:	6823      	ldr	r3, [r4, #0]
 800c454:	4433      	add	r3, r6
 800c456:	6023      	str	r3, [r4, #0]
 800c458:	2000      	movs	r0, #0
 800c45a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c45e:	462a      	mov	r2, r5
 800c460:	f000 fac4 	bl	800c9ec <_realloc_r>
 800c464:	4606      	mov	r6, r0
 800c466:	2800      	cmp	r0, #0
 800c468:	d1e0      	bne.n	800c42c <__ssputs_r+0x5c>
 800c46a:	6921      	ldr	r1, [r4, #16]
 800c46c:	4650      	mov	r0, sl
 800c46e:	f7ff feb7 	bl	800c1e0 <_free_r>
 800c472:	230c      	movs	r3, #12
 800c474:	f8ca 3000 	str.w	r3, [sl]
 800c478:	89a3      	ldrh	r3, [r4, #12]
 800c47a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c47e:	81a3      	strh	r3, [r4, #12]
 800c480:	f04f 30ff 	mov.w	r0, #4294967295
 800c484:	e7e9      	b.n	800c45a <__ssputs_r+0x8a>
	...

0800c488 <_svfiprintf_r>:
 800c488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c48c:	4698      	mov	r8, r3
 800c48e:	898b      	ldrh	r3, [r1, #12]
 800c490:	061b      	lsls	r3, r3, #24
 800c492:	b09d      	sub	sp, #116	@ 0x74
 800c494:	4607      	mov	r7, r0
 800c496:	460d      	mov	r5, r1
 800c498:	4614      	mov	r4, r2
 800c49a:	d510      	bpl.n	800c4be <_svfiprintf_r+0x36>
 800c49c:	690b      	ldr	r3, [r1, #16]
 800c49e:	b973      	cbnz	r3, 800c4be <_svfiprintf_r+0x36>
 800c4a0:	2140      	movs	r1, #64	@ 0x40
 800c4a2:	f7ff ff09 	bl	800c2b8 <_malloc_r>
 800c4a6:	6028      	str	r0, [r5, #0]
 800c4a8:	6128      	str	r0, [r5, #16]
 800c4aa:	b930      	cbnz	r0, 800c4ba <_svfiprintf_r+0x32>
 800c4ac:	230c      	movs	r3, #12
 800c4ae:	603b      	str	r3, [r7, #0]
 800c4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b4:	b01d      	add	sp, #116	@ 0x74
 800c4b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ba:	2340      	movs	r3, #64	@ 0x40
 800c4bc:	616b      	str	r3, [r5, #20]
 800c4be:	2300      	movs	r3, #0
 800c4c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4c2:	2320      	movs	r3, #32
 800c4c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c4c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800c4cc:	2330      	movs	r3, #48	@ 0x30
 800c4ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c66c <_svfiprintf_r+0x1e4>
 800c4d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c4d6:	f04f 0901 	mov.w	r9, #1
 800c4da:	4623      	mov	r3, r4
 800c4dc:	469a      	mov	sl, r3
 800c4de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4e2:	b10a      	cbz	r2, 800c4e8 <_svfiprintf_r+0x60>
 800c4e4:	2a25      	cmp	r2, #37	@ 0x25
 800c4e6:	d1f9      	bne.n	800c4dc <_svfiprintf_r+0x54>
 800c4e8:	ebba 0b04 	subs.w	fp, sl, r4
 800c4ec:	d00b      	beq.n	800c506 <_svfiprintf_r+0x7e>
 800c4ee:	465b      	mov	r3, fp
 800c4f0:	4622      	mov	r2, r4
 800c4f2:	4629      	mov	r1, r5
 800c4f4:	4638      	mov	r0, r7
 800c4f6:	f7ff ff6b 	bl	800c3d0 <__ssputs_r>
 800c4fa:	3001      	adds	r0, #1
 800c4fc:	f000 80a7 	beq.w	800c64e <_svfiprintf_r+0x1c6>
 800c500:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c502:	445a      	add	r2, fp
 800c504:	9209      	str	r2, [sp, #36]	@ 0x24
 800c506:	f89a 3000 	ldrb.w	r3, [sl]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	f000 809f 	beq.w	800c64e <_svfiprintf_r+0x1c6>
 800c510:	2300      	movs	r3, #0
 800c512:	f04f 32ff 	mov.w	r2, #4294967295
 800c516:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c51a:	f10a 0a01 	add.w	sl, sl, #1
 800c51e:	9304      	str	r3, [sp, #16]
 800c520:	9307      	str	r3, [sp, #28]
 800c522:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c526:	931a      	str	r3, [sp, #104]	@ 0x68
 800c528:	4654      	mov	r4, sl
 800c52a:	2205      	movs	r2, #5
 800c52c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c530:	484e      	ldr	r0, [pc, #312]	@ (800c66c <_svfiprintf_r+0x1e4>)
 800c532:	f7f3 fe7d 	bl	8000230 <memchr>
 800c536:	9a04      	ldr	r2, [sp, #16]
 800c538:	b9d8      	cbnz	r0, 800c572 <_svfiprintf_r+0xea>
 800c53a:	06d0      	lsls	r0, r2, #27
 800c53c:	bf44      	itt	mi
 800c53e:	2320      	movmi	r3, #32
 800c540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c544:	0711      	lsls	r1, r2, #28
 800c546:	bf44      	itt	mi
 800c548:	232b      	movmi	r3, #43	@ 0x2b
 800c54a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c54e:	f89a 3000 	ldrb.w	r3, [sl]
 800c552:	2b2a      	cmp	r3, #42	@ 0x2a
 800c554:	d015      	beq.n	800c582 <_svfiprintf_r+0xfa>
 800c556:	9a07      	ldr	r2, [sp, #28]
 800c558:	4654      	mov	r4, sl
 800c55a:	2000      	movs	r0, #0
 800c55c:	f04f 0c0a 	mov.w	ip, #10
 800c560:	4621      	mov	r1, r4
 800c562:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c566:	3b30      	subs	r3, #48	@ 0x30
 800c568:	2b09      	cmp	r3, #9
 800c56a:	d94b      	bls.n	800c604 <_svfiprintf_r+0x17c>
 800c56c:	b1b0      	cbz	r0, 800c59c <_svfiprintf_r+0x114>
 800c56e:	9207      	str	r2, [sp, #28]
 800c570:	e014      	b.n	800c59c <_svfiprintf_r+0x114>
 800c572:	eba0 0308 	sub.w	r3, r0, r8
 800c576:	fa09 f303 	lsl.w	r3, r9, r3
 800c57a:	4313      	orrs	r3, r2
 800c57c:	9304      	str	r3, [sp, #16]
 800c57e:	46a2      	mov	sl, r4
 800c580:	e7d2      	b.n	800c528 <_svfiprintf_r+0xa0>
 800c582:	9b03      	ldr	r3, [sp, #12]
 800c584:	1d19      	adds	r1, r3, #4
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	9103      	str	r1, [sp, #12]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	bfbb      	ittet	lt
 800c58e:	425b      	neglt	r3, r3
 800c590:	f042 0202 	orrlt.w	r2, r2, #2
 800c594:	9307      	strge	r3, [sp, #28]
 800c596:	9307      	strlt	r3, [sp, #28]
 800c598:	bfb8      	it	lt
 800c59a:	9204      	strlt	r2, [sp, #16]
 800c59c:	7823      	ldrb	r3, [r4, #0]
 800c59e:	2b2e      	cmp	r3, #46	@ 0x2e
 800c5a0:	d10a      	bne.n	800c5b8 <_svfiprintf_r+0x130>
 800c5a2:	7863      	ldrb	r3, [r4, #1]
 800c5a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5a6:	d132      	bne.n	800c60e <_svfiprintf_r+0x186>
 800c5a8:	9b03      	ldr	r3, [sp, #12]
 800c5aa:	1d1a      	adds	r2, r3, #4
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	9203      	str	r2, [sp, #12]
 800c5b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c5b4:	3402      	adds	r4, #2
 800c5b6:	9305      	str	r3, [sp, #20]
 800c5b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c67c <_svfiprintf_r+0x1f4>
 800c5bc:	7821      	ldrb	r1, [r4, #0]
 800c5be:	2203      	movs	r2, #3
 800c5c0:	4650      	mov	r0, sl
 800c5c2:	f7f3 fe35 	bl	8000230 <memchr>
 800c5c6:	b138      	cbz	r0, 800c5d8 <_svfiprintf_r+0x150>
 800c5c8:	9b04      	ldr	r3, [sp, #16]
 800c5ca:	eba0 000a 	sub.w	r0, r0, sl
 800c5ce:	2240      	movs	r2, #64	@ 0x40
 800c5d0:	4082      	lsls	r2, r0
 800c5d2:	4313      	orrs	r3, r2
 800c5d4:	3401      	adds	r4, #1
 800c5d6:	9304      	str	r3, [sp, #16]
 800c5d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5dc:	4824      	ldr	r0, [pc, #144]	@ (800c670 <_svfiprintf_r+0x1e8>)
 800c5de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c5e2:	2206      	movs	r2, #6
 800c5e4:	f7f3 fe24 	bl	8000230 <memchr>
 800c5e8:	2800      	cmp	r0, #0
 800c5ea:	d036      	beq.n	800c65a <_svfiprintf_r+0x1d2>
 800c5ec:	4b21      	ldr	r3, [pc, #132]	@ (800c674 <_svfiprintf_r+0x1ec>)
 800c5ee:	bb1b      	cbnz	r3, 800c638 <_svfiprintf_r+0x1b0>
 800c5f0:	9b03      	ldr	r3, [sp, #12]
 800c5f2:	3307      	adds	r3, #7
 800c5f4:	f023 0307 	bic.w	r3, r3, #7
 800c5f8:	3308      	adds	r3, #8
 800c5fa:	9303      	str	r3, [sp, #12]
 800c5fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5fe:	4433      	add	r3, r6
 800c600:	9309      	str	r3, [sp, #36]	@ 0x24
 800c602:	e76a      	b.n	800c4da <_svfiprintf_r+0x52>
 800c604:	fb0c 3202 	mla	r2, ip, r2, r3
 800c608:	460c      	mov	r4, r1
 800c60a:	2001      	movs	r0, #1
 800c60c:	e7a8      	b.n	800c560 <_svfiprintf_r+0xd8>
 800c60e:	2300      	movs	r3, #0
 800c610:	3401      	adds	r4, #1
 800c612:	9305      	str	r3, [sp, #20]
 800c614:	4619      	mov	r1, r3
 800c616:	f04f 0c0a 	mov.w	ip, #10
 800c61a:	4620      	mov	r0, r4
 800c61c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c620:	3a30      	subs	r2, #48	@ 0x30
 800c622:	2a09      	cmp	r2, #9
 800c624:	d903      	bls.n	800c62e <_svfiprintf_r+0x1a6>
 800c626:	2b00      	cmp	r3, #0
 800c628:	d0c6      	beq.n	800c5b8 <_svfiprintf_r+0x130>
 800c62a:	9105      	str	r1, [sp, #20]
 800c62c:	e7c4      	b.n	800c5b8 <_svfiprintf_r+0x130>
 800c62e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c632:	4604      	mov	r4, r0
 800c634:	2301      	movs	r3, #1
 800c636:	e7f0      	b.n	800c61a <_svfiprintf_r+0x192>
 800c638:	ab03      	add	r3, sp, #12
 800c63a:	9300      	str	r3, [sp, #0]
 800c63c:	462a      	mov	r2, r5
 800c63e:	4b0e      	ldr	r3, [pc, #56]	@ (800c678 <_svfiprintf_r+0x1f0>)
 800c640:	a904      	add	r1, sp, #16
 800c642:	4638      	mov	r0, r7
 800c644:	f3af 8000 	nop.w
 800c648:	1c42      	adds	r2, r0, #1
 800c64a:	4606      	mov	r6, r0
 800c64c:	d1d6      	bne.n	800c5fc <_svfiprintf_r+0x174>
 800c64e:	89ab      	ldrh	r3, [r5, #12]
 800c650:	065b      	lsls	r3, r3, #25
 800c652:	f53f af2d 	bmi.w	800c4b0 <_svfiprintf_r+0x28>
 800c656:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c658:	e72c      	b.n	800c4b4 <_svfiprintf_r+0x2c>
 800c65a:	ab03      	add	r3, sp, #12
 800c65c:	9300      	str	r3, [sp, #0]
 800c65e:	462a      	mov	r2, r5
 800c660:	4b05      	ldr	r3, [pc, #20]	@ (800c678 <_svfiprintf_r+0x1f0>)
 800c662:	a904      	add	r1, sp, #16
 800c664:	4638      	mov	r0, r7
 800c666:	f000 f879 	bl	800c75c <_printf_i>
 800c66a:	e7ed      	b.n	800c648 <_svfiprintf_r+0x1c0>
 800c66c:	0800cb8c 	.word	0x0800cb8c
 800c670:	0800cb96 	.word	0x0800cb96
 800c674:	00000000 	.word	0x00000000
 800c678:	0800c3d1 	.word	0x0800c3d1
 800c67c:	0800cb92 	.word	0x0800cb92

0800c680 <_printf_common>:
 800c680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c684:	4616      	mov	r6, r2
 800c686:	4698      	mov	r8, r3
 800c688:	688a      	ldr	r2, [r1, #8]
 800c68a:	690b      	ldr	r3, [r1, #16]
 800c68c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c690:	4293      	cmp	r3, r2
 800c692:	bfb8      	it	lt
 800c694:	4613      	movlt	r3, r2
 800c696:	6033      	str	r3, [r6, #0]
 800c698:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c69c:	4607      	mov	r7, r0
 800c69e:	460c      	mov	r4, r1
 800c6a0:	b10a      	cbz	r2, 800c6a6 <_printf_common+0x26>
 800c6a2:	3301      	adds	r3, #1
 800c6a4:	6033      	str	r3, [r6, #0]
 800c6a6:	6823      	ldr	r3, [r4, #0]
 800c6a8:	0699      	lsls	r1, r3, #26
 800c6aa:	bf42      	ittt	mi
 800c6ac:	6833      	ldrmi	r3, [r6, #0]
 800c6ae:	3302      	addmi	r3, #2
 800c6b0:	6033      	strmi	r3, [r6, #0]
 800c6b2:	6825      	ldr	r5, [r4, #0]
 800c6b4:	f015 0506 	ands.w	r5, r5, #6
 800c6b8:	d106      	bne.n	800c6c8 <_printf_common+0x48>
 800c6ba:	f104 0a19 	add.w	sl, r4, #25
 800c6be:	68e3      	ldr	r3, [r4, #12]
 800c6c0:	6832      	ldr	r2, [r6, #0]
 800c6c2:	1a9b      	subs	r3, r3, r2
 800c6c4:	42ab      	cmp	r3, r5
 800c6c6:	dc26      	bgt.n	800c716 <_printf_common+0x96>
 800c6c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c6cc:	6822      	ldr	r2, [r4, #0]
 800c6ce:	3b00      	subs	r3, #0
 800c6d0:	bf18      	it	ne
 800c6d2:	2301      	movne	r3, #1
 800c6d4:	0692      	lsls	r2, r2, #26
 800c6d6:	d42b      	bmi.n	800c730 <_printf_common+0xb0>
 800c6d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c6dc:	4641      	mov	r1, r8
 800c6de:	4638      	mov	r0, r7
 800c6e0:	47c8      	blx	r9
 800c6e2:	3001      	adds	r0, #1
 800c6e4:	d01e      	beq.n	800c724 <_printf_common+0xa4>
 800c6e6:	6823      	ldr	r3, [r4, #0]
 800c6e8:	6922      	ldr	r2, [r4, #16]
 800c6ea:	f003 0306 	and.w	r3, r3, #6
 800c6ee:	2b04      	cmp	r3, #4
 800c6f0:	bf02      	ittt	eq
 800c6f2:	68e5      	ldreq	r5, [r4, #12]
 800c6f4:	6833      	ldreq	r3, [r6, #0]
 800c6f6:	1aed      	subeq	r5, r5, r3
 800c6f8:	68a3      	ldr	r3, [r4, #8]
 800c6fa:	bf0c      	ite	eq
 800c6fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c700:	2500      	movne	r5, #0
 800c702:	4293      	cmp	r3, r2
 800c704:	bfc4      	itt	gt
 800c706:	1a9b      	subgt	r3, r3, r2
 800c708:	18ed      	addgt	r5, r5, r3
 800c70a:	2600      	movs	r6, #0
 800c70c:	341a      	adds	r4, #26
 800c70e:	42b5      	cmp	r5, r6
 800c710:	d11a      	bne.n	800c748 <_printf_common+0xc8>
 800c712:	2000      	movs	r0, #0
 800c714:	e008      	b.n	800c728 <_printf_common+0xa8>
 800c716:	2301      	movs	r3, #1
 800c718:	4652      	mov	r2, sl
 800c71a:	4641      	mov	r1, r8
 800c71c:	4638      	mov	r0, r7
 800c71e:	47c8      	blx	r9
 800c720:	3001      	adds	r0, #1
 800c722:	d103      	bne.n	800c72c <_printf_common+0xac>
 800c724:	f04f 30ff 	mov.w	r0, #4294967295
 800c728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c72c:	3501      	adds	r5, #1
 800c72e:	e7c6      	b.n	800c6be <_printf_common+0x3e>
 800c730:	18e1      	adds	r1, r4, r3
 800c732:	1c5a      	adds	r2, r3, #1
 800c734:	2030      	movs	r0, #48	@ 0x30
 800c736:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c73a:	4422      	add	r2, r4
 800c73c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c740:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c744:	3302      	adds	r3, #2
 800c746:	e7c7      	b.n	800c6d8 <_printf_common+0x58>
 800c748:	2301      	movs	r3, #1
 800c74a:	4622      	mov	r2, r4
 800c74c:	4641      	mov	r1, r8
 800c74e:	4638      	mov	r0, r7
 800c750:	47c8      	blx	r9
 800c752:	3001      	adds	r0, #1
 800c754:	d0e6      	beq.n	800c724 <_printf_common+0xa4>
 800c756:	3601      	adds	r6, #1
 800c758:	e7d9      	b.n	800c70e <_printf_common+0x8e>
	...

0800c75c <_printf_i>:
 800c75c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c760:	7e0f      	ldrb	r7, [r1, #24]
 800c762:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c764:	2f78      	cmp	r7, #120	@ 0x78
 800c766:	4691      	mov	r9, r2
 800c768:	4680      	mov	r8, r0
 800c76a:	460c      	mov	r4, r1
 800c76c:	469a      	mov	sl, r3
 800c76e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c772:	d807      	bhi.n	800c784 <_printf_i+0x28>
 800c774:	2f62      	cmp	r7, #98	@ 0x62
 800c776:	d80a      	bhi.n	800c78e <_printf_i+0x32>
 800c778:	2f00      	cmp	r7, #0
 800c77a:	f000 80d1 	beq.w	800c920 <_printf_i+0x1c4>
 800c77e:	2f58      	cmp	r7, #88	@ 0x58
 800c780:	f000 80b8 	beq.w	800c8f4 <_printf_i+0x198>
 800c784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c788:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c78c:	e03a      	b.n	800c804 <_printf_i+0xa8>
 800c78e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c792:	2b15      	cmp	r3, #21
 800c794:	d8f6      	bhi.n	800c784 <_printf_i+0x28>
 800c796:	a101      	add	r1, pc, #4	@ (adr r1, 800c79c <_printf_i+0x40>)
 800c798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c79c:	0800c7f5 	.word	0x0800c7f5
 800c7a0:	0800c809 	.word	0x0800c809
 800c7a4:	0800c785 	.word	0x0800c785
 800c7a8:	0800c785 	.word	0x0800c785
 800c7ac:	0800c785 	.word	0x0800c785
 800c7b0:	0800c785 	.word	0x0800c785
 800c7b4:	0800c809 	.word	0x0800c809
 800c7b8:	0800c785 	.word	0x0800c785
 800c7bc:	0800c785 	.word	0x0800c785
 800c7c0:	0800c785 	.word	0x0800c785
 800c7c4:	0800c785 	.word	0x0800c785
 800c7c8:	0800c907 	.word	0x0800c907
 800c7cc:	0800c833 	.word	0x0800c833
 800c7d0:	0800c8c1 	.word	0x0800c8c1
 800c7d4:	0800c785 	.word	0x0800c785
 800c7d8:	0800c785 	.word	0x0800c785
 800c7dc:	0800c929 	.word	0x0800c929
 800c7e0:	0800c785 	.word	0x0800c785
 800c7e4:	0800c833 	.word	0x0800c833
 800c7e8:	0800c785 	.word	0x0800c785
 800c7ec:	0800c785 	.word	0x0800c785
 800c7f0:	0800c8c9 	.word	0x0800c8c9
 800c7f4:	6833      	ldr	r3, [r6, #0]
 800c7f6:	1d1a      	adds	r2, r3, #4
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	6032      	str	r2, [r6, #0]
 800c7fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c800:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c804:	2301      	movs	r3, #1
 800c806:	e09c      	b.n	800c942 <_printf_i+0x1e6>
 800c808:	6833      	ldr	r3, [r6, #0]
 800c80a:	6820      	ldr	r0, [r4, #0]
 800c80c:	1d19      	adds	r1, r3, #4
 800c80e:	6031      	str	r1, [r6, #0]
 800c810:	0606      	lsls	r6, r0, #24
 800c812:	d501      	bpl.n	800c818 <_printf_i+0xbc>
 800c814:	681d      	ldr	r5, [r3, #0]
 800c816:	e003      	b.n	800c820 <_printf_i+0xc4>
 800c818:	0645      	lsls	r5, r0, #25
 800c81a:	d5fb      	bpl.n	800c814 <_printf_i+0xb8>
 800c81c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c820:	2d00      	cmp	r5, #0
 800c822:	da03      	bge.n	800c82c <_printf_i+0xd0>
 800c824:	232d      	movs	r3, #45	@ 0x2d
 800c826:	426d      	negs	r5, r5
 800c828:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c82c:	4858      	ldr	r0, [pc, #352]	@ (800c990 <_printf_i+0x234>)
 800c82e:	230a      	movs	r3, #10
 800c830:	e011      	b.n	800c856 <_printf_i+0xfa>
 800c832:	6821      	ldr	r1, [r4, #0]
 800c834:	6833      	ldr	r3, [r6, #0]
 800c836:	0608      	lsls	r0, r1, #24
 800c838:	f853 5b04 	ldr.w	r5, [r3], #4
 800c83c:	d402      	bmi.n	800c844 <_printf_i+0xe8>
 800c83e:	0649      	lsls	r1, r1, #25
 800c840:	bf48      	it	mi
 800c842:	b2ad      	uxthmi	r5, r5
 800c844:	2f6f      	cmp	r7, #111	@ 0x6f
 800c846:	4852      	ldr	r0, [pc, #328]	@ (800c990 <_printf_i+0x234>)
 800c848:	6033      	str	r3, [r6, #0]
 800c84a:	bf14      	ite	ne
 800c84c:	230a      	movne	r3, #10
 800c84e:	2308      	moveq	r3, #8
 800c850:	2100      	movs	r1, #0
 800c852:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c856:	6866      	ldr	r6, [r4, #4]
 800c858:	60a6      	str	r6, [r4, #8]
 800c85a:	2e00      	cmp	r6, #0
 800c85c:	db05      	blt.n	800c86a <_printf_i+0x10e>
 800c85e:	6821      	ldr	r1, [r4, #0]
 800c860:	432e      	orrs	r6, r5
 800c862:	f021 0104 	bic.w	r1, r1, #4
 800c866:	6021      	str	r1, [r4, #0]
 800c868:	d04b      	beq.n	800c902 <_printf_i+0x1a6>
 800c86a:	4616      	mov	r6, r2
 800c86c:	fbb5 f1f3 	udiv	r1, r5, r3
 800c870:	fb03 5711 	mls	r7, r3, r1, r5
 800c874:	5dc7      	ldrb	r7, [r0, r7]
 800c876:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c87a:	462f      	mov	r7, r5
 800c87c:	42bb      	cmp	r3, r7
 800c87e:	460d      	mov	r5, r1
 800c880:	d9f4      	bls.n	800c86c <_printf_i+0x110>
 800c882:	2b08      	cmp	r3, #8
 800c884:	d10b      	bne.n	800c89e <_printf_i+0x142>
 800c886:	6823      	ldr	r3, [r4, #0]
 800c888:	07df      	lsls	r7, r3, #31
 800c88a:	d508      	bpl.n	800c89e <_printf_i+0x142>
 800c88c:	6923      	ldr	r3, [r4, #16]
 800c88e:	6861      	ldr	r1, [r4, #4]
 800c890:	4299      	cmp	r1, r3
 800c892:	bfde      	ittt	le
 800c894:	2330      	movle	r3, #48	@ 0x30
 800c896:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c89a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c89e:	1b92      	subs	r2, r2, r6
 800c8a0:	6122      	str	r2, [r4, #16]
 800c8a2:	f8cd a000 	str.w	sl, [sp]
 800c8a6:	464b      	mov	r3, r9
 800c8a8:	aa03      	add	r2, sp, #12
 800c8aa:	4621      	mov	r1, r4
 800c8ac:	4640      	mov	r0, r8
 800c8ae:	f7ff fee7 	bl	800c680 <_printf_common>
 800c8b2:	3001      	adds	r0, #1
 800c8b4:	d14a      	bne.n	800c94c <_printf_i+0x1f0>
 800c8b6:	f04f 30ff 	mov.w	r0, #4294967295
 800c8ba:	b004      	add	sp, #16
 800c8bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8c0:	6823      	ldr	r3, [r4, #0]
 800c8c2:	f043 0320 	orr.w	r3, r3, #32
 800c8c6:	6023      	str	r3, [r4, #0]
 800c8c8:	4832      	ldr	r0, [pc, #200]	@ (800c994 <_printf_i+0x238>)
 800c8ca:	2778      	movs	r7, #120	@ 0x78
 800c8cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c8d0:	6823      	ldr	r3, [r4, #0]
 800c8d2:	6831      	ldr	r1, [r6, #0]
 800c8d4:	061f      	lsls	r7, r3, #24
 800c8d6:	f851 5b04 	ldr.w	r5, [r1], #4
 800c8da:	d402      	bmi.n	800c8e2 <_printf_i+0x186>
 800c8dc:	065f      	lsls	r7, r3, #25
 800c8de:	bf48      	it	mi
 800c8e0:	b2ad      	uxthmi	r5, r5
 800c8e2:	6031      	str	r1, [r6, #0]
 800c8e4:	07d9      	lsls	r1, r3, #31
 800c8e6:	bf44      	itt	mi
 800c8e8:	f043 0320 	orrmi.w	r3, r3, #32
 800c8ec:	6023      	strmi	r3, [r4, #0]
 800c8ee:	b11d      	cbz	r5, 800c8f8 <_printf_i+0x19c>
 800c8f0:	2310      	movs	r3, #16
 800c8f2:	e7ad      	b.n	800c850 <_printf_i+0xf4>
 800c8f4:	4826      	ldr	r0, [pc, #152]	@ (800c990 <_printf_i+0x234>)
 800c8f6:	e7e9      	b.n	800c8cc <_printf_i+0x170>
 800c8f8:	6823      	ldr	r3, [r4, #0]
 800c8fa:	f023 0320 	bic.w	r3, r3, #32
 800c8fe:	6023      	str	r3, [r4, #0]
 800c900:	e7f6      	b.n	800c8f0 <_printf_i+0x194>
 800c902:	4616      	mov	r6, r2
 800c904:	e7bd      	b.n	800c882 <_printf_i+0x126>
 800c906:	6833      	ldr	r3, [r6, #0]
 800c908:	6825      	ldr	r5, [r4, #0]
 800c90a:	6961      	ldr	r1, [r4, #20]
 800c90c:	1d18      	adds	r0, r3, #4
 800c90e:	6030      	str	r0, [r6, #0]
 800c910:	062e      	lsls	r6, r5, #24
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	d501      	bpl.n	800c91a <_printf_i+0x1be>
 800c916:	6019      	str	r1, [r3, #0]
 800c918:	e002      	b.n	800c920 <_printf_i+0x1c4>
 800c91a:	0668      	lsls	r0, r5, #25
 800c91c:	d5fb      	bpl.n	800c916 <_printf_i+0x1ba>
 800c91e:	8019      	strh	r1, [r3, #0]
 800c920:	2300      	movs	r3, #0
 800c922:	6123      	str	r3, [r4, #16]
 800c924:	4616      	mov	r6, r2
 800c926:	e7bc      	b.n	800c8a2 <_printf_i+0x146>
 800c928:	6833      	ldr	r3, [r6, #0]
 800c92a:	1d1a      	adds	r2, r3, #4
 800c92c:	6032      	str	r2, [r6, #0]
 800c92e:	681e      	ldr	r6, [r3, #0]
 800c930:	6862      	ldr	r2, [r4, #4]
 800c932:	2100      	movs	r1, #0
 800c934:	4630      	mov	r0, r6
 800c936:	f7f3 fc7b 	bl	8000230 <memchr>
 800c93a:	b108      	cbz	r0, 800c940 <_printf_i+0x1e4>
 800c93c:	1b80      	subs	r0, r0, r6
 800c93e:	6060      	str	r0, [r4, #4]
 800c940:	6863      	ldr	r3, [r4, #4]
 800c942:	6123      	str	r3, [r4, #16]
 800c944:	2300      	movs	r3, #0
 800c946:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c94a:	e7aa      	b.n	800c8a2 <_printf_i+0x146>
 800c94c:	6923      	ldr	r3, [r4, #16]
 800c94e:	4632      	mov	r2, r6
 800c950:	4649      	mov	r1, r9
 800c952:	4640      	mov	r0, r8
 800c954:	47d0      	blx	sl
 800c956:	3001      	adds	r0, #1
 800c958:	d0ad      	beq.n	800c8b6 <_printf_i+0x15a>
 800c95a:	6823      	ldr	r3, [r4, #0]
 800c95c:	079b      	lsls	r3, r3, #30
 800c95e:	d413      	bmi.n	800c988 <_printf_i+0x22c>
 800c960:	68e0      	ldr	r0, [r4, #12]
 800c962:	9b03      	ldr	r3, [sp, #12]
 800c964:	4298      	cmp	r0, r3
 800c966:	bfb8      	it	lt
 800c968:	4618      	movlt	r0, r3
 800c96a:	e7a6      	b.n	800c8ba <_printf_i+0x15e>
 800c96c:	2301      	movs	r3, #1
 800c96e:	4632      	mov	r2, r6
 800c970:	4649      	mov	r1, r9
 800c972:	4640      	mov	r0, r8
 800c974:	47d0      	blx	sl
 800c976:	3001      	adds	r0, #1
 800c978:	d09d      	beq.n	800c8b6 <_printf_i+0x15a>
 800c97a:	3501      	adds	r5, #1
 800c97c:	68e3      	ldr	r3, [r4, #12]
 800c97e:	9903      	ldr	r1, [sp, #12]
 800c980:	1a5b      	subs	r3, r3, r1
 800c982:	42ab      	cmp	r3, r5
 800c984:	dcf2      	bgt.n	800c96c <_printf_i+0x210>
 800c986:	e7eb      	b.n	800c960 <_printf_i+0x204>
 800c988:	2500      	movs	r5, #0
 800c98a:	f104 0619 	add.w	r6, r4, #25
 800c98e:	e7f5      	b.n	800c97c <_printf_i+0x220>
 800c990:	0800cb9d 	.word	0x0800cb9d
 800c994:	0800cbae 	.word	0x0800cbae

0800c998 <memmove>:
 800c998:	4288      	cmp	r0, r1
 800c99a:	b510      	push	{r4, lr}
 800c99c:	eb01 0402 	add.w	r4, r1, r2
 800c9a0:	d902      	bls.n	800c9a8 <memmove+0x10>
 800c9a2:	4284      	cmp	r4, r0
 800c9a4:	4623      	mov	r3, r4
 800c9a6:	d807      	bhi.n	800c9b8 <memmove+0x20>
 800c9a8:	1e43      	subs	r3, r0, #1
 800c9aa:	42a1      	cmp	r1, r4
 800c9ac:	d008      	beq.n	800c9c0 <memmove+0x28>
 800c9ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c9b6:	e7f8      	b.n	800c9aa <memmove+0x12>
 800c9b8:	4402      	add	r2, r0
 800c9ba:	4601      	mov	r1, r0
 800c9bc:	428a      	cmp	r2, r1
 800c9be:	d100      	bne.n	800c9c2 <memmove+0x2a>
 800c9c0:	bd10      	pop	{r4, pc}
 800c9c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c9c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c9ca:	e7f7      	b.n	800c9bc <memmove+0x24>

0800c9cc <_sbrk_r>:
 800c9cc:	b538      	push	{r3, r4, r5, lr}
 800c9ce:	4d06      	ldr	r5, [pc, #24]	@ (800c9e8 <_sbrk_r+0x1c>)
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	4604      	mov	r4, r0
 800c9d4:	4608      	mov	r0, r1
 800c9d6:	602b      	str	r3, [r5, #0]
 800c9d8:	f7f4 f9ce 	bl	8000d78 <_sbrk>
 800c9dc:	1c43      	adds	r3, r0, #1
 800c9de:	d102      	bne.n	800c9e6 <_sbrk_r+0x1a>
 800c9e0:	682b      	ldr	r3, [r5, #0]
 800c9e2:	b103      	cbz	r3, 800c9e6 <_sbrk_r+0x1a>
 800c9e4:	6023      	str	r3, [r4, #0]
 800c9e6:	bd38      	pop	{r3, r4, r5, pc}
 800c9e8:	200022b8 	.word	0x200022b8

0800c9ec <_realloc_r>:
 800c9ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9f0:	4607      	mov	r7, r0
 800c9f2:	4614      	mov	r4, r2
 800c9f4:	460d      	mov	r5, r1
 800c9f6:	b921      	cbnz	r1, 800ca02 <_realloc_r+0x16>
 800c9f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9fc:	4611      	mov	r1, r2
 800c9fe:	f7ff bc5b 	b.w	800c2b8 <_malloc_r>
 800ca02:	b92a      	cbnz	r2, 800ca10 <_realloc_r+0x24>
 800ca04:	f7ff fbec 	bl	800c1e0 <_free_r>
 800ca08:	4625      	mov	r5, r4
 800ca0a:	4628      	mov	r0, r5
 800ca0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca10:	f000 f81a 	bl	800ca48 <_malloc_usable_size_r>
 800ca14:	4284      	cmp	r4, r0
 800ca16:	4606      	mov	r6, r0
 800ca18:	d802      	bhi.n	800ca20 <_realloc_r+0x34>
 800ca1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ca1e:	d8f4      	bhi.n	800ca0a <_realloc_r+0x1e>
 800ca20:	4621      	mov	r1, r4
 800ca22:	4638      	mov	r0, r7
 800ca24:	f7ff fc48 	bl	800c2b8 <_malloc_r>
 800ca28:	4680      	mov	r8, r0
 800ca2a:	b908      	cbnz	r0, 800ca30 <_realloc_r+0x44>
 800ca2c:	4645      	mov	r5, r8
 800ca2e:	e7ec      	b.n	800ca0a <_realloc_r+0x1e>
 800ca30:	42b4      	cmp	r4, r6
 800ca32:	4622      	mov	r2, r4
 800ca34:	4629      	mov	r1, r5
 800ca36:	bf28      	it	cs
 800ca38:	4632      	movcs	r2, r6
 800ca3a:	f7ff fbc3 	bl	800c1c4 <memcpy>
 800ca3e:	4629      	mov	r1, r5
 800ca40:	4638      	mov	r0, r7
 800ca42:	f7ff fbcd 	bl	800c1e0 <_free_r>
 800ca46:	e7f1      	b.n	800ca2c <_realloc_r+0x40>

0800ca48 <_malloc_usable_size_r>:
 800ca48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca4c:	1f18      	subs	r0, r3, #4
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	bfbc      	itt	lt
 800ca52:	580b      	ldrlt	r3, [r1, r0]
 800ca54:	18c0      	addlt	r0, r0, r3
 800ca56:	4770      	bx	lr

0800ca58 <_init>:
 800ca58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca5a:	bf00      	nop
 800ca5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca5e:	bc08      	pop	{r3}
 800ca60:	469e      	mov	lr, r3
 800ca62:	4770      	bx	lr

0800ca64 <_fini>:
 800ca64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca66:	bf00      	nop
 800ca68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca6a:	bc08      	pop	{r3}
 800ca6c:	469e      	mov	lr, r3
 800ca6e:	4770      	bx	lr
