

== Profiles & Test Suites

This test plan addresses Phase 0, Phase 1, and Phase 2 RISC-V certification objectives, including the following ratified and unratified profiles:

* https://drive.google.com/file/d/1Kg7Ner5ZlxFDclf92-9Tz88JvmZWt5Wb/view[RVI20 Profile] (Ratified): Phase 0
** RV{32/64}IMAFDC_Zifencei_Zicntr_Zihpm with machine mode, no PMP
* Microcontroller Profile (Not Ratified, but market demand): Phase 1
** RV{32/64}IMZca_Zcb_Zifencei_Zicsr_Zicntr with machine mode, user mode, interrupts, PMP16 footnote:[Tentative; may need updating based on the MRD Market Requirements Document]
* https://drive.google.com/file/d/1Kg7Ner5ZlxFDclf92-9Tz88JvmZWt5Wb/view[RVA22S64 Profile] (Ratified): Phase 1.5, stepping stone to phase 2
** Application processor without vector, hypervisor, and other newer extensions
* https://github.com/riscv/riscv-profiles/blob/main/src/rvb23-profile.adoc#rvb23s64-profile[RVB23S64 Profile] (Ratified): Phase 1.8, stepping stone to phase 2
** RVA23 less vector and hypervisor
* https://github.com/riscv/riscv-profiles/blob/main/src/rva23-profile.adoc#rva23s64-profile[RVA23S64 Profile] (Ratified): Phase 2

=== Profile Coverage Matrix

<<t-profiles>> summarizes the coverage files applicable to each profile. x indicates a mandatory extension, and o indicates an optional extension.  The certification test plan handles all mandatory and optional extensions.

Coverage files with multiple extensions in the name apply when all the extensions are supported; for example, ZfaZfhD is used in a system supporting Zfa, Zfh, and D extensions.

All privileged suites require at least version 1.12 of the privileged specification.  Features specific to version 1.13 are tested separately in the Sm1p13 and Ss1p13 suites.

[[t-profiles]]
.Profile Coverage Files
[options=header]
[cols="1, 4, 1, 1, 1, 1, 1, 1" options=header]
[%AUTOWIDTH]
|===
|Coverage File|Description|Test Plan|RVI20|uController|RVA22S64|RVB23S64|RVA23S64
|XLEN|||32/64|32|64|64|64
8+^|Unprivileged
|I|Integer|<<t-I-coverpoints>>|x|x|x|x|x
|M|Mult/Div|<<t-M-coverpoints>>|o|x|x|x|x
|Zmmul|Mult Only|<<t-Zmmul-coverpoints>>|||||
|Zaamo|Atomic Memory Ops|<<t-Zaamo-coverpoints>>|o|x|x|x|x
|Zalrsc|Load Reserved / Store Cond|<<t-Zalrsc-coverpoints>>|o|x|x|x|x
|Zca|Compressed|<<t-Zca-coverpoints>>|o|x|x|x|x
|Zcb|Extra Compressed|<<t-Zcb-coverpoints>>||x||x|x
|ZcbM|Compressed Multiply|<<t-ZcbM-coverpoints>>||x||x|x
|ZcbZba|Compressed Zero Extend|<<t-ZcbZba-coverpoints>>||x||x|x
|ZcbZbb|Compressed Sign Extend|<<t-ZcbZbb-coverpoints>>||x||x|x
|Zcf|Compressed Float|<<t-Zcf-coverpoints>>|o||||
|Zcd|Compressed Double|<<t-Zcd-coverpoints>>|o||x|x|x
|F|Float|<<t-F-coverpoints>>|o||x|x|x
|D|Double|<<t-D-coverpoints>>|o||x|x|x
|Zfh|Half|<<t-Zfh-coverpoints>>|||o|o|o
|ZfhD|Half-Double Converts|<<t-ZfhD-coverpoints>>|||o|o|o
|Zfhmin|Half Converts|<<t-Zfhmin-coverpoints>>|||x|o|x
|ZfhminD|Half-Double Converts|<<t-ZfhminD-coverpoints>>|||x|o|x
|ZfaF|Additional Float|<<t-ZfaF-coverpoints>>||||x|x
|ZfaD|Additional Double|<<t-ZfaD-coverpoints>>||||x|x
|ZfaZfh|Additional Half|<<t-ZfaZfh-coverpoints>>||||o|o
|ZfaZfhD|Additional Half-Double Converts|<<t-ZfaZfhD-coverpoints>>||||o|o
|Zba|Address Generation|<<t-Zba-coverpoints>>||x|x|x|x
|Zbb|Basic Bit Manipulation|<<t-Zbb-coverpoints>>||x|x|x|x
|Zbc|Carryless Multiplication|<<t-Zbc-coverpoints>>|||||o
|Zbs|Single-Bit|<<t-Zbs-coverpoints>>||x|x|x|x
|Zbkb|Bit Manip for Crypto|<<t-Zbkb-coverpoints>>||o||o|
|Zbkc|Carryless Multiply for Crypto|<<t-Zbkc-coverpoints>>||||o|
|Zbkx|Permutations|<<t-Zbkx-coverpoints>>||||o|
|Zknd|AES Decryption|<<t-Zknd-coverpoints>>||||o|
|Zkne|AES Encryption|<<t-Zkne-coverpoints>>||||o|
|Zknh|SHA2 Hashing|<<t-Zknh-coverpoints>>||||o|
|Zicsr|CSR Instructions|<<t-Zicsr-coverpoints>>|||x|x|x
|Zicond|Conditional Move|<<t-Zicond-coverpoints>>||||x|x
|Zifencei|Instruction Fence|<<t-Zifencei-coverpoints>>|o|x|x|x|x
|Zihintpause|Pause Hint|<<t-Zihintpause-coverpoints>>|||x|x|x
|Zihintntl|Nontemporal Locality Hint|<<t-Zihintntl-coverpoints>>||||x|x
|ZihintntlZca|Compressed Nontemporal Locality Hint|<<t-ZihintntlZca-coverpoints>>||||x|x
|Zicbom|Cache Block Flush/Inval|<<t-Zicbom-coverpoints>>|||x|x|x
|Zicboz|Cache Block Zero|<<t-Zicboz-coverpoints>>|||x|x|x
|Zicbop|Cache Block Prefetch|<<t-Zicbop-coverpoints>>|||x|x|x
|Za64rs|Max 64B Reservation Sets|<<t-Za64rs-coverpoints>>|||x|x|x
|Zic64bZicboz|64B Cache Blocks|<<t-Zic64bZicboz-coverpoints>>|||x|x|x
8+^|Privileged
|ZicsrM|Machine CSRs|<<t-ZicsrM-coverpoints>>||x|x|x|x
|ZicsrS|Supervisor CSRs|<<t-ZicsrS-coverpoints>>|||x|x|x
|ZicsrU|User CSRs|<<t-ZicsrU-coverpoints>>||x|x|x|x
|ZicsrF|Float CSRs|<<t-ZicsrF-coverpoints>>|o||x|x|x
|ZicsrUF|User Float CSRs|<<t-ZicsrUF-coverpoints>>|||x|x|x
|ZicsrZkr|Entropy CSR|<<t-ZicsrZkr-coverpoints>>|||o|o|o
|ExceptionsM|Machine Exceptions|<<t-ExceptionsM-coverpoints>>||x|x|x|x
|ExceptionsS|Supervisor Exceptions|<<t-ExceptionsS-coverpoints>>|||x|x|x
|ExceptionsU|User Exceptions|<<t-ExceptionsU-coverpoints>>||x|x|x|x
|ExceptionsF|Float Exceptions|<<t-ExceptionsF-coverpoints>>||x|x|x|x
|ExceptionsZalrsc|LR/SC Exceptions|<<t-ExceptionsZalrsc-coverpoints>>||x|x|x|x
|ExceptionsZaamo|AMO Exceptions|<<t-ExceptionsZaamo-coverpoints>>||x|x|x|x
|ExceptionsZc|Compressed Exceptions|<<t-ExceptionsZc-coverpoints>>||x|x|x|x
|ExceptionsZicboS|Supervisor CBO Exceptions|<<t-ExceptionsZicboS-coverpoints>>|||x|x|x
|ExceptionsZicboU|User CBO Exceptions|<<t-ExceptionsZicboU-coverpoints>>|||x|x|x
|ExceptionsVM|Virt Mem Exceptions|<<t-ExceptionsVM-coverpoints>>|||x|x|x
|ExceptionsVMZalrsc|Virt Mem LR/SC Exceptions|<<t-ExceptionsVMZalrsc-coverpoints>>|||x|x|x
|ExceptionsVMZaamo|Virt Mem AMO Exceptions|<<t-ExceptionsVMZaamo-coverpoints>>|||x|x|x
|Zicclsm|Misaligned Loads / Stores|<<t-Zicclsm-coverpoints>>|||x|x|x
|InterruptsM|Machine Interrupts|<<t-InterruptsM-coverpoints>>||x|x|x|x
|InterruptsS|Supervisor Interrupts|<<t-InterruptsS-coverpoints>>|||x|x|x
|InterruptsU|User Interrupts|<<t-InterruptsU-coverpoints>>||x|x|x|x
|InterruptsSstc|Supervisor Timer Compare|<<t-InterruptsSstc-coverpoints>>|||x|x|x
|ZicntrM|Machine Counters|<<t-ZicntrM-coverpoints>>|o|x|x|x|x
|ZicntrS|Supervisor Counters|<<t-ZicntrS-coverpoints>>|||x|x|x
|ZicntrU|User Counters|<<t-ZicntrU-coverpoints>>||x|x|x|x
|Zihpm|Hardware Performance Monitors|<<t-Zihpm-coverpoints>>|o|x|x|x|x
|EndianM|Machine Endian|<<t-EndianM-coverpoints>>|||||
|EndianS|Supervisor Endian|<<t-EndianS-coverpoints>>|||||
|EndianU|User Endian|<<t-EndianU-coverpoints>>|||||
|EndianZaamo|AMO Endian|<<t-EndianZaamo-coverpoints>>|||||
|EndianZalrsc|LR/SC Endian|<<t-EndianZalrsc-coverpoints>>|||||
|PMPM|Machine PMP|<<t-PMPM-coverpoints>>||x|x|x|x
|PMPS|Supervisor PMP|<<t-PMPS-coverpoints>>|||x|x|x
|PMPU|User PMP|<<t-PMPU-coverpoints>>||x|x|x|x
|PMPF|Float PMP|<<t-PMPF-coverpoints>>|||x|x|x
|PMPZca|Compressed PMP|<<t-PMPZca-coverpoints>>|||x|x|x
|PMPZicbo|PMP + CBOM/CBOZ|<<t-PMPZicbo-coverpoints>>|||x|x|x
|PMPZaamo|AMO PMP|<<t-PMPZaamo-coverpoints>>|||x|x|x
|PMPZalrsc|LR/SC PMP|<<t-PMPZalrsc-coverpoints>>|||x|x|x
|Svbare|No Virtual Memory|<<t-Svbare-coverpoints>>|||x|x|x
|Sv|Sv32/39/48/57 Virtual Memory|<<t-Sv-coverpoints>>|||||
|Svinval|TLB Invalidation|<<t-Svinval-coverpoints>>|||x|x|x
|VMPMP|VM + PMP|<<t-VMPMP-coverpoints>>|||x|x|x
|VMZicbo|VM + CBOM/CBOZ|<<t-VMZicbo-coverpoints>>|||x|x|x
|VMPMPZicbo|VM + PMP + CBOM/CBOZ|<<t-VMPMPZicbo-coverpoints>>|||x|x|x
|Svade|Page Table A/D Exceptions|<<t-Svade-coverpoints>>|||x|x|x
|Svadu|Page Table Update|<<t-Svadu-coverpoints>>||||o|o
|Svpbmt|Page-based Memory Types|<<t-Svpbmt-coverpoints>>|||x|x|x
|Svnapot|Naturally Aligned Pages|<<t-Svnapot-coverpoints>>|||o|x|x
|Sscofpmf|Counter Filtering|<<t-Sscofpmf-coverpoints>>|||o|x|x
|Ssstateen|Supervisor State Enable|<<t-Ssstateen-coverpoints>>|||o||x
|Ssu64xl|64-bit UXL|<<t-Ssu64xl-coverpoints>>|||o|x|x
|Sscounterenw|Counter Enables Writable|<<t-Sscounterenw-coverpoints>>|||x|x|x
|Sstvecd|Direct Vector|<<t-Sstvecd-coverpoints>>|||x|x|x
|Sstvala|stval Addresses|<<t-Sstvala-coverpoints>>|||x|x|x
8+^|Strict
|SsstrictM|Machine Strict (unratified)|<<t-SsstrictM-coverpoints>>|||o|o|o
|SsstrictS|Superisor Strict|<<t-SsstrictS-coverpoints>>|||o|o|o
8+^|Vector
|Vx8|Vector Integer 8-bit|<<t-Vx-coverpoints>>|||o|o|x
|Vx16|Vector Integer 16-bit|<<t-Vx-coverpoints>>|||o|o|x
|Vx32|Vector Integer 32-bit|<<t-Vx-coverpoints>>|||o|o|x
|Vx64|Vector Integer 64-bit|<<t-Vx-coverpoints>>|||o|o|x
|Vls8|Vector Load/Store 8-bit|<<t-Vls-coverpoints>>|||o|o|x
|Vls16|Vector Load/Store 16-bit|<<t-Vls-coverpoints>>|||o|o|x
|Vls32|Vector Load/Store 32-bit|<<t-Vls-coverpoints>>|||o|o|x
|Vls64|Vector Load/Store 64-bit|<<t-Vls-coverpoints>>|||o|o|x
|Vf16 (Zvfh)|Vector Float 16-bit|<<t-Vf-coverpoints>>||||o|o
|Vf32|Vector Float 32-bit|<<t-Vf-coverpoints>>|||o|o|x
|Vf64|Vector Float 64-bit|<<t-Vf-coverpoints>>|||o|o|x
|Zvfhmin|Vector half conversions|<<t-Zvfhmin-coverpoints>>||||o|o
|Zvfbfmin|Vector BF16 Convert|<<t-Zvfbfmin-coverpoints>>||||o|o
|Zvfbfwma|Vector BF16 MAC|<<t-Zvfbfwma-coverpoints>>||||o|o
|Zvfhmin|Vector half conversions|<<t-Zvfhmin-coverpoints>>||||o|o
|ZfaZvfh|fli for Vector Half|<<t-ZfaZvfh-coverpoints>>||||o|o
|Zvbb8|Vector Bit Manip 8-bit|<<t-Zvbb-coverpoints>>||||o|x
|Zvbb16|Vector Bit Manip 16-bit|<<t-Zvbb-coverpoints>>||||o|x
|Zvbb32|Vector Bit Manip 32-bit|<<t-Zvbb-coverpoints>>||||o|x
|Zvbb64|Vector Bit Manip 64-bit|<<t-Zvbb-coverpoints>>||||o|x
|Zvkb8|Vector Crypto Bit Manip 8-bit|<<t-Zvkb-coverpoints>>||||o|o
|Zvkb16|Vector Crypto Bit Manip 16-bit|<<t-Zvkb-coverpoints>>||||o|o
|Zvkb32|Vector Crypto Bit Manip 32-bit|<<t-Zvkb-coverpoints>>||||o|o
|Zvkb64|Vector Crypto Bit Manip 64-bit|<<t-Zvkb-coverpoints>>||||o|o
|Zvbc64|Vector Carryless Mult|<<t-Zvbc-coverpoints>>||||o|o
|Zvkg32|Vector GCM|<<t-Zvkg-coverpoints>>||||o|o
|Zvkned32|Vector Crypt|<<t-Zvkned-coverpoints>>||||o|o
|Zvknha32|Vector Hash 32-bit|<<t-Zvknh-coverpoints>>|||||
|Zvknhb64|Vector Hash 64-bit|<<t-Zvknh-coverpoints>>||||o|o
8+^|Vector Privileged
|ExceptionsV|Vector Exceptions|<<t-ExceptionsV-coverpoints>>|||o|o|x
|ZicsrV|Vector CSRs|<<t-ZicsrV-coverpoints>>|||o|o|x
|ZicsrUV|User Vector CSRs|<<t-ZicsrUV-coverpoints>>|||o|o|x
|SsstrictV|Vector Strict|<<t-SsstrictV-coverpoints>>|||o|o|o
8+^|Hypervisor
|H|Hypervisor Instructions|<<t-H-coverpoints>>|||o|o|x
|ZicsrH|Hypervisor CSRs|<<t-ZicsrH-coverpoints>>|||o|o|x
|ExceptionsH|Hypervisor Exceptions|<<t-ExceptionsH-coverpoints>>|||o|o|x
|ExceptionsHV|Hypervisor Vector Exceptions|<<t-ExceptionsHV-coverpoints>>|||o|o|x
|InterruptsH|Hypervisor Interrupts|<<t-InterruptsH-coverpoints>>|||o|o|x
|EndianH|Hypervisor Endian|<<t-EndianH-coverpoints>>|||o|o|x
|ZicntrH|Hypervisor Counters|<<t-ZicntrH-coverpoints>>|||o|o|x
|PMPH|Hypervisor PMP|<<t-PMPH-coverpoints>>|||o|o|x
|VMH|Hypervisor Virtual Memory|<<t-VMH-coverpoints>>|||o|o|x
|VMHCBO|Hypervisor Virtual Memory + CBO|<<t-VMHCBO-coverpoints>>|||o|o|x
|Shcounterenw|Counter Enables|<<t-Shcounterenw-coverpoints>>|||o|o|x
|Shvsatpa|VM Modes Supported|<<t-Shvsatpa-coverpoints>>|||o|o|x
|Shgatpa|VM x4 Modes Supported|<<t-Shgatpa-coverpoints>>|||o|o|x
|Shvstvecd|Direct Vectoring|<<t-Shvstvecd-coverpoints>>|||o|o|x
|Shvstvala|vstval Addresses|<<t-Shvstvala-coverpoints>>|||o|o|x
|Shtvala|htval Addresses|<<t-Shtvala-coverpoints>>|||o|o|x
|Shlcofideleg|Counter Overflow Delegation|<<t-Shlcofideleg-coverpoints>>|||o|o|x
|ZkrH|Hypervisor Entropy|<<t-ZkrH-coverpoints>>|||o|o|x
|SstcH|Hypervisor Supervisor Timer|<<t-SstcH-coverpoints>>|||o|o|x
|SsstateenH|Hypervisor State Enable|<<t-SsstateenH-coverpoints>>|||o|o|x
|SscrindH|Hypervisor Indirect CSR|<<t-SscrindH-coverpoints>>|||o|o|x
|SscfgH|Hypervisor Counter Delegation|<<t-SscfgH-coverpoints>>|||o|o|x
|SmctrH|Hypervisor Control Transfer Records|<<t-SmctrH-coverpoints>>|||o|o|x
|SvinvalH|Hypervisor TLB Inval|<<t-SvinvalH-coverpoints>>|||o|o|o
|SvaduH|Hypervisor TLB Update|<<t-SvaduH-coverpoints>>|||o|o|o
|ZicfilpH|Hypervisor Landing Pad|<<t-ZicfilpH-coverpoints>>|||o|o|o
|ZicfissH|Hypervisor Shadow Stack|<<t-ZicfissH-coverpoints>>|||o|o|o
|SsdbltrpH|Double Trap|<<t-SsdbltrpH-coverpoints>>|||o|o|o
|SsnpmH|Pointer Masking|<<t-SsnpmH-coverpoints>>|||o|o|o
|SmnpmH|Pointer Masking|<<t-SmnpmH-coverpoints>>|||o|o|o
8+^|Miscellaneous RV{A/B}23 Extensions
|Ss1p13|Supervisor 1p13|<<t-Ss1p13-coverpoints>>||||x|x
|Ssnpm|Pointer Masking|<<t-Ssnpm-coverpoints>>||||x|x
|Smnpm|Pointer Masking|<<t-Smnpm-coverpoints>>|||||
|Smmpm|Pointer Masking|<<t-Smmpm-coverpoints>>|||||
|Zacas|Atomic Compare-And-Swap|<<t-Zacas-coverpoints>>||||o|o
|Zabha|Subword Atomics|<<t-Zabha-coverpoints>>||||o|o
|Zicfilp|Landing Pads|<<t-Zicfilp-coverpoints>>||||o|o
|Zicfiss|Shadow Stack|<<t-Zicfiss-coverpoints>>||||o|o
|Zfbfmin|BF16 Convert|<<t-Zfbfmin-coverpoints>>||||o|o
|Zimop|Maybe-Ops|<<t-Zimop-coverpoints>>||||x|x
|Zcmop|Compressed Maybe-Ops|<<t-Zcmop-coverpoints>>||||x|x
|Zawrs|Wait on Reservation Set|<<t-Zawrs-coverpoints>>||||x|x
|Sdtrig|Debug Triggers|<<t-Sdtrig-coverpoints>>||||o|o
8+^|Other Recent Extensions
|Zfinx|Float in Int Regs|<<t-Zfinx-coverpoints>>|||||
|Zdinx|Double in Int Regs|<<t-Zdinx-coverpoints>>|||||
|Zhinx|Half in Int Regs|<<t-Zhinx-coverpoints>>|||||
|Zhinxmin|Half Cvt in Int Regs|<<t-Zhinxmin-coverpoints>>|||||
|Zcmp|Compressed Push/Pop|<<t-Zcmp-coverpoints>>|||||
|Zcmt|Compressed Table Jumps|<<t-Zcmt-coverpoints>>|||||
|Zilsd|Load/Store Double|<<t-Zilsd-coverpoints>>|||||
|Zclsd|Compressed Load/Store Double|<<t-Zclsd-coverpoints>>|||||
|Smcsrind|Machine Indirect CSRs|<<t-Smcsrind-coverpoints>>|||||
|Sscsrind|Supervisor Indirect CSRs|<<t-Sscsrind-coverpoints>>|||||
|Smepmp|Enhanced PMP|<<t-Smepmp-coverpoints>>|||||
|Smrnmi|Machine Resumable Interrupts|<<t-Smrnmi-coverpoints>>|||||
|Ssrnmi|Supervisor Resumable Interrupts|<<t-Ssrnmi-coverpoints>>|||||
|Sm1p13|Machine 1p13|<<t-Sm1p13-coverpoints>>||||x|x
|Smstateen|Machine State Enable|<<t-Smstateen-coverpoints>>|||||
|Smcntrpmf|Cycle and Instret Mode Filtering|<<t-Smcntrpmf-coverpoints>>|||||
|Smcdeleg|Counter Delegation|<<t-Smcdeleg-coverpoints>>|||||
|Ssccfg|Counter Delegation|<<t-Ssccfg-coverpoints>>|||||
|Smdbltrp|Machine Double Trap|<<t-Smdbltrp-coverpoints>>|||||
|Ssdbltrp|Supervisor Double Trap|<<t-Ssdbltrp-coverpoints>>|||||
|Smctr|Control Transfer Records|<<t-Smctr-coverpoints>>|||||
|Ssqosid|Quality-of-Service ID|<<t-Ssqosid-coverpoints>>|||||
8+^|Embedded
|E|Embedded 16 Regs|<<t-E-coverpoints>>|||||
|EM|Multiply/Divide|<<t-EM-coverpoints>>|||||
|EZmmul|Multiply|<<t-EZmmul-coverpoints>>|||||
|EZca|Compressed|<<t-EZca-coverpoints>>|||||
|EZcb|Additional Compressed|<<t-EZcb-coverpoints>>|||||
|EZcmp|Compressed Push/Pop|<<t-EZcmp-coverpoints>>|||||
|EZcmt|Compressed Table Jump|<<t-EZcmt-coverpoints>>|||||
|EZba|Address Generation|<<t-EZba-coverpoints>>|||||
|EZbb|Bit Manipulation|<<t-EZbb-coverpoints>>|||||
|EZbs|Single-Bit|<<t-EZbs-coverpoints>>|||||
8+^|Debug
|DM|Debug Module|<<t-DM-coverpoints>>|||||
|DTM|Debug Transport Module|<<t-DTM-coverpoints>>|||||
|Sdext|Debug Mode|<<t-Sdext-coverpoints>>|||||
8+^|Advanced Interrupt Architecture
|Smaia|Machine Advanced Interrupts|<<t-Smaia-coverpoints>>|||||
|Ssaia|Supervisor Advanced Interrupts|<<t-Ssaia-coverpoints>>|||||
|IMSIC|Incoming MSI Controller|<<t-imsic-coverpoints>>|||||
|APLIC|Advanced Platform-Level Interrupt Controller|<<t-aplic-coverpoints>>|||||
|IOMMU|AIA I/O Memory Management Unit|<<t-iommu-coverpoints>>|||||
8+^|I/O Memory Management Unit
|IOMMU|I/O Memory Management Unit|<<t-iommu-coverpoints>>|||||

|===

=== Architecturally Untestable Extensions

<<t-untested>> lists certain extensions whose behavior is not readily visible at the architectural level of observed program behavior, such as constant-time instructions and PMAs.  These are outside the scope of certification.  PMA properties are implicitly tested by executing instructions that depend on the property, but not tested comprehensively across the entire memory map.

[[t-untested]]
.Extensions Lacking Architectural Visibility for Certification Testing
[options=header]
[cols="1, 4, 1, 1, 1, 1, 1" options=header]
[%AUTOWIDTH]
|===
|Coverage File|Description|RVI20|uController|RVA22S64|RVB23S64|RVA23S64
|Ziccif|Main memory PMA supports instruction fetch|||x|x|x
|Ziccrse|Main memory PMA supports RsrvEventual|||x|x|x
|Ziccamoa|Main memory PMA supports atomics |||x|x|x
|Ziccamoc|Main memory PMA supports AMOCASQ ||||x|x
|Zama16b|Main memory PMPA supports misaligned atomics within 16-byte regions|||||x
|Zkt|Constant-time scalar crypto|||x|x|x
|Zvkt|Constant-time vector crypto|||x|x|x
|Svvptc|Valid PTEs appear within bounded time without fence||||x|x
|===

=== Certification Requirements

Certification places basic requirements on the DUT.

==== Conforming M-Mode

The privileged testplan relies on a machine mode conforming to Sm1p12 machine architecture or later.  The tests need to configure machine-mode CSRs that affect the behavior of lower privilege modes. This is done most easily by directly writing such registers using standard instructions in machine mode.  It is theoretically possible to write tests that only operate in S and U-mode, and use some sort of generalized SBI interface to request machine mode configurations even from non-conforming machine-mode implementations, but no such SBI interface exists at this time and the complexity seems to exceed the benefit.  Therefore, privileged tests rely on machine-mode, and also contain coverpoints and tests to check that privileged behaviors work correctly in machine mode.

==== Consistent XLEN and Endianness

The test plan requires that after the boot process, XLEN and endianness are the same in all privilege modes.  Specifically, MXLEN = SXLEN = UXLEN = HSXLEN = VSXLEN and MBE = SBE = UBE = VSBE.  If this is not the reset state of the DUT, the <<t-trickbox, `RVMODEL_BOOT` trick box macro>> may be able to place it in that state before testing.  If the DUT cannot be placed in this state, it cannot be certified because the tests assume XLEN and endianness do not change with privilege mode unless specifcially modified by a test. For example, a machine hardwired to 64-bit machine mode and 32-bit user mode is not certifiable. (Presently, only endian changes are tested; certifying multiple XLEN is not a priority.)
