{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -66.9593,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": -11.2221,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 68.7593,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 49.329,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.92449,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 49.329,
	"finish__design__instance__count__class:buffer": 54,
	"finish__design__instance__area__class:buffer": 489.219,
	"finish__design__instance__count__class:timing_repair_buffer": 217,
	"finish__design__instance__area__class:timing_repair_buffer": 1560.25,
	"finish__design__instance__count__class:inverter": 281,
	"finish__design__instance__area__class:inverter": 1166.12,
	"finish__design__instance__count__class:timing_repair_inverter": 4,
	"finish__design__instance__area__class:timing_repair_inverter": 27.5264,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2966,
	"finish__design__instance__area__class:multi_input_combinational_cell": 27660.3,
	"finish__design__instance__count": 3522,
	"finish__design__instance__area": 30903.4,
	"finish__timing__setup__tns": -622.27,
	"finish__timing__setup__ws": -21.1582,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.625397,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.851518,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 32,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 95.4147,
	"finish__power__switching__total": 128.976,
	"finish__power__leakage__total": 1.40305e-08,
	"finish__power__total": 224.39,
	"finish__design__io": 80,
	"finish__design__die__area": 44173.5,
	"finish__design__core__area": 42321.8,
	"finish__design__instance__count": 4099,
	"finish__design__instance__area": 31625.3,
	"finish__design__instance__count__stdcell": 4099,
	"finish__design__instance__area__stdcell": 31625.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.747258,
	"finish__design__instance__utilization__stdcell": 0.747258,
	"finish__design__rows": 75,
	"finish__design__rows:unithd": 75,
	"finish__design__sites": 33825,
	"finish__design__sites:unithd": 33825,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}