Analysis & Synthesis report for lab7_jb
Mon Dec 01 16:37:22 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |pokemonBattle|keypadReader:kpr|keypad:kp|state
 10. State Machine - |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|currentState
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0|altsyncram_t4d1:auto_generated
 17. Parameter Settings for User Entity Instance: vga:battleDisplay|pll:pll_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: vga:battleDisplay|pll:vgapll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga:battleDisplay|vgaController:vgaCont
 20. Parameter Settings for User Entity Instance: vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl
 21. Parameter Settings for User Entity Instance: vga:battleDisplay|videoGen:vidGen|rectGen:inS1
 22. Parameter Settings for Inferred Entity Instance: vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "vga:battleDisplay|videoGen:vidGen|rectGen:inS1"
 26. Port Connectivity Checks: "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data"
 27. Port Connectivity Checks: "vga:battleDisplay|pll:vgapll"
 28. Port Connectivity Checks: "vga:battleDisplay|pll:pll_inst"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 01 16:37:22 2014    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; lab7_jb                                  ;
; Top-level Entity Name              ; pokemonBattle                            ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 427                                      ;
;     Total combinational functions  ; 301                                      ;
;     Dedicated logic registers      ; 218                                      ;
; Total registers                    ; 218                                      ;
; Total pins                         ; 44                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 8,192                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C8        ;                    ;
; Top-level entity name                                                      ; pokemonBattle      ; lab7_jb            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; spislaveanddatalookup.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/jbai/Desktop/FinalProject/vga/spislaveanddatalookup.sv      ;         ;
; slowclock.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/jbai/Desktop/FinalProject/vga/slowclock.sv                  ;         ;
; updater.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/jbai/Desktop/FinalProject/vga/updater.sv                    ;         ;
; keypad.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/jbai/Desktop/FinalProject/vga/keypad.sv                     ;         ;
; keypadreader.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/jbai/Desktop/FinalProject/vga/keypadreader.sv               ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/jbai/Desktop/FinalProject/vga/vga.sv                        ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/jbai/Desktop/FinalProject/vga/pll.v                         ;         ;
; pokemonbattle.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/jbai/Desktop/FinalProject/vga/pokemonbattle.sv              ;         ;
; ram.v                            ; yes             ; User Verilog HDL File        ; C:/Users/jbai/Desktop/FinalProject/vga/ram.v                         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbai/Desktop/FinalProject/vga/db/pll_altpll.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_t4d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbai/Desktop/FinalProject/vga/db/altsyncram_t4d1.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 427       ;
;                                             ;           ;
; Total combinational functions               ; 301       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 122       ;
;     -- 3 input functions                    ; 41        ;
;     -- <=2 input functions                  ; 138       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 199       ;
;     -- arithmetic mode                      ; 102       ;
;                                             ;           ;
; Total registers                             ; 218       ;
;     -- Dedicated logic registers            ; 218       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 44        ;
; Total memory bits                           ; 8192      ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; sck~input ;
; Maximum fan-out                             ; 152       ;
; Total fan-out                               ; 1649      ;
; Average fan-out                             ; 2.70      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                   ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pokemonBattle                                     ; 301 (0)           ; 218 (0)      ; 8192        ; 0            ; 0       ; 0         ; 44   ; 0            ; |pokemonBattle                                                                                                                                                        ;              ;
;    |keypadReader:kpr|                              ; 78 (0)            ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|keypadReader:kpr                                                                                                                                       ;              ;
;       |keypad:kp|                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|keypadReader:kpr|keypad:kp                                                                                                                             ;              ;
;       |slowclock:sclock|                           ; 47 (47)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|keypadReader:kpr|slowclock:sclock                                                                                                                      ;              ;
;       |updater:up|                                 ; 24 (24)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|keypadReader:kpr|updater:up                                                                                                                            ;              ;
;    |vga:battleDisplay|                             ; 223 (0)           ; 173 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay                                                                                                                                      ;              ;
;       |pll:vgapll|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|pll:vgapll                                                                                                                           ;              ;
;          |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|pll:vgapll|altpll:altpll_component                                                                                                   ;              ;
;             |pll_altpll:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated                                                                         ;              ;
;       |vgaController:vgaCont|                      ; 79 (79)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|vgaController:vgaCont                                                                                                                ;              ;
;       |videoGen:vidGen|                            ; 144 (32)          ; 152 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen                                                                                                                      ;              ;
;          |rectGen:inS1|                            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|rectGen:inS1                                                                                                         ;              ;
;          |spi_slave_and_sprite_data_lookup:ssasdl| ; 101 (101)         ; 152 (150)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl                                                                              ;              ;
;             |ram_dual:pokeSprite1Data|             ; 0 (0)             ; 2 (2)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data                                                     ;              ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0                                ;              ;
;                   |altsyncram_t4d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0|altsyncram_t4d1:auto_generated ;              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0|altsyncram_t4d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 2            ; 4096         ; 2            ; 8192 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------+
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |pokemonBattle|vga:battleDisplay|pll:pll_inst ; C:/Users/jbai/Desktop/FinalProject/vga/pll.v ;
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |pokemonBattle|vga:battleDisplay|pll:vgapll   ; C:/Users/jbai/Desktop/FinalProject/vga/pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |pokemonBattle|keypadReader:kpr|keypad:kp|state          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.btnrel ; state.update ; state.bounce ; state.search ;
+--------------+--------------+--------------+--------------+--------------+
; state.search ; 0            ; 0            ; 0            ; 0            ;
; state.bounce ; 0            ; 0            ; 1            ; 1            ;
; state.update ; 0            ; 1            ; 0            ; 1            ;
; state.btnrel ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|currentState ;
+-------------------------+----------------------+-----------------------+----------------------------------------------+
; Name                    ; currentState.GET_CMD ; currentState.GET_DATA ; currentState.GET_HEADER                      ;
+-------------------------+----------------------+-----------------------+----------------------------------------------+
; currentState.GET_CMD    ; 0                    ; 0                     ; 0                                            ;
; currentState.GET_HEADER ; 1                    ; 0                     ; 1                                            ;
; currentState.GET_DATA   ; 1                    ; 1                     ; 0                                            ;
+-------------------------+----------------------+-----------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                            ; Reason for Removal ;
+------------------------------------------------------------------------------------------+--------------------+
; vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|pixelData[2,3] ; Lost fanout        ;
; keypadReader:kpr|keypad:kp|state~2                                                       ; Lost fanout        ;
; keypadReader:kpr|keypad:kp|state~3                                                       ; Lost fanout        ;
; keypadReader:kpr|keypad:kp|state.btnrel                                                  ; Lost fanout        ;
; Total Number of Removed Registers = 5                                                    ;                    ;
+------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                       ;
+------------------------------------+--------------------+-----------------------------------------+
; Register name                      ; Reason for Removal ; Registers Removed due to This Register  ;
+------------------------------------+--------------------+-----------------------------------------+
; keypadReader:kpr|keypad:kp|state~2 ; Lost Fanouts       ; keypadReader:kpr|keypad:kp|state.btnrel ;
+------------------------------------+--------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 218   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 131   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                          ; Megafunction                                                                                                 ; Type ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+
; vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|addr_out_reg[0..11] ; vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|pixelData[1]       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |pokemonBattle|keypadReader:kpr|slowclock:sclock|counter[15]                                                ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|headerCounter[4]   ;                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|pixelWriteIndex[0] ;                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |pokemonBattle|vga:battleDisplay|vgaController:vgaCont|b[3]                                                 ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pokemonBattle|vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|currentState       ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0|altsyncram_t4d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:battleDisplay|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------------------+
; Parameter Name                ; Value                 ; Type                                        ;
+-------------------------------+-----------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 25000                 ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK0_MULTIPLY_BY              ; 1007                  ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK0_DIVIDE_BY                ; 1600                  ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                     ;
; M_INITIAL                     ; 0                     ; Untyped                                     ;
; M                             ; 0                     ; Untyped                                     ;
; N                             ; 1                     ; Untyped                                     ;
; M2                            ; 1                     ; Untyped                                     ;
; N2                            ; 1                     ; Untyped                                     ;
; SS                            ; 1                     ; Untyped                                     ;
; C0_HIGH                       ; 0                     ; Untyped                                     ;
; C1_HIGH                       ; 0                     ; Untyped                                     ;
; C2_HIGH                       ; 0                     ; Untyped                                     ;
; C3_HIGH                       ; 0                     ; Untyped                                     ;
; C4_HIGH                       ; 0                     ; Untyped                                     ;
; C5_HIGH                       ; 0                     ; Untyped                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                     ;
; C0_LOW                        ; 0                     ; Untyped                                     ;
; C1_LOW                        ; 0                     ; Untyped                                     ;
; C2_LOW                        ; 0                     ; Untyped                                     ;
; C3_LOW                        ; 0                     ; Untyped                                     ;
; C4_LOW                        ; 0                     ; Untyped                                     ;
; C5_LOW                        ; 0                     ; Untyped                                     ;
; C6_LOW                        ; 0                     ; Untyped                                     ;
; C7_LOW                        ; 0                     ; Untyped                                     ;
; C8_LOW                        ; 0                     ; Untyped                                     ;
; C9_LOW                        ; 0                     ; Untyped                                     ;
; C0_INITIAL                    ; 0                     ; Untyped                                     ;
; C1_INITIAL                    ; 0                     ; Untyped                                     ;
; C2_INITIAL                    ; 0                     ; Untyped                                     ;
; C3_INITIAL                    ; 0                     ; Untyped                                     ;
; C4_INITIAL                    ; 0                     ; Untyped                                     ;
; C5_INITIAL                    ; 0                     ; Untyped                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                     ;
; C0_MODE                       ; BYPASS                ; Untyped                                     ;
; C1_MODE                       ; BYPASS                ; Untyped                                     ;
; C2_MODE                       ; BYPASS                ; Untyped                                     ;
; C3_MODE                       ; BYPASS                ; Untyped                                     ;
; C4_MODE                       ; BYPASS                ; Untyped                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                     ;
; C0_PH                         ; 0                     ; Untyped                                     ;
; C1_PH                         ; 0                     ; Untyped                                     ;
; C2_PH                         ; 0                     ; Untyped                                     ;
; C3_PH                         ; 0                     ; Untyped                                     ;
; C4_PH                         ; 0                     ; Untyped                                     ;
; C5_PH                         ; 0                     ; Untyped                                     ;
; C6_PH                         ; 0                     ; Untyped                                     ;
; C7_PH                         ; 0                     ; Untyped                                     ;
; C8_PH                         ; 0                     ; Untyped                                     ;
; C9_PH                         ; 0                     ; Untyped                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                     ;
; L0_LOW                        ; 1                     ; Untyped                                     ;
; L1_LOW                        ; 1                     ; Untyped                                     ;
; G0_LOW                        ; 1                     ; Untyped                                     ;
; G1_LOW                        ; 1                     ; Untyped                                     ;
; G2_LOW                        ; 1                     ; Untyped                                     ;
; G3_LOW                        ; 1                     ; Untyped                                     ;
; E0_LOW                        ; 1                     ; Untyped                                     ;
; E1_LOW                        ; 1                     ; Untyped                                     ;
; E2_LOW                        ; 1                     ; Untyped                                     ;
; E3_LOW                        ; 1                     ; Untyped                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                     ;
; L0_PH                         ; 0                     ; Untyped                                     ;
; L1_PH                         ; 0                     ; Untyped                                     ;
; G0_PH                         ; 0                     ; Untyped                                     ;
; G1_PH                         ; 0                     ; Untyped                                     ;
; G2_PH                         ; 0                     ; Untyped                                     ;
; G3_PH                         ; 0                     ; Untyped                                     ;
; E0_PH                         ; 0                     ; Untyped                                     ;
; E1_PH                         ; 0                     ; Untyped                                     ;
; E2_PH                         ; 0                     ; Untyped                                     ;
; E3_PH                         ; 0                     ; Untyped                                     ;
; M_PH                          ; 0                     ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                              ;
+-------------------------------+-----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:battleDisplay|pll:vgapll|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------------+
; Parameter Name                ; Value                 ; Type                                      ;
+-------------------------------+-----------------------+-------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                   ;
; INCLK0_INPUT_FREQUENCY        ; 25000                 ; Signed Integer                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                                   ;
; LOCK_LOW                      ; 1                     ; Untyped                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                   ;
; BANDWIDTH                     ; 0                     ; Untyped                                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                   ;
; CLK0_MULTIPLY_BY              ; 1007                  ; Signed Integer                            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                   ;
; CLK0_DIVIDE_BY                ; 1600                  ; Signed Integer                            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                   ;
; VCO_MIN                       ; 0                     ; Untyped                                   ;
; VCO_MAX                       ; 0                     ; Untyped                                   ;
; VCO_CENTER                    ; 0                     ; Untyped                                   ;
; PFD_MIN                       ; 0                     ; Untyped                                   ;
; PFD_MAX                       ; 0                     ; Untyped                                   ;
; M_INITIAL                     ; 0                     ; Untyped                                   ;
; M                             ; 0                     ; Untyped                                   ;
; N                             ; 1                     ; Untyped                                   ;
; M2                            ; 1                     ; Untyped                                   ;
; N2                            ; 1                     ; Untyped                                   ;
; SS                            ; 1                     ; Untyped                                   ;
; C0_HIGH                       ; 0                     ; Untyped                                   ;
; C1_HIGH                       ; 0                     ; Untyped                                   ;
; C2_HIGH                       ; 0                     ; Untyped                                   ;
; C3_HIGH                       ; 0                     ; Untyped                                   ;
; C4_HIGH                       ; 0                     ; Untyped                                   ;
; C5_HIGH                       ; 0                     ; Untyped                                   ;
; C6_HIGH                       ; 0                     ; Untyped                                   ;
; C7_HIGH                       ; 0                     ; Untyped                                   ;
; C8_HIGH                       ; 0                     ; Untyped                                   ;
; C9_HIGH                       ; 0                     ; Untyped                                   ;
; C0_LOW                        ; 0                     ; Untyped                                   ;
; C1_LOW                        ; 0                     ; Untyped                                   ;
; C2_LOW                        ; 0                     ; Untyped                                   ;
; C3_LOW                        ; 0                     ; Untyped                                   ;
; C4_LOW                        ; 0                     ; Untyped                                   ;
; C5_LOW                        ; 0                     ; Untyped                                   ;
; C6_LOW                        ; 0                     ; Untyped                                   ;
; C7_LOW                        ; 0                     ; Untyped                                   ;
; C8_LOW                        ; 0                     ; Untyped                                   ;
; C9_LOW                        ; 0                     ; Untyped                                   ;
; C0_INITIAL                    ; 0                     ; Untyped                                   ;
; C1_INITIAL                    ; 0                     ; Untyped                                   ;
; C2_INITIAL                    ; 0                     ; Untyped                                   ;
; C3_INITIAL                    ; 0                     ; Untyped                                   ;
; C4_INITIAL                    ; 0                     ; Untyped                                   ;
; C5_INITIAL                    ; 0                     ; Untyped                                   ;
; C6_INITIAL                    ; 0                     ; Untyped                                   ;
; C7_INITIAL                    ; 0                     ; Untyped                                   ;
; C8_INITIAL                    ; 0                     ; Untyped                                   ;
; C9_INITIAL                    ; 0                     ; Untyped                                   ;
; C0_MODE                       ; BYPASS                ; Untyped                                   ;
; C1_MODE                       ; BYPASS                ; Untyped                                   ;
; C2_MODE                       ; BYPASS                ; Untyped                                   ;
; C3_MODE                       ; BYPASS                ; Untyped                                   ;
; C4_MODE                       ; BYPASS                ; Untyped                                   ;
; C5_MODE                       ; BYPASS                ; Untyped                                   ;
; C6_MODE                       ; BYPASS                ; Untyped                                   ;
; C7_MODE                       ; BYPASS                ; Untyped                                   ;
; C8_MODE                       ; BYPASS                ; Untyped                                   ;
; C9_MODE                       ; BYPASS                ; Untyped                                   ;
; C0_PH                         ; 0                     ; Untyped                                   ;
; C1_PH                         ; 0                     ; Untyped                                   ;
; C2_PH                         ; 0                     ; Untyped                                   ;
; C3_PH                         ; 0                     ; Untyped                                   ;
; C4_PH                         ; 0                     ; Untyped                                   ;
; C5_PH                         ; 0                     ; Untyped                                   ;
; C6_PH                         ; 0                     ; Untyped                                   ;
; C7_PH                         ; 0                     ; Untyped                                   ;
; C8_PH                         ; 0                     ; Untyped                                   ;
; C9_PH                         ; 0                     ; Untyped                                   ;
; L0_HIGH                       ; 1                     ; Untyped                                   ;
; L1_HIGH                       ; 1                     ; Untyped                                   ;
; G0_HIGH                       ; 1                     ; Untyped                                   ;
; G1_HIGH                       ; 1                     ; Untyped                                   ;
; G2_HIGH                       ; 1                     ; Untyped                                   ;
; G3_HIGH                       ; 1                     ; Untyped                                   ;
; E0_HIGH                       ; 1                     ; Untyped                                   ;
; E1_HIGH                       ; 1                     ; Untyped                                   ;
; E2_HIGH                       ; 1                     ; Untyped                                   ;
; E3_HIGH                       ; 1                     ; Untyped                                   ;
; L0_LOW                        ; 1                     ; Untyped                                   ;
; L1_LOW                        ; 1                     ; Untyped                                   ;
; G0_LOW                        ; 1                     ; Untyped                                   ;
; G1_LOW                        ; 1                     ; Untyped                                   ;
; G2_LOW                        ; 1                     ; Untyped                                   ;
; G3_LOW                        ; 1                     ; Untyped                                   ;
; E0_LOW                        ; 1                     ; Untyped                                   ;
; E1_LOW                        ; 1                     ; Untyped                                   ;
; E2_LOW                        ; 1                     ; Untyped                                   ;
; E3_LOW                        ; 1                     ; Untyped                                   ;
; L0_INITIAL                    ; 1                     ; Untyped                                   ;
; L1_INITIAL                    ; 1                     ; Untyped                                   ;
; G0_INITIAL                    ; 1                     ; Untyped                                   ;
; G1_INITIAL                    ; 1                     ; Untyped                                   ;
; G2_INITIAL                    ; 1                     ; Untyped                                   ;
; G3_INITIAL                    ; 1                     ; Untyped                                   ;
; E0_INITIAL                    ; 1                     ; Untyped                                   ;
; E1_INITIAL                    ; 1                     ; Untyped                                   ;
; E2_INITIAL                    ; 1                     ; Untyped                                   ;
; E3_INITIAL                    ; 1                     ; Untyped                                   ;
; L0_MODE                       ; BYPASS                ; Untyped                                   ;
; L1_MODE                       ; BYPASS                ; Untyped                                   ;
; G0_MODE                       ; BYPASS                ; Untyped                                   ;
; G1_MODE                       ; BYPASS                ; Untyped                                   ;
; G2_MODE                       ; BYPASS                ; Untyped                                   ;
; G3_MODE                       ; BYPASS                ; Untyped                                   ;
; E0_MODE                       ; BYPASS                ; Untyped                                   ;
; E1_MODE                       ; BYPASS                ; Untyped                                   ;
; E2_MODE                       ; BYPASS                ; Untyped                                   ;
; E3_MODE                       ; BYPASS                ; Untyped                                   ;
; L0_PH                         ; 0                     ; Untyped                                   ;
; L1_PH                         ; 0                     ; Untyped                                   ;
; G0_PH                         ; 0                     ; Untyped                                   ;
; G1_PH                         ; 0                     ; Untyped                                   ;
; G2_PH                         ; 0                     ; Untyped                                   ;
; G3_PH                         ; 0                     ; Untyped                                   ;
; E0_PH                         ; 0                     ; Untyped                                   ;
; E1_PH                         ; 0                     ; Untyped                                   ;
; E2_PH                         ; 0                     ; Untyped                                   ;
; E3_PH                         ; 0                     ; Untyped                                   ;
; M_PH                          ; 0                     ; Untyped                                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                   ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                            ;
+-------------------------------+-----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:battleDisplay|vgaController:vgaCont ;
+----------------+------------+--------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                   ;
+----------------+------------+--------------------------------------------------------+
; HMAX           ; 1100100000 ; Unsigned Binary                                        ;
; VMAX           ; 1000001101 ; Unsigned Binary                                        ;
; HSTART         ; 0010011000 ; Unsigned Binary                                        ;
; WIDTH          ; 1010000000 ; Unsigned Binary                                        ;
; VSTART         ; 0000100101 ; Unsigned Binary                                        ;
; HEIGHT         ; 0111100000 ; Unsigned Binary                                        ;
+----------------+------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl ;
+-------------------+---------------+------------------------------------------------------------------------------------+
; Parameter Name    ; Value         ; Type                                                                               ;
+-------------------+---------------+------------------------------------------------------------------------------------+
; NUMPIXELS         ; 0010000000000 ; Unsigned Binary                                                                    ;
; SPRITEWIDTH       ; 0000100000    ; Unsigned Binary                                                                    ;
; BITSPERPIXEL      ; 0000000100    ; Unsigned Binary                                                                    ;
; NUMCOLORSINHEADER ; 00100         ; Unsigned Binary                                                                    ;
+-------------------+---------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:battleDisplay|videoGen:vidGen|rectGen:inS1 ;
+--------------------+-------+----------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                           ;
+--------------------+-------+----------------------------------------------------------------+
; MAX_DIMENSION_BITS ; 10    ; Signed Integer                                                 ;
+--------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 2                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 2                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_t4d1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 2                                                      ;
; Entity Instance               ; vga:battleDisplay|pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; vga:battleDisplay|pll:vgapll|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                       ;
; Entity Instance                           ; vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 2                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 2                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:battleDisplay|videoGen:vidGen|rectGen:inS1" ;
+-------------+-------+----------+-------------------------------------------+
; Port        ; Type  ; Severity ; Details                                   ;
+-------------+-------+----------+-------------------------------------------+
; left[5..4]  ; Input ; Info     ; Stuck at VCC                              ;
; left[9..6]  ; Input ; Info     ; Stuck at GND                              ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                              ;
; left[1]     ; Input ; Info     ; Stuck at VCC                              ;
; left[0]     ; Input ; Info     ; Stuck at GND                              ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                              ;
; right[9..8] ; Input ; Info     ; Stuck at GND                              ;
; right[6..5] ; Input ; Info     ; Stuck at GND                              ;
; right[7]    ; Input ; Info     ; Stuck at VCC                              ;
; right[4]    ; Input ; Info     ; Stuck at VCC                              ;
; right[3]    ; Input ; Info     ; Stuck at GND                              ;
; right[0]    ; Input ; Info     ; Stuck at GND                              ;
; top[5..4]   ; Input ; Info     ; Stuck at VCC                              ;
; top[9..6]   ; Input ; Info     ; Stuck at GND                              ;
; top[3..2]   ; Input ; Info     ; Stuck at GND                              ;
; top[1]      ; Input ; Info     ; Stuck at VCC                              ;
; top[0]      ; Input ; Info     ; Stuck at GND                              ;
; bot[2..1]   ; Input ; Info     ; Stuck at VCC                              ;
; bot[9..8]   ; Input ; Info     ; Stuck at GND                              ;
; bot[6..5]   ; Input ; Info     ; Stuck at GND                              ;
; bot[7]      ; Input ; Info     ; Stuck at VCC                              ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                              ;
; bot[3]      ; Input ; Info     ; Stuck at GND                              ;
; bot[0]      ; Input ; Info     ; Stuck at GND                              ;
+-------------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+
; q[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:battleDisplay|pll:vgapll"                                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:battleDisplay|pll:pll_inst"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Mon Dec 01 16:37:14 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_jb -c lab7_jb
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file spislaveanddatalookup.sv
    Info (12023): Found entity 1: spi_slave_and_sprite_data_lookup
Info (12021): Found 1 design units, including 1 entities, in source file slowclock.sv
    Info (12023): Found entity 1: slowclock
Info (12021): Found 1 design units, including 1 entities, in source file updater.sv
    Info (12023): Found entity 1: updater
Info (12021): Found 1 design units, including 1 entities, in source file keypad.sv
    Info (12023): Found entity 1: keypad
Info (12021): Found 1 design units, including 1 entities, in source file keypadreader.sv
    Info (12023): Found entity 1: keypadReader
Info (12021): Found 4 design units, including 4 entities, in source file vga.sv
    Info (12023): Found entity 1: vga
    Info (12023): Found entity 2: videoGen
    Info (12023): Found entity 3: rectGen
    Info (12023): Found entity 4: vgaController
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file sfl.vhd
    Info (12022): Found design unit 1: sfl-SYN
    Info (12023): Found entity 1: sfl
Info (12021): Found 1 design units, including 1 entities, in source file pokemonbattle.sv
    Info (12023): Found entity 1: pokemonBattle
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram_dual
Warning (10236): Verilog HDL Implicit Net warning at vga.sv(24): created implicit net for "areset_sig"
Warning (10236): Verilog HDL Implicit Net warning at vga.sv(25): created implicit net for "inclk0_sig"
Warning (10236): Verilog HDL Implicit Net warning at vga.sv(26): created implicit net for "c0_sig"
Warning (10236): Verilog HDL Implicit Net warning at vga.sv(27): created implicit net for "locked_sig"
Info (12127): Elaborating entity "pokemonBattle" for the top level hierarchy
Info (12128): Elaborating entity "vga" for hierarchy "vga:battleDisplay"
Info (12128): Elaborating entity "pll" for hierarchy "vga:battleDisplay|pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "vga:battleDisplay|pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga:battleDisplay|pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga:battleDisplay|pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1600"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "vga:battleDisplay|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "vgaController" for hierarchy "vga:battleDisplay|vgaController:vgaCont"
Info (12128): Elaborating entity "videoGen" for hierarchy "vga:battleDisplay|videoGen:vidGen"
Info (12128): Elaborating entity "spi_slave_and_sprite_data_lookup" for hierarchy "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl"
Info (12128): Elaborating entity "ram_dual" for hierarchy "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data"
Info (12128): Elaborating entity "rectGen" for hierarchy "vga:battleDisplay|videoGen:vidGen|rectGen:inS1"
Info (12128): Elaborating entity "keypadReader" for hierarchy "keypadReader:kpr"
Info (12128): Elaborating entity "slowclock" for hierarchy "keypadReader:kpr|slowclock:sclock"
Info (12128): Elaborating entity "keypad" for hierarchy "keypadReader:kpr|keypad:kp"
Info (10264): Verilog HDL Case Statement information at keypad.sv(46): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "updater" for hierarchy "keypadReader:kpr|updater:up"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "vga:battleDisplay|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]"
Warning (276027): Inferred dual-clock RAM node "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|pokeSprite1Header" is uninferred due to inappropriate RAM size
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vga:battleDisplay|videoGen:vidGen|spi_slave_and_sprite_data_lookup:ssasdl|ram_dual:pokeSprite1Data|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t4d1.tdf
    Info (12023): Found entity 1: altsyncram_t4d1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jbai/Desktop/FinalProject/vga/lab7_jb.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 475 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 428 logic cells
    Info (21064): Implemented 2 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 343 megabytes
    Info: Processing ended: Mon Dec 01 16:37:22 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jbai/Desktop/FinalProject/vga/lab7_jb.map.smsg.


