#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dc9ef514f0 .scope module, "tb_double_dabble" "tb_double_dabble" 2 125;
 .timescale 0 0;
P_000001dc9ef4a640 .param/l "W" 0 2 127, +C4<00000000000000000000000000010010>;
v000001dc9efac960_0 .net "bcd", 23 0, L_000001dc9ef45ef0;  1 drivers
v000001dc9efadfe0_0 .var "binary", 17 0;
v000001dc9efad9a0_0 .var "clk", 0 0;
v000001dc9efad540_0 .net "done", 0 0, L_000001dc9ef46270;  1 drivers
v000001dc9efadae0_0 .var "rst", 0 0;
v000001dc9efae260_0 .var "start", 0 0;
S_000001dc9ef425f0 .scope module, "dut" "double_dabble" 2 137, 2 1 0, S_000001dc9ef514f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 18 "binary";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 24 "bcd";
P_000001dc9ef42780 .param/l "W" 0 2 10, +C4<00000000000000000000000000010010>;
P_000001dc9ef427b8 .param/l "alocState" 1 2 30, C4<00>;
P_000001dc9ef427f0 .param/l "correctiontState" 1 2 32, C4<10>;
P_000001dc9ef42828 .param/l "doneState" 1 2 33, C4<11>;
P_000001dc9ef42860 .param/real "maxBcd" 0 2 22, Cr<m6000000000000000gfc4>; value=6.00000
P_000001dc9ef42898 .param/l "shiftState" 1 2 31, C4<01>;
L_000001dc9ef45ef0 .functor BUFZ 24, v000001dc9efa9490_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_000001dc9ef46270 .functor BUFZ 1, v000001dc9efa8bd0_0, C4<0>, C4<0>, C4<0>;
v000001dc9efa9490_0 .var "Rbcd", 23 0;
v000001dc9efa89f0_0 .var "Rbin", 17 0;
v000001dc9efaa2f0 .array "addOut", 0 6;
v000001dc9efaa2f0_0 .net v000001dc9efaa2f0 0, 3 0, L_000001dc9efaca00; 1 drivers
v000001dc9efaa2f0_1 .net v000001dc9efaa2f0 1, 3 0, L_000001dc9efacb40; 1 drivers
v000001dc9efaa2f0_2 .net v000001dc9efaa2f0 2, 3 0, L_000001dc9efacd20; 1 drivers
v000001dc9efaa2f0_3 .net v000001dc9efaa2f0 3, 3 0, L_000001dc9efadd60; 1 drivers
v000001dc9efaa2f0_4 .net v000001dc9efaa2f0 4, 3 0, L_000001dc9efadf40; 1 drivers
v000001dc9efaa2f0_5 .net v000001dc9efaa2f0 5, 3 0, L_000001dc9efac640; 1 drivers
o000001dc9ef535c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001dc9efaa2f0_6 .net v000001dc9efaa2f0 6, 3 0, o000001dc9ef535c8; 0 drivers
v000001dc9efa8630_0 .net "bcd", 23 0, L_000001dc9ef45ef0;  alias, 1 drivers
v000001dc9efa8770_0 .net "binary", 17 0, v000001dc9efadfe0_0;  1 drivers
v000001dc9efa88b0_0 .net "clk", 0 0, v000001dc9efad9a0_0;  1 drivers
v000001dc9efa9030_0 .net "done", 0 0, L_000001dc9ef46270;  alias, 1 drivers
v000001dc9efa8bd0_0 .var "doneControl", 0 0;
v000001dc9efa8d10_0 .var/i "i", 31 0;
v000001dc9efa9210_0 .var/i "j", 31 0;
v000001dc9efad720_0 .net "rst", 0 0, v000001dc9efadae0_0;  1 drivers
v000001dc9efada40_0 .net "start", 0 0, v000001dc9efae260_0;  1 drivers
v000001dc9efad0e0_0 .var "state", 1 0;
v000001dc9efad180_0 .var "temp", 23 0;
E_000001dc9ef4a6c0/0 .event anyedge, v000001dc9efad0e0_0;
E_000001dc9ef4a6c0/1 .event posedge, v000001dc9efa88b0_0;
E_000001dc9ef4a6c0 .event/or E_000001dc9ef4a6c0/0, E_000001dc9ef4a6c0/1;
E_000001dc9ef4aec0 .event posedge, v000001dc9efad720_0, v000001dc9efa88b0_0;
L_000001dc9efacaa0 .part v000001dc9efa9490_0, 0, 4;
L_000001dc9efadc20 .part v000001dc9efa9490_0, 4, 4;
L_000001dc9efacc80 .part v000001dc9efa9490_0, 8, 4;
L_000001dc9efad900 .part v000001dc9efa9490_0, 12, 4;
L_000001dc9eface60 .part v000001dc9efa9490_0, 16, 4;
L_000001dc9efacfa0 .part v000001dc9efa9490_0, 20, 4;
S_000001dc9ef428e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 40, 2 40 0, S_000001dc9ef425f0;
 .timescale 0 0;
P_000001dc9ef4a700 .param/l "maxBcd_g" 0 2 40, +C4<00>;
S_000001dc9ef40ef0 .scope module, "add3or0_0" "add3or0" 2 41, 2 114 0, S_000001dc9ef428e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd_i";
    .port_info 1 /OUTPUT 4 "bcd_o";
v000001dc9ef326a0_0 .net *"_ivl_0", 31 0, L_000001dc9efac8c0;  1 drivers
v000001dc9ef32e20_0 .net *"_ivl_10", 3 0, L_000001dc9efadb80;  1 drivers
L_000001dc9eff0088 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc9ef32ec0_0 .net *"_ivl_3", 27 0, L_000001dc9eff0088;  1 drivers
L_000001dc9eff00d0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001dc9ef327e0_0 .net/2u *"_ivl_4", 31 0, L_000001dc9eff00d0;  1 drivers
v000001dc9ef324c0_0 .net *"_ivl_6", 0 0, L_000001dc9efae1c0;  1 drivers
L_000001dc9eff0118 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001dc9ef32c40_0 .net/2u *"_ivl_8", 3 0, L_000001dc9eff0118;  1 drivers
v000001dc9ef32560_0 .net "bcd_i", 3 0, L_000001dc9efacaa0;  1 drivers
v000001dc9ef331e0_0 .net "bcd_o", 3 0, L_000001dc9efaca00;  alias, 1 drivers
L_000001dc9efac8c0 .concat [ 4 28 0 0], L_000001dc9efacaa0, L_000001dc9eff0088;
L_000001dc9efae1c0 .cmp/gt 32, L_000001dc9eff00d0, L_000001dc9efac8c0;
L_000001dc9efadb80 .arith/sum 4, L_000001dc9efacaa0, L_000001dc9eff0118;
L_000001dc9efaca00 .functor MUXZ 4, L_000001dc9efadb80, L_000001dc9efacaa0, L_000001dc9efae1c0, C4<>;
S_000001dc9ef41080 .scope generate, "genblk1[1]" "genblk1[1]" 2 40, 2 40 0, S_000001dc9ef425f0;
 .timescale 0 0;
P_000001dc9ef4aa40 .param/l "maxBcd_g" 0 2 40, +C4<01>;
S_000001dc9efa8310 .scope module, "add3or0_0" "add3or0" 2 41, 2 114 0, S_000001dc9ef41080;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd_i";
    .port_info 1 /OUTPUT 4 "bcd_o";
v000001dc9efaa1b0_0 .net *"_ivl_0", 31 0, L_000001dc9efac5a0;  1 drivers
v000001dc9efa92b0_0 .net *"_ivl_10", 3 0, L_000001dc9efad220;  1 drivers
L_000001dc9eff0160 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc9efa9990_0 .net *"_ivl_3", 27 0, L_000001dc9eff0160;  1 drivers
L_000001dc9eff01a8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001dc9efa9710_0 .net/2u *"_ivl_4", 31 0, L_000001dc9eff01a8;  1 drivers
v000001dc9efa8b30_0 .net *"_ivl_6", 0 0, L_000001dc9efad5e0;  1 drivers
L_000001dc9eff01f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001dc9efaa390_0 .net/2u *"_ivl_8", 3 0, L_000001dc9eff01f0;  1 drivers
v000001dc9efa98f0_0 .net "bcd_i", 3 0, L_000001dc9efadc20;  1 drivers
v000001dc9efa8f90_0 .net "bcd_o", 3 0, L_000001dc9efacb40;  alias, 1 drivers
L_000001dc9efac5a0 .concat [ 4 28 0 0], L_000001dc9efadc20, L_000001dc9eff0160;
L_000001dc9efad5e0 .cmp/gt 32, L_000001dc9eff01a8, L_000001dc9efac5a0;
L_000001dc9efad220 .arith/sum 4, L_000001dc9efadc20, L_000001dc9eff01f0;
L_000001dc9efacb40 .functor MUXZ 4, L_000001dc9efad220, L_000001dc9efadc20, L_000001dc9efad5e0, C4<>;
S_000001dc9efaa4b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 40, 2 40 0, S_000001dc9ef425f0;
 .timescale 0 0;
P_000001dc9ef4a7c0 .param/l "maxBcd_g" 0 2 40, +C4<010>;
S_000001dc9efaa640 .scope module, "add3or0_0" "add3or0" 2 41, 2 114 0, S_000001dc9efaa4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd_i";
    .port_info 1 /OUTPUT 4 "bcd_o";
v000001dc9efa8810_0 .net *"_ivl_0", 31 0, L_000001dc9efadcc0;  1 drivers
v000001dc9efa9ad0_0 .net *"_ivl_10", 3 0, L_000001dc9efad860;  1 drivers
L_000001dc9eff0238 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc9efa9f30_0 .net *"_ivl_3", 27 0, L_000001dc9eff0238;  1 drivers
L_000001dc9eff0280 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001dc9efa93f0_0 .net/2u *"_ivl_4", 31 0, L_000001dc9eff0280;  1 drivers
v000001dc9efa9350_0 .net *"_ivl_6", 0 0, L_000001dc9efad7c0;  1 drivers
L_000001dc9eff02c8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001dc9efa9670_0 .net/2u *"_ivl_8", 3 0, L_000001dc9eff02c8;  1 drivers
v000001dc9efa9cb0_0 .net "bcd_i", 3 0, L_000001dc9efacc80;  1 drivers
v000001dc9efa9b70_0 .net "bcd_o", 3 0, L_000001dc9efacd20;  alias, 1 drivers
L_000001dc9efadcc0 .concat [ 4 28 0 0], L_000001dc9efacc80, L_000001dc9eff0238;
L_000001dc9efad7c0 .cmp/gt 32, L_000001dc9eff0280, L_000001dc9efadcc0;
L_000001dc9efad860 .arith/sum 4, L_000001dc9efacc80, L_000001dc9eff02c8;
L_000001dc9efacd20 .functor MUXZ 4, L_000001dc9efad860, L_000001dc9efacc80, L_000001dc9efad7c0, C4<>;
S_000001dc9efaa7d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 40, 2 40 0, S_000001dc9ef425f0;
 .timescale 0 0;
P_000001dc9ef4a0c0 .param/l "maxBcd_g" 0 2 40, +C4<011>;
S_000001dc9efab970 .scope module, "add3or0_0" "add3or0" 2 41, 2 114 0, S_000001dc9efaa7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd_i";
    .port_info 1 /OUTPUT 4 "bcd_o";
v000001dc9efa90d0_0 .net *"_ivl_0", 31 0, L_000001dc9efad680;  1 drivers
v000001dc9efa9530_0 .net *"_ivl_10", 3 0, L_000001dc9efad2c0;  1 drivers
L_000001dc9eff0310 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc9efa9c10_0 .net *"_ivl_3", 27 0, L_000001dc9eff0310;  1 drivers
L_000001dc9eff0358 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001dc9efa95d0_0 .net/2u *"_ivl_4", 31 0, L_000001dc9eff0358;  1 drivers
v000001dc9efa86d0_0 .net *"_ivl_6", 0 0, L_000001dc9efacbe0;  1 drivers
L_000001dc9eff03a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001dc9efa9e90_0 .net/2u *"_ivl_8", 3 0, L_000001dc9eff03a0;  1 drivers
v000001dc9efa84f0_0 .net "bcd_i", 3 0, L_000001dc9efad900;  1 drivers
v000001dc9efa8590_0 .net "bcd_o", 3 0, L_000001dc9efadd60;  alias, 1 drivers
L_000001dc9efad680 .concat [ 4 28 0 0], L_000001dc9efad900, L_000001dc9eff0310;
L_000001dc9efacbe0 .cmp/gt 32, L_000001dc9eff0358, L_000001dc9efad680;
L_000001dc9efad2c0 .arith/sum 4, L_000001dc9efad900, L_000001dc9eff03a0;
L_000001dc9efadd60 .functor MUXZ 4, L_000001dc9efad2c0, L_000001dc9efad900, L_000001dc9efacbe0, C4<>;
S_000001dc9efabf10 .scope generate, "genblk1[4]" "genblk1[4]" 2 40, 2 40 0, S_000001dc9ef425f0;
 .timescale 0 0;
P_000001dc9ef4a800 .param/l "maxBcd_g" 0 2 40, +C4<0100>;
S_000001dc9efac0a0 .scope module, "add3or0_0" "add3or0" 2 41, 2 114 0, S_000001dc9efabf10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd_i";
    .port_info 1 /OUTPUT 4 "bcd_o";
v000001dc9efa9fd0_0 .net *"_ivl_0", 31 0, L_000001dc9efade00;  1 drivers
v000001dc9efa9d50_0 .net *"_ivl_10", 3 0, L_000001dc9efadea0;  1 drivers
L_000001dc9eff03e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc9efaa070_0 .net *"_ivl_3", 27 0, L_000001dc9eff03e8;  1 drivers
L_000001dc9eff0430 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001dc9efa8db0_0 .net/2u *"_ivl_4", 31 0, L_000001dc9eff0430;  1 drivers
v000001dc9efa97b0_0 .net *"_ivl_6", 0 0, L_000001dc9efacdc0;  1 drivers
L_000001dc9eff0478 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001dc9efa8e50_0 .net/2u *"_ivl_8", 3 0, L_000001dc9eff0478;  1 drivers
v000001dc9efa9a30_0 .net "bcd_i", 3 0, L_000001dc9eface60;  1 drivers
v000001dc9efa8ef0_0 .net "bcd_o", 3 0, L_000001dc9efadf40;  alias, 1 drivers
L_000001dc9efade00 .concat [ 4 28 0 0], L_000001dc9eface60, L_000001dc9eff03e8;
L_000001dc9efacdc0 .cmp/gt 32, L_000001dc9eff0430, L_000001dc9efade00;
L_000001dc9efadea0 .arith/sum 4, L_000001dc9eface60, L_000001dc9eff0478;
L_000001dc9efadf40 .functor MUXZ 4, L_000001dc9efadea0, L_000001dc9eface60, L_000001dc9efacdc0, C4<>;
S_000001dc9efac230 .scope generate, "genblk1[5]" "genblk1[5]" 2 40, 2 40 0, S_000001dc9ef425f0;
 .timescale 0 0;
P_000001dc9ef4a040 .param/l "maxBcd_g" 0 2 40, +C4<0101>;
S_000001dc9efac3c0 .scope module, "add3or0_0" "add3or0" 2 41, 2 114 0, S_000001dc9efac230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd_i";
    .port_info 1 /OUTPUT 4 "bcd_o";
v000001dc9efa8a90_0 .net *"_ivl_0", 31 0, L_000001dc9efae300;  1 drivers
v000001dc9efa9850_0 .net *"_ivl_10", 3 0, L_000001dc9efacf00;  1 drivers
L_000001dc9eff04c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc9efa9df0_0 .net *"_ivl_3", 27 0, L_000001dc9eff04c0;  1 drivers
L_000001dc9eff0508 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001dc9efaa110_0 .net/2u *"_ivl_4", 31 0, L_000001dc9eff0508;  1 drivers
v000001dc9efa8c70_0 .net *"_ivl_6", 0 0, L_000001dc9efad400;  1 drivers
L_000001dc9eff0550 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001dc9efaa250_0 .net/2u *"_ivl_8", 3 0, L_000001dc9eff0550;  1 drivers
v000001dc9efa9170_0 .net "bcd_i", 3 0, L_000001dc9efacfa0;  1 drivers
v000001dc9efa8950_0 .net "bcd_o", 3 0, L_000001dc9efac640;  alias, 1 drivers
L_000001dc9efae300 .concat [ 4 28 0 0], L_000001dc9efacfa0, L_000001dc9eff04c0;
L_000001dc9efad400 .cmp/gt 32, L_000001dc9eff0508, L_000001dc9efae300;
L_000001dc9efacf00 .arith/sum 4, L_000001dc9efacfa0, L_000001dc9eff0550;
L_000001dc9efac640 .functor MUXZ 4, L_000001dc9efacf00, L_000001dc9efacfa0, L_000001dc9efad400, C4<>;
    .scope S_000001dc9ef425f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dc9efa9210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dc9efa8d10_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001dc9ef425f0;
T_1 ;
    %wait E_000001dc9ef4aec0;
    %load/vec4 v000001dc9efad720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc9efa8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
T_1.0 ;
    %load/vec4 v000001dc9efad0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v000001dc9efa8770_0;
    %store/vec4 v000001dc9efa89f0_0, 0, 18;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001dc9efa9490_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dc9efa8d10_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000001dc9efa9490_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000001dc9efa89f0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dc9efa9490_0, 0;
    %load/vec4 v000001dc9efa89f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dc9efa89f0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001dc9efa9210_0, 0, 32;
T_1.8 ;
    %load/vec4 v000001dc9efa9210_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.9, 5;
    %load/vec4 v000001dc9efad180_0;
    %ix/getv/s 4, v000001dc9efa9210_0;
    %load/vec4a v000001dc9efaa2f0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %store/vec4 v000001dc9efad180_0, 0, 24;
    %load/vec4 v000001dc9efa9210_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dc9efa9210_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %load/vec4 v000001dc9efad180_0;
    %store/vec4 v000001dc9efa9490_0, 0, 24;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc9efa8bd0_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dc9ef425f0;
T_2 ;
    %wait E_000001dc9ef4a6c0;
    %load/vec4 v000001dc9efad720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
T_2.0 ;
    %load/vec4 v000001dc9efad0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v000001dc9efada40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v000001dc9efa8d10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dc9efa8d10_0, 0, 32;
    %load/vec4 v000001dc9efa8d10_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
T_2.11 ;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000001dc9efada40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dc9efad0e0_0, 0, 2;
T_2.12 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dc9ef514f0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v000001dc9efad9a0_0;
    %inv;
    %store/vec4 v000001dc9efad9a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dc9ef514f0;
T_4 ;
    %vpi_call 2 150 "$dumpfile", "tb_double_dabble.vcd" {0 0 0};
    %vpi_call 2 151 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dc9ef514f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc9efad9a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc9efadae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 12895, 0, 18;
    %store/vec4 v000001dc9efadfe0_0, 0, 18;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc9efae260_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc9efae260_0, 0, 1;
    %pushi/vec4 54345, 0, 18;
    %store/vec4 v000001dc9efadfe0_0, 0, 18;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc9efae260_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 163 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dd.v";
