sv xpm --include "../../../../project_1.gen/sources_1/bd/clockGen/ipshared/d0f7" \
"G:/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"G:/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib --include "../../../../project_1.gen/sources_1/bd/clockGen/ipshared/d0f7" \
"../../../bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0.v" \
"../../../bd/clockGen/sim/clockGen.v" \

verilog xil_defaultlib "glbl.v"

nosort
