Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,963
design__instance__area,13640.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00026248814538121223
power__switching__total,0.00004487232945393771
power__leakage__total,0.0000010809236528075417
power__total,0.00030844140565022826
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.268665042262306
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.268665042262306
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09999085176201836
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.320555702166677
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.099991
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.242052
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.293082816311708
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.293082816311708
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5960739293092114
timing__setup__ws__corner:nom_slow_1p08V_125C,9.88427856429063
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.596074
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.367057
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.277974151564765
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.277974151564765
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2848792948840144
timing__setup__ws__corner:nom_typ_1p20V_25C,12.050263350460003
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284879
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.982443
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.268665042262306
clock__skew__worst_setup,0.268665042262306
timing__hold__ws,0.09999085176201836
timing__setup__ws,9.88427856429063
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.099991
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.367057
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,963
design__instance__area__stdcell,13640.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.471318
design__instance__utilization__stdcell,0.471318
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,40
design__instance__area__class:inverter,219.542
design__instance__count__class:sequential_cell,91
design__instance__area__class:sequential_cell,4292.87
design__instance__count__class:multi_input_combinational_cell,608
design__instance__area__class:multi_input_combinational_cell,5913.13
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,201
design__instance__area__class:timing_repair_buffer,3026.42
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,17947.8
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,165
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1068
route__net__special,2
route__drc_errors__iter:0,457
route__wirelength__iter:0,19234
route__drc_errors__iter:1,238
route__wirelength__iter:1,19033
route__drc_errors__iter:2,278
route__wirelength__iter:2,19061
route__drc_errors__iter:3,99
route__wirelength__iter:3,18976
route__drc_errors__iter:4,14
route__wirelength__iter:4,18973
route__drc_errors__iter:5,14
route__wirelength__iter:5,18973
route__drc_errors__iter:6,9
route__wirelength__iter:6,18970
route__drc_errors__iter:7,0
route__wirelength__iter:7,18922
route__drc_errors,0
route__wirelength,18922
route__vias,5645
route__vias__singlecut,5645
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,357.345
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,89
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,89
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,89
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,89
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000999441
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000099879
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000356208
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000099879
design_powergrid__voltage__worst,0.0000099879
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000999441
design_powergrid__drop__worst__net:VPWR,0.00000999441
design_powergrid__voltage__worst__net:VGND,0.0000099879
design_powergrid__drop__worst__net:VGND,0.0000099879
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000038600000000000003123716563191436534907552413642406463623046875
ir__drop__worst,0.000009989999999999999219708370079562342880308278836309909820556640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
