<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Floating-Point Library</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part297.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part299.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark336">&zwnj;</a>Floating-Point Library<a name="bookmark451">&zwnj;</a></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part299.htm">Introduction</a><a class="toc0" href="part300.htm">MLP Registers</a><a class="toc1" href="part301.htm">Clock Enable and Reset</a><a class="toc0" href="part302.htm">Accumulation</a><a class="toc0" href="part303.htm">Floating-Point Format</a><a class="toc0" href="part304.htm">Output Status</a><a class="toc0" href="part305.htm">ACX_FP_ADD</a><a class="toc1" href="part306.htm">Parameters</a><a class="toc1" href="part307.htm">Ports</a><a class="toc1" href="part308.htm">Usage and Inference</a><a class="toc1" href="part309.htm">Instantiation Templates</a><a class="toc2" href="part310.htm">Verilog</a><a class="toc2" href="part311.htm">VHDL</a><a class="toc0" href="part312.htm">ACX_FP_MULT</a><a class="toc1" href="part313.htm">Parameters</a><a class="toc1" href="part314.htm">Ports</a><a class="toc1" href="part315.htm">Usage and Inference</a><a class="toc1" href="part316.htm">Instantiation Templates</a><a class="toc2" href="part317.htm">Verilog</a><a class="toc2" href="part318.htm">VHDL</a><a class="toc0" href="part319.htm">ACX_FP_MULT_PLUS</a><a class="toc1" href="part320.htm">Parameters</a><a class="toc1" href="part321.htm">Ports</a><a class="toc1" href="part322.htm">Usage and Inference</a><a class="toc1" href="part323.htm">Instantiation Templates</a><a class="toc2" href="part324.htm">Verilog</a><a class="toc2" href="part325.htm">VHDL</a><a class="toc0" href="part326.htm">ACX_FP_MULT_2X</a><a class="toc1" href="part327.htm">Parameters</a><a class="toc1" href="part328.htm">Ports</a><a class="toc1" href="part329.htm">Usage and Inference</a><a class="toc1" href="part330.htm">Instantiation Templates</a><a class="toc2" href="part331.htm">Verilog</a><a class="toc2" href="part332.htm">VHDL</a><a class="toc0" href="part333.htm">ACX_FP_MULT_ADD</a><a class="toc1" href="part334.htm">Parameters</a><a class="toc1" href="part335.htm">Ports</a><a class="toc1" href="part336.htm">Usage and Inference</a><a class="toc1" href="part337.htm">Instantiation Templates</a><a class="toc2" href="part338.htm">Verilog</a><a class="toc2" href="part339.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part297.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part299.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
