// Seed: 1406744856
module module_0 (
    output wor id_0,
    input  tri id_1
);
  assign id_0 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output wire id_5
);
  wire id_7;
  wire id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    input supply0 id_9,
    output tri1 id_10,
    output wor id_11,
    output tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    input tri0 id_15,
    input wor id_16,
    output supply0 id_17,
    output wor id_18,
    input uwire id_19
);
  assign id_17 = id_3;
  module_0 modCall_1 (
      id_12,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
