obj_dir/Vdut.cpp obj_dir/Vdut.h obj_dir/Vdut.mk obj_dir/Vdut__ConstPool_0.cpp obj_dir/Vdut__Syms.cpp obj_dir/Vdut__Syms.h obj_dir/Vdut__Trace__0.cpp obj_dir/Vdut__Trace__0__Slow.cpp obj_dir/Vdut___024root.h obj_dir/Vdut___024root__DepSet_h5056ad81__0.cpp obj_dir/Vdut___024root__DepSet_h5056ad81__0__Slow.cpp obj_dir/Vdut___024root__Slow.cpp obj_dir/Vdut___024unit.h obj_dir/Vdut___024unit__DepSet_heff202b8__0__Slow.cpp obj_dir/Vdut___024unit__Slow.cpp obj_dir/Vdut__ver.d obj_dir/Vdut_classes.mk  : /usr/local/bin/verilator_bin /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/adder.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/decode/alu_decoder.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/decode/branch_comparator.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/decode/control_unit.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/decode/decode.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/decode/regfile.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/decode/sign_extend.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/execute/alu.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/execute/datamem.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/execute/execute.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/fetch/fetch.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/fetch/instrMem.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/fetch/pc_reg.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/mux.sv /home/adila/Documents/iac/cpu/RISC-V-Team7/rtl/top.sv /usr/local/bin/verilator_bin 
