

================================================================
== Vivado HLS Report for 'Block_codeRepl50_pro'
================================================================
* Date:           Sat Nov 23 03:20:28 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    246|
|Register         |        -|      -|    1011|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1011|    248|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  93|         19|    1|         19|
    |ap_done       |   9|          2|    1|          2|
    |ap_return_0   |   9|          2|   32|         64|
    |ap_return_1   |   9|          2|   32|         64|
    |ap_return_10  |   9|          2|   32|         64|
    |ap_return_11  |   9|          2|   32|         64|
    |ap_return_12  |   9|          2|   32|         64|
    |ap_return_13  |   9|          2|   32|         64|
    |ap_return_14  |   9|          2|   32|         64|
    |ap_return_15  |   9|          2|   32|         64|
    |ap_return_2   |   9|          2|   32|         64|
    |ap_return_3   |   9|          2|   32|         64|
    |ap_return_4   |   9|          2|   32|         64|
    |ap_return_5   |   9|          2|   32|         64|
    |ap_return_6   |   9|          2|   32|         64|
    |ap_return_7   |   9|          2|   32|         64|
    |ap_return_8   |   9|          2|   32|         64|
    |ap_return_9   |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         | 246|         53|  514|       1045|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  18|   0|   18|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_return_0_preg       |  32|   0|   32|          0|
    |ap_return_10_preg      |  32|   0|   32|          0|
    |ap_return_11_preg      |  32|   0|   32|          0|
    |ap_return_12_preg      |  32|   0|   32|          0|
    |ap_return_13_preg      |  32|   0|   32|          0|
    |ap_return_14_preg      |  32|   0|   32|          0|
    |ap_return_15_preg      |  32|   0|   32|          0|
    |ap_return_1_preg       |  32|   0|   32|          0|
    |ap_return_2_preg       |  32|   0|   32|          0|
    |ap_return_3_preg       |  32|   0|   32|          0|
    |ap_return_4_preg       |  32|   0|   32|          0|
    |ap_return_5_preg       |  32|   0|   32|          0|
    |ap_return_6_preg       |  32|   0|   32|          0|
    |ap_return_7_preg       |  32|   0|   32|          0|
    |ap_return_8_preg       |  32|   0|   32|          0|
    |ap_return_9_preg       |  32|   0|   32|          0|
    |data0_read_10_reg_163  |  32|   0|   32|          0|
    |data0_read_11_reg_168  |  32|   0|   32|          0|
    |data0_read_12_reg_173  |  32|   0|   32|          0|
    |data0_read_13_reg_178  |  32|   0|   32|          0|
    |data0_read_14_reg_183  |  32|   0|   32|          0|
    |data0_read_1_reg_118   |  32|   0|   32|          0|
    |data0_read_2_reg_123   |  32|   0|   32|          0|
    |data0_read_3_reg_128   |  32|   0|   32|          0|
    |data0_read_4_reg_133   |  32|   0|   32|          0|
    |data0_read_5_reg_138   |  32|   0|   32|          0|
    |data0_read_6_reg_143   |  32|   0|   32|          0|
    |data0_read_7_reg_148   |  32|   0|   32|          0|
    |data0_read_8_reg_153   |  32|   0|   32|          0|
    |data0_read_9_reg_158   |  32|   0|   32|          0|
    |data0_read_reg_113     |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1011|   0| 1011|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_done            | out |    1| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_0        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_1        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_2        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_3        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_4        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_5        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_6        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_7        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_8        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_9        | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_10       | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_11       | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_12       | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_13       | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_14       | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|ap_return_15       | out |   32| ap_ctrl_hs | Block_codeRepl50_pro | return value |
|data0_req_din      | out |    1|   ap_bus   |         data0        |    pointer   |
|data0_req_full_n   |  in |    1|   ap_bus   |         data0        |    pointer   |
|data0_req_write    | out |    1|   ap_bus   |         data0        |    pointer   |
|data0_rsp_empty_n  |  in |    1|   ap_bus   |         data0        |    pointer   |
|data0_rsp_read     | out |    1|   ap_bus   |         data0        |    pointer   |
|data0_address      | out |   32|   ap_bus   |         data0        |    pointer   |
|data0_datain       |  in |   32|   ap_bus   |         data0        |    pointer   |
|data0_dataout      | out |   32|   ap_bus   |         data0        |    pointer   |
|data0_size         | out |   32|   ap_bus   |         data0        |    pointer   |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 19 [2/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16)" [../myAccel.c:47]   --->   Operation 19 'readreq' 'data0_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 20 [1/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16)" [../myAccel.c:47]   --->   Operation 20 'readreq' 'data0_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 21 [1/1] (8.75ns)   --->   "%data0_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:47]   --->   Operation 21 'read' 'data0_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 22 [1/1] (8.75ns)   --->   "%data0_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:48]   --->   Operation 22 'read' 'data0_read_1' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 23 [1/1] (8.75ns)   --->   "%data0_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:49]   --->   Operation 23 'read' 'data0_read_2' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 24 [1/1] (8.75ns)   --->   "%data0_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:50]   --->   Operation 24 'read' 'data0_read_3' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 25 [1/1] (8.75ns)   --->   "%data0_read_4 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:47]   --->   Operation 25 'read' 'data0_read_4' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 26 [1/1] (8.75ns)   --->   "%data0_read_5 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:48]   --->   Operation 26 'read' 'data0_read_5' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 27 [1/1] (8.75ns)   --->   "%data0_read_6 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:49]   --->   Operation 27 'read' 'data0_read_6' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 28 [1/1] (8.75ns)   --->   "%data0_read_7 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:50]   --->   Operation 28 'read' 'data0_read_7' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 29 [1/1] (8.75ns)   --->   "%data0_read_8 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:47]   --->   Operation 29 'read' 'data0_read_8' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 30 [1/1] (8.75ns)   --->   "%data0_read_9 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:48]   --->   Operation 30 'read' 'data0_read_9' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 31 [1/1] (8.75ns)   --->   "%data0_read_10 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:49]   --->   Operation 31 'read' 'data0_read_10' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 32 [1/1] (8.75ns)   --->   "%data0_read_11 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:50]   --->   Operation 32 'read' 'data0_read_11' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 33 [1/1] (8.75ns)   --->   "%data0_read_12 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:47]   --->   Operation 33 'read' 'data0_read_12' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 34 [1/1] (8.75ns)   --->   "%data0_read_13 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:48]   --->   Operation 34 'read' 'data0_read_13' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 35 [1/1] (8.75ns)   --->   "%data0_read_14 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:49]   --->   Operation 35 'read' 'data0_read_14' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 37 [1/1] (8.75ns)   --->   "%data0_read_15 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)" [../myAccel.c:50]   --->   Operation 37 'read' 'data0_read_15' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_18 : Operation 38 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %data0_read, 0" [../myAccel.c:47]   --->   Operation 38 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv, float %data0_read_1, 1" [../myAccel.c:47]   --->   Operation 39 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_1, float %data0_read_2, 2" [../myAccel.c:47]   --->   Operation 40 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_2, float %data0_read_3, 3" [../myAccel.c:47]   --->   Operation 41 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_3, float %data0_read_4, 4" [../myAccel.c:47]   --->   Operation 42 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_4, float %data0_read_5, 5" [../myAccel.c:47]   --->   Operation 43 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_5, float %data0_read_6, 6" [../myAccel.c:47]   --->   Operation 44 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_6, float %data0_read_7, 7" [../myAccel.c:47]   --->   Operation 45 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_7, float %data0_read_8, 8" [../myAccel.c:47]   --->   Operation 46 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_8, float %data0_read_9, 9" [../myAccel.c:47]   --->   Operation 47 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_9, float %data0_read_10, 10" [../myAccel.c:47]   --->   Operation 48 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_s, float %data0_read_11, 11" [../myAccel.c:47]   --->   Operation 49 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_10, float %data0_read_12, 12" [../myAccel.c:47]   --->   Operation 50 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_11, float %data0_read_13, 13" [../myAccel.c:47]   --->   Operation 51 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_12, float %data0_read_14, 14" [../myAccel.c:47]   --->   Operation 52 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_13, float %data0_read_15, 15" [../myAccel.c:47]   --->   Operation 53 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_14" [../myAccel.c:47]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data0_req     (readreq      ) [ 0000000000000000000]
data0_read    (read         ) [ 0000111111111111111]
data0_read_1  (read         ) [ 0000011111111111111]
data0_read_2  (read         ) [ 0000001111111111111]
data0_read_3  (read         ) [ 0000000111111111111]
data0_read_4  (read         ) [ 0000000011111111111]
data0_read_5  (read         ) [ 0000000001111111111]
data0_read_6  (read         ) [ 0000000000111111111]
data0_read_7  (read         ) [ 0000000000011111111]
data0_read_8  (read         ) [ 0000000000001111111]
data0_read_9  (read         ) [ 0000000000000111111]
data0_read_10 (read         ) [ 0000000000000011111]
data0_read_11 (read         ) [ 0000000000000001111]
data0_read_12 (read         ) [ 0000000000000000111]
data0_read_13 (read         ) [ 0000000000000000011]
data0_read_14 (read         ) [ 0000000000000000001]
StgValue_36   (specinterface) [ 0000000000000000000]
data0_read_15 (read         ) [ 0000000000000000000]
mrv           (insertvalue  ) [ 0000000000000000000]
mrv_1         (insertvalue  ) [ 0000000000000000000]
mrv_2         (insertvalue  ) [ 0000000000000000000]
mrv_3         (insertvalue  ) [ 0000000000000000000]
mrv_4         (insertvalue  ) [ 0000000000000000000]
mrv_5         (insertvalue  ) [ 0000000000000000000]
mrv_6         (insertvalue  ) [ 0000000000000000000]
mrv_7         (insertvalue  ) [ 0000000000000000000]
mrv_8         (insertvalue  ) [ 0000000000000000000]
mrv_9         (insertvalue  ) [ 0000000000000000000]
mrv_s         (insertvalue  ) [ 0000000000000000000]
mrv_10        (insertvalue  ) [ 0000000000000000000]
mrv_11        (insertvalue  ) [ 0000000000000000000]
mrv_12        (insertvalue  ) [ 0000000000000000000]
mrv_13        (insertvalue  ) [ 0000000000000000000]
mrv_14        (insertvalue  ) [ 0000000000000000000]
StgValue_54   (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="grp_readreq_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="0" index="2" bw="6" slack="0"/>
<pin id="22" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data0_req/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="grp_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_read/3 data0_read_1/4 data0_read_2/5 data0_read_3/6 data0_read_4/7 data0_read_5/8 data0_read_6/9 data0_read_7/10 data0_read_8/11 data0_read_9/12 data0_read_10/13 data0_read_11/14 data0_read_12/15 data0_read_13/16 data0_read_14/17 data0_read_15/18 "/>
</bind>
</comp>

<comp id="32" class="1004" name="mrv_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="512" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="15"/>
<pin id="35" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/18 "/>
</bind>
</comp>

<comp id="37" class="1004" name="mrv_1_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="512" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="14"/>
<pin id="40" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/18 "/>
</bind>
</comp>

<comp id="42" class="1004" name="mrv_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="512" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="13"/>
<pin id="45" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/18 "/>
</bind>
</comp>

<comp id="47" class="1004" name="mrv_3_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="512" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="12"/>
<pin id="50" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/18 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mrv_4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="512" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="11"/>
<pin id="55" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/18 "/>
</bind>
</comp>

<comp id="57" class="1004" name="mrv_5_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="512" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="10"/>
<pin id="60" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/18 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mrv_6_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="512" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="9"/>
<pin id="65" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/18 "/>
</bind>
</comp>

<comp id="67" class="1004" name="mrv_7_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="512" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="8"/>
<pin id="70" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/18 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mrv_8_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="512" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="7"/>
<pin id="75" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/18 "/>
</bind>
</comp>

<comp id="77" class="1004" name="mrv_9_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="512" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="6"/>
<pin id="80" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/18 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mrv_s_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="512" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="5"/>
<pin id="85" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/18 "/>
</bind>
</comp>

<comp id="87" class="1004" name="mrv_10_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="512" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="4"/>
<pin id="90" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/18 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mrv_11_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="512" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="3"/>
<pin id="95" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/18 "/>
</bind>
</comp>

<comp id="97" class="1004" name="mrv_12_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="512" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2"/>
<pin id="100" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/18 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mrv_13_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="512" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/18 "/>
</bind>
</comp>

<comp id="107" class="1004" name="mrv_14_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="512" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/18 "/>
</bind>
</comp>

<comp id="113" class="1005" name="data0_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="15"/>
<pin id="115" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="data0_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="data0_read_1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="14"/>
<pin id="120" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="data0_read_1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="data0_read_2_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="13"/>
<pin id="125" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="data0_read_2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="data0_read_3_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="12"/>
<pin id="130" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="data0_read_3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="data0_read_4_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="11"/>
<pin id="135" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="data0_read_4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="data0_read_5_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="10"/>
<pin id="140" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="data0_read_5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="data0_read_6_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="9"/>
<pin id="145" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="data0_read_6 "/>
</bind>
</comp>

<comp id="148" class="1005" name="data0_read_7_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="8"/>
<pin id="150" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="data0_read_7 "/>
</bind>
</comp>

<comp id="153" class="1005" name="data0_read_8_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="7"/>
<pin id="155" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="data0_read_8 "/>
</bind>
</comp>

<comp id="158" class="1005" name="data0_read_9_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="6"/>
<pin id="160" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="data0_read_9 "/>
</bind>
</comp>

<comp id="163" class="1005" name="data0_read_10_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="5"/>
<pin id="165" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="data0_read_10 "/>
</bind>
</comp>

<comp id="168" class="1005" name="data0_read_11_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="4"/>
<pin id="170" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="data0_read_11 "/>
</bind>
</comp>

<comp id="173" class="1005" name="data0_read_12_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="3"/>
<pin id="175" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_read_12 "/>
</bind>
</comp>

<comp id="178" class="1005" name="data0_read_13_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data0_read_13 "/>
</bind>
</comp>

<comp id="183" class="1005" name="data0_read_14_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_read_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="18" pin=2"/></net>

<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="32" pin="2"/><net_sink comp="37" pin=0"/></net>

<net id="46"><net_src comp="37" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="42" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="56"><net_src comp="47" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="52" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="57" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="67" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="72" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="77" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="82" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="87" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="92" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="97" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="102" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="26" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="26" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="32" pin=1"/></net>

<net id="121"><net_src comp="26" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="37" pin=1"/></net>

<net id="126"><net_src comp="26" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="131"><net_src comp="26" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="136"><net_src comp="26" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="141"><net_src comp="26" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="146"><net_src comp="26" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="151"><net_src comp="26" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="156"><net_src comp="26" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="161"><net_src comp="26" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="166"><net_src comp="26" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="171"><net_src comp="26" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="176"><net_src comp="26" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="181"><net_src comp="26" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="186"><net_src comp="26" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data0 | {}
 - Input state : 
	Port: Block_codeRepl50_pro : data0 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_s : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		StgValue_54 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|
| Operation|  Functional Unit  |
|----------|-------------------|
|  readreq | grp_readreq_fu_18 |
|----------|-------------------|
|   read   |   grp_read_fu_26  |
|----------|-------------------|
|          |     mrv_fu_32     |
|          |    mrv_1_fu_37    |
|          |    mrv_2_fu_42    |
|          |    mrv_3_fu_47    |
|          |    mrv_4_fu_52    |
|          |    mrv_5_fu_57    |
|          |    mrv_6_fu_62    |
|insertvalue|    mrv_7_fu_67    |
|          |    mrv_8_fu_72    |
|          |    mrv_9_fu_77    |
|          |    mrv_s_fu_82    |
|          |    mrv_10_fu_87   |
|          |    mrv_11_fu_92   |
|          |    mrv_12_fu_97   |
|          |   mrv_13_fu_102   |
|          |   mrv_14_fu_107   |
|----------|-------------------|
|   Total  |                   |
|----------|-------------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|data0_read_10_reg_163|   32   |
|data0_read_11_reg_168|   32   |
|data0_read_12_reg_173|   32   |
|data0_read_13_reg_178|   32   |
|data0_read_14_reg_183|   32   |
| data0_read_1_reg_118|   32   |
| data0_read_2_reg_123|   32   |
| data0_read_3_reg_128|   32   |
| data0_read_4_reg_133|   32   |
| data0_read_5_reg_138|   32   |
| data0_read_6_reg_143|   32   |
| data0_read_7_reg_148|   32   |
| data0_read_8_reg_153|   32   |
| data0_read_9_reg_158|   32   |
|  data0_read_reg_113 |   32   |
+---------------------+--------+
|        Total        |   480  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   480  |
+-----------+--------+
|   Total   |   480  |
+-----------+--------+
