#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  2 23:00:53 2020
# Process ID: 8080
# Current directory: Z:/Desktop/EECE2323/lab4proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7544 Z:\Desktop\EECE2323\lab4proj\lab4proj.xpr
# Log file: Z:/Desktop/EECE2323/lab4proj/vivado.log
# Journal file: Z:/Desktop/EECE2323/lab4proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/Desktop/EECE2323/lab4proj/lab4proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 832.766 ; gain = 237.629
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1003.449 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1713.461 ; gain = 710.012
set_property PROGRAM.FILE {Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/alu_regfile_vio_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/alu_regfile_vio_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/alu_regfile_vio_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'vio' at location 'uuid_1BE27D511A4C50DC974F3E22D2C609B9' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/alu_regfile_vio_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/alu_regfile_vio_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/alu_regfile_vio_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1741.613 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes vio/probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes vio/probe_out4 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out4} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes vio/probe_out7 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out7} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property OUTPUT_VALUE 0C [get_hw_probes vio/probe_out8 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out8} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
refresh_hw_vio -update_output_values [get_hw_vios {hw_vio_1}]
set_property OUTPUT_VALUE 0 [get_hw_probes vio/probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes vio/probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes vio/probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
refresh_hw_vio -update_output_values [get_hw_vios {hw_vio_1}]
set_property OUTPUT_VALUE 2 [get_hw_probes vio/probe_out7 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out7} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property OUTPUT_VALUE 06 [get_hw_probes vio/probe_out8 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out8} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
refresh_hw_vio -update_output_values [get_hw_vios {hw_vio_1}]
set_property OUTPUT_VALUE 0 [get_hw_probes vio/probe_out4 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out4} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes vio/probe_out5 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out5} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {vio/probe_out5} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vio"}]]
refresh_hw_vio -update_output_values [get_hw_vios {hw_vio_1}]
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio'
Finished Parsing XDC File [z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio'
Parsing XDC File [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc]
Finished Parsing XDC File [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2229.172 ; gain = 425.633
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Nov  3 02:22:47 2020] Launched synth_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/runme.log
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
