$date
	Sat Mar 19 18:43:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_forwarding_logic $end
$var wire 1 ! clock $end
$var wire 32 " ex_mem_instruction [31:0] $end
$var wire 32 # id_ex_instruction [31:0] $end
$var wire 32 $ instruction [31:0] $end
$var reg 5 % alu_bot_sel [4:0] $end
$var reg 5 & alu_top_sel [4:0] $end
$var reg 1 ' stall_decode $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b1 &
b1 %
b0 $
b0 #
b0 "
1!
$end
#5000
b11011000010000011111011 $
0!
#10000
1!
#15000
1'
b1000 %
b10000 &
b11011000010000011111011 #
b1001000010000010000000 $
0!
#20000
1!
#25000
0'
b11011000010000011111011 "
b0 #
0!
#30000
1!
#35000
b1 %
b1 &
b0 "
b1001000010000010000000 #
b11011000010000011111011 $
0!
#40000
1!
#45000
1'
b10000 &
b1001000010000010000000 "
b11011000010000011111011 #
b1111001011000010000010111100 $
0!
#50000
1!
#55000
0'
b11011000010000011111011 "
b0 #
0!
#60000
1!
#65000
b1 &
b0 "
b1111001011000010000010111100 #
b0 $
0!
#70000
1!
#75000
b1111001011000010000010111100 "
b0 #
0!
#80000
1!
#85000
b0 "
0!
#90000
1!
#95000
0!
#100000
1!
#105000
0!
#110000
1!
#115000
0!
#120000
1!
#125000
0!
#130000
1!
#135000
0!
#140000
1!
#145000
0!
#150000
1!
#155000
0!
#160000
1!
#165000
0!
#170000
1!
#175000
0!
#180000
1!
#185000
0!
#190000
1!
#195000
0!
#200000
1!
#205000
0!
#210000
1!
#215000
0!
#215001
