#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  8 09:39:20 2019
# Process ID: 27914
# Current directory: /home/petr/Projects/fpga_edu/appnote_led/project_1
# Command line: vivado
# Log file: /home/petr/Projects/fpga_edu/appnote_led/project_1/vivado.log
# Journal file: /home/petr/Projects/fpga_edu/appnote_led/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_rst_processing_system7_0_50M_0 design_1_processing_system7_0_0 design_1_processing_system7_0_axi_periph_0 design_1_axi_gpio_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_rst_processing_system7_0_50M_0 design_1_processing_system7_0_0 design_1_processing_system7_0_axi_periph_0 design_1_axi_gpio_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
write_xdc -force /home/petr/Projects/fpga_edu/appnote_led/project_1/constrs_1.xdc
open_bd_design {/home/petr/Projects/fpga_edu/appnote_led/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
