# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sign_unsign.srcs/sim_1/new/example_signed_unsigned_tb.vhd" \

# Do not sort compile order
nosort
