{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1765642877880 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765642877930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765642877966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765642877968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765642877968 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a14 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a16 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a15 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a13 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a11 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a5 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a4 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a12 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a3 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a1 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a2 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a0 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a22 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a23 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a24 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a25 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a26 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a21 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a8 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a27 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a28 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a29 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a30 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a31 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a7 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a6 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a20 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a19 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a18 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a17 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a10 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a9 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a14 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a16 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a15 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a13 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a11 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a5 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a4 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a12 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a3 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a1 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a2 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a0 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a22 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a23 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a24 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a25 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a26 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a21 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a8 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a27 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a28 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a29 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a30 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a31 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a7 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a6 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a20 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a19 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a18 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a17 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a10 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a9 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765642878064 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a9"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1765642878064 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765642878520 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765642878536 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765642879099 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765642879099 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18889 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765642879114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18891 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765642879114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18893 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765642879114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18895 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765642879114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18897 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765642879114 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765642879114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765642879181 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/TopLevel.bdf" { { 512 760 928 528 "clock" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765642880238 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/TopLevel.bdf" { { 472 752 920 488 "reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765642880238 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1765642880238 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765642881076 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1765642881076 ""}
{ "Info" "ISTA_SDC_FOUND" "MPSoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MPSoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765642881172 ""}
{ "Info" "ISTA_SDC_FOUND" "MPSoC/synthesis/submodules/MPSoC_cpu_1.sdc " "Reading SDC File: 'MPSoC/synthesis/submodules/MPSoC_cpu_1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765642881184 ""}
{ "Info" "ISTA_SDC_FOUND" "MPSoC/synthesis/submodules/MPSoC_cpu_0.sdc " "Reading SDC File: 'MPSoC/synthesis/submodules/MPSoC_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765642881203 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765642881237 "|TopLevel|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765642881327 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765642881327 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765642881327 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1765642881327 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765642881328 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881328 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881328 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765642881328 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765642881328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881705 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/TopLevel.bdf" { { 512 760 928 528 "clock" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18879 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881705 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18047 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18293 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881705 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765642881705 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18131 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881706 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18153 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 8915 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 10646 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 11259 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765642881706 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/TopLevel.bdf" { { 472 752 920 488 "reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18880 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node MPSoC:inst\|MPSoC_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 4466 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 6820 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765642881707 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 7038 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 7906 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881708 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765642881708 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 9291 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881708 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765642881708 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 6129 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18876 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881708 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765642881708 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 18477 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node MPSoC:inst\|MPSoC_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 7038 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 8344 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881709 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765642881709 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881709 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|resetrequest  " "Automatically promoted node MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 8915 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 11259 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765642881710 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765642881710 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 325 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 1807 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881710 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 6110 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881710 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 11259 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881710 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 8915 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765642881711 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 0 { 0 ""} 0 10646 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765642881711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765642882812 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765642882822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765642882822 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765642882833 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765642882845 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765642882854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765642882854 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765642882862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765642882965 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1765642882975 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765642882975 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765642883415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765642888385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765642890588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765642890649 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765642893029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765642893029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765642894171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1765642898493 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765642898493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765642899357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1765642899360 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1765642899360 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765642899360 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1765642899543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765642899608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765642900505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765642900559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765642901472 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765642902649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/output_files/TopLevel.fit.smsg " "Generated suppressed messages file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765642904141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5224 " "Peak virtual memory: 5224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765642905488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 21:51:45 2025 " "Processing ended: Sat Dec 13 21:51:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765642905488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765642905488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765642905488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765642905488 ""}
