{
  "design": {
    "design_info": {
      "boundary_crc": "0x35ACF904F478205C",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../ip.gen/sources_1/bd/Fifo",
      "name": "fifo",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "fifo_generator_l": "",
      "xlconstant_0": "",
      "reset_inv_0": "",
      "fifo_generator_r": "",
      "blk_mem_gen_0": "",
      "Delay_mix_0": ""
    },
    "ports": {
      "din_l": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "din_r": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "audio_out_l": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "audio_out_r": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "ws_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "11490000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      }
    },
    "components": {
      "fifo_generator_l": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "fifo_fifo_generator_0_0",
        "xci_path": "ip\\fifo_fifo_generator_0_0_1\\fifo_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_l",
        "parameters": {
          "Full_Threshold_Assert_Value": {
            "value": "44000"
          },
          "Input_Data_Width": {
            "value": "24"
          },
          "Input_Depth": {
            "value": "65536"
          },
          "Output_Data_Width": {
            "value": "24"
          },
          "Programmable_Full_Type": {
            "value": "Single_Programmable_Full_Threshold_Constant"
          },
          "Reset_Pin": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "fifo_xlconstant_0_0",
        "xci_path": "ip\\fifo_xlconstant_0_0_1\\fifo_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "reset_inv_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "fifo_reset_inv_0_0",
        "xci_path": "ip\\fifo_reset_inv_0_0_1\\fifo_reset_inv_0_0.xci",
        "inst_hier_path": "reset_inv_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "fifo_generator_r": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "fifo_fifo_generator_0_1",
        "xci_path": "ip\\fifo_fifo_generator_0_1_1\\fifo_fifo_generator_0_1.xci",
        "inst_hier_path": "fifo_generator_r",
        "parameters": {
          "Full_Threshold_Assert_Value": {
            "value": "22000"
          },
          "Input_Data_Width": {
            "value": "24"
          },
          "Input_Depth": {
            "value": "65536"
          },
          "Output_Data_Width": {
            "value": "24"
          },
          "Programmable_Full_Type": {
            "value": "Single_Programmable_Full_Threshold_Constant"
          },
          "Reset_Pin": {
            "value": "false"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fifo_blk_mem_gen_0_3",
        "xci_path": "ip\\fifo_blk_mem_gen_0_3\\fifo_blk_mem_gen_0_3.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Additional_Inputs_for_Power_Estimation": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Single_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "0"
          },
          "Port_B_Enable_Rate": {
            "value": "0"
          },
          "Read_Width_A": {
            "value": "24"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "44000"
          },
          "Write_Width_A": {
            "value": "24"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Delay_mix_0": {
        "vlnv": "xilinx.com:module_ref:Delay_mix:1.0",
        "xci_name": "fifo_Delay_mix_0_0",
        "xci_path": "ip\\fifo_Delay_mix_0_0\\fifo_Delay_mix_0_0.xci",
        "inst_hier_path": "Delay_mix_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Delay_mix",
          "boundary_crc": "0x0"
        },
        "ports": {
          "audio_in_l": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "audio_in_r": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "audio_in_l_delay": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "audio_in_r_delay": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "mix": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "audio_out_l": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "audio_out_r": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Delay_mix_0_audio_out_l": {
        "ports": [
          "Delay_mix_0/audio_out_l",
          "audio_out_l"
        ]
      },
      "Delay_mix_0_audio_out_r": {
        "ports": [
          "Delay_mix_0/audio_out_r",
          "audio_out_r"
        ]
      },
      "Op1_0_1": {
        "ports": [
          "ws_in",
          "reset_inv_0/Op1",
          "fifo_generator_r/clk"
        ]
      },
      "din_l_1": {
        "ports": [
          "din_l",
          "fifo_generator_l/din",
          "Delay_mix_0/audio_in_l"
        ]
      },
      "din_r_1": {
        "ports": [
          "din_r",
          "fifo_generator_r/din",
          "Delay_mix_0/audio_in_r"
        ]
      },
      "fifo_generator_0_prog_full": {
        "ports": [
          "fifo_generator_l/prog_full",
          "fifo_generator_l/rd_en"
        ]
      },
      "fifo_generator_1_prog_full": {
        "ports": [
          "fifo_generator_r/prog_full",
          "fifo_generator_r/rd_en"
        ]
      },
      "fifo_generator_l_dout": {
        "ports": [
          "fifo_generator_l/dout",
          "Delay_mix_0/audio_in_l_delay"
        ]
      },
      "fifo_generator_r_dout": {
        "ports": [
          "fifo_generator_r/dout",
          "Delay_mix_0/audio_in_r_delay"
        ]
      },
      "reset_inv_0_Res": {
        "ports": [
          "reset_inv_0/Res",
          "fifo_generator_l/clk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "fifo_generator_l/wr_en",
          "fifo_generator_r/wr_en"
        ]
      }
    }
  }
}