#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb9d8403570 .scope module, "TestDiv" "TestDiv" 2 25;
 .timescale -9 -12;
v0x7fb9d8429410_0 .var "count", 10 0;
v0x7fb9d84294a0_0 .var "i_clk", 0 0;
v0x7fb9d8429530_0 .var "i_dividend", 31 0;
v0x7fb9d84295c0_0 .var "i_divisor", 31 0;
v0x7fb9d8429650_0 .var "i_start", 0 0;
v0x7fb9d8429720_0 .net "o_complete", 0 0, L_0x7fb9d8429be0;  1 drivers
v0x7fb9d84297d0_0 .net "o_overflow", 0 0, L_0x7fb9d8429c90;  1 drivers
v0x7fb9d8429860_0 .net "o_quotient_out", 31 0, L_0x7fb9d84299f0;  1 drivers
E_0x7fb9d84171e0 .event posedge, v0x7fb9d8428b00_0;
E_0x7fb9d84049c0 .event edge, v0x7fb9d8429410_0;
S_0x7fb9d840b4a0 .scope module, "uut" "qdiv" 2 39, 3 26 0, S_0x7fb9d8403570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_dividend"
    .port_info 1 /INPUT 32 "i_divisor"
    .port_info 2 /INPUT 1 "i_start"
    .port_info 3 /INPUT 1 "i_clk"
    .port_info 4 /OUTPUT 32 "o_quotient_out"
    .port_info 5 /OUTPUT 1 "o_complete"
    .port_info 6 /OUTPUT 1 "o_overflow"
P_0x7fb9d84038b0 .param/l "N" 0 3 29, +C4<00000000000000000000000000100000>;
P_0x7fb9d84038f0 .param/l "Q" 0 3 28, +C4<00000000000000000000000000001111>;
L_0x7fb9d8429be0 .functor BUFZ 1, v0x7fb9d8428e00_0, C4<0>, C4<0>, C4<0>;
L_0x7fb9d8429c90 .functor BUFZ 1, v0x7fb9d8428ea0_0, C4<0>, C4<0>, C4<0>;
v0x7fb9d84134b0_0 .net *"_s3", 30 0, L_0x7fb9d8429910;  1 drivers
v0x7fb9d84287e0_0 .net *"_s8", 0 0, v0x7fb9d8428ff0_0;  1 drivers
v0x7fb9d8428880_0 .net "i_clk", 0 0, v0x7fb9d84294a0_0;  1 drivers
v0x7fb9d8428910_0 .net "i_dividend", 31 0, v0x7fb9d8429530_0;  1 drivers
v0x7fb9d84289a0_0 .net "i_divisor", 31 0, v0x7fb9d84295c0_0;  1 drivers
v0x7fb9d8428a70_0 .net "i_start", 0 0, v0x7fb9d8429650_0;  1 drivers
v0x7fb9d8428b00_0 .net "o_complete", 0 0, L_0x7fb9d8429be0;  alias, 1 drivers
v0x7fb9d8428ba0_0 .net "o_overflow", 0 0, L_0x7fb9d8429c90;  alias, 1 drivers
v0x7fb9d8428c40_0 .net "o_quotient_out", 31 0, L_0x7fb9d84299f0;  alias, 1 drivers
v0x7fb9d8428d50_0 .var "reg_count", 31 0;
v0x7fb9d8428e00_0 .var "reg_done", 0 0;
v0x7fb9d8428ea0_0 .var "reg_overflow", 0 0;
v0x7fb9d8428f40_0 .var "reg_quotient", 31 0;
v0x7fb9d8428ff0_0 .var "reg_sign", 0 0;
v0x7fb9d8429090_0 .var "reg_working_dividend", 45 0;
v0x7fb9d8429140_0 .var "reg_working_divisor", 76 0;
v0x7fb9d84291f0_0 .var "reg_working_quotient", 76 0;
E_0x7fb9d8404b90 .event posedge, v0x7fb9d8428880_0;
L_0x7fb9d8429910 .part v0x7fb9d8428f40_0, 0, 31;
L_0x7fb9d84299f0 .concat8 [ 31 1 0 0], L_0x7fb9d8429910, v0x7fb9d8428ff0_0;
    .scope S_0x7fb9d840b4a0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9d8428e00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fb9d840b4a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9d8428ea0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fb9d840b4a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9d8428ff0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fb9d840b4a0;
T_3 ;
    %pushi/vec4 0, 0, 77;
    %store/vec4 v0x7fb9d84291f0_0, 0, 77;
    %end;
    .thread T_3;
    .scope S_0x7fb9d840b4a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb9d8428f40_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fb9d840b4a0;
T_5 ;
    %pushi/vec4 0, 0, 46;
    %store/vec4 v0x7fb9d8429090_0, 0, 46;
    %end;
    .thread T_5;
    .scope S_0x7fb9d840b4a0;
T_6 ;
    %pushi/vec4 0, 0, 77;
    %store/vec4 v0x7fb9d8429140_0, 0, 77;
    %end;
    .thread T_6;
    .scope S_0x7fb9d840b4a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb9d8428d50_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fb9d840b4a0;
T_8 ;
    %wait E_0x7fb9d8404b90;
    %load/vec4 v0x7fb9d8428e00_0;
    %load/vec4 v0x7fb9d8428a70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb9d8428e00_0, 0;
    %pushi/vec4 46, 0, 32;
    %assign/vec4 v0x7fb9d8428d50_0, 0;
    %pushi/vec4 0, 0, 77;
    %assign/vec4 v0x7fb9d84291f0_0, 0;
    %pushi/vec4 0, 0, 46;
    %assign/vec4 v0x7fb9d8429090_0, 0;
    %pushi/vec4 0, 0, 77;
    %assign/vec4 v0x7fb9d8429140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb9d8428ea0_0, 0;
    %load/vec4 v0x7fb9d8428910_0;
    %parti/s 31, 0, 2;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb9d8429090_0, 4, 5;
    %load/vec4 v0x7fb9d84289a0_0;
    %parti/s 31, 0, 2;
    %ix/load 4, 46, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb9d8429140_0, 4, 5;
    %load/vec4 v0x7fb9d8428910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fb9d84289a0_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x7fb9d8428ff0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb9d8428e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fb9d8429140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fb9d8429140_0, 0;
    %load/vec4 v0x7fb9d8428d50_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x7fb9d8428d50_0, 0;
    %load/vec4 v0x7fb9d8429140_0;
    %load/vec4 v0x7fb9d8429090_0;
    %pad/u 77;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fb9d8428d50_0;
    %assign/vec4/off/d v0x7fb9d84291f0_0, 4, 5;
    %load/vec4 v0x7fb9d8429090_0;
    %pad/u 77;
    %load/vec4 v0x7fb9d8429140_0;
    %sub;
    %pad/u 46;
    %assign/vec4 v0x7fb9d8429090_0, 0;
T_8.4 ;
    %load/vec4 v0x7fb9d8428d50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb9d8428e00_0, 0;
    %load/vec4 v0x7fb9d84291f0_0;
    %pad/u 32;
    %assign/vec4 v0x7fb9d8428f40_0, 0;
    %pushi/vec4 0, 0, 45;
    %load/vec4 v0x7fb9d84291f0_0;
    %parti/s 45, 32, 7;
    %cmp/u;
    %jmp/0xz  T_8.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb9d8428ea0_0, 0;
T_8.8 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fb9d8428d50_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x7fb9d8428d50_0, 0;
T_8.7 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb9d8403570;
T_9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb9d8429530_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb9d84295c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9d8429650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9d84294a0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fb9d8429410_0, 0;
    %delay 100000, 0;
T_9.0 ;
    %delay 2000, 0;
    %load/vec4 v0x7fb9d84294a0_0;
    %inv;
    %store/vec4 v0x7fb9d84294a0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x7fb9d8403570;
T_10 ;
    %wait E_0x7fb9d8404b90;
    %load/vec4 v0x7fb9d8429410_0;
    %pad/u 32;
    %cmpi/e 47, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fb9d8429410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb9d8429650_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fb9d8429410_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x7fb9d8429410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb9d8429650_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb9d8403570;
T_11 ;
    %wait E_0x7fb9d84049c0;
    %load/vec4 v0x7fb9d8429410_0;
    %pad/u 32;
    %cmpi/e 47, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 536870911, 0, 32;
    %load/vec4 v0x7fb9d84295c0_0;
    %cmp/u;
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb9d84295c0_0, 0;
    %load/vec4 v0x7fb9d8429530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 3, 0, 32;
    %store/vec4 v0x7fb9d8429530_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fb9d84295c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9d84295c0_0, 0, 32;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fb9d8403570;
T_12 ;
    %wait E_0x7fb9d84171e0;
    %vpi_call 2 90 "$display", "%b,%b,%b, %b", v0x7fb9d8429530_0, v0x7fb9d84295c0_0, v0x7fb9d8429860_0, v0x7fb9d84297d0_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "verilog_source_code/TestDiv.v";
    "verilog_source_code/qdiv.v";
