<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Byte_Count_Really_Good_This_Time/accelerator.cpp:5:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem" VarName="in" LoopLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:5:18" LoopName="VITIS_LOOP_5_1" ParentFunc="read_in(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)" Length="64" Direction="read" AccessID="in2seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:6:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Byte_Count_Really_Good_This_Time/accelerator.cpp:11:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64 has been inferred" BundleName="gmem0" VarName="out" LoopLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:11:19" LoopName="VITIS_LOOP_11_1" ParentFunc="write_out(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_uint&lt;8&gt;*)" Length="64" Direction="write" AccessID="out2seq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:12:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Byte_Count_Really_Good_This_Time/accelerator.cpp:5:18" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in" LoopLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:5:18" LoopName="VITIS_LOOP_5_1" ParentFunc="read_in(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)" OrigID="in2seq" OrigAccess-DebugLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:5:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Byte_Count_Really_Good_This_Time/accelerator.cpp:11:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out" LoopLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:11:19" LoopName="VITIS_LOOP_11_1" ParentFunc="write_out(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_uint&lt;8&gt;*)" OrigID="out2seq" OrigAccess-DebugLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:11:19" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Byte_Count_Really_Good_This_Time/accelerator.cpp:5:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 8 in loop 'VITIS_LOOP_5_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:5:18" LoopName="VITIS_LOOP_5_1" Length="64" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Byte_Count_Really_Good_This_Time/accelerator.cpp:11:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 64 and bit width 8 in loop 'VITIS_LOOP_11_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="Byte_Count_Really_Good_This_Time/accelerator.cpp:11:19" LoopName="VITIS_LOOP_11_1" Length="64" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

