Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Zachary/Desktop/FIFO/fifo_test_isim_beh.exe -prj C:/Users/Zachary/Desktop/FIFO/fifo_test_beh.prj work.fifo_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Zachary/Desktop/FIFO/fifo.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Desktop/FIFO/fifo_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Zachary/Desktop/FIFO/fifo_test.v" Line 10: Size mismatch in connection of port <fifo_inp_data>. Formal port size is 16-bit while actual signal size is 8-bit.
Completed static elaboration
Compiling module fifo
Compiling module fifo_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Zachary/Desktop/FIFO/fifo_test_isim_beh.exe
Fuse Memory Usage: 27424 KB
Fuse CPU Usage: 374 ms
