$date
	Sun Sep 22 09:37:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module module1 $end
$var wire 1 ! FN2 $end
$var wire 1 " FN1 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module np $end
$var wire 1 ! FN $end
$var wire 1 # a $end
$var wire 1 ' a1 $end
$var wire 1 ( a2 $end
$var wire 1 ) a3 $end
$var wire 1 * a4 $end
$var wire 1 $ b $end
$var wire 1 + b1 $end
$var wire 1 % c $end
$var wire 1 , c1 $end
$var wire 1 & d $end
$var wire 1 - d1 $end
$upscope $end
$scope module nr $end
$var wire 1 " FN $end
$var wire 1 # a $end
$var wire 1 . a1 $end
$var wire 1 / a2 $end
$var wire 1 0 a3 $end
$var wire 1 1 a4 $end
$var wire 1 $ b $end
$var wire 1 2 b1 $end
$var wire 1 % c $end
$var wire 1 3 c1 $end
$var wire 1 & d $end
$var wire 1 4 d1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
14
13
12
01
00
0/
1.
1-
1,
1+
0*
0)
1(
1'
0&
0%
0$
0#
1"
1!
$end
#10
0!
0"
1)
1*
1/
0-
04
1&
#20
1!
1"
0*
0/
1-
14
0,
03
0&
1%
#30
0!
0"
1*
1/
0-
04
1&
#40
1"
1!
0*
0/
0)
1-
14
1,
13
0+
02
0&
0%
1$
#50
0!
0"
1)
1*
1/
10
0-
04
1&
#60
1!
1"
0*
0/
00
1-
14
0,
03
0&
1%
#70
0!
0"
1*
1/
10
0-
04
1&
#80
1!
1"
0)
0(
00
1-
14
1,
13
1+
12
0'
0.
0/
0&
0%
0$
1#
#90
1)
0-
04
1&
#100
1-
14
0,
03
0&
1%
#110
0-
04
1&
#120
0)
1(
1-
14
1,
13
0+
02
0&
0%
1$
#130
0!
0"
1)
10
0-
04
1&
#140
00
11
1-
14
0,
03
0&
1%
#150
10
0-
04
1&
#160
