{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606930826231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606930826232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 14:40:26 2020 " "Processing started: Wed Dec 02 14:40:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606930826232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606930826232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606930826232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1606930826849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1606930826849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835960 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_EXT-Behavior " "Found design unit 1: MUX_EXT-Behavior" {  } { { "MUX_EXT.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/MUX_EXT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835965 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_EXT " "Found entity 1: MUX_EXT" {  } { { "MUX_EXT.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/MUX_EXT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegBank-Behavior " "Found design unit 1: RegBank-Behavior" {  } { { "RegBank.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/RegBank.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835969 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "RegBank.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/RegBank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-LogicFunc " "Found design unit 1: ULA-LogicFunc" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835974 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CACHE-Behavior " "Found design unit 1: CACHE-Behavior" {  } { { "CACHE.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CACHE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835978 ""} { "Info" "ISGN_ENTITY_NAME" "1 CACHE " "Found entity 1: CACHE" {  } { { "CACHE.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CACHE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-Behavior " "Found design unit 1: Controle-Behavior" {  } { { "Controle.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/Controle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX-Behavior " "Found design unit 1: ID_EX-Behavior" {  } { { "ID_EX.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ID_EX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835987 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ID_EX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_WB-Behavior " "Found design unit 1: EX_WB-Behavior" {  } { { "EX_WB.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/EX_WB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835992 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_WB " "Found entity 1: EX_WB" {  } { { "EX_WB.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/EX_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-Behavior " "Found design unit 1: IF_ID-Behavior" {  } { { "IF_ID.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/IF_ID.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835996 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/IF_ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930835996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930835996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavior " "Found design unit 1: CPU-Behavior" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930836001 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930836001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606930836001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606930836043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Overflow CPU.vhd(49) " "Verilog HDL or VHDL warning at CPU.vhd(49): object \"Overflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1606930836044 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout CPU.vhd(50) " "Verilog HDL or VHDL warning at CPU.vhd(50): object \"Cout\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1606930836044 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "CPU.vhd" "PC1" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836046 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn PC.vhd(25) " "VHDL Process Statement warning at PC.vhd(25): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address PC.vhd(34) " "VHDL Process Statement warning at PC.vhd(34): signal \"Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Add PC.vhd(34) " "VHDL Process Statement warning at PC.vhd(34): signal \"Add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Address PC.vhd(22) " "VHDL Process Statement warning at PC.vhd(22): inferring latch(es) for signal or variable \"Address\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[0\] PC.vhd(22) " "Inferred latch for \"Address\[0\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[1\] PC.vhd(22) " "Inferred latch for \"Address\[1\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[2\] PC.vhd(22) " "Inferred latch for \"Address\[2\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[3\] PC.vhd(22) " "Inferred latch for \"Address\[3\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[4\] PC.vhd(22) " "Inferred latch for \"Address\[4\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[5\] PC.vhd(22) " "Inferred latch for \"Address\[5\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[6\] PC.vhd(22) " "Inferred latch for \"Address\[6\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[7\] PC.vhd(22) " "Inferred latch for \"Address\[7\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[8\] PC.vhd(22) " "Inferred latch for \"Address\[8\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[9\] PC.vhd(22) " "Inferred latch for \"Address\[9\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[10\] PC.vhd(22) " "Inferred latch for \"Address\[10\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[11\] PC.vhd(22) " "Inferred latch for \"Address\[11\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[12\] PC.vhd(22) " "Inferred latch for \"Address\[12\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[13\] PC.vhd(22) " "Inferred latch for \"Address\[13\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836047 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[14\] PC.vhd(22) " "Inferred latch for \"Address\[14\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836048 "|CPU|PC:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[15\] PC.vhd(22) " "Inferred latch for \"Address\[15\]\" at PC.vhd(22)" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606930836048 "|CPU|PC:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CACHE CACHE:CACHE1 " "Elaborating entity \"CACHE\" for hierarchy \"CACHE:CACHE1\"" {  } { { "CPU.vhd" "CACHE1" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID1 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID1\"" {  } { { "CPU.vhd" "IF_ID1" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:UC1 " "Elaborating entity \"Controle\" for hierarchy \"Controle:UC1\"" {  } { { "CPU.vhd" "UC1" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836054 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn Controle.vhd(28) " "VHDL Process Statement warning at Controle.vhd(28): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/Controle.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836055 "|CPU|Controle:UC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank RegBank:RB " "Elaborating entity \"RegBank\" for hierarchy \"RegBank:RB\"" {  } { { "CPU.vhd" "RB" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_EXT MUX_EXT:MUX1 " "Elaborating entity \"MUX_EXT\" for hierarchy \"MUX_EXT:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:ID_EX1 " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:ID_EX1\"" {  } { { "CPU.vhd" "ID_EX1" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836063 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ULA.vhd(29) " "VHDL Process Statement warning at ULA.vhd(29): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836064 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ULA.vhd(29) " "VHDL Process Statement warning at ULA.vhd(29): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836064 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin ULA.vhd(29) " "VHDL Process Statement warning at ULA.vhd(29): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836064 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836064 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836064 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836064 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ULA.vhd(31) " "VHDL Process Statement warning at ULA.vhd(31): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ULA.vhd(31) " "VHDL Process Statement warning at ULA.vhd(31): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ULA.vhd(32) " "VHDL Process Statement warning at ULA.vhd(32): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ULA.vhd(32) " "VHDL Process Statement warning at ULA.vhd(32): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ULA.vhd(33) " "VHDL Process Statement warning at ULA.vhd(33): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ULA.vhd(33) " "VHDL Process Statement warning at ULA.vhd(33): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum2 ULA.vhd(34) " "VHDL Process Statement warning at ULA.vhd(34): signal \"Sum2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum2 ULA.vhd(35) " "VHDL Process Statement warning at ULA.vhd(35): signal \"Sum2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ULA.vhd(35) " "VHDL Process Statement warning at ULA.vhd(35): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ULA.vhd(35) " "VHDL Process Statement warning at ULA.vhd(35): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum1 ULA.vhd(35) " "VHDL Process Statement warning at ULA.vhd(35): signal \"Sum1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/ULA.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1606930836065 "|CPU|ULA:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_WB EX_WB:EX_WB1 " "Elaborating entity \"EX_WB\" for hierarchy \"EX_WB:EX_WB1\"" {  } { { "CPU.vhd" "EX_WB1" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU2/CPU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930836119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606930836281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 14:40:36 2020 " "Processing ended: Wed Dec 02 14:40:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606930836281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606930836281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606930836281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606930836281 ""}
