Bench	PID		time	Instr Ret	Unh Clk Cycles	l2 trans reqs	l1lines	l2lines	Per Core bw	Power	Power2	Power3	bandwidth	 	IPC	MEM INTENSIITY	L2->L1 BW (MB)	L3->L2 BW (MB)	MM->L3 BW (MB)	L2 REUSE	L3 REUSE
jacLR_doitgen_STANDARD
	53805		 12978   	5181574979.53	8975889807.46	5926373.07	235201597.76	157072562.84	152496584.92	0	0	97.00	0	0	.57	5926373.07	15.07	10.06	9.77	1.50	1.03
	53807		 15425   	12382085162.61	7737669500.38	65485.66	1551196400.77	5137394.94	4324447.61	42.50	0	97.00	0	0	1.60	65485.66	111.91	.36	.30	312.63	1.21
	53825		  2274   	3923471533.66	6813230148.33	4381838.33	175972602.00	117171696.33	113968634.00	0	0	97.00	0	0	.57	4381838.33	15.00	9.99	9.72	1.50	1.03
stream_d0_doitgen_STANDARD
	54968		  7142   	5478770012.87	7525859610.00	188588.37	160188460.62	160451878.62	155840987.75	0	0	97.00	0	0	.64	188588.37	10.23	10.24	9.95	.91	3.13
	54970		 15186   	11715303052.15	7221014624.68	63212.00	1471214414.10	4899485.21	4063856.42	39.15	0	97.00	0	0	0	63212.00	104.54	.34	.28	304.37	1.13
	54989		  7064   	5476495344.37	7505585581.12	125888.87	160187408.25	160462192.12	155857257.87	0	0	97.00	0	0	.64	125888.87	10.23	10.24	9.95	.92	2.37
	54994		  2076   	5845493246.00	7886147795.00	98338.00	161053709.00	162704212.00	152752460.00	35.00	0	65.00	0	0	.74	98338.00	9.94	10.04	9.42	.99	1.07
