
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002441                       # Number of seconds simulated (Second)
simTicks                                   2441001728                       # Number of ticks simulated (Tick)
finalTick                                  2441001728                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.64                       # Real time elapsed on the host (Second)
hostTickRate                                 52341736                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     729020                       # Number of bytes of host memory used (Byte)
simInsts                                      9773767                       # Number of instructions simulated (Count)
simOps                                       22101016                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   209576                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     473905                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           256                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          9535164                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.975587                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.025023                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        23464591                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      723                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       22936198                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3620                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1364292                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3026666                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9301497                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.465861                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.572256                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3445981     37.05%     37.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    929154      9.99%     47.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1179312     12.68%     59.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    532225      5.72%     65.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    948185     10.19%     75.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    703280      7.56%     83.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    660262      7.10%     90.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    443751      4.77%     95.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    459347      4.94%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9301497                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   54874     13.84%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     13      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     13.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    109      0.03%     13.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     13.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    113      0.03%     13.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    29      0.01%     13.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     13.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     13.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     13.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   46      0.01%     13.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     13.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     13.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     13.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd              1283      0.32%     14.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     14.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     14.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     14.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     14.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     14.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult           166031     41.87%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  12892      3.25%     59.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7731      1.95%     61.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            153159     38.62%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              272      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        41135      0.18%      0.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      11314969     49.33%     49.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           50      0.00%     49.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40598      0.18%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        24024      0.10%     49.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     49.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1282      0.01%     49.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     49.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     49.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     49.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     49.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6761      0.03%     49.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        13849      0.06%     49.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14049      0.06%     49.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        13695      0.06%     50.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     50.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1997      0.01%     50.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     50.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     50.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      2097152      9.14%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      2097279      9.14%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       591215      2.58%     70.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       219438      0.96%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      4297122     18.74%     90.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2161582      9.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       22936198                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.405433                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              396552                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.017289                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 33754015                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                13775840                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        12070591                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  21820050                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 11053901                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10680315                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12221181                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     11070434                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     97277                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1389                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          233667                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4920609                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2431459                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        14129                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         7608                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1624750                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1554550                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             32820                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1382018                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8280                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1378461                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997426                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13808                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           11022                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4877                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6145                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1265                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1358964                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             705                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             32626                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9119483                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.423494                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.255993                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4706066     51.60%     51.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          932067     10.22%     61.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          433958      4.76%     66.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          403680      4.43%     71.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          443356      4.86%     75.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           44665      0.49%     76.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           25248      0.28%     76.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          101788      1.12%     77.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2028655     22.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9119483                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           2                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 11270                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        30430      0.14%      0.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     10712745     48.47%     48.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           40      0.00%     48.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        37873      0.17%     48.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        22053      0.10%     48.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     48.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     48.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     48.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     48.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     48.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     48.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6090      0.03%     48.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        11411      0.05%     48.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     48.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        12010      0.05%     49.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        11755      0.05%     49.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     49.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          798      0.00%     49.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      2097152      9.49%     58.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            1      0.00%     58.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      2097152      9.49%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     68.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       494059      2.24%     70.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       180242      0.82%     71.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4226038     19.12%     90.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2159919      9.77%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     22101016                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2028655                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              9773767                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               22101016                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        9773767                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         22101016                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.975587                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.025023                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            7060258                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           10665341                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          17789124                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4720097                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2340161                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        30430      0.14%      0.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     10712745     48.47%     48.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           40      0.00%     48.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        37873      0.17%     48.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        22053      0.10%     48.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     48.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1248      0.01%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6090      0.03%     48.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        11411      0.05%     48.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     48.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        12010      0.05%     49.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        11755      0.05%     49.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     49.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          798      0.00%     49.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     49.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      2097152      9.49%     58.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            1      0.00%     58.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      2097152      9.49%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       494059      2.24%     70.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       180242      0.82%     71.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      4226038     19.12%     90.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2159919      9.77%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     22101016                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1430790                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1413954                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        16647                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1386030                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        44571                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        11270                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        11266                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  1209238                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4926712                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1229611                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1902661                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  33275                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1333393                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1217                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               23929689                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5984                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            22838921                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          1465864                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         4880414                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        2378224                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.395231                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        7754775                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       6307022                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       14895017                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       8576199                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      25741746                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      9048486                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           7258638                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     10229266                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          702                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1397146                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8922316                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   68932                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1037                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7048                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    252008                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4523                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9301497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.656809                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.383476                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5068807     54.49%     54.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   446642      4.80%     59.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   284988      3.06%     62.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   261704      2.81%     65.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   291826      3.14%     68.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   294255      3.16%     71.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   337261      3.63%     75.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   279686      3.01%     78.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2036328     21.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9301497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              11098725                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.163978                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1624750                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.170396                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       336535                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     33275                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1253244                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   653446                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               23465314                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1249                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4920609                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2431459                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   713                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      7911                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   642667                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            138                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          23829                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11416                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                35245                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 22825467                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                22750906                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  18221887                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  30332073                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.386000                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.600747                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4096                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       50898                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  200512                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  162                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 138                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  91298                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   17                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    675                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4720097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.026238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.807225                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3817440     80.88%     80.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               872042     18.48%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  190      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  475      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  262      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  225      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  839      0.02%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   87      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   52      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   86      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 85      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 60      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                113      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                119      0.00%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                391      0.01%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                486      0.01%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                888      0.02%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1741      0.04%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3196      0.07%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              12438      0.26%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                988      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                568      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                314      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                270      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1150      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               2876      0.06%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                273      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                123      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                103      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                262      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1955      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4720097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4878845                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2378242                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      4576                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       357                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  253086                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1386                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  33275                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1411741                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2135828                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14300                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2920706                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2785647                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               23718858                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 11228                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 203744                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  20029                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2404815                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              32                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            36611690                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    78724818                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 27071872                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  15306614                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33770153                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2841528                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     771                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 741                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5905689                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         30543840                       # The number of ROB reads (Count)
system.cpu.rob.writes                        47102310                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9773767                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   22101016                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    67                       # Number of system calls (Count)
system.dcache.demandHits::cpu.data            5938695                       # number of demand (read+write) hits (Count)
system.dcache.demandHits::total               5938695                       # number of demand (read+write) hits (Count)
system.dcache.overallHits::cpu.data           5938695                       # number of overall hits (Count)
system.dcache.overallHits::total              5938695                       # number of overall hits (Count)
system.dcache.demandMisses::cpu.data          1226379                       # number of demand (read+write) misses (Count)
system.dcache.demandMisses::total             1226379                       # number of demand (read+write) misses (Count)
system.dcache.overallMisses::cpu.data         1226379                       # number of overall misses (Count)
system.dcache.overallMisses::total            1226379                       # number of overall misses (Count)
system.dcache.demandMissLatency::cpu.data   5313891581                       # number of demand (read+write) miss ticks (Tick)
system.dcache.demandMissLatency::total     5313891581                       # number of demand (read+write) miss ticks (Tick)
system.dcache.overallMissLatency::cpu.data   5313891581                       # number of overall miss ticks (Tick)
system.dcache.overallMissLatency::total    5313891581                       # number of overall miss ticks (Tick)
system.dcache.demandAccesses::cpu.data        7165074                       # number of demand (read+write) accesses (Count)
system.dcache.demandAccesses::total           7165074                       # number of demand (read+write) accesses (Count)
system.dcache.overallAccesses::cpu.data       7165074                       # number of overall (read+write) accesses (Count)
system.dcache.overallAccesses::total          7165074                       # number of overall (read+write) accesses (Count)
system.dcache.demandMissRate::cpu.data       0.171161                       # miss rate for demand accesses (Ratio)
system.dcache.demandMissRate::total          0.171161                       # miss rate for demand accesses (Ratio)
system.dcache.overallMissRate::cpu.data      0.171161                       # miss rate for overall accesses (Ratio)
system.dcache.overallMissRate::total         0.171161                       # miss rate for overall accesses (Ratio)
system.dcache.demandAvgMissLatency::cpu.data  4332.992966                       # average overall miss latency in ticks ((Tick/Count))
system.dcache.demandAvgMissLatency::total  4332.992966                       # average overall miss latency in ticks ((Tick/Count))
system.dcache.overallAvgMissLatency::cpu.data  4332.992966                       # average overall miss latency ((Tick/Count))
system.dcache.overallAvgMissLatency::total  4332.992966                       # average overall miss latency ((Tick/Count))
system.dcache.blockedCycles::no_mshrs           42747                       # number of cycles access was blocked (Cycle)
system.dcache.blockedCycles::no_targets            42                       # number of cycles access was blocked (Cycle)
system.dcache.blockedCauses::no_mshrs             947                       # number of times access was blocked (Count)
system.dcache.blockedCauses::no_targets             1                       # number of times access was blocked (Count)
system.dcache.avgBlocked::no_mshrs          45.139388                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcache.avgBlocked::no_targets               42                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcache.writebacks::writebacks           276225                       # number of writebacks (Count)
system.dcache.writebacks::total                276225                       # number of writebacks (Count)
system.dcache.demandMshrHits::cpu.data         935788                       # number of demand (read+write) MSHR hits (Count)
system.dcache.demandMshrHits::total            935788                       # number of demand (read+write) MSHR hits (Count)
system.dcache.overallMshrHits::cpu.data        935788                       # number of overall MSHR hits (Count)
system.dcache.overallMshrHits::total           935788                       # number of overall MSHR hits (Count)
system.dcache.demandMshrMisses::cpu.data       290591                       # number of demand (read+write) MSHR misses (Count)
system.dcache.demandMshrMisses::total          290591                       # number of demand (read+write) MSHR misses (Count)
system.dcache.overallMshrMisses::cpu.data       290591                       # number of overall MSHR misses (Count)
system.dcache.overallMshrMisses::total         290591                       # number of overall MSHR misses (Count)
system.dcache.demandMshrMissLatency::cpu.data   1561617149                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcache.demandMshrMissLatency::total   1561617149                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcache.overallMshrMissLatency::cpu.data   1561617149                       # number of overall MSHR miss ticks (Tick)
system.dcache.overallMshrMissLatency::total   1561617149                       # number of overall MSHR miss ticks (Tick)
system.dcache.demandMshrMissRate::cpu.data     0.040557                       # mshr miss ratio for demand accesses (Ratio)
system.dcache.demandMshrMissRate::total      0.040557                       # mshr miss ratio for demand accesses (Ratio)
system.dcache.overallMshrMissRate::cpu.data     0.040557                       # mshr miss ratio for overall accesses (Ratio)
system.dcache.overallMshrMissRate::total     0.040557                       # mshr miss ratio for overall accesses (Ratio)
system.dcache.demandAvgMshrMissLatency::cpu.data  5373.935012                       # average overall mshr miss latency ((Tick/Count))
system.dcache.demandAvgMshrMissLatency::total  5373.935012                       # average overall mshr miss latency ((Tick/Count))
system.dcache.overallAvgMshrMissLatency::cpu.data  5373.935012                       # average overall mshr miss latency ((Tick/Count))
system.dcache.overallAvgMshrMissLatency::total  5373.935012                       # average overall mshr miss latency ((Tick/Count))
system.dcache.replacements                     290035                       # number of replacements (Count)
system.dcache.LockedRMWReadReq.misses::cpu.data            1                       # number of LockedRMWReadReq misses (Count)
system.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.dcache.LockedRMWReadReq.missLatency::cpu.data        16384                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcache.LockedRMWReadReq.missLatency::total        16384                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcache.LockedRMWReadReq.accesses::cpu.data            1                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcache.LockedRMWReadReq.accesses::total            1                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcache.LockedRMWReadReq.missRate::cpu.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        16384                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcache.LockedRMWReadReq.avgMissLatency::total        16384                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data        33280                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcache.LockedRMWReadReq.mshrMissLatency::total        33280                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcache.LockedRMWReadReq.mshrMissRate::cpu.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        33280                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcache.LockedRMWReadReq.avgMshrMissLatency::total        33280                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcache.LockedRMWWriteReq.hits::cpu.data            1                       # number of LockedRMWWriteReq hits (Count)
system.dcache.LockedRMWWriteReq.hits::total            1                       # number of LockedRMWWriteReq hits (Count)
system.dcache.LockedRMWWriteReq.accesses::cpu.data            1                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcache.LockedRMWWriteReq.accesses::total            1                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcache.ReadReq.hits::cpu.data          3607162                       # number of ReadReq hits (Count)
system.dcache.ReadReq.hits::total             3607162                       # number of ReadReq hits (Count)
system.dcache.ReadReq.misses::cpu.data        1217740                       # number of ReadReq misses (Count)
system.dcache.ReadReq.misses::total           1217740                       # number of ReadReq misses (Count)
system.dcache.ReadReq.missLatency::cpu.data   4903212032                       # number of ReadReq miss ticks (Tick)
system.dcache.ReadReq.missLatency::total   4903212032                       # number of ReadReq miss ticks (Tick)
system.dcache.ReadReq.accesses::cpu.data      4824902                       # number of ReadReq accesses(hits+misses) (Count)
system.dcache.ReadReq.accesses::total         4824902                       # number of ReadReq accesses(hits+misses) (Count)
system.dcache.ReadReq.missRate::cpu.data     0.252386                       # miss rate for ReadReq accesses (Ratio)
system.dcache.ReadReq.missRate::total        0.252386                       # miss rate for ReadReq accesses (Ratio)
system.dcache.ReadReq.avgMissLatency::cpu.data  4026.485154                       # average ReadReq miss latency ((Tick/Count))
system.dcache.ReadReq.avgMissLatency::total  4026.485154                       # average ReadReq miss latency ((Tick/Count))
system.dcache.ReadReq.mshrHits::cpu.data       935778                       # number of ReadReq MSHR hits (Count)
system.dcache.ReadReq.mshrHits::total          935778                       # number of ReadReq MSHR hits (Count)
system.dcache.ReadReq.mshrMisses::cpu.data       281962                       # number of ReadReq MSHR misses (Count)
system.dcache.ReadReq.mshrMisses::total        281962                       # number of ReadReq MSHR misses (Count)
system.dcache.ReadReq.mshrMissLatency::cpu.data   1155741696                       # number of ReadReq MSHR miss ticks (Tick)
system.dcache.ReadReq.mshrMissLatency::total   1155741696                       # number of ReadReq MSHR miss ticks (Tick)
system.dcache.ReadReq.mshrMissRate::cpu.data     0.058439                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcache.ReadReq.mshrMissRate::total     0.058439                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcache.ReadReq.avgMshrMissLatency::cpu.data  4098.927146                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcache.ReadReq.avgMshrMissLatency::total  4098.927146                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcache.WriteReq.hits::cpu.data         2331533                       # number of WriteReq hits (Count)
system.dcache.WriteReq.hits::total            2331533                       # number of WriteReq hits (Count)
system.dcache.WriteReq.misses::cpu.data          8639                       # number of WriteReq misses (Count)
system.dcache.WriteReq.misses::total             8639                       # number of WriteReq misses (Count)
system.dcache.WriteReq.missLatency::cpu.data    410679549                       # number of WriteReq miss ticks (Tick)
system.dcache.WriteReq.missLatency::total    410679549                       # number of WriteReq miss ticks (Tick)
system.dcache.WriteReq.accesses::cpu.data      2340172                       # number of WriteReq accesses(hits+misses) (Count)
system.dcache.WriteReq.accesses::total        2340172                       # number of WriteReq accesses(hits+misses) (Count)
system.dcache.WriteReq.missRate::cpu.data     0.003692                       # miss rate for WriteReq accesses (Ratio)
system.dcache.WriteReq.missRate::total       0.003692                       # miss rate for WriteReq accesses (Ratio)
system.dcache.WriteReq.avgMissLatency::cpu.data 47537.857275                       # average WriteReq miss latency ((Tick/Count))
system.dcache.WriteReq.avgMissLatency::total 47537.857275                       # average WriteReq miss latency ((Tick/Count))
system.dcache.WriteReq.mshrHits::cpu.data           10                       # number of WriteReq MSHR hits (Count)
system.dcache.WriteReq.mshrHits::total             10                       # number of WriteReq MSHR hits (Count)
system.dcache.WriteReq.mshrMisses::cpu.data         8629                       # number of WriteReq MSHR misses (Count)
system.dcache.WriteReq.mshrMisses::total         8629                       # number of WriteReq MSHR misses (Count)
system.dcache.WriteReq.mshrMissLatency::cpu.data    405875453                       # number of WriteReq MSHR miss ticks (Tick)
system.dcache.WriteReq.mshrMissLatency::total    405875453                       # number of WriteReq MSHR miss ticks (Tick)
system.dcache.WriteReq.mshrMissRate::cpu.data     0.003687                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcache.WriteReq.mshrMissRate::total     0.003687                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcache.WriteReq.avgMshrMissLatency::cpu.data 47036.209642                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcache.WriteReq.avgMshrMissLatency::total 47036.209642                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.dcache.tags.tagsInUse               507.869974                       # Average ticks per tags in use ((Tick/Count))
system.dcache.tags.totalRefs                  6229291                       # Total number of references to valid blocks. (Count)
system.dcache.tags.sampledRefs                 290547                       # Sample count of references to valid blocks. (Count)
system.dcache.tags.avgRefs                  21.439874                       # Average number of references to valid blocks. ((Count/Count))
system.dcache.tags.warmupTick                  139776                       # The tick when the warmup percentage was hit. (Tick)
system.dcache.tags.occupancies::cpu.data   507.869974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.dcache.tags.avgOccs::cpu.data         0.991934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcache.tags.avgOccs::total            0.991934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.dcache.tags.ageTaskId_1024::0              217                       # Occupied blocks per task id, per block age (Count)
system.dcache.tags.ageTaskId_1024::1              295                       # Occupied blocks per task id, per block age (Count)
system.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.dcache.tags.tagAccesses               57611155                       # Number of tag accesses (Count)
system.dcache.tags.dataAccesses              57611155                       # Number of data accesses (Count)
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.icache.demandHits::cpu.inst             248995                       # number of demand (read+write) hits (Count)
system.icache.demandHits::total                248995                       # number of demand (read+write) hits (Count)
system.icache.overallHits::cpu.inst            248995                       # number of overall hits (Count)
system.icache.overallHits::total               248995                       # number of overall hits (Count)
system.icache.demandMisses::cpu.inst             3012                       # number of demand (read+write) misses (Count)
system.icache.demandMisses::total                3012                       # number of demand (read+write) misses (Count)
system.icache.overallMisses::cpu.inst            3012                       # number of overall misses (Count)
system.icache.overallMisses::total               3012                       # number of overall misses (Count)
system.icache.demandMissLatency::cpu.inst    153622783                       # number of demand (read+write) miss ticks (Tick)
system.icache.demandMissLatency::total      153622783                       # number of demand (read+write) miss ticks (Tick)
system.icache.overallMissLatency::cpu.inst    153622783                       # number of overall miss ticks (Tick)
system.icache.overallMissLatency::total     153622783                       # number of overall miss ticks (Tick)
system.icache.demandAccesses::cpu.inst         252007                       # number of demand (read+write) accesses (Count)
system.icache.demandAccesses::total            252007                       # number of demand (read+write) accesses (Count)
system.icache.overallAccesses::cpu.inst        252007                       # number of overall (read+write) accesses (Count)
system.icache.overallAccesses::total           252007                       # number of overall (read+write) accesses (Count)
system.icache.demandMissRate::cpu.inst       0.011952                       # miss rate for demand accesses (Ratio)
system.icache.demandMissRate::total          0.011952                       # miss rate for demand accesses (Ratio)
system.icache.overallMissRate::cpu.inst      0.011952                       # miss rate for overall accesses (Ratio)
system.icache.overallMissRate::total         0.011952                       # miss rate for overall accesses (Ratio)
system.icache.demandAvgMissLatency::cpu.inst 51003.580013                       # average overall miss latency in ticks ((Tick/Count))
system.icache.demandAvgMissLatency::total 51003.580013                       # average overall miss latency in ticks ((Tick/Count))
system.icache.overallAvgMissLatency::cpu.inst 51003.580013                       # average overall miss latency ((Tick/Count))
system.icache.overallAvgMissLatency::total 51003.580013                       # average overall miss latency ((Tick/Count))
system.icache.blockedCycles::no_mshrs             916                       # number of cycles access was blocked (Cycle)
system.icache.blockedCycles::no_targets             0                       # number of cycles access was blocked (Cycle)
system.icache.blockedCauses::no_mshrs              16                       # number of times access was blocked (Count)
system.icache.blockedCauses::no_targets             0                       # number of times access was blocked (Count)
system.icache.avgBlocked::no_mshrs          57.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.icache.avgBlocked::no_targets              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icache.writebacks::writebacks             1801                       # number of writebacks (Count)
system.icache.writebacks::total                  1801                       # number of writebacks (Count)
system.icache.demandMshrHits::cpu.inst            696                       # number of demand (read+write) MSHR hits (Count)
system.icache.demandMshrHits::total               696                       # number of demand (read+write) MSHR hits (Count)
system.icache.overallMshrHits::cpu.inst           696                       # number of overall MSHR hits (Count)
system.icache.overallMshrHits::total              696                       # number of overall MSHR hits (Count)
system.icache.demandMshrMisses::cpu.inst         2316                       # number of demand (read+write) MSHR misses (Count)
system.icache.demandMshrMisses::total            2316                       # number of demand (read+write) MSHR misses (Count)
system.icache.overallMshrMisses::cpu.inst         2316                       # number of overall MSHR misses (Count)
system.icache.overallMshrMisses::total           2316                       # number of overall MSHR misses (Count)
system.icache.demandMshrMissLatency::cpu.inst    119570431                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icache.demandMshrMissLatency::total    119570431                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icache.overallMshrMissLatency::cpu.inst    119570431                       # number of overall MSHR miss ticks (Tick)
system.icache.overallMshrMissLatency::total    119570431                       # number of overall MSHR miss ticks (Tick)
system.icache.demandMshrMissRate::cpu.inst     0.009190                       # mshr miss ratio for demand accesses (Ratio)
system.icache.demandMshrMissRate::total      0.009190                       # mshr miss ratio for demand accesses (Ratio)
system.icache.overallMshrMissRate::cpu.inst     0.009190                       # mshr miss ratio for overall accesses (Ratio)
system.icache.overallMshrMissRate::total     0.009190                       # mshr miss ratio for overall accesses (Ratio)
system.icache.demandAvgMshrMissLatency::cpu.inst 51627.992660                       # average overall mshr miss latency ((Tick/Count))
system.icache.demandAvgMshrMissLatency::total 51627.992660                       # average overall mshr miss latency ((Tick/Count))
system.icache.overallAvgMshrMissLatency::cpu.inst 51627.992660                       # average overall mshr miss latency ((Tick/Count))
system.icache.overallAvgMshrMissLatency::total 51627.992660                       # average overall mshr miss latency ((Tick/Count))
system.icache.replacements                       1801                       # number of replacements (Count)
system.icache.ReadReq.hits::cpu.inst           248995                       # number of ReadReq hits (Count)
system.icache.ReadReq.hits::total              248995                       # number of ReadReq hits (Count)
system.icache.ReadReq.misses::cpu.inst           3012                       # number of ReadReq misses (Count)
system.icache.ReadReq.misses::total              3012                       # number of ReadReq misses (Count)
system.icache.ReadReq.missLatency::cpu.inst    153622783                       # number of ReadReq miss ticks (Tick)
system.icache.ReadReq.missLatency::total    153622783                       # number of ReadReq miss ticks (Tick)
system.icache.ReadReq.accesses::cpu.inst       252007                       # number of ReadReq accesses(hits+misses) (Count)
system.icache.ReadReq.accesses::total          252007                       # number of ReadReq accesses(hits+misses) (Count)
system.icache.ReadReq.missRate::cpu.inst     0.011952                       # miss rate for ReadReq accesses (Ratio)
system.icache.ReadReq.missRate::total        0.011952                       # miss rate for ReadReq accesses (Ratio)
system.icache.ReadReq.avgMissLatency::cpu.inst 51003.580013                       # average ReadReq miss latency ((Tick/Count))
system.icache.ReadReq.avgMissLatency::total 51003.580013                       # average ReadReq miss latency ((Tick/Count))
system.icache.ReadReq.mshrHits::cpu.inst          696                       # number of ReadReq MSHR hits (Count)
system.icache.ReadReq.mshrHits::total             696                       # number of ReadReq MSHR hits (Count)
system.icache.ReadReq.mshrMisses::cpu.inst         2316                       # number of ReadReq MSHR misses (Count)
system.icache.ReadReq.mshrMisses::total          2316                       # number of ReadReq MSHR misses (Count)
system.icache.ReadReq.mshrMissLatency::cpu.inst    119570431                       # number of ReadReq MSHR miss ticks (Tick)
system.icache.ReadReq.mshrMissLatency::total    119570431                       # number of ReadReq MSHR miss ticks (Tick)
system.icache.ReadReq.mshrMissRate::cpu.inst     0.009190                       # mshr miss rate for ReadReq accesses (Ratio)
system.icache.ReadReq.mshrMissRate::total     0.009190                       # mshr miss rate for ReadReq accesses (Ratio)
system.icache.ReadReq.avgMshrMissLatency::cpu.inst 51627.992660                       # average ReadReq mshr miss latency ((Tick/Count))
system.icache.ReadReq.avgMshrMissLatency::total 51627.992660                       # average ReadReq mshr miss latency ((Tick/Count))
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.icache.tags.tagsInUse               508.797027                       # Average ticks per tags in use ((Tick/Count))
system.icache.tags.totalRefs                   251310                       # Total number of references to valid blocks. (Count)
system.icache.tags.sampledRefs                   2315                       # Sample count of references to valid blocks. (Count)
system.icache.tags.avgRefs                 108.557235                       # Average number of references to valid blocks. ((Count/Count))
system.icache.tags.warmupTick                   72960                       # The tick when the warmup percentage was hit. (Tick)
system.icache.tags.occupancies::cpu.inst   508.797027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.icache.tags.avgOccs::cpu.inst         0.993744                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icache.tags.avgOccs::total            0.993744                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.icache.tags.ageTaskId_1024::0              202                       # Occupied blocks per task id, per block age (Count)
system.icache.tags.ageTaskId_1024::1              193                       # Occupied blocks per task id, per block age (Count)
system.icache.tags.ageTaskId_1024::3              117                       # Occupied blocks per task id, per block age (Count)
system.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.icache.tags.tagAccesses                2018371                       # Number of tag accesses (Count)
system.icache.tags.dataAccesses               2018371                       # Number of data accesses (Count)
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp               284277                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         278072                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1801                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              23357                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 45                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                45                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                8585                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               8585                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             2316                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          281962                       # Transaction distribution (Count)
system.l2bus.pktCount_system.icache.mem_side_port::system.l2cache.cpu_side_port         6428                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.dcache.mem_side_port::system.l2cache.cpu_side_port       871219                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   877647                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.icache.mem_side_port::system.l2cache.cpu_side_port       263168                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.dcache.mem_side_port::system.l2cache.cpu_side_port     36273408                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  36536576                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             11398                       # Total snoops (Count)
system.l2bus.snoopTraffic                      118464                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              304302                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.002488                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.049814                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    303545     99.75%     99.75% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       757      0.25%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                304302                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            292043776                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1778940                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           223151616                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          584744                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       291883                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               746                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               165                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            273765                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               273930                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              165                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           273765                       # number of overall hits (Count)
system.l2cache.overallHits::total              273930                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2147                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           16782                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              18929                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2147                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          16782                       # number of overall misses (Count)
system.l2cache.overallMisses::total             18929                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    117499136                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    907202304                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1024701440                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    117499136                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    907202304                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1024701440                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2312                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        290547                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           292859                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2312                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       290547                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          292859                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.928633                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.057760                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.064635                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.928633                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.057760                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.064635                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 54727.124360                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 54058.056489                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 54133.944741                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 54727.124360                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 54058.056489                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 54133.944741                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1847                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1847                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2147                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        16782                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          18929                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2147                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        16782                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         18929                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    114752256                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    885721344                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   1000473600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    114752256                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    885721344                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   1000473600                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.928633                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.057760                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.064635                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.928633                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.057760                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.064635                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 53447.720540                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 52778.056489                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 52854.012362                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 53447.720540                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 52778.056489                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 52854.012362                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     11394                       # number of replacements (Count)
system.l2cache.ReadCleanReq.hits::cpu.inst          165                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           165                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst         2147                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total         2147                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst    117499136                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total    117499136                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         2312                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         2312                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.928633                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.928633                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 54727.124360                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 54727.124360                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst         2147                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total         2147                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    114752256                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total    114752256                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.928633                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.928633                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 53447.720540                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 53447.720540                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           967                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              967                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         7618                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           7618                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    397567744                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    397567744                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         8585                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         8585                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.887362                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.887362                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 52187.942242                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 52187.942242                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         7618                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         7618                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    387816704                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    387816704                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.887362                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.887362                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 50907.942242                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 50907.942242                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data       272798                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       272798                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         9164                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         9164                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data    509634560                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    509634560                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data       281962                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       281962                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.032501                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.032501                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 55612.675687                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 55612.675687                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         9164                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         9164                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    497904640                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    497904640                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.032501                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.032501                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 54332.675687                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 54332.675687                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data           45                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total              45                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           45                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           45                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1798                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1798                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1798                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1798                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       276225                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       276225                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       276225                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       276225                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             7435.208160                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  584736                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 19586                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 29.854794                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71424                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    87.124468                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   559.693265                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  6788.390427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.010635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.068322                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.828661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.907618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             389                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             720                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            7083                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               9375378                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              9375378                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp                11310                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty           1847                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict               8801                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                7618                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp               7618                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq           11310                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port        48504                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      1329600                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                                 0                       # Total snoops (Count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples               18928                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                     18928    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total                 18928                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy              8517120                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy            14536704                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests           29576                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests        10648                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                71                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data               678                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                  749                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst               71                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data              678                       # number of overall hits (Count)
system.l3cache.overallHits::total                 749                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            2075                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data           16104                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total              18179                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           2075                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data          16104                       # number of overall misses (Count)
system.l3cache.overallMisses::total             18179                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    110041344                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    847455488                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total     957496832                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    110041344                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    847455488                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total    957496832                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          2146                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data         16782                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total            18928                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         2146                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data        16782                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total           18928                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.966915                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.959600                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.960429                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.966915                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.959600                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.960429                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 53031.973012                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 52623.912568                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 52670.489686                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 53031.973012                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 52623.912568                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 52670.489686                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.demandMshrMisses::cpu.inst         2075                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data        16104                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total          18179                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         2075                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data        16104                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total         18179                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    104729344                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    806229248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total    910958592                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    104729344                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    806229248                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total    910958592                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.966915                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.959600                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.960429                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.966915                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.959600                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.960429                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 50471.973012                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 50063.912568                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 50110.489686                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 50471.973012                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 50063.912568                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 50110.489686                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                         0                       # number of replacements (Count)
system.l3cache.ReadExReq.hits::cpu.data            91                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total               91                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         7527                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           7527                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    373069568                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    373069568                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         7618                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         7618                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.988055                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.988055                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 49564.178026                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 49564.178026                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         7527                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         7527                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    353800448                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    353800448                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.988055                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.988055                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 47004.178026                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 47004.178026                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst           71                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data          587                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total          658                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         2075                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         8577                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total        10652                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    110041344                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    474385920                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    584427264                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         2146                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data         9164                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total        11310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.966915                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.935945                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.941821                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 53031.973012                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 55309.073102                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 54865.496057                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         2075                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         8577                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total        10652                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    104729344                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data    452428800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    557158144                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.966915                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.935945                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.941821                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 50471.973012                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 52749.073102                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 52305.496057                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks         1847                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total         1847                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks         1847                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total         1847                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            13636.777850                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                   29576                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                 18179                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.626932                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  68608                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu.inst  1433.595456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 12203.182395                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.043750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.372412                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.416161                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        18179                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0             162                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             291                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3           17726                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024     0.554779                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses                491395                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses               491395                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples      2075.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     16104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000764074                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                36914                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        18179                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      18179                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  18179                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    15027                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2348                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      634                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      160                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1163456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               476630551.57001507                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2440949248                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      134273.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       132800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1030656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 54403894.301544710994                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 422226657.268470406532                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2075                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        16104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     51815048                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    395494456                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     24971.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24558.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       132800                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1030656                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1163456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       132800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       132800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2075                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         16104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            18179                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        54403894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       422226657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          476630552                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     54403894                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       54403894                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       54403894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      422226657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         476630552                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 18179                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           595                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           677                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           705                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           622                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           741                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           628                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          642                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16          510                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17          531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18          389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19          490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20          467                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21          576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22          579                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23          546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24          620                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25          718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26          737                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27          610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28          484                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29          466                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30          581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31          409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                129322436                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               60572428                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           447309504                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7113.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            24605.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                14914                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3249                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   357.052632                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   199.705093                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   373.153886                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1155     35.55%     35.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          763     23.48%     59.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          280      8.62%     67.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          141      4.34%     71.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           93      2.86%     74.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           89      2.74%     77.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           55      1.69%     79.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           54      1.66%     80.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          619     19.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3249                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1163456                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               476.630552                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                82.04                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     3073530.096000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     5401186.660800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    25964314.118400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 211542787.024801                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 497389474.595996                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 453367700.352002                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1196738992.847999                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    490.265525                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1380847778                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    109550000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    950603950                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     2017832.544000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     3542980.240800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    23898908.611200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 211542787.024801                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 466765471.099196                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 474509144.390402                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1182277123.910398                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    484.340961                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1446701584                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    109550000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    884750144                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10652                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7527                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7527                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          10652                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port        36358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total        36358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   36358                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port      1163456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total      1163456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1163456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              18179                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    18179    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                18179                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2441001728                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4653824                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           25607904                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          18179                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
