
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list dff.v reg_16.v rf.v rf_bypass.v  ]
dff.v reg_16.v rf.v rf_bypass.v
set my_toplevel rf_bypass
rf_bypass
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./reg_16.v
Compiling source file ./rf.v
Compiling source file ./rf_bypass.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (rf_bypass)
Elaborated 1 design.
Current design is now 'rf_bypass'.
Information: Building the design 'rf'. (HDL-193)
Warning:  ./rf.v:43: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./rf.v:94: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./rf.v:147: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 41 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 92 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 145 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           147            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rf line 145 in file
		'./rf.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     reg_in_reg      | Latch |  128  |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (rf)
Information: Building the design 'reg_16'. (HDL-193)
Presto compilation completed successfully. (reg_16)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'rf_bypass'.
{rf_bypass}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : rf_bypass
Version: Q-2019.12-SP3
Date   : Thu Oct 15 21:10:50 2020
****************************************

Information: This design contains unmapped logic. (RPT-7)

rf_bypass
    GTECH_AND2                               gtech
    GTECH_BUF                                gtech
    GTECH_NOT                                gtech
    rf
        GTECH_AND2                           gtech
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        reg_16
            GTECH_AND2                       gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
            dff
                GTECH_BUF                    gtech
                GTECH_NOT                    gtech
1
link

  Linking design 'rf_bypass'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 8 instances of design 'reg_16'. (OPT-1056)
Information: Uniquified 128 instances of design 'dff'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'rf_bypass'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_31'
  Processing 'reg_16_0'
  Processing 'reg_16_6'
  Processing 'rf'
  Processing 'rf_bypass'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3431.1      0.00       0.0       0.7                          
    0:00:03    3431.1      0.00       0.0       0.7                          
    0:00:03    3431.1      0.00       0.0       0.7                          
    0:00:03    3431.1      0.00       0.0       0.7                          
    0:00:03    3431.1      0.00       0.0       0.7                          
    0:00:03    3226.4      0.00       0.0       0.7                          
    0:00:03    3226.0      0.00       0.0       0.7                          
    0:00:03    3226.0      0.00       0.0       0.7                          
    0:00:03    3226.0      0.00       0.0       0.7                          
    0:00:03    3226.0      0.00       0.0       0.7                          
    0:00:03    3226.0      0.00       0.0       0.7                          
    0:00:04    3236.8      0.00       0.0       0.7                          
    0:00:04    3248.5      0.00       0.0       0.7                          
    0:00:04    3261.6      0.00       0.0       0.7                          
    0:00:04    3274.8      0.00       0.0       0.7                          
    0:00:04    3287.9      0.00       0.0       0.7                          
    0:00:04    3299.6      0.00       0.0       0.6                          
    0:00:04    3310.0      0.00       0.0       0.6                          
    0:00:05    3320.3      0.00       0.0       0.6                          
    0:00:05    3323.1      0.00       0.0       0.6                          
    0:00:05    3323.1      0.00       0.0       0.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    3323.1      0.00       0.0       0.6                          
    0:00:05    3323.1      0.00       0.0       0.6                          
    0:00:05    3323.1      0.00       0.0       0.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    3323.1      0.00       0.0       0.6                          
    0:00:05    3452.2      0.00       0.0       0.6 rf0/n150                 
    0:00:05    3581.2      0.00       0.0       0.6 rf0/n114                 
    0:00:05    3720.6      0.00       0.0       0.5 rf0/read2data<12>        
    0:00:05    3865.2      0.00       0.0       0.5 rf0/n65                  
    0:00:05    4009.2      0.00       0.0       0.5 rf0/reg0/ff0[5]/N3       
    0:00:05    4186.6      0.00       0.0       0.4 rf0/reg3/ff0[10]/N3      
    0:00:05    4364.0      0.00       0.0       0.4 rf0/reg6/ff0[4]/N3       
    0:00:05    4515.1      0.00       0.0       0.3 rf0/n108                 
    0:00:05    4609.9      0.00       0.0       0.3 rf0/read2data<7>         
    0:00:05    4603.4      0.00       0.0       0.3 rf0/read1data<9>         
    0:00:05    4596.3      0.00       0.0       0.3 rf0/read1data<0>         
    0:00:05    4601.0      0.00       0.0       0.3 n23                      
    0:00:07    4751.2      0.00       0.0       0.3                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    4751.2      0.00       0.0       0.3                          
    0:00:07    4751.2      0.00       0.0       0.3                          
    0:00:07    4239.2      0.00       0.0       0.3                          
    0:00:07    3963.2      0.00       0.0       0.3                          
    0:00:07    3842.2      0.00       0.0       0.3                          
    0:00:07    3835.1      0.03       2.5       0.3                          
    0:00:07    3835.1      0.03       2.5       0.3                          
    0:00:07    3835.1      0.03       2.5       0.3                          
    0:00:07    3840.8      0.00       0.0       0.3                          
    0:00:07    3840.8      0.00       0.0       0.3                          
    0:00:07    3840.8      0.00       0.0       0.3                          
    0:00:07    3840.8      0.00       0.0       0.3                          
    0:00:07    3840.8      0.00       0.0       0.3                          
    0:00:07    3840.8      0.00       0.0       0.3                          
    0:00:07    3840.8      0.00       0.0       0.3                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Thu Oct 15 21:10:55 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Constant outputs (LINT-52)                                      2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
rf_bypass.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/z/l/zlabek-schuebel/private/ece552/hw_3/hw3_3/synth/rf_bypass.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
rf_bypass.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/rf_bypass.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 86 Mbytes.
Memory usage for this session including child processes 86 Mbytes.
CPU usage for this session 6 seconds ( 0.00 hours ).
Elapsed time for this session 8 seconds ( 0.00 hours ).

Thank you...
