<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW5AST-138B" pn="GW5AST-LV138FPG676AC2/I1">gw5ast138b-006</Device>
    <FileList>
        <File path="/home/cyh/chiplab/IP/open-la500/addr_trans.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/alu.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/axi_bridge.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/btb.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/csr.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/dcache.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/div.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/exe_stage.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/icache.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/id_stage.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/if_stage.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/mem_stage.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/mul.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/mycpu_top.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/perf_counter.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/regfile.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/tlb_entry.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/tools.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/wb_stage.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/SP_256x21/SP_256x21.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/SP_256x32/SP_256x32.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_pll/gowin_pll.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_sdpb/SRAM_SDPB.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/xilinx2gowin.v" type="file.verilog" enable="1"/>
        <File path="src/SRAM_SDPB.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/build/SoCFull.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/sdram/core_sdram_axi4/sdram_axi.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/sdram/core_sdram_axi4/sdram_axi_core.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/sdram/sdram_top_axi.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_clgen.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_defines.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_shift.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_top.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_top_apb.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/raminfr.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_defines.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_receiver.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_regs.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_rfifo.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_sync_flops.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_tfifo.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_top_apb.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_transmitter.v" type="file.verilog" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/csr.h" type="file.other" enable="1"/>
        <File path="/home/cyh/chiplab/IP/open-la500/mycpu.h" type="file.other" enable="1"/>
    </FileList>
</Project>
