SCUBA, Version Diamond (64-bit) 3.12.1.454
Fri Feb 17 14:37:57 2023
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n pllmain_int -lang vhdl -synth lse -arch xo3c00f -type pll -fin 48 -fclkop 128 -fclkop_tol 0.0 -fclkos 3.545706 -fclkos_tol 0.2 -trimp 0 -phasep 0 -trimp_r -trims 0 -phases 0 -trims_r -phase_cntl STATIC -fb_mode 1 -lock 
    Circuit name     : pllmain_int
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, CLKOS, LOCK
    I/O buffer       : not inserted
    EDIF output      : pllmain_int.edn
    VHDL output      : pllmain_int.vhd
    VHDL template    : pllmain_int_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pllmain_int.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

