// Seed: 2731025447
module module_0 ();
  wor id_2;
  id_3(
      id_1[-1'b0], id_2, 1'h0
  );
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    output wire id_3,
    input wire id_4
);
  specify
    (id_6 => id_7) = 1;
    if (id_6) (posedge id_8 => (id_9 +: -1)) = (id_0, 1);
    (posedge id_10 => (id_11 +: -1)) = (1);
  endspecify
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_12;
endmodule
