

================================================================
== Vivado HLS Report for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s'
================================================================
* Date:           Tue Mar  5 23:24:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.753 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       31|       32| 0.155 us | 0.160 us |   30|   30| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       31|       31|         3|          1|          1|    30|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.60ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %.preheader74.i.preheader ], [ false, %ReuseLoop_end ], [ true, %.preheader.i.0 ]"   --->   Operation 6 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%w_index18 = phi i5 [ 0, %.preheader74.i.preheader ], [ %w_index, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]"   --->   Operation 7 'phi' 'w_index18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_9_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 8 'read' 'data_9_V_read_5' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_8_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 9 'read' 'data_8_V_read_5' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_7_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 10 'read' 'data_7_V_read_5' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_6_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 11 'read' 'data_6_V_read_5' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_5_V_read25 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 12 'read' 'data_5_V_read25' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_4_V_read24 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 13 'read' 'data_4_V_read24' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data_3_V_read23 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 14 'read' 'data_3_V_read23' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_2_V_read22 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 15 'read' 'data_2_V_read22' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data_1_V_read21 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 16 'read' 'data_1_V_read21' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_0_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 17 'read' 'data_0_V_read_6' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.60ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 18 'br' <Predicate = (do_init)> <Delay = 0.60>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i5 %w_index18 to i64" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 19 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr [30 x i2]* @outidx, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 20 'getelementptr' 'outidx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.15ns)   --->   "%out_index = load i2* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 21 'load' 'out_index' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 30> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%w7_V_addr = getelementptr [30 x i12]* @w7_V, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 22 'getelementptr' 'w7_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.15ns)   --->   "%w7_V_load = load i12* %w7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 23 'load' 'w7_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 30> <ROM>
ST_2 : Operation 24 [1/1] (0.34ns)   --->   "%w_index = add i5 1, %w_index18" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 24 'add' 'w_index' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.63ns)   --->   "%icmp_ln129 = icmp eq i5 %w_index18, -3" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 25 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader.i.0, label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 27 'br' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_0_V_read20_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_0_V_read20_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 28 'phi' 'data_0_V_read20_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_1_V_read21_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_1_V_read21_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 29 'phi' 'data_1_V_read21_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_2_V_read22_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_2_V_read22_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 30 'phi' 'data_2_V_read22_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%data_3_V_read23_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_3_V_read23_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 31 'phi' 'data_3_V_read23_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_4_V_read24_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_4_V_read24_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 32 'phi' 'data_4_V_read24_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%data_5_V_read25_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_5_V_read25_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 33 'phi' 'data_5_V_read25_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%data_6_V_read26_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_6_V_read26_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 34 'phi' 'data_6_V_read26_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_7_V_read27_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_7_V_read27_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 35 'phi' 'data_7_V_read27_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_8_V_read28_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_8_V_read28_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 36 'phi' 'data_8_V_read28_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_9_V_read29_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_9_V_read29_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 37 'phi' 'data_9_V_read29_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_index_0_i19 = phi i32 [ 0, %.preheader74.i.preheader ], [ %select_ln148, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 38 'phi' 'in_index_0_i19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.60ns)   --->   "br i1 %do_init, label %rewind_init, label %ReuseLoop_begin"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.60>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%data_0_V_read20_phi = phi i16 [ %data_0_V_read_6, %rewind_init ], [ %data_0_V_read20_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 40 'phi' 'data_0_V_read20_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%data_1_V_read21_phi = phi i16 [ %data_1_V_read21, %rewind_init ], [ %data_1_V_read21_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 41 'phi' 'data_1_V_read21_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_2_V_read22_phi = phi i16 [ %data_2_V_read22, %rewind_init ], [ %data_2_V_read22_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 42 'phi' 'data_2_V_read22_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_3_V_read23_phi = phi i16 [ %data_3_V_read23, %rewind_init ], [ %data_3_V_read23_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 43 'phi' 'data_3_V_read23_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%data_4_V_read24_phi = phi i16 [ %data_4_V_read24, %rewind_init ], [ %data_4_V_read24_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 44 'phi' 'data_4_V_read24_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_5_V_read25_phi = phi i16 [ %data_5_V_read25, %rewind_init ], [ %data_5_V_read25_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 45 'phi' 'data_5_V_read25_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_6_V_read26_phi = phi i16 [ %data_6_V_read_5, %rewind_init ], [ %data_6_V_read26_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 46 'phi' 'data_6_V_read26_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%data_7_V_read27_phi = phi i16 [ %data_7_V_read_5, %rewind_init ], [ %data_7_V_read27_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 47 'phi' 'data_7_V_read27_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%data_8_V_read28_phi = phi i16 [ %data_8_V_read_5, %rewind_init ], [ %data_8_V_read28_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 48 'phi' 'data_8_V_read28_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%data_9_V_read29_phi = phi i16 [ %data_9_V_read_5, %rewind_init ], [ %data_9_V_read29_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 49 'phi' 'data_9_V_read29_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (1.15ns)   --->   "%out_index = load i2* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 50 'load' 'out_index' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 30> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i32 %in_index_0_i19 to i4" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 51 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.61ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %data_0_V_read20_phi, i16 %data_1_V_read21_phi, i16 %data_2_V_read22_phi, i16 %data_3_V_read23_phi, i16 %data_4_V_read24_phi, i16 %data_5_V_read25_phi, i16 %data_6_V_read26_phi, i16 %data_7_V_read27_phi, i16 %data_8_V_read28_phi, i16 %data_9_V_read29_phi, i4 %trunc_ln139)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 52 'mux' 'tmp_8' <Predicate = true> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (1.15ns)   --->   "%w7_V_load = load i12* %w7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 53 'load' 'w7_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 30> <ROM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp_8 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 54 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %w7_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 55 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 56 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 57 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.66ns)   --->   "%in_index = add nsw i32 %in_index_0_i19, 1" [firmware/nnet_utils/nnet_dense_resource.h:147->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 58 'add' 'in_index' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln148 = icmp sgt i32 %in_index, 9" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 59 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.22ns)   --->   "%select_ln148 = select i1 %icmp_ln148, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 60 'select' 'select_ln148' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.60>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%res_0_V_write_assign17 = phi i16 [ 14, %.preheader74.i.preheader ], [ %acc_V_load_1_042, %ReuseLoop_end ], [ 14, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 61 'phi' 'res_0_V_write_assign17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%res_1_V_write_assign15 = phi i16 [ 34, %.preheader74.i.preheader ], [ %acc_V_load_1_144, %ReuseLoop_end ], [ 34, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 62 'phi' 'res_1_V_write_assign15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%res_2_V_write_assign13 = phi i16 [ -18, %.preheader74.i.preheader ], [ %acc_V_load_1_246, %ReuseLoop_end ], [ -18, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 63 'phi' 'res_2_V_write_assign13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%acc_0_V_011 = phi i16 [ 14, %.preheader74.i.preheader ], [ %acc_0_V_1, %ReuseLoop_end ], [ 14, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 64 'phi' 'acc_0_V_011' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%acc_1_V_010 = phi i16 [ 34, %.preheader74.i.preheader ], [ %acc_1_V_1, %ReuseLoop_end ], [ 34, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 65 'phi' 'acc_1_V_010' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%acc_2_V_09 = phi i16 [ -18, %.preheader74.i.preheader ], [ %acc_2_V_1, %ReuseLoop_end ], [ -18, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 66 'phi' 'acc_2_V_09' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 68 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:130->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 69 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.39ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %acc_0_V_011, i16 %acc_1_V_010, i16 %acc_2_V_09, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 70 'mux' 'tmp_9' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.60ns)   --->   "%acc_0_V = add i16 %tmp_9, %trunc_ln4" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 71 'add' 'acc_0_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.60ns)   --->   "switch i2 %out_index, label %branch2 [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 72 'switch' <Predicate = true> <Delay = 0.60>
ST_4 : Operation 73 [1/1] (0.60ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 73 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 74 [1/1] (0.60ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 74 'br' <Predicate = (out_index != 0 & out_index != 1)> <Delay = 0.60>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_0_V, %branch2 ], [ %acc_2_V_09, %branch1 ], [ %acc_2_V_09, %ReuseLoop_begin ]"   --->   Operation 75 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_010, %branch2 ], [ %acc_0_V, %branch1 ], [ %acc_1_V_010, %ReuseLoop_begin ]"   --->   Operation 76 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_011, %branch2 ], [ %acc_0_V_011, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 77 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%acc_V_load_1_246 = phi i16 [ %acc_0_V, %branch2 ], [ %res_2_V_write_assign13, %branch1 ], [ %res_2_V_write_assign13, %ReuseLoop_begin ]"   --->   Operation 78 'phi' 'acc_V_load_1_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%acc_V_load_1_144 = phi i16 [ %res_1_V_write_assign15, %branch2 ], [ %acc_0_V, %branch1 ], [ %res_1_V_write_assign15, %ReuseLoop_begin ]"   --->   Operation 79 'phi' 'acc_V_load_1_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%acc_V_load_1_042 = phi i16 [ %res_0_V_write_assign17, %branch2 ], [ %res_0_V_write_assign17, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 80 'phi' 'acc_V_load_1_042' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 81 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 82 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16 } undef, i16 %acc_V_load_1_042, 0" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 83 'insertvalue' 'mrv' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16 } %mrv, i16 %acc_V_load_1_144, 1" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 84 'insertvalue' 'mrv_1' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16 } %mrv_1, i16 %acc_V_load_1_246, 2" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 85 'insertvalue' 'mrv_2' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16 } %mrv_2)" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 86 'return' <Predicate = (icmp_ln129)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w7_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln129               (br               ) [ 01111]
do_init                (phi              ) [ 00111]
w_index18              (phi              ) [ 00111]
data_9_V_read_5        (read             ) [ 00111]
data_8_V_read_5        (read             ) [ 00111]
data_7_V_read_5        (read             ) [ 00111]
data_6_V_read_5        (read             ) [ 00111]
data_5_V_read25        (read             ) [ 00111]
data_4_V_read24        (read             ) [ 00111]
data_3_V_read23        (read             ) [ 00111]
data_2_V_read22        (read             ) [ 00111]
data_1_V_read21        (read             ) [ 00111]
data_0_V_read_6        (read             ) [ 00111]
br_ln129               (br               ) [ 00111]
zext_ln133             (zext             ) [ 00000]
outidx_addr            (getelementptr    ) [ 00110]
w7_V_addr              (getelementptr    ) [ 00110]
w_index                (add              ) [ 01111]
icmp_ln129             (icmp             ) [ 00111]
br_ln129               (br               ) [ 01111]
br_ln259               (br               ) [ 01111]
data_0_V_read20_rewind (phi              ) [ 00110]
data_1_V_read21_rewind (phi              ) [ 00110]
data_2_V_read22_rewind (phi              ) [ 00110]
data_3_V_read23_rewind (phi              ) [ 00110]
data_4_V_read24_rewind (phi              ) [ 00110]
data_5_V_read25_rewind (phi              ) [ 00110]
data_6_V_read26_rewind (phi              ) [ 00110]
data_7_V_read27_rewind (phi              ) [ 00110]
data_8_V_read28_rewind (phi              ) [ 00110]
data_9_V_read29_rewind (phi              ) [ 00110]
in_index_0_i19         (phi              ) [ 00110]
br_ln0                 (br               ) [ 00000]
data_0_V_read20_phi    (phi              ) [ 01111]
data_1_V_read21_phi    (phi              ) [ 01111]
data_2_V_read22_phi    (phi              ) [ 01111]
data_3_V_read23_phi    (phi              ) [ 01111]
data_4_V_read24_phi    (phi              ) [ 01111]
data_5_V_read25_phi    (phi              ) [ 01111]
data_6_V_read26_phi    (phi              ) [ 01111]
data_7_V_read27_phi    (phi              ) [ 01111]
data_8_V_read28_phi    (phi              ) [ 01111]
data_9_V_read29_phi    (phi              ) [ 01111]
out_index              (load             ) [ 00101]
trunc_ln139            (trunc            ) [ 00000]
tmp_8                  (mux              ) [ 00000]
w7_V_load              (load             ) [ 00000]
sext_ln1116            (sext             ) [ 00000]
sext_ln1118            (sext             ) [ 00000]
r_V                    (mul              ) [ 00000]
trunc_ln4              (partselect       ) [ 00101]
in_index               (add              ) [ 00000]
icmp_ln148             (icmp             ) [ 00000]
select_ln148           (select           ) [ 01111]
res_0_V_write_assign17 (phi              ) [ 00111]
res_1_V_write_assign15 (phi              ) [ 00111]
res_2_V_write_assign13 (phi              ) [ 00111]
acc_0_V_011            (phi              ) [ 00111]
acc_1_V_010            (phi              ) [ 00111]
acc_2_V_09             (phi              ) [ 00111]
specloopname_ln129     (specloopname     ) [ 00000]
tmp                    (specregionbegin  ) [ 00000]
specpipeline_ln130     (specpipeline     ) [ 00000]
tmp_9                  (mux              ) [ 00000]
acc_0_V                (add              ) [ 00000]
switch_ln139           (switch           ) [ 00000]
br_ln139               (br               ) [ 00000]
br_ln139               (br               ) [ 00000]
acc_2_V_1              (phi              ) [ 01111]
acc_1_V_1              (phi              ) [ 01111]
acc_0_V_1              (phi              ) [ 01111]
acc_V_load_1_246       (phi              ) [ 01111]
acc_V_load_1_144       (phi              ) [ 01111]
acc_V_load_1_042       (phi              ) [ 01111]
empty                  (specregionend    ) [ 00000]
empty_38               (speclooptripcount) [ 00000]
mrv                    (insertvalue      ) [ 00000]
mrv_1                  (insertvalue      ) [ 00000]
mrv_2                  (insertvalue      ) [ 00000]
return_ln259           (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outidx">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w7_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w7_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i16.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="data_9_V_read_5_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_5/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_8_V_read_5_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_5/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_7_V_read_5_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_5/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_6_V_read_5_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_5/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_5_V_read25_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read25/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_4_V_read24_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read24/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_3_V_read23_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read23/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_2_V_read22_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read22/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_1_V_read21_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read21/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_0_V_read_6_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_6/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="outidx_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="w7_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w7_V_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w7_V_load/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="do_init_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="do_init_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="1" slack="0"/>
<pin id="180" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="w_index18_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="1"/>
<pin id="188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_index18 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="w_index18_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="4" bw="1" slack="0"/>
<pin id="196" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index18/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="data_0_V_read20_rewind_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read20_rewind (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_0_V_read20_rewind_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="1"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read20_rewind/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="data_1_V_read21_rewind_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read21_rewind (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="data_1_V_read21_rewind_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="2"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="16" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="1" slack="1"/>
<pin id="224" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read21_rewind/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="data_2_V_read22_rewind_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read22_rewind (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="data_2_V_read22_rewind_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="16" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="4" bw="1" slack="1"/>
<pin id="238" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read22_rewind/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="data_3_V_read23_rewind_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read23_rewind (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="data_3_V_read23_rewind_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="1" slack="1"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read23_rewind/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="data_4_V_read24_rewind_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read24_rewind (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="data_4_V_read24_rewind_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="2"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="16" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="4" bw="1" slack="1"/>
<pin id="266" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read24_rewind/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="data_5_V_read25_rewind_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_read25_rewind (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="data_5_V_read25_rewind_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="2"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="4" bw="1" slack="1"/>
<pin id="280" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_V_read25_rewind/3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="data_6_V_read26_rewind_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_read26_rewind (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="data_6_V_read26_rewind_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="2"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="16" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="1" slack="1"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_V_read26_rewind/3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="data_7_V_read27_rewind_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read27_rewind (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="data_7_V_read27_rewind_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="2"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="16" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="4" bw="1" slack="1"/>
<pin id="308" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_V_read27_rewind/3 "/>
</bind>
</comp>

<comp id="312" class="1005" name="data_8_V_read28_rewind_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="1"/>
<pin id="314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read28_rewind (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="data_8_V_read28_rewind_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="2"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="16" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="4" bw="1" slack="1"/>
<pin id="322" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_V_read28_rewind/3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="data_9_V_read29_rewind_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V_read29_rewind (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="data_9_V_read29_rewind_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="2"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="16" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="4" bw="1" slack="1"/>
<pin id="336" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_V_read29_rewind/3 "/>
</bind>
</comp>

<comp id="340" class="1005" name="in_index_0_i19_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i19 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="in_index_0_i19_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="4" bw="1" slack="1"/>
<pin id="350" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i19/3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="data_0_V_read20_phi_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_0_V_read20_phi (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="data_0_V_read20_phi_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="16" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read20_phi/3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="data_1_V_read21_phi_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_1_V_read21_phi (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="data_1_V_read21_phi_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="16" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read21_phi/3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="data_2_V_read22_phi_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_2_V_read22_phi (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="data_2_V_read22_phi_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="16" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read22_phi/3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="data_3_V_read23_phi_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_3_V_read23_phi (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="data_3_V_read23_phi_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="16" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read23_phi/3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="data_4_V_read24_phi_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_4_V_read24_phi (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="data_4_V_read24_phi_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="16" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read24_phi/3 "/>
</bind>
</comp>

<comp id="414" class="1005" name="data_5_V_read25_phi_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_5_V_read25_phi (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="data_5_V_read25_phi_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="16" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_V_read25_phi/3 "/>
</bind>
</comp>

<comp id="426" class="1005" name="data_6_V_read26_phi_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_6_V_read26_phi (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="data_6_V_read26_phi_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="16" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_V_read26_phi/3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="data_7_V_read27_phi_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_7_V_read27_phi (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="data_7_V_read27_phi_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="16" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_V_read27_phi/3 "/>
</bind>
</comp>

<comp id="450" class="1005" name="data_8_V_read28_phi_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_8_V_read28_phi (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="data_8_V_read28_phi_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="16" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_V_read28_phi/3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="data_9_V_read29_phi_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_9_V_read29_phi (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="data_9_V_read29_phi_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="16" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_V_read29_phi/3 "/>
</bind>
</comp>

<comp id="474" class="1005" name="res_0_V_write_assign17_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="2"/>
<pin id="476" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign17 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="res_0_V_write_assign17_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="3"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="16" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="4" bw="5" slack="2"/>
<pin id="484" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign17/4 "/>
</bind>
</comp>

<comp id="488" class="1005" name="res_1_V_write_assign15_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="2"/>
<pin id="490" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign15 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="res_1_V_write_assign15_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="3"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="16" slack="0"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="4" bw="7" slack="2"/>
<pin id="498" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign15/4 "/>
</bind>
</comp>

<comp id="502" class="1005" name="res_2_V_write_assign13_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="2"/>
<pin id="504" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign13 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="res_2_V_write_assign13_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="3"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="16" slack="0"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="4" bw="6" slack="2"/>
<pin id="512" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign13/4 "/>
</bind>
</comp>

<comp id="516" class="1005" name="acc_0_V_011_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="2"/>
<pin id="518" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="acc_0_V_011 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="acc_0_V_011_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="3"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="16" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="4" bw="5" slack="2"/>
<pin id="526" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_011/4 "/>
</bind>
</comp>

<comp id="530" class="1005" name="acc_1_V_010_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="2"/>
<pin id="532" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="acc_1_V_010 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="acc_1_V_010_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="3"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="16" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="4" bw="7" slack="2"/>
<pin id="540" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_010/4 "/>
</bind>
</comp>

<comp id="544" class="1005" name="acc_2_V_09_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="2"/>
<pin id="546" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="acc_2_V_09 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="acc_2_V_09_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="3"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="16" slack="0"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="4" bw="6" slack="2"/>
<pin id="554" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_09/4 "/>
</bind>
</comp>

<comp id="558" class="1005" name="acc_2_V_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="acc_2_V_1_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="16" slack="0"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="4" bw="16" slack="0"/>
<pin id="568" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/4 "/>
</bind>
</comp>

<comp id="573" class="1005" name="acc_1_V_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="acc_1_V_1_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="16" slack="0"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="4" bw="16" slack="0"/>
<pin id="583" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/4 "/>
</bind>
</comp>

<comp id="588" class="1005" name="acc_0_V_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="acc_0_V_1_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="16" slack="0"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="4" bw="16" slack="0"/>
<pin id="598" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/4 "/>
</bind>
</comp>

<comp id="603" class="1005" name="acc_V_load_1_246_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="0"/>
<pin id="605" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_load_1_246 (phireg) "/>
</bind>
</comp>

<comp id="607" class="1004" name="acc_V_load_1_246_phi_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="610" dir="0" index="2" bw="16" slack="0"/>
<pin id="611" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="612" dir="0" index="4" bw="16" slack="0"/>
<pin id="613" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_load_1_246/4 "/>
</bind>
</comp>

<comp id="618" class="1005" name="acc_V_load_1_144_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_load_1_144 (phireg) "/>
</bind>
</comp>

<comp id="622" class="1004" name="acc_V_load_1_144_phi_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="16" slack="0"/>
<pin id="626" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="4" bw="16" slack="0"/>
<pin id="628" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_load_1_144/4 "/>
</bind>
</comp>

<comp id="633" class="1005" name="acc_V_load_1_042_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_load_1_042 (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="acc_V_load_1_042_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="16" slack="0"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="4" bw="16" slack="0"/>
<pin id="643" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_load_1_042/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln133_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="w_index_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="5" slack="0"/>
<pin id="657" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln129_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="0" index="1" bw="3" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln139_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_8_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="0" index="1" bw="16" slack="0"/>
<pin id="673" dir="0" index="2" bw="16" slack="0"/>
<pin id="674" dir="0" index="3" bw="16" slack="0"/>
<pin id="675" dir="0" index="4" bw="16" slack="0"/>
<pin id="676" dir="0" index="5" bw="16" slack="0"/>
<pin id="677" dir="0" index="6" bw="16" slack="0"/>
<pin id="678" dir="0" index="7" bw="16" slack="0"/>
<pin id="679" dir="0" index="8" bw="16" slack="0"/>
<pin id="680" dir="0" index="9" bw="16" slack="0"/>
<pin id="681" dir="0" index="10" bw="16" slack="0"/>
<pin id="682" dir="0" index="11" bw="4" slack="0"/>
<pin id="683" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sext_ln1116_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="0"/>
<pin id="698" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1118_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="0"/>
<pin id="702" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln4_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="0" index="1" bw="26" slack="0"/>
<pin id="707" dir="0" index="2" bw="5" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="in_index_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln148_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln148_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_9_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="0"/>
<pin id="736" dir="0" index="2" bw="16" slack="0"/>
<pin id="737" dir="0" index="3" bw="16" slack="0"/>
<pin id="738" dir="0" index="4" bw="2" slack="1"/>
<pin id="739" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="acc_0_V_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="0" index="1" bw="16" slack="1"/>
<pin id="747" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="mrv_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="48" slack="0"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="mrv_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="48" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="mrv_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="48" slack="0"/>
<pin id="769" dir="0" index="1" bw="16" slack="0"/>
<pin id="770" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="return_ln259_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="48" slack="0"/>
<pin id="775" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln259/4 "/>
</bind>
</comp>

<comp id="777" class="1007" name="r_V_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="12" slack="0"/>
<pin id="779" dir="0" index="1" bw="16" slack="0"/>
<pin id="780" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="784" class="1005" name="data_9_V_read_5_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="1"/>
<pin id="786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V_read_5 "/>
</bind>
</comp>

<comp id="789" class="1005" name="data_8_V_read_5_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read_5 "/>
</bind>
</comp>

<comp id="794" class="1005" name="data_7_V_read_5_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read_5 "/>
</bind>
</comp>

<comp id="799" class="1005" name="data_6_V_read_5_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_read_5 "/>
</bind>
</comp>

<comp id="804" class="1005" name="data_5_V_read25_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_read25 "/>
</bind>
</comp>

<comp id="809" class="1005" name="data_4_V_read24_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="1"/>
<pin id="811" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read24 "/>
</bind>
</comp>

<comp id="814" class="1005" name="data_3_V_read23_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read23 "/>
</bind>
</comp>

<comp id="819" class="1005" name="data_2_V_read22_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="1"/>
<pin id="821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read22 "/>
</bind>
</comp>

<comp id="824" class="1005" name="data_1_V_read21_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read21 "/>
</bind>
</comp>

<comp id="829" class="1005" name="data_0_V_read_6_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="1"/>
<pin id="831" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read_6 "/>
</bind>
</comp>

<comp id="834" class="1005" name="outidx_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="1"/>
<pin id="836" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outidx_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="w7_V_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="1"/>
<pin id="841" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w7_V_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="w_index_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="5" slack="0"/>
<pin id="846" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="849" class="1005" name="icmp_ln129_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="853" class="1005" name="out_index_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="1"/>
<pin id="855" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="858" class="1005" name="trunc_ln4_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="select_ln148_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln148 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="185"><net_src comp="174" pin="6"/><net_sink comp="170" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="204" pin=4"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="270" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="284" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="310"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="298" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="312" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="326" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="352"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="340" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="364"><net_src comp="204" pin="6"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="358" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="376"><net_src comp="218" pin="6"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="388"><net_src comp="232" pin="6"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="400"><net_src comp="246" pin="6"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="412"><net_src comp="260" pin="6"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="424"><net_src comp="274" pin="6"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="436"><net_src comp="288" pin="6"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="448"><net_src comp="302" pin="6"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="460"><net_src comp="316" pin="6"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="472"><net_src comp="330" pin="6"/><net_sink comp="466" pin=2"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="486"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="474" pin="1"/><net_sink comp="478" pin=4"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="500"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="488" pin="1"/><net_sink comp="492" pin=4"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="514"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="502" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="519"><net_src comp="54" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="528"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="516" pin="1"/><net_sink comp="520" pin=4"/></net>

<net id="533"><net_src comp="56" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="542"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="530" pin="1"/><net_sink comp="534" pin=4"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="556"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="544" pin="1"/><net_sink comp="548" pin=4"/></net>

<net id="561"><net_src comp="558" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="570"><net_src comp="548" pin="6"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="548" pin="6"/><net_sink comp="562" pin=4"/></net>

<net id="572"><net_src comp="562" pin="6"/><net_sink comp="558" pin=0"/></net>

<net id="576"><net_src comp="573" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="585"><net_src comp="534" pin="6"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="534" pin="6"/><net_sink comp="577" pin=4"/></net>

<net id="587"><net_src comp="577" pin="6"/><net_sink comp="573" pin=0"/></net>

<net id="591"><net_src comp="588" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="600"><net_src comp="520" pin="6"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="520" pin="6"/><net_sink comp="592" pin=2"/></net>

<net id="602"><net_src comp="592" pin="6"/><net_sink comp="588" pin=0"/></net>

<net id="606"><net_src comp="603" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="615"><net_src comp="506" pin="6"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="506" pin="6"/><net_sink comp="607" pin=4"/></net>

<net id="617"><net_src comp="607" pin="6"/><net_sink comp="603" pin=0"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="630"><net_src comp="492" pin="6"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="492" pin="6"/><net_sink comp="622" pin=4"/></net>

<net id="632"><net_src comp="622" pin="6"/><net_sink comp="618" pin=0"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="645"><net_src comp="478" pin="6"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="478" pin="6"/><net_sink comp="637" pin=2"/></net>

<net id="647"><net_src comp="637" pin="6"/><net_sink comp="633" pin=0"/></net>

<net id="651"><net_src comp="190" pin="6"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="658"><net_src comp="34" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="190" pin="6"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="190" pin="6"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="36" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="344" pin="6"/><net_sink comp="666" pin=0"/></net>

<net id="684"><net_src comp="42" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="685"><net_src comp="358" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="686"><net_src comp="370" pin="4"/><net_sink comp="670" pin=2"/></net>

<net id="687"><net_src comp="382" pin="4"/><net_sink comp="670" pin=3"/></net>

<net id="688"><net_src comp="394" pin="4"/><net_sink comp="670" pin=4"/></net>

<net id="689"><net_src comp="406" pin="4"/><net_sink comp="670" pin=5"/></net>

<net id="690"><net_src comp="418" pin="4"/><net_sink comp="670" pin=6"/></net>

<net id="691"><net_src comp="430" pin="4"/><net_sink comp="670" pin=7"/></net>

<net id="692"><net_src comp="442" pin="4"/><net_sink comp="670" pin=8"/></net>

<net id="693"><net_src comp="454" pin="4"/><net_sink comp="670" pin=9"/></net>

<net id="694"><net_src comp="466" pin="4"/><net_sink comp="670" pin=10"/></net>

<net id="695"><net_src comp="666" pin="1"/><net_sink comp="670" pin=11"/></net>

<net id="699"><net_src comp="670" pin="12"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="164" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="44" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="46" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="712"><net_src comp="48" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="344" pin="6"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="50" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="52" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="40" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="713" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="740"><net_src comp="70" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="520" pin="6"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="534" pin="6"/><net_sink comp="733" pin=2"/></net>

<net id="743"><net_src comp="548" pin="6"/><net_sink comp="733" pin=3"/></net>

<net id="748"><net_src comp="733" pin="5"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="744" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="750"><net_src comp="744" pin="2"/><net_sink comp="577" pin=2"/></net>

<net id="751"><net_src comp="744" pin="2"/><net_sink comp="592" pin=4"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="753"><net_src comp="744" pin="2"/><net_sink comp="622" pin=2"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="637" pin=4"/></net>

<net id="759"><net_src comp="82" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="637" pin="6"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="622" pin="6"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="607" pin="6"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="700" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="696" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="777" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="787"><net_src comp="84" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="792"><net_src comp="90" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="797"><net_src comp="96" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="802"><net_src comp="102" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="807"><net_src comp="108" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="812"><net_src comp="114" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="817"><net_src comp="120" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="822"><net_src comp="126" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="827"><net_src comp="132" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="832"><net_src comp="138" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="837"><net_src comp="144" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="842"><net_src comp="157" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="847"><net_src comp="654" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="852"><net_src comp="660" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="151" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="733" pin=4"/></net>

<net id="861"><net_src comp="704" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="866"><net_src comp="725" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="344" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_0_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_1_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_2_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_3_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_4_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_5_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_6_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_7_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_8_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : data_9_V_read | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : outidx | {2 3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7> : w7_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln133 : 1
		outidx_addr : 2
		out_index : 3
		w7_V_addr : 2
		w7_V_load : 3
		w_index : 1
		icmp_ln129 : 1
		br_ln129 : 2
	State 3
		data_0_V_read20_phi : 1
		data_1_V_read21_phi : 1
		data_2_V_read22_phi : 1
		data_3_V_read23_phi : 1
		data_4_V_read24_phi : 1
		data_5_V_read25_phi : 1
		data_6_V_read26_phi : 1
		data_7_V_read27_phi : 1
		data_8_V_read28_phi : 1
		data_9_V_read29_phi : 1
		trunc_ln139 : 1
		tmp_8 : 2
		sext_ln1116 : 3
		sext_ln1118 : 1
		r_V : 4
		trunc_ln4 : 5
		in_index : 1
		icmp_ln148 : 2
		select_ln148 : 3
	State 4
		tmp_9 : 1
		acc_0_V : 2
		acc_2_V_1 : 3
		acc_1_V_1 : 3
		acc_0_V_1 : 3
		acc_V_load_1_246 : 3
		acc_V_load_1_144 : 3
		acc_V_load_1_042 : 3
		empty : 1
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		return_ln259 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        w_index_fu_654       |    0    |    0    |    6    |
|    add   |       in_index_fu_713       |    0    |    0    |    32   |
|          |        acc_0_V_fu_744       |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln148_fu_725     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln129_fu_660      |    0    |    0    |    11   |
|          |      icmp_ln148_fu_719      |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_8_fu_670        |    0    |    0    |    13   |
|          |         tmp_9_fu_733        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          r_V_fu_777         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_9_V_read_5_read_fu_84 |    0    |    0    |    0    |
|          |  data_8_V_read_5_read_fu_90 |    0    |    0    |    0    |
|          |  data_7_V_read_5_read_fu_96 |    0    |    0    |    0    |
|          | data_6_V_read_5_read_fu_102 |    0    |    0    |    0    |
|   read   | data_5_V_read25_read_fu_108 |    0    |    0    |    0    |
|          | data_4_V_read24_read_fu_114 |    0    |    0    |    0    |
|          | data_3_V_read23_read_fu_120 |    0    |    0    |    0    |
|          | data_2_V_read22_read_fu_126 |    0    |    0    |    0    |
|          | data_1_V_read21_read_fu_132 |    0    |    0    |    0    |
|          | data_0_V_read_6_read_fu_138 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln133_fu_648      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln139_fu_666     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sext_ln1116_fu_696     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_700     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln4_fu_704      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_755         |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_761        |    0    |    0    |    0    |
|          |         mrv_2_fu_767        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  return  |     return_ln259_fu_773     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   143   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      acc_0_V_011_reg_516     |   16   |
|       acc_0_V_1_reg_588      |   16   |
|      acc_1_V_010_reg_530     |   16   |
|       acc_1_V_1_reg_573      |   16   |
|      acc_2_V_09_reg_544      |   16   |
|       acc_2_V_1_reg_558      |   16   |
|   acc_V_load_1_042_reg_633   |   16   |
|   acc_V_load_1_144_reg_618   |   16   |
|   acc_V_load_1_246_reg_603   |   16   |
|  data_0_V_read20_phi_reg_354 |   16   |
|data_0_V_read20_rewind_reg_200|   16   |
|    data_0_V_read_6_reg_829   |   16   |
|  data_1_V_read21_phi_reg_366 |   16   |
|    data_1_V_read21_reg_824   |   16   |
|data_1_V_read21_rewind_reg_214|   16   |
|  data_2_V_read22_phi_reg_378 |   16   |
|    data_2_V_read22_reg_819   |   16   |
|data_2_V_read22_rewind_reg_228|   16   |
|  data_3_V_read23_phi_reg_390 |   16   |
|    data_3_V_read23_reg_814   |   16   |
|data_3_V_read23_rewind_reg_242|   16   |
|  data_4_V_read24_phi_reg_402 |   16   |
|    data_4_V_read24_reg_809   |   16   |
|data_4_V_read24_rewind_reg_256|   16   |
|  data_5_V_read25_phi_reg_414 |   16   |
|    data_5_V_read25_reg_804   |   16   |
|data_5_V_read25_rewind_reg_270|   16   |
|  data_6_V_read26_phi_reg_426 |   16   |
|data_6_V_read26_rewind_reg_284|   16   |
|    data_6_V_read_5_reg_799   |   16   |
|  data_7_V_read27_phi_reg_438 |   16   |
|data_7_V_read27_rewind_reg_298|   16   |
|    data_7_V_read_5_reg_794   |   16   |
|  data_8_V_read28_phi_reg_450 |   16   |
|data_8_V_read28_rewind_reg_312|   16   |
|    data_8_V_read_5_reg_789   |   16   |
|  data_9_V_read29_phi_reg_462 |   16   |
|data_9_V_read29_rewind_reg_326|   16   |
|    data_9_V_read_5_reg_784   |   16   |
|        do_init_reg_170       |    1   |
|      icmp_ln129_reg_849      |    1   |
|    in_index_0_i19_reg_340    |   32   |
|       out_index_reg_853      |    2   |
|      outidx_addr_reg_834     |    5   |
|res_0_V_write_assign17_reg_474|   16   |
|res_1_V_write_assign15_reg_488|   16   |
|res_2_V_write_assign13_reg_502|   16   |
|     select_ln148_reg_863     |   32   |
|       trunc_ln4_reg_858      |   16   |
|       w7_V_addr_reg_839      |    5   |
|       w_index18_reg_186      |    5   |
|        w_index_reg_844       |    5   |
+------------------------------+--------+
|             Total            |   776  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   5  |   10   ||    9    |
|  do_init_reg_170  |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  1.809  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   143  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   776  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   776  |   170  |
+-----------+--------+--------+--------+--------+
