{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-341,-85",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/ethernet/eth_1/stream_clk1_1:false|/ethernet/eth_1/sys_reset_1:false|/ethernet/eth_1/cmac_reset_mgr_0_stream_resetn:false|/ethernet/eth_1/clk_0_1:false|/ethernet/eth_1/cmac_gt_rxusrclk2:false|/ethernet/eth_1/init_clk_reset_peripheral_reset:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-473,-227",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/ethernet/eth_1/stream_clk1_1:true|/ethernet/eth_1/sys_reset_1:true|/ethernet/eth_1/cmac_reset_mgr_0_stream_resetn:true|/ethernet/eth_1/clk_0_1:true|/ethernet/eth_1/cmac_gt_rxusrclk2:true|/ethernet/eth_1/init_clk_reset_peripheral_reset:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 4 -x 1090 -y 450 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 4 -x 1090 -y 470 -defaultsOSRD -right
preplace port axis_tx -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 4 -x 1090 -y 380 -defaultsOSRD
preplace port S_AXI_BP -pg 1 -lvl 4 -x 1090 -y 60 -defaultsOSRD -right
preplace port S_AXI_PC -pg 1 -lvl 4 -x 1090 -y 290 -defaultsOSRD -right
preplace port port-id_stream_clk -pg 1 -lvl 4 -x 1090 -y 230 -defaultsOSRD
preplace port port-id_aligned -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD -left
preplace port port-id_init_clk -pg 1 -lvl 4 -x 1090 -y 510 -defaultsOSRD -right
preplace port port-id_stream_resetn -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD -left
preplace port port-id_sys_clk -pg 1 -lvl 4 -x 1090 -y 180 -defaultsOSRD -right
preplace portBus sys_resetn -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace inst axis_register_slice -pg 1 -lvl 1 -x 180 -y 250 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk right -pinY aclk 20R -pinDir aresetn left -pinY aresetn 20L
preplace inst cmac -pg 1 -lvl 2 -x 580 -y 370 -swap {264 1 2 3 4 283 6 7 8 9 10 11 12 13 14 0 16 17 18 19 20 5 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 223 217 218 219 220 221 222 230 224 225 226 227 228 229 237 231 232 233 234 235 236 244 238 239 240 241 242 243 251 245 246 247 248 249 250 258 252 253 254 255 256 257 216 259 260 261 262 263 15 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 21 284 285 286 287 288 289 290 291 292 293 294 295 296 297 303 304 306 307 305 302 299 310 300 308 309 313 311 298 312 314 316 315 318 317 301} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 80R -pinDir gt_ref_clk right -pinY gt_ref_clk 100R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx right -pinY axis_rx 0R -pinDir stat_tx right -pinY stat_tx 20R -pinDir stat_rx left -pinY stat_rx 20L -pinDir ctl_tx left -pinY ctl_tx 40L -pinDir ctl_rx left -pinY ctl_rx 60L -pinDir gt_trans_debug left -pinY gt_trans_debug 80L -pinDir gt_cmn_drp_0 left -pinY gt_cmn_drp_0 120L -pinDir gt_ch_drp_0 left -pinY gt_ch_drp_0 140L -pinDir gt_ch_drp_1 left -pinY gt_ch_drp_1 160L -pinDir gt_ch_drp_2 left -pinY gt_ch_drp_2 180L -pinDir gt_ch_drp_3 left -pinY gt_ch_drp_3 200L -pinDir core_drp left -pinY core_drp 220L -pinDir rs_fec_in left -pinY rs_fec_in 100L -pinDir rs_fec_out right -pinY rs_fec_out 40R -pinDir rx_otn_out right -pinY rx_otn_out 60R -pinDir gt_txusrclk2 right -pinY gt_txusrclk2 120R -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 280L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 200R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 220R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 240R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 300L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 260L -pinDir gt_drpclk right -pinY gt_drpclk 140R -pinDir sys_reset left -pinY sys_reset 320L -pinDir init_clk right -pinY init_clk 160R -pinBusDir rx_preambleout right -pinBusY rx_preambleout 260R -pinDir usr_rx_reset right -pinY usr_rx_reset 280R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 300R -pinDir core_rx_reset left -pinY core_rx_reset 340L -pinDir rx_clk left -pinY rx_clk 240L -pinDir core_tx_reset left -pinY core_tx_reset 360L -pinDir tx_ovfout right -pinY tx_ovfout 320R -pinDir tx_unfout right -pinY tx_unfout 340R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 380L -pinDir usr_tx_reset right -pinY usr_tx_reset 360R -pinDir core_drp_reset left -pinY core_drp_reset 400L -pinDir drp_clk right -pinY drp_clk 180R
preplace inst cmac_control -pg 1 -lvl 1 -x 180 -y 390 -swap {13 1 2 3 4 5 6 7 8 9 10 11 12 0 14 20 18 17 16 19 15} -defaultsOSRD -pinDir rs_fec right -pinY rs_fec 80R -pinDir ctl_tx right -pinY ctl_tx 20R -pinDir ctl_rx right -pinY ctl_rx 40R -pinDir gt_trans_debug right -pinY gt_trans_debug 60R -pinDir stat_rx right -pinY stat_rx 0R -pinDir rx_clk right -pinY rx_clk 260R -pinDir sys_resetn_in left -pinY sys_resetn_in 20L -pinDir rx_reset_out right -pinY rx_reset_out 120R -pinDir rx_resetn_out left -pinY rx_resetn_out 0L -pinDir reset_rx_datapath right -pinY reset_rx_datapath 240R -pinDir sync_rx_aligned right -pinY sync_rx_aligned 100R
preplace inst cmac_bp_monitor_ctl -pg 1 -lvl 3 -x 930 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 27 24 25 26 22 21 23} -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir sys_clk right -pinY sys_clk 120R -pinDir cmac_clk left -pinY cmac_clk 120L -pinDir bp_valid left -pinY bp_valid 60L -pinBusDir bp_length left -pinBusY bp_length 80L -pinDir bp_rxad left -pinY bp_rxad 100L -pinBusDir bp_timestamp left -pinBusY bp_timestamp 20L -pinDir bp_next left -pinY bp_next 0L -pinDir resetn_out left -pinY resetn_out 40L
preplace inst cmac_bp_monitor -pg 1 -lvl 2 -x 580 -y 60 -swap {0 1 2 5 7 3 9 10 6 8 4} -defaultsOSRD -pinDir monitor left -pinY monitor 130L -pinDir clk left -pinY clk 170L -pinDir resetn right -pinY resetn 40R -pinDir rx_aligned left -pinY rx_aligned 150L -pinBusDir fifo_bp_length right -pinBusY fifo_bp_length 80R -pinDir fifo_bp_rxad right -pinY fifo_bp_rxad 100R -pinBusDir fifo_bp_ts right -pinBusY fifo_bp_ts 20R -pinDir fifo_valid right -pinY fifo_valid 60R -pinDir fifo_next right -pinY fifo_next 0R
preplace inst packet_counter -pg 1 -lvl 3 -x 930 -y 290 -defaultsOSRD -pinDir tx_monitor left -pinY tx_monitor 0L -pinDir rx_monitor left -pinY rx_monitor 20L -pinDir S_AXI right -pinY S_AXI 0R -pinDir cmac_clk left -pinY cmac_clk 40L -pinDir sys_clk right -pinY sys_clk 20R
preplace netloc bp_length_1 1 2 1 N 140
preplace netloc bp_rxad_1 1 2 1 N 160
preplace netloc bp_timestamp_1 1 2 1 N 80
preplace netloc bp_valid_1 1 2 1 N 120
preplace netloc cmac_bp_monitor_ctl_bp_next 1 2 1 N 60
preplace netloc cmac_bp_monitor_ctl_resetn_out 1 2 1 N 100
preplace netloc cmac_control_reset_rx_datapath 1 1 1 N 630
preplace netloc cmac_control_sync_rx_aligned 1 0 2 NJ 330 340
preplace netloc cmac_gt_rxusrclk2 1 1 3 380 310 770 230 NJ
preplace netloc init_clk_1 1 2 2 790 510 NJ
preplace netloc sys_clk_1 1 3 1 1070 180n
preplace netloc sys_resetn_1 1 0 1 NJ 410
preplace netloc sys_resetn_out 1 0 1 20 270n
preplace netloc S_AXI_BP_1 1 3 1 NJ 60
preplace netloc axis_register_slice_M_AXIS 1 1 2 360 290 NJ
preplace netloc axis_tx_1 1 0 1 NJ 250
preplace netloc cmac_axis_rx 1 2 2 790 380 NJ
preplace netloc cmac_control_ctl_rx 1 1 1 N 430
preplace netloc cmac_control_ctl_tx 1 1 1 N 410
preplace netloc cmac_control_gt_trans_debug 1 1 1 N 450
preplace netloc cmac_control_rs_fec 1 1 1 N 470
preplace netloc cmac_stat_rx 1 1 1 N 390
preplace netloc cmac_usplus_0_gt_serial_port 1 2 2 NJ 450 NJ
preplace netloc gt_ref_clk_0_1 1 2 2 NJ 470 NJ
preplace netloc Conn1 1 3 1 NJ 290
levelinfo -pg 1 0 180 580 930 1090
pagesize -pg 1 -db -bbox -sgen -160 0 1220 830
",
   "No Loops_ScaleFactor":"0.824096",
   "No Loops_TopLeft":"-381,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 3 -x 770 -y 80 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace port axis_tx -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 3 -x 770 -y 100 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x -10 -y 440 -defaultsOSRD
preplace port port-id_stream_clk -pg 1 -lvl 3 -x 770 -y 140 -defaultsOSRD
preplace port port-id_stream_resetn -pg 1 -lvl 3 -x 770 -y 470 -defaultsOSRD
preplace port port-id_aligned -pg 1 -lvl 3 -x 770 -y 120 -defaultsOSRD
preplace port port-id_rx_clk -pg 1 -lvl 0 -x -10 -y 320 -defaultsOSRD
preplace inst cmac -pg 1 -lvl 2 -x 550 -y 240 -defaultsOSRD
preplace inst cmac_control -pg 1 -lvl 1 -x 170 -y 160 -defaultsOSRD
preplace inst cmac_reset_mgr -pg 1 -lvl 1 -x 170 -y 460 -defaultsOSRD
preplace netloc clk_0_1 1 0 3 20 540 320 460 730
preplace netloc cmac_gt_rxusrclk2 1 0 3 10 10 NJ 10 740
preplace netloc cmac_reset_mgr_0_stream_resetn 1 1 2 NJ 470 NJ
preplace netloc cmac_stat_rx_aligned 1 0 3 20 20 NJ 20 730
preplace netloc init_clk_reset_peripheral_reset 1 1 1 310 260n
preplace netloc stream_clk1_1 1 0 2 NJ 320 NJ
preplace netloc sys_reset_1 1 0 1 NJ 440
preplace netloc Conn1 1 0 2 NJ 60 310J
preplace netloc Conn2 1 2 1 NJ 100
preplace netloc cmac_control_ctl_rx 1 1 1 330 140n
preplace netloc cmac_control_ctl_tx 1 1 1 310 120n
preplace netloc cmac_control_rs_fec 1 1 1 320 140n
preplace netloc cmac_usplus_0_gt_serial_port 1 2 1 NJ 80
preplace netloc gt_ref_clk_0_1 1 0 2 NJ 80 NJ
levelinfo -pg 1 -10 170 550 770
pagesize -pg 1 -db -bbox -sgen -130 0 920 550
"
}
0
