
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021240                       # Number of seconds simulated
sim_ticks                                 21239733000                       # Number of ticks simulated
final_tick                                21239733000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 330786                       # Simulator instruction rate (inst/s)
host_op_rate                                   715146                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              123684457                       # Simulator tick rate (ticks/s)
host_mem_usage                                 809516                       # Number of bytes of host memory used
host_seconds                                   171.73                       # Real time elapsed on the host
sim_insts                                    56804271                       # Number of instructions simulated
sim_ops                                     122808598                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            20608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            11264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               31872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        20608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          20608                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               322                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               176                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  498                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              970257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data              530327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1500584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         970257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            970257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             970257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data             530327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1500584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          498                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        498                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   31872                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    31872                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    21239612000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    498                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      304                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      140                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       31                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       18                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          107                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     269.757009                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    172.002897                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    283.779972                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            37     34.58%     34.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           29     27.10%     61.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           16     14.95%     76.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      7.48%     84.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            3      2.80%     86.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      3.74%     90.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.87%     92.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      7.48%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           107                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      10054250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 19391750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2490000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20189.26                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38939.26                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          1.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       380                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.31                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    42649823.29                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.31                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    471240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2106300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4233960                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                188160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         15162570                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2884320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        5085959340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              5115536070                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.847475                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           21229889500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        317000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1826000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   21189195500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7511500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7627250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     33255750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    371280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    178365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1449420                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3141270                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         11685570                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3407040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        5088021240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              5112156585                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.688364                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           21231955250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        414000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1566000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   21197787750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8873000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5456500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     25635750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1202987                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1202987                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               548                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1202655                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     229                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 79                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1202655                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             400394                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           802261                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          426                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    19202744                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     8001694                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            65                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4402745                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           128                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21239734                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4412244                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       56821051                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1202987                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             400623                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      16812261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1728                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           409                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   4402650                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   374                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           21225825                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.787465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.312982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4819270     22.70%     22.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      336      0.00%     22.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   400420      1.89%     24.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      215      0.00%     24.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      274      0.00%     24.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1200270      5.65%     30.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   400257      1.89%     32.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1600345      7.54%     39.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12804438     60.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21225825                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056639                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.675224                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4410462                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                408981                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  15604909                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                800609                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    864                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              122839497                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    864                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4410958                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    5290                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            651                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16404814                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                403248                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              122836466                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 400091                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2883                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           134440099                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             301291526                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        130849353                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          90409616                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             134409321                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    30778                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2401972                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             19203739                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8002653                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3512169                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           399942                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  122830507                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 122821654                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               208                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           21982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        36951                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             66                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      21225825                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         5.786425                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.823679                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               18510      0.09%      0.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2185      0.01%      0.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1601393      7.54%      7.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              801417      3.78%     11.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2401055     11.31%     22.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4400105     20.73%     43.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3600481     16.96%     60.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3200631     15.08%     75.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5200048     24.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21225825                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     162      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2399572     99.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      6      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    22      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                27      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            800301      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              40014516     32.58%     33.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               400039      0.33%     33.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               5600065      4.56%     38.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            48801835     39.73%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4001973      3.26%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3201681      2.61%     83.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        15201092     12.38%     96.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        4800152      3.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              122821654                       # Type of FU issued
system.cpu.iq.rate                           5.782636                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2399793                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019539                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          119663136                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          49241917                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     49216803                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           149605998                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           73610934                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     73602080                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               48418422                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                76002724                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3199879                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2974                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          289                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1632                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    864                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2652                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2222                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           122830581                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              19203739                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8002653                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 35                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2213                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            289                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             95                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          626                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  721                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             122819860                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              19202736                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1794                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     27204429                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1201419                       # Number of branches executed
system.cpu.iew.exec_stores                    8001693                       # Number of stores executed
system.cpu.iew.exec_rate                     5.782552                       # Inst execution rate
system.cpu.iew.wb_sent                      122819325                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     122818883                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  99612465                       # num instructions producing a value
system.cpu.iew.wb_consumers                 190817941                       # num instructions consuming a value
system.cpu.iew.wb_rate                       5.782506                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.522029                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           21982                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               575                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21222496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     5.786718                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.101577                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       418008      1.97%      1.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4801930     22.63%     24.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       401146      1.89%     26.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       800679      3.77%     30.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       400426      1.89%     32.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       400342      1.89%     34.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       400300      1.89%     35.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          195      0.00%     35.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     13599470     64.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21222496                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             56804271                       # Number of instructions committed
system.cpu.commit.committedOps              122808598                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       27201786                       # Number of memory references committed
system.cpu.commit.loads                      19200765                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1200933                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   73600288                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  68408472                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       800038      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         40006642     32.58%     33.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          400005      0.33%     33.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          5600021      4.56%     38.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       48800106     39.74%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4000741      3.26%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3200869      2.61%     83.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     15200024     12.38%     96.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      4800152      3.91%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         122808598                       # Class of committed instruction
system.cpu.commit.bw_lim_events              13599470                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    130453606                       # The number of ROB reads
system.cpu.rob.rob_writes                   245664527                       # The number of ROB writes
system.cpu.timesIdled                             188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           13909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    56804271                       # Number of Instructions Simulated
system.cpu.committedOps                     122808598                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.373911                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.373911                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.674434                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.674434                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                130824794                       # number of integer regfile reads
system.cpu.int_regfile_writes                56413942                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  90401757                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 68802086                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  42407725                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9204509                       # number of cc regfile writes
system.cpu.misc_regfile_reads                37609060                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           155.902295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            24003558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               177                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          135613.322034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   155.902295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.152248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.152248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.172852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48007821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48007821                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     16002628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16002628                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8000930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8000930                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      24003558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         24003558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     24003558                       # number of overall hits
system.cpu.dcache.overall_hits::total        24003558                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           172                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          264                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          264                       # number of overall misses
system.cpu.dcache.overall_misses::total           264                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18924000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18924000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10163000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10163000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     29087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     29087000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29087000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16002800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16002800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8001022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8001022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24003822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24003822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24003822                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24003822                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 110023.255814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 110023.255814                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 110467.391304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 110467.391304                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 110178.030303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110178.030303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 110178.030303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 110178.030303                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           87                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           87                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          177                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9898000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9898000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     20746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     20746000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20746000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 126139.534884                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 126139.534884                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 108769.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108769.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 117209.039548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117209.039548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 117209.039548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117209.039548                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               139                       # number of replacements
system.cpu.icache.tags.tagsinuse           212.866236                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4402202                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12400.569014                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   212.866236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.831509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.831509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8805655                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8805655                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      4402202                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4402202                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       4402202                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4402202                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      4402202                       # number of overall hits
system.cpu.icache.overall_hits::total         4402202                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          448                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           448                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          448                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            448                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          448                       # number of overall misses
system.cpu.icache.overall_misses::total           448                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     44753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44753000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     44753000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44753000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     44753000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44753000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      4402650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4402650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      4402650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4402650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      4402650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4402650                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 99895.089286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99895.089286                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 99895.089286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99895.089286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 99895.089286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99895.089286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36502000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36502000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36502000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36502000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 102533.707865                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102533.707865                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 102533.707865                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102533.707865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 102533.707865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102533.707865                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            672                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 441                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               139                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 91                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            442                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          850                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          354                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        22720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    34048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                533                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007505                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.086385                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      529     99.25%     99.25% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.75%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  533                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               672000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1065000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              531000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              450.676715                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    173                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  498                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.347390                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   295.772904                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   154.903811                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.072210                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.037818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.110028                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.121582                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5874                       # Number of tag accesses
system.l2cache.tags.data_accesses                5874                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               33                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  34                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              33                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 34                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           91                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             91                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          323                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           85                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          408                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            323                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            176                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               499                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           323                       # number of overall misses
system.l2cache.overall_misses::cpu.data           176                       # number of overall misses
system.l2cache.overall_misses::total              499                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9625000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9625000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     34734000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     10564000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     45298000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     34734000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     20189000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     54923000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     34734000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     20189000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     54923000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           86                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          442                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          356                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          177                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             533                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          356                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          177                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            533                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.907303                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.988372                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.923077                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.907303                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.994350                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.936210                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.907303                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.994350                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.936210                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 105769.230769                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105769.230769                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 107535.603715                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 124282.352941                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 111024.509804                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 107535.603715                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 114710.227273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 110066.132265                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 107535.603715                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 114710.227273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 110066.132265                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          323                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           85                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          408                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          323                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          176                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          323                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          176                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7805000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7805000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     28294000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      8864000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37158000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     28294000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     16669000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44963000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     28294000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     16669000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     44963000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.907303                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.988372                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.907303                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.994350                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.936210                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.907303                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.994350                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.936210                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 85769.230769                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 85769.230769                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 87597.523220                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 104282.352941                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91073.529412                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 87597.523220                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 94710.227273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 90106.212425                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 87597.523220                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 94710.227273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 90106.212425                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21239733000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                407                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           407                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 498                       # Request fanout histogram
system.membus.reqLayer2.occupancy              498000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2638250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
