#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 12 09:40:56 2023
# Process ID: 6304
# Current directory: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2288 C:\Users\81802\Desktop\PAPILLON_FW\PAPILLON_v2023\PAPILLON_v2023.xpr
# Log file: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/vivado.log
# Journal file: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 942.508 ; gain = 271.336
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 12 09:56:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 12 09:58:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 12 10:04:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 12 10:18:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 12 10:19:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 12 10:38:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
set_property top ADC_SiTCP_RAW_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_SiTCP_RAW_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_SiTCP_RAW_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/sim/mem_8_4K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_8_4K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v:627]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj ADC_SiTCP_RAW_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/divider/sim/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_2/sim/mult_gen_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xelab -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling package cordic_v6_0_16.cordic_v6_0_16_viv_comp
Compiling package cordic_v6_0_16.cordic_pack
Compiling package cordic_v6_0_16.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mem_8_4K
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(bi_width=48,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=64,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=63,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=64,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=64,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divider_arch of entity xil_defaultlib.divider [divider_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_2_arch of entity xil_defaultlib.mult_gen_2 [mult_gen_2_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=12,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=13,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=14,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=15,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=16,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=17,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=18,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=19,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=20,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=21,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=22,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=23,family="...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_synth [\cordic_v6_0_16_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_viv [\cordic_v6_0_16_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_16.cordic_v6_0_16 [\cordic_v6_0_16(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.ADC_INT
Compiling module xil_defaultlib.ADC_SiTCP_RAW_default
Compiling module xil_defaultlib.ADC_SiTCP_RAW_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_SiTCP_RAW_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim/xsim.dir/ADC_SiTCP_RAW_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim/xsim.dir/ADC_SiTCP_RAW_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 12 13:25:50 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 12 13:25:50 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 1393.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '57' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADC_SiTCP_RAW_TB_behav -key {Behavioral:sim_1:Functional:ADC_SiTCP_RAW_TB} -tclbatch {ADC_SiTCP_RAW_TB.tcl} -view {C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/PAPILLON_v4raw/ADC_SiTCP_RAW_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/PAPILLON_v4raw/ADC_SiTCP_RAW_TB_behav.wcfg
WARNING: Simulation object /ADC_INT_TB/SYSCLK was not found in the design.
WARNING: Simulation object /ADC_INT_TB/ENABLE was not found in the design.
WARNING: Simulation object /ADC_INT_TB/sRST was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/WRITE_ENABLE was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/initADC_INT was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/intwe was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/CountClkPed was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/CountCalPed was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/RawWD00 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SumRawWD00 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/FinPedCal was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/pedestal00 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/DecidedPed was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/DelayedRawWD00 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartCal was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/IntQNow was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/CountClk was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/CountCal was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/WD00 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ00 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ09 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ10 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ11 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ12 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ13 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ14 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ15 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ16 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ17 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ18 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ19 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ20 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ21 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ22 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/sumQ23 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/QstripNow was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/LongQstripNow was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/ChCounter was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/UseThisQstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/Qstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/xstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SumStandby was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartSum was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SumQstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SumQstrip_1st was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SumQstrip_2nd was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SumQstrip_3rd was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SumQstrip_4th was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/Qstrip_x_xstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/WeightSumStandby was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartWeightSum was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SumQstrip_x_xstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/xstripcopy was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/xstripcopy_1st was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/xstripcopy_2nd was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/xstripcopy_3rd was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/xstripcopy_4th was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/Delayed_Qstrip_x_xstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/Delayed_xstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/DelayedStandby was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartDelay was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/xstrip2_x_Qstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/SquareWeightStandby was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartSquareWeight was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/Sumxstrip2_x_Qstrip was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/erms was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartDivider2 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/PartBeamWidQ was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/PartBeamWidR was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/EndDivider2 was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/eavr was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartDivider was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/BeamPosQ was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/BeamPosR was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/EndDivider was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/DelayPosStandby was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartDelayPos was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/Delayed_BeamPos was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/BeamPosSquare was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/BeamWidSquare was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/BeamWidSquare[47] was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/UnsignedBeamWidSquare was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartSQRT was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/BeamWid was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/EndSQRT was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/EndCal was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/CompareNow was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/Offset was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/status_BeamPos was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/status_BeamWid was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/StartInterlock was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/UpperThreshold was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/UpperDiffBeamPos was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/UpperDiffBeamPos[15] was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/LowerThreshold was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/LowerDiffBeamPos was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/LowerDiffBeamPos[15] was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/PosInterlock was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/WidthThreshold was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/DiffBeamWid was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/DiffBeamWid[23] was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/WidInterlock was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/beamintensity was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/RegInterlock was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/status_Interlock was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/INT_INTERLOCK was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/BEAM_POSITION was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/BEAM_WIDTH was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/ec_sync was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/INT_END was not found in the design.
WARNING: Simulation object /ADC_INT_TB/uut/INT_TAG was not found in the design.
source ADC_SiTCP_RAW_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 192 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 193 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 194 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 195 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 197 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 198 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 200 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 201 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 202 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 204 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 206 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 208 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 209 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 210 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 211 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 212 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 213 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 214 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 241 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 242 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 243 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 244 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 245 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 246 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 247 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 248 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 249 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 250 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 251 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 252 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 253 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 254 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 256 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 257 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 258 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 259 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 260 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 261 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 262 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 263 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 264 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADC_SiTCP_RAW_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 1393.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_SiTCP_RAW_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_SiTCP_RAW_TB_vlog.prj"
"xvhdl --incr --relax -prj ADC_SiTCP_RAW_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xelab -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.793 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 192 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 193 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 194 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 195 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 197 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 198 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 200 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 201 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 202 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 204 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 206 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 208 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 209 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 210 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 211 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 212 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 213 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 214 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 241 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 242 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 243 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 244 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 245 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 246 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 247 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 248 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 249 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 250 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 251 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 252 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 253 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 254 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 256 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 257 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 258 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 259 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 260 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 261 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 262 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 263 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 264 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1393.793 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_SiTCP_RAW_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_SiTCP_RAW_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/sim/mem_8_4K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_8_4K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v:627]
"xvhdl --incr --relax -prj ADC_SiTCP_RAW_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xelab -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling package cordic_v6_0_16.cordic_v6_0_16_viv_comp
Compiling package cordic_v6_0_16.cordic_pack
Compiling package cordic_v6_0_16.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mem_8_4K
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(bi_width=48,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=64,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=63,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=64,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=64,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divider_arch of entity xil_defaultlib.divider [divider_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_2_arch of entity xil_defaultlib.mult_gen_2 [mult_gen_2_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=12,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=13,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=14,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=15,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=16,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=17,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=18,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=19,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=20,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=21,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=22,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=23,family="...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_synth [\cordic_v6_0_16_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_viv [\cordic_v6_0_16_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_16.cordic_v6_0_16 [\cordic_v6_0_16(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.ADC_INT
Compiling module xil_defaultlib.ADC_SiTCP_RAW_default
Compiling module xil_defaultlib.ADC_SiTCP_RAW_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_SiTCP_RAW_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1393.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1393.793 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 192 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 193 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 194 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 195 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 197 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 198 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 200 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 201 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 202 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 204 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 206 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 208 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 209 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 210 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 211 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 212 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 213 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 214 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 241 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 242 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 243 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 244 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 245 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 246 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 247 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 248 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 249 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 250 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 251 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 252 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 253 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 254 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 256 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 257 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 258 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 259 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 260 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 261 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 262 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 263 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 264 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1393.793 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:14 . Memory (MB): peak = 1393.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_SiTCP_RAW_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_SiTCP_RAW_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/sim/mem_8_4K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_8_4K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v:628]
"xvhdl --incr --relax -prj ADC_SiTCP_RAW_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xelab -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling package cordic_v6_0_16.cordic_v6_0_16_viv_comp
Compiling package cordic_v6_0_16.cordic_pack
Compiling package cordic_v6_0_16.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mem_8_4K
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(bi_width=48,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=64,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=63,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=64,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=64,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divider_arch of entity xil_defaultlib.divider [divider_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_2_arch of entity xil_defaultlib.mult_gen_2 [mult_gen_2_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=12,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=13,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=14,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=15,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=16,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=17,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=18,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=19,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=20,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=21,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=22,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=23,family="...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_synth [\cordic_v6_0_16_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_viv [\cordic_v6_0_16_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_16.cordic_v6_0_16 [\cordic_v6_0_16(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.ADC_INT
Compiling module xil_defaultlib.ADC_SiTCP_RAW_default
Compiling module xil_defaultlib.ADC_SiTCP_RAW_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_SiTCP_RAW_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1393.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1393.793 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 192 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 193 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 194 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 195 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 197 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 198 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 200 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 201 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 202 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 204 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 206 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 208 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 209 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 210 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 211 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 212 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 213 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 214 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 241 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 242 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 243 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 244 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 245 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 246 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 247 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 248 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 249 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 250 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 251 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 252 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 253 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 254 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 256 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 257 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 258 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 259 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 260 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 261 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 262 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 263 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 264 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1393.793 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:05 . Memory (MB): peak = 1393.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_SiTCP_RAW_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_SiTCP_RAW_TB_vlog.prj"
"xvhdl --incr --relax -prj ADC_SiTCP_RAW_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xelab -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.793 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 192 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 193 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 194 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 195 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 197 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 198 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 200 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 201 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 202 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 204 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 206 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 208 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 209 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 210 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 211 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 212 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 213 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 214 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 241 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 242 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 243 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 244 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 245 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 246 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 247 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 248 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 249 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 250 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 251 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 252 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 253 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 254 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 256 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 257 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 258 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 259 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 260 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 261 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 262 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 263 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 264 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1393.793 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_SiTCP_RAW_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_SiTCP_RAW_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/sim/mem_8_4K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_8_4K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v:628]
"xvhdl --incr --relax -prj ADC_SiTCP_RAW_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xelab -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling package cordic_v6_0_16.cordic_v6_0_16_viv_comp
Compiling package cordic_v6_0_16.cordic_pack
Compiling package cordic_v6_0_16.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mem_8_4K
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(bi_width=48,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=64,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=63,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=64,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=64,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divider_arch of entity xil_defaultlib.divider [divider_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_2_arch of entity xil_defaultlib.mult_gen_2 [mult_gen_2_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=12,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=13,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=14,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=15,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=16,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=17,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=18,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=19,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=20,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=21,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=22,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=23,family="...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_synth [\cordic_v6_0_16_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_viv [\cordic_v6_0_16_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_16.cordic_v6_0_16 [\cordic_v6_0_16(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.ADC_INT
Compiling module xil_defaultlib.ADC_SiTCP_RAW_default
Compiling module xil_defaultlib.ADC_SiTCP_RAW_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_SiTCP_RAW_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1393.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1393.793 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 192 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 193 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 194 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 195 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 197 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 198 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 200 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 201 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 202 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 204 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 206 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 208 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 209 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 210 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 211 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 212 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 213 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 214 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 241 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 242 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 243 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 244 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 245 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 246 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 247 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 248 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 249 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 250 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 251 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 252 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 253 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 254 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 256 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 257 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 258 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 259 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 260 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 261 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 262 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 263 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 264 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1393.793 ; gain = 0.000
run all
$finish called at time : 18768750 ps : File "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" Line 634
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_SiTCP_RAW_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_SiTCP_RAW_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/sim/mem_8_4K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_8_4K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v:628]
"xvhdl --incr --relax -prj ADC_SiTCP_RAW_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.sim/sim_1/behav/xsim'
"xelab -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9b950e84ae44cd0a745f3be2bd99bba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_SiTCP_RAW_TB_behav xil_defaultlib.ADC_SiTCP_RAW_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling package cordic_v6_0_16.cordic_v6_0_16_viv_comp
Compiling package cordic_v6_0_16.cordic_pack
Compiling package cordic_v6_0_16.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mem_8_4K
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(bi_width=48,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=64,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=63,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=63,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=64,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=64,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=64,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=63,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=64,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=64,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divider_arch of entity xil_defaultlib.divider [divider_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_2_arch of entity xil_defaultlib.mult_gen_2 [mult_gen_2_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=12,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=13,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=14,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=15,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=16,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=17,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=18,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=19,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=20,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=21,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=22,family="arti...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=23,family="...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_synth [\cordic_v6_0_16_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_viv [\cordic_v6_0_16_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_16.cordic_v6_0_16 [\cordic_v6_0_16(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.ADC_INT
Compiling module xil_defaultlib.ADC_SiTCP_RAW_default
Compiling module xil_defaultlib.ADC_SiTCP_RAW_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_SiTCP_RAW_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1393.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1393.793 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 192 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 193 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 194 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 195 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 197 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 198 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 200 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 201 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 202 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 204 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 206 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 208 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 209 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 210 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 211 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 212 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 213 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P101_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 214 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_0ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 241 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_1ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 242 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_2ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 243 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_3ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 244 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_4ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 245 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_5ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 246 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_6ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 247 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_7ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 248 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_8ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 249 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_9ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 250 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_10ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 251 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_11ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 252 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_12ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 253 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_13ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 254 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_14ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_15ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 256 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_16ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 257 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_17ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 258 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_18ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 259 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_19ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 260 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_20ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 261 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_21ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 262 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_22ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 263 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/Tohoku/Desktop/PAPILLON_FW/yamasu_data/evt749_P102_23ch.txt referenced on C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v at line 264 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[0].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[1].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[2].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[3].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[4].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[5].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[6].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[7].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[8].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[9].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[10].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[11].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[12].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[13].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[14].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[15].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[16].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[17].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[18].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[19].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[20].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[21].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[22].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[23].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[24].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[25].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[26].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[27].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[28].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[29].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[30].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[31].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[32].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[33].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[34].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 115625, Instance: ADC_SiTCP_RAW_TB.uut.mem_generate[35].ADC_MEM_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1393.793 ; gain = 0.000
run all
$finish called at time : 18768750 ps : File "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" Line 634
save_wave_config {C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/PAPILLON_v4raw/ADC_SiTCP_RAW_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: ADC_SiTCP_V20
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [Synth 8-2306] macro SYN_DATE redefined [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1743.266 ; gain = 216.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_V20' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:37]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CH_NUM bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SYSCLK0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SYSCLK0' (1#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'SYSCLK2' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SYSCLK2' (2#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6157] synthesizing module 'ADC_IF' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/new/ADC_IF.v:2]
INFO: [Synth 8-6157] synthesizing module 'SIF_IF2_TEST' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_TEST.v:58]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SIF_IF2_selectio_wiz_TEST' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_selectio_wiz_TEST.v:56]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 54 - type: integer 
	Parameter num_serial_bits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
	Parameter BUFR_DIVIDE bound to: 3 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (11#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6155] done synthesizing module 'SIF_IF2_selectio_wiz_TEST' (12#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_selectio_wiz_TEST.v:56]
INFO: [Synth 8-6155] done synthesizing module 'SIF_IF2_TEST' (13#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_TEST.v:58]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (14#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_IF' (15#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/new/ADC_IF.v:2]
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_RING' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v:14]
INFO: [Synth 8-6157] synthesizing module 'mem_8_4K' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mem_8_4K_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_8_4K' (16#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mem_8_4K_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_RING' (17#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v:14]
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_RAW' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:15]
INFO: [Synth 8-6157] synthesizing module 'ADC_INT' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:20]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (18#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (19#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divider' (20#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/divider_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_2' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_2' (21#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (22#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/cordic_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element FillPed_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:72]
WARNING: [Synth 8-6014] Unused sequential element SumRawWD10_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:267]
WARNING: [Synth 8-6014] Unused sequential element DelayedRawWD00_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:282]
WARNING: [Synth 8-6014] Unused sequential element pedestal10_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:294]
INFO: [Synth 8-6155] done synthesizing module 'ADC_INT' (23#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:20]
WARNING: [Synth 8-6014] Unused sequential element irTrgCunt_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:122]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_RAW' (24#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:15]
INFO: [Synth 8-6157] synthesizing module 'LEDSet' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/firmware/LEDSet.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LEDSet' (25#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/firmware/LEDSet.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1136]
	Parameter CE_TYPE_CE0 bound to: SYNC - type: string 
	Parameter CE_TYPE_CE1 bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (26#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1136]
INFO: [Synth 8-6157] synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/WRAP_SiTCP_GMII_XC7A_32K.V:21]
	Parameter TIM_PERIOD bound to: 8'b10100000 
INFO: [Synth 8-6157] synthesizing module 'TIMER' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b10011110 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (27#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/TIMER.v:13]
INFO: [Synth 8-6157] synthesizing module 'SiTCP_XC7A_32K_BBT_V80' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.V:18]
INFO: [Synth 8-6155] done synthesizing module 'SiTCP_XC7A_32K_BBT_V80' (28#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.V:18]
INFO: [Synth 8-6155] done synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' (29#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/WRAP_SiTCP_GMII_XC7A_32K.V:21]
INFO: [Synth 8-6157] synthesizing module 'LOC_REG' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:655]
INFO: [Synth 8-6157] synthesizing module 'AD_ADC_SPI' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/AD_ADC_SPI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'AD_ADC_SPI' (30#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/AD_ADC_SPI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LOC_REG' (31#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:27]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADC_SiTCP_RAW'. This will prevent further optimization [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:667]
WARNING: [Synth 8-3848] Net SiTCP_MDIO in module/entity ADC_SiTCP_V20 does not have driver. [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:745]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_V20' (32#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:37]
WARNING: [Synth 8-3917] design ADC_SiTCP_V20 has port C[1] driven by constant 0
WARNING: [Synth 8-3917] design ADC_SiTCP_V20 has port C[0] driven by constant 0
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[23]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[22]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[21]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[20]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[19]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[18]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[17]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[16]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[15]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[14]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[13]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[12]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[11]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[10]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[9]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[8]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[7]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[6]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[5]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[4]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[3]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[2]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[1]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[0]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port TIM_1MS
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[7]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[6]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[5]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[4]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[3]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[2]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[1]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[0]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[15]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[14]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[13]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[12]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[11]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[10]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[9]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[8]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ENABLE
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[15]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[14]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[13]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[12]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[11]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[10]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[9]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[8]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[7]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[6]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[5]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[4]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[3]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[2]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[1]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[0]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[191]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[190]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[189]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[188]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[187]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[186]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[185]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[184]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[183]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[182]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[181]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[180]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[179]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[178]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[177]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[176]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[175]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[174]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[173]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[172]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[171]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[170]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[169]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[168]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[167]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[166]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[165]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[164]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[163]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[162]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[161]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[160]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[159]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[158]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[157]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[156]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[155]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[154]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[153]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[152]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[151]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[150]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1836.914 ; gain = 310.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1836.914 ; gain = 310.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1836.914 ; gain = 310.254
---------------------------------------------------------------------------------
Release 14.7 - ngc2edif P_INT.20190617 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SiTCP_XC7A_32K_BBT_V80.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SiTCP_XC7A_32K_BBT_V80.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/rcvdCode[4 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_PRE/udpProcStartDly[8 : 1]
   on block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GMII/GMII_RXCNT/muxFlowMac[7 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GMII/GMII_TXBUF/prmblData[3 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/tcpProcStartDly[15 :
   0] on block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP/TCP/TCP_MNGR/preDataDlyA[7]_GND_21_o_mux_19_OUT[7 : 0] on block
   SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/preCmpValDly[2 : 0]
   on block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/irPreCode[4 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/payStart[3 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/txStart[3 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/memRdPrmLd[4 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_RX/irTxEcifAck[2 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_LOC/preSoHd[2 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_TX/ipHdTim[9 : 0] on block
   SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[31 : 0] on
   block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/SiTCP_INT_REG/muxData[31 : 0]
   on block SiTCP_XC7A_32K_BBT_V80 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file SiTCP_XC7A_32K_BBT_V80.edif ...
ngc2edif: Total memory usage is 4343316 kilobytes

Reading core file 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.ngc' for (cell view 'SiTCP_XC7A_32K_BBT_V80', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V80_ngc_871fe0c8.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V80_ngc_871fe0c8.edif]
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.dcp' for cell 'SYSCLK0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.dcp' for cell 'SYSCLK2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'ADC1_IF/eras_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/mem_8_4K.dcp' for cell 'ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/multiplier_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/multiplier_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/divider/divider.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/CalBeamPosition'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_2/mult_gen_2.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/CalBeamWidth'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1885.168 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCTRL_CLK0' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 7912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0_board.xdc] for cell 'SYSCLK0/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0_board.xdc] for cell 'SYSCLK0/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc] for cell 'SYSCLK0/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc] for cell 'SYSCLK0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_board.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_board.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC3_IF/eras_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal NIM_OUT_N cannot be placed on M20 (IOB_X0Y113) because the pad is already occupied by terminal DIP_SW[1] possibly due to user constraint [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc:404]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance OBUFDS_inst at H19 (IOB_X0Y125) since it belongs to a shape containing instance NIM_OUT_N. The shape requires relative placement between OBUFDS_inst and NIM_OUT_N that can not be honoured because it would result in an invalid location for NIM_OUT_N. [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc:545]
Finished Parsing XDC File [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_late.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_late.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2183.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3575 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 272 instances
  FD => FDRE: 1512 instances
  FDC => FDCE: 223 instances
  FDE => FDRE: 1048 instances
  FDP => FDPE: 6 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 21 instances
  INV => LUT1: 190 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2183.598 ; gain = 656.938
91 Infos, 110 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2183.598 ; gain = 789.805
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: ADC_SiTCP_V20
WARNING: [Synth 8-2306] macro SYN_DATE redefined [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2874.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_V20' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:37]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CH_NUM bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SYSCLK0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SYSCLK0' (1#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'SYSCLK2' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SYSCLK2' (2#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6157] synthesizing module 'ADC_IF' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/new/ADC_IF.v:2]
INFO: [Synth 8-6157] synthesizing module 'SIF_IF2_TEST' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_TEST.v:58]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SIF_IF2_selectio_wiz_TEST' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_selectio_wiz_TEST.v:56]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 54 - type: integer 
	Parameter num_serial_bits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
	Parameter BUFR_DIVIDE bound to: 3 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (11#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6155] done synthesizing module 'SIF_IF2_selectio_wiz_TEST' (12#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_selectio_wiz_TEST.v:56]
INFO: [Synth 8-6155] done synthesizing module 'SIF_IF2_TEST' (13#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_TEST.v:58]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (14#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_IF' (15#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/new/ADC_IF.v:2]
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_RING' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v:14]
INFO: [Synth 8-6157] synthesizing module 'mem_8_4K' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mem_8_4K_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_8_4K' (16#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mem_8_4K_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_RING' (17#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v:14]
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_RAW' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:15]
INFO: [Synth 8-6157] synthesizing module 'ADC_INT' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:20]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (18#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (19#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divider' (20#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/divider_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_2' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_2' (21#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (22#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/cordic_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element FillPed_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:72]
WARNING: [Synth 8-6014] Unused sequential element SumRawWD10_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:267]
WARNING: [Synth 8-6014] Unused sequential element DelayedRawWD00_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:282]
WARNING: [Synth 8-6014] Unused sequential element pedestal10_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:294]
INFO: [Synth 8-6155] done synthesizing module 'ADC_INT' (23#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:20]
WARNING: [Synth 8-6014] Unused sequential element irTrgCunt_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:122]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_RAW' (24#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:15]
INFO: [Synth 8-6157] synthesizing module 'LEDSet' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/firmware/LEDSet.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LEDSet' (25#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/firmware/LEDSet.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1136]
	Parameter CE_TYPE_CE0 bound to: SYNC - type: string 
	Parameter CE_TYPE_CE1 bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (26#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1136]
INFO: [Synth 8-6157] synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/WRAP_SiTCP_GMII_XC7A_32K.V:21]
	Parameter TIM_PERIOD bound to: 8'b10100000 
INFO: [Synth 8-6157] synthesizing module 'TIMER' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b10011110 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (27#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/TIMER.v:13]
INFO: [Synth 8-6157] synthesizing module 'SiTCP_XC7A_32K_BBT_V80' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.V:18]
INFO: [Synth 8-6155] done synthesizing module 'SiTCP_XC7A_32K_BBT_V80' (28#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.V:18]
INFO: [Synth 8-6155] done synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' (29#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/WRAP_SiTCP_GMII_XC7A_32K.V:21]
INFO: [Synth 8-6157] synthesizing module 'LOC_REG' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:655]
INFO: [Synth 8-6157] synthesizing module 'AD_ADC_SPI' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/AD_ADC_SPI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'AD_ADC_SPI' (30#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/AD_ADC_SPI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LOC_REG' (31#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:27]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADC_SiTCP_RAW'. This will prevent further optimization [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:667]
WARNING: [Synth 8-3848] Net SiTCP_MDIO in module/entity ADC_SiTCP_V20 does not have driver. [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:745]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_V20' (32#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:37]
WARNING: [Synth 8-3917] design ADC_SiTCP_V20 has port C[1] driven by constant 0
WARNING: [Synth 8-3917] design ADC_SiTCP_V20 has port C[0] driven by constant 0
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[23]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[22]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[21]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[20]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[19]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[18]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[17]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[16]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[15]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[14]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[13]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[12]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[11]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[10]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[9]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[8]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[7]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[6]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[5]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[4]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[3]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[2]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[1]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[0]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port TIM_1MS
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[7]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[6]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[5]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[4]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[3]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[2]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[1]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[0]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[15]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[14]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[13]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[12]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[11]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[10]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[9]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[8]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ENABLE
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[15]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[14]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[13]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[12]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[11]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[10]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[9]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[8]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[7]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[6]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[5]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[4]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[3]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[2]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[1]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[0]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[191]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[190]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[189]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[188]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[187]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[186]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[185]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[184]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[183]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[182]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[181]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[180]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[179]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[178]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[177]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[176]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[175]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[174]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[173]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[172]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[171]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[170]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[169]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[168]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[167]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[166]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[165]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[164]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[163]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[162]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[161]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[160]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[159]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[158]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[157]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[156]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[155]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[154]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[153]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[152]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[151]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[150]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.875 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2874.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2874.875 ; gain = 0.000
---------------------------------------------------------------------------------
Reading core file 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.ngc' for (cell view 'SiTCP_XC7A_32K_BBT_V80', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V80_ngc_871fe0c8.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V80_ngc_871fe0c8.edif]
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.dcp' for cell 'SYSCLK0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.dcp' for cell 'SYSCLK2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'ADC1_IF/eras_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/mem_8_4K.dcp' for cell 'ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/multiplier_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/multiplier_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/divider/divider.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/CalBeamPosition'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_2/mult_gen_2.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/CalBeamWidth'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2874.875 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCTRL_CLK0' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 7912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0_board.xdc] for cell 'SYSCLK0/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0_board.xdc] for cell 'SYSCLK0/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc] for cell 'SYSCLK0/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc] for cell 'SYSCLK0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_board.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_board.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC3_IF/eras_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal NIM_OUT_N cannot be placed on M20 (IOB_X0Y113) because the pad is already occupied by terminal DIP_SW[1] possibly due to user constraint [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc:404]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance OBUFDS_inst at H19 (IOB_X0Y125) since it belongs to a shape containing instance NIM_OUT_N. The shape requires relative placement between OBUFDS_inst and NIM_OUT_N that can not be honoured because it would result in an invalid location for NIM_OUT_N. [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc:545]
Finished Parsing XDC File [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_late.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_late.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2874.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3575 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 272 instances
  FD => FDRE: 1512 instances
  FDC => FDCE: 223 instances
  FDE => FDRE: 1048 instances
  FDP => FDPE: 6 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 21 instances
  INV => LUT1: 190 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2874.875 ; gain = 0.000
90 Infos, 110 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2874.875 ; gain = 0.000
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 12 16:11:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 12 16:13:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 12 16:19:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: ADC_SiTCP_V20
WARNING: [Synth 8-2306] macro SYN_DATE redefined [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2874.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_V20' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:37]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CH_NUM bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SYSCLK0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SYSCLK0' (1#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'SYSCLK2' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SYSCLK2' (2#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6157] synthesizing module 'ADC_IF' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/new/ADC_IF.v:2]
INFO: [Synth 8-6157] synthesizing module 'SIF_IF2_TEST' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_TEST.v:58]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SIF_IF2_selectio_wiz_TEST' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_selectio_wiz_TEST.v:56]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 54 - type: integer 
	Parameter num_serial_bits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
	Parameter BUFR_DIVIDE bound to: 3 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (11#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6155] done synthesizing module 'SIF_IF2_selectio_wiz_TEST' (12#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_selectio_wiz_TEST.v:56]
INFO: [Synth 8-6155] done synthesizing module 'SIF_IF2_TEST' (13#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_TEST.v:58]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (14#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_IF' (15#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/new/ADC_IF.v:2]
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_RING' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v:14]
INFO: [Synth 8-6157] synthesizing module 'mem_8_4K' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mem_8_4K_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_8_4K' (16#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mem_8_4K_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_RING' (17#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v:14]
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_RAW' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:15]
INFO: [Synth 8-6157] synthesizing module 'ADC_INT' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:20]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (18#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (19#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divider' (20#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/divider_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_2' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_2' (21#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (22#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/cordic_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element FillPed_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:72]
WARNING: [Synth 8-6014] Unused sequential element SumRawWD10_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:267]
WARNING: [Synth 8-6014] Unused sequential element DelayedRawWD00_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:282]
WARNING: [Synth 8-6014] Unused sequential element pedestal10_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:294]
INFO: [Synth 8-6155] done synthesizing module 'ADC_INT' (23#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:20]
WARNING: [Synth 8-6014] Unused sequential element irTrgCunt_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:122]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_RAW' (24#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:15]
INFO: [Synth 8-6157] synthesizing module 'LEDSet' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/firmware/LEDSet.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LEDSet' (25#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/firmware/LEDSet.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1136]
	Parameter CE_TYPE_CE0 bound to: SYNC - type: string 
	Parameter CE_TYPE_CE1 bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (26#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1136]
INFO: [Synth 8-6157] synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/WRAP_SiTCP_GMII_XC7A_32K.V:21]
	Parameter TIM_PERIOD bound to: 8'b10100000 
INFO: [Synth 8-6157] synthesizing module 'TIMER' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b10011110 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (27#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/TIMER.v:13]
INFO: [Synth 8-6157] synthesizing module 'SiTCP_XC7A_32K_BBT_V80' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.V:18]
INFO: [Synth 8-6155] done synthesizing module 'SiTCP_XC7A_32K_BBT_V80' (28#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.V:18]
INFO: [Synth 8-6155] done synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' (29#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/WRAP_SiTCP_GMII_XC7A_32K.V:21]
INFO: [Synth 8-6157] synthesizing module 'LOC_REG' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:655]
INFO: [Synth 8-6157] synthesizing module 'AD_ADC_SPI' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/AD_ADC_SPI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'AD_ADC_SPI' (30#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/AD_ADC_SPI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LOC_REG' (31#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:27]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADC_SiTCP_RAW'. This will prevent further optimization [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:667]
WARNING: [Synth 8-3848] Net SiTCP_MDIO in module/entity ADC_SiTCP_V20 does not have driver. [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:745]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_V20' (32#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:37]
WARNING: [Synth 8-3917] design ADC_SiTCP_V20 has port C[1] driven by constant 0
WARNING: [Synth 8-3917] design ADC_SiTCP_V20 has port C[0] driven by constant 0
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[23]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[22]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[21]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[20]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[19]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[18]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[17]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[16]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[15]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[14]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[13]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[12]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[11]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[10]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[9]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[8]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[7]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[6]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[5]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[4]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[3]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[2]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[1]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[0]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port TIM_1MS
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[7]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[6]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[5]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[4]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[3]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[2]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[1]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[0]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[15]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[14]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[13]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[12]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[11]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[10]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[9]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[8]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ENABLE
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[15]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[14]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[13]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[12]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[11]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[10]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[9]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[8]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[7]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[6]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[5]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[4]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[3]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[2]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[1]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[0]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[191]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[190]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[189]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[188]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[187]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[186]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[185]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[184]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[183]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[182]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[181]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[180]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[179]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[178]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[177]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[176]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[175]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[174]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[173]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[172]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[171]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[170]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[169]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[168]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[167]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[166]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[165]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[164]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[163]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[162]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[161]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[160]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[159]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[158]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[157]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[156]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[155]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[154]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[153]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[152]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[151]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[150]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.875 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.875 ; gain = 0.000
---------------------------------------------------------------------------------
Reading core file 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.ngc' for (cell view 'SiTCP_XC7A_32K_BBT_V80', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V80_ngc_871fe0c8.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V80_ngc_871fe0c8.edif]
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.dcp' for cell 'SYSCLK0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.dcp' for cell 'SYSCLK2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'ADC1_IF/eras_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/mem_8_4K.dcp' for cell 'ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/multiplier_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/multiplier_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/divider/divider.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/CalBeamPosition'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_2/mult_gen_2.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/CalBeamWidth'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2874.875 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCTRL_CLK0' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 7912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0_board.xdc] for cell 'SYSCLK0/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0_board.xdc] for cell 'SYSCLK0/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc] for cell 'SYSCLK0/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc] for cell 'SYSCLK0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_board.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_board.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC3_IF/eras_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal NIM_OUT_N cannot be placed on M20 (IOB_X0Y113) because the pad is already occupied by terminal DIP_SW[1] possibly due to user constraint [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc:404]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance OBUFDS_inst at H19 (IOB_X0Y125) since it belongs to a shape containing instance NIM_OUT_N. The shape requires relative placement between OBUFDS_inst and NIM_OUT_N that can not be honoured because it would result in an invalid location for NIM_OUT_N. [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc:545]
Finished Parsing XDC File [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_late.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_late.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2874.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3575 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 272 instances
  FD => FDRE: 1512 instances
  FDC => FDCE: 223 instances
  FDE => FDRE: 1048 instances
  FDP => FDPE: 6 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 21 instances
  INV => LUT1: 190 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2874.875 ; gain = 0.000
90 Infos, 110 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2874.875 ; gain = 0.000
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 12 16:28:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 12 16:30:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 12 16:36:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: ADC_SiTCP_V20
WARNING: [Synth 8-2306] macro SYN_DATE redefined [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2957.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_V20' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:37]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CH_NUM bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SYSCLK0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SYSCLK0' (1#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'SYSCLK2' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SYSCLK2' (2#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/SYSCLK2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6157] synthesizing module 'ADC_IF' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/new/ADC_IF.v:2]
INFO: [Synth 8-6157] synthesizing module 'SIF_IF2_TEST' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_TEST.v:58]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SIF_IF2_selectio_wiz_TEST' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_selectio_wiz_TEST.v:56]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 54 - type: integer 
	Parameter num_serial_bits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
	Parameter BUFR_DIVIDE bound to: 3 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (11#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6155] done synthesizing module 'SIF_IF2_selectio_wiz_TEST' (12#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_selectio_wiz_TEST.v:56]
INFO: [Synth 8-6155] done synthesizing module 'SIF_IF2_TEST' (13#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/new/SIF_IF2_TEST.v:58]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (14#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_IF' (15#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/new/ADC_IF.v:2]
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_RING' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v:14]
INFO: [Synth 8-6157] synthesizing module 'mem_8_4K' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mem_8_4K_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_8_4K' (16#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mem_8_4K_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_RING' (17#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v:14]
INFO: [Synth 8-6157] synthesizing module 'ADC_SiTCP_RAW' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:15]
INFO: [Synth 8-6157] synthesizing module 'ADC_INT' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:20]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (18#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (19#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divider' (20#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/divider_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_2' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_2' (21#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/mult_gen_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (22#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/.Xil/Vivado-6304-DESKTOP-NG52DIC/realtime/cordic_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element FillPed_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:72]
WARNING: [Synth 8-6014] Unused sequential element SumRawWD10_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:267]
WARNING: [Synth 8-6014] Unused sequential element DelayedRawWD00_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:282]
WARNING: [Synth 8-6014] Unused sequential element pedestal10_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:294]
INFO: [Synth 8-6155] done synthesizing module 'ADC_INT' (23#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v:20]
WARNING: [Synth 8-6014] Unused sequential element irTrgCunt_reg was removed.  [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:122]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_RAW' (24#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v:15]
INFO: [Synth 8-6157] synthesizing module 'LEDSet' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/firmware/LEDSet.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LEDSet' (25#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/firmware/LEDSet.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1136]
	Parameter CE_TYPE_CE0 bound to: SYNC - type: string 
	Parameter CE_TYPE_CE1 bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (26#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1136]
INFO: [Synth 8-6157] synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/WRAP_SiTCP_GMII_XC7A_32K.V:21]
	Parameter TIM_PERIOD bound to: 8'b10100000 
INFO: [Synth 8-6157] synthesizing module 'TIMER' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b10011110 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (27#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/TIMER.v:13]
INFO: [Synth 8-6157] synthesizing module 'SiTCP_XC7A_32K_BBT_V80' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.V:18]
INFO: [Synth 8-6155] done synthesizing module 'SiTCP_XC7A_32K_BBT_V80' (28#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.V:18]
INFO: [Synth 8-6155] done synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' (29#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/WRAP_SiTCP_GMII_XC7A_32K.V:21]
INFO: [Synth 8-6157] synthesizing module 'LOC_REG' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:655]
INFO: [Synth 8-6157] synthesizing module 'AD_ADC_SPI' [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/AD_ADC_SPI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'AD_ADC_SPI' (30#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/AD_ADC_SPI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LOC_REG' (31#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/LOC_REG.v:27]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADC_SiTCP_RAW'. This will prevent further optimization [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:667]
WARNING: [Synth 8-3848] Net SiTCP_MDIO in module/entity ADC_SiTCP_V20 does not have driver. [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:745]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SiTCP_V20' (32#1) [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_V20.v:37]
WARNING: [Synth 8-3917] design ADC_SiTCP_V20 has port C[1] driven by constant 0
WARNING: [Synth 8-3917] design ADC_SiTCP_V20 has port C[0] driven by constant 0
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[23]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[22]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[21]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[20]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[19]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[18]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[17]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[16]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[15]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[14]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[13]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[12]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[11]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[10]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[9]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[8]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[7]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[6]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[5]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[4]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[3]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[2]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[1]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_ADC_PDSTL[0]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port TIM_1MS
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[7]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[6]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[5]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[4]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[3]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[2]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[1]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_STATUS0[0]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[15]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[14]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[13]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[12]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[11]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[10]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[9]
WARNING: [Synth 8-3331] design LOC_REG has unconnected port REG_TRG_STATUS[8]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ENABLE
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[15]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[14]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[13]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[12]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[11]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[10]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[9]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[8]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[7]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[6]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[5]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[4]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[3]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[2]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[1]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port DATA_LENGTH[0]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[191]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[190]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[189]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[188]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[187]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[186]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[185]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[184]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[183]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[182]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[181]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[180]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[179]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[178]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[177]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[176]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[175]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[174]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[173]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[172]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[171]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[170]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[169]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[168]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[167]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[166]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[165]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[164]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[163]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[162]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[161]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[160]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[159]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[158]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[157]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[156]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[155]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[154]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[153]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[152]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[151]
WARNING: [Synth 8-3331] design ADC_INT has unconnected port ADC_PDSTL[150]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2957.926 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2957.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2957.926 ; gain = 0.000
---------------------------------------------------------------------------------
Reading core file 'C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/src/SiTCP_XC7A_32K_BBT_V80.ngc' for (cell view 'SiTCP_XC7A_32K_BBT_V80', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V80_ngc_871fe0c8.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V80_ngc_871fe0c8.edif]
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.dcp' for cell 'SYSCLK0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.dcp' for cell 'SYSCLK2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'ADC1_IF/eras_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/mem_8_4K.dcp' for cell 'ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/multiplier_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/multiplier_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/divider/divider.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/CalBeamPosition'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mult_gen_2/mult_gen_2.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'ADC_SiTCP_RAW/ADC_INT/CalBeamWidth'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.926 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCTRL_CLK0' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 7912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0_board.xdc] for cell 'SYSCLK0/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0_board.xdc] for cell 'SYSCLK0/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc] for cell 'SYSCLK0/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc] for cell 'SYSCLK0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0/SYSCLK0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_board.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_board.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'ADC3_IF/eras_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal NIM_OUT_N cannot be placed on M20 (IOB_X0Y113) because the pad is already occupied by terminal DIP_SW[1] possibly due to user constraint [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc:404]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance OBUFDS_inst at H19 (IOB_X0Y125) since it belongs to a shape containing instance NIM_OUT_N. The shape requires relative placement between OBUFDS_inst and NIM_OUT_N that can not be honoured because it would result in an invalid location for NIM_OUT_N. [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc:545]
Finished Parsing XDC File [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/constrs_1/imports/papillon_24ch/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_late.xdc] for cell 'SYSCLK2/inst'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2/SYSCLK2_late.xdc] for cell 'SYSCLK2/inst'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC1_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC2_IF/eras_fifo/U0'
Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Finished Parsing XDC File [c:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'ADC3_IF/eras_fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_SiTCP_V20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_SiTCP_V20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2957.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3575 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 272 instances
  FD => FDRE: 1512 instances
  FDC => FDCE: 223 instances
  FDE => FDRE: 1048 instances
  FDP => FDPE: 6 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 21 instances
  INV => LUT1: 190 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2957.926 ; gain = 0.000
90 Infos, 110 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2957.926 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3487.961 ; gain = 18.906
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3487.961 ; gain = 18.906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3487.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 56 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  SRLC16E => SRL16E: 103 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3563.645 ; gain = 605.719
open_report: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3705.219 ; gain = 141.574
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 12 17:03:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 12 17:04:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3737.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3737.141 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3737.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3737.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 56 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  SRLC16E => SRL16E: 103 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3737.141 ; gain = 0.000
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3737.141 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 12 17:11:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 12 17:13:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 12 17:19:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 12 18:01:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 12 18:05:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 12 18:11:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 18:32:50 2023...
