# compile vhdl design source files
vhdl xil_defaultlib  "../../../TDC_VernierOsc.srcs/sources_1/new/INV_chain_13.vhd"
vhdl xil_defaultlib  "../../../TDC_VernierOsc.srcs/sim_1/new/symulacja_tdc_vo.vhd"

# Do not sort compile order
nosort
