{"paperId": "14f79169ddf951663be431a72c81e9290e4bf4db", "publicationVenue": {"id": "574acf2b-955f-4771-b601-a152b7b75090", "name": "Microelectronics Journal", "type": "journal", "alternate_names": ["Microelectron J", "Microelectronics journal", "Microelectron j", "Microelectronics"], "issn": "0026-2692", "alternate_issns": ["1879-2391", "0959-8324"], "url": "https://www.journals.elsevier.com/microelectronics-journal", "alternate_urls": ["https://www.sciencedirect.com/journal/microelectronics-journal"]}, "title": "Low-latency area-efficient systolic bit-parallel GF(2m) multiplier for a narrow class of trinomials", "abstract": null, "venue": "Microelectronics Journal", "year": 2021, "fieldsOfStudy": ["Computer Science"], "publicationTypes": ["JournalArticle"], "publicationDate": "2021-11-01", "journal": {"name": "Microelectron. J.", "pages": "105275", "volume": "117"}, "authors": [{"authorId": "1455150564", "name": "Siva Ramakrishna Pillutla"}, {"authorId": "1963411", "name": "Lakshmi Boppana"}], "citations": [{"paperId": "df1c545dfc82104b1977b5c0aa1debd701997ac6", "title": "Compact hardware accelerator for field multipliers suitable for use in ultra-low power IoT edge devices"}, {"paperId": "ce31a758af4dc8bdbb5f584d1d67e3e019cadaa7", "title": "Low-Space Bit-Parallel Systolic Structure for AOP-Based Multiplier Suitable for Resource-Constrained IoT Edge Devices"}, {"paperId": "8ef5288e84daa508cd6dc31fac38ad2046f4a60c", "title": "Low Complexity Systolic Montgomery Multiplication over Finite Fields GF(2 m )"}]}
