Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun  9 18:51:36 2024
| Host         : Satish-HP-Pav running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mkRCA32_timing_summary_routed.rpt -pb mkRCA32_timing_summary_routed.pb -rpx mkRCA32_timing_summary_routed.rpx -warn_on_violation
| Design       : mkRCA32
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (67)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.526        0.000                      0                   65        0.195        0.000                      0                   65        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.526        0.000                      0                   65        0.195        0.000                      0                   65        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.349ns (31.569%)  route 5.092ns (68.431%))
  Logic Levels:           14  (LUT3=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 13.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.344     8.285    cin__h5194
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.390 r  result[27]_i_6/O
                         net (fo=1, routed)           0.395     8.785    y__h5648
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.890 r  result[27]_i_4/O
                         net (fo=2, routed)           0.231     9.120    cin__h6289
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.225 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.570    cin__h6727
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.675 r  result[27]_i_2/O
                         net (fo=2, routed)           0.322     9.997    cin__h7165
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.108    10.105 r  result[29]_i_2/O
                         net (fo=3, routed)           0.348    10.453    cin__h7603
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.267    10.720 r  result[32]_i_3/O
                         net (fo=2, routed)           0.531    11.251    cin__h8041
    SLICE_X59Y31         LUT3 (Prop_lut3_I0_O)        0.264    11.515 r  result[30]_i_1/O
                         net (fo=1, routed)           0.000    11.515    result_D_IN[30]
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322    13.742    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/C
                         clock pessimism              0.304    14.046    
                         clock uncertainty           -0.035    14.011    
    SLICE_X59Y31         FDRE (Setup_fdre_C_D)        0.030    14.041    result_reg[30]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 2.352ns (31.596%)  route 5.092ns (68.404%))
  Logic Levels:           14  (LUT5=6 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 13.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.344     8.285    cin__h5194
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.390 r  result[27]_i_6/O
                         net (fo=1, routed)           0.395     8.785    y__h5648
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.890 r  result[27]_i_4/O
                         net (fo=2, routed)           0.231     9.120    cin__h6289
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.225 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.570    cin__h6727
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.675 r  result[27]_i_2/O
                         net (fo=2, routed)           0.322     9.997    cin__h7165
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.108    10.105 r  result[29]_i_2/O
                         net (fo=3, routed)           0.348    10.453    cin__h7603
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.267    10.720 r  result[32]_i_3/O
                         net (fo=2, routed)           0.531    11.251    cin__h8041
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.267    11.518 r  result[32]_i_2/O
                         net (fo=1, routed)           0.000    11.518    result_D_IN[32]
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322    13.742    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/C
                         clock pessimism              0.304    14.046    
                         clock uncertainty           -0.035    14.011    
    SLICE_X59Y31         FDRE (Setup_fdre_C_D)        0.069    14.080    result_reg[32]
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 2.085ns (30.168%)  route 4.826ns (69.832%))
  Logic Levels:           13  (LUT5=5 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 13.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.344     8.285    cin__h5194
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.390 r  result[27]_i_6/O
                         net (fo=1, routed)           0.395     8.785    y__h5648
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.890 r  result[27]_i_4/O
                         net (fo=2, routed)           0.231     9.120    cin__h6289
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.225 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.570    cin__h6727
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.675 r  result[27]_i_2/O
                         net (fo=2, routed)           0.322     9.997    cin__h7165
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.108    10.105 r  result[29]_i_2/O
                         net (fo=3, routed)           0.348    10.453    cin__h7603
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.267    10.720 r  result[29]_i_1/O
                         net (fo=1, routed)           0.265    10.985    result_D_IN[29]
    SLICE_X60Y29         FDRE                                         r  result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320    13.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[29]/C
                         clock pessimism              0.304    14.044    
                         clock uncertainty           -0.035    14.009    
    SLICE_X60Y29         FDRE (Setup_fdre_C_D)       -0.015    13.994    result_reg[29]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 2.085ns (31.300%)  route 4.576ns (68.700%))
  Logic Levels:           13  (LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.344     8.285    cin__h5194
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.390 r  result[27]_i_6/O
                         net (fo=1, routed)           0.395     8.785    y__h5648
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.890 r  result[27]_i_4/O
                         net (fo=2, routed)           0.231     9.120    cin__h6289
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.225 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.570    cin__h6727
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.675 r  result[27]_i_2/O
                         net (fo=2, routed)           0.322     9.997    cin__h7165
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.108    10.105 r  result[29]_i_2/O
                         net (fo=3, routed)           0.363    10.468    cin__h7603
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.267    10.735 r  result[28]_i_1/O
                         net (fo=1, routed)           0.000    10.735    result_D_IN[28]
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.032    14.029    result_reg[28]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.177ns (32.724%)  route 4.476ns (67.276%))
  Logic Levels:           12  (LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.361     8.301    cin__h5194
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.406 r  result[22]_i_3/O
                         net (fo=1, routed)           0.374     8.780    cin__h5632
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.885 r  result[22]_i_2/O
                         net (fo=2, routed)           0.475     9.360    cin__h6070
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.126     9.486 r  result[24]_i_2/O
                         net (fo=3, routed)           0.233     9.719    cin__h6508
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.277     9.996 r  result[26]_i_2/O
                         net (fo=2, routed)           0.456    10.453    cin__h6946
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.274    10.727 r  result[25]_i_1/O
                         net (fo=1, routed)           0.000    10.727    result_D_IN[25]
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.032    14.029    result_reg[25]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.025ns (30.274%)  route 4.664ns (69.726%))
  Logic Levels:           14  (LUT5=3 LUT6=11)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 13.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.344     8.285    cin__h5194
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.390 r  result[27]_i_6/O
                         net (fo=1, routed)           0.395     8.785    y__h5648
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.890 r  result[27]_i_4/O
                         net (fo=2, routed)           0.235     9.124    cin__h6289
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.105     9.229 r  result[31]_i_6/O
                         net (fo=1, routed)           0.233     9.462    y__h6743
    SLICE_X61Y31         LUT6 (Prop_lut6_I5_O)        0.105     9.567 r  result[31]_i_4/O
                         net (fo=1, routed)           0.346     9.913    cin__h7384
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.105    10.018 r  result[31]_i_3/O
                         net (fo=1, routed)           0.413    10.431    cin__h7822
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.105    10.536 r  result[31]_i_2/O
                         net (fo=1, routed)           0.121    10.658    cin__h8260
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.105    10.763 r  result[31]_i_1/O
                         net (fo=1, routed)           0.000    10.763    result[31]_i_1_n_0
    SLICE_X60Y31         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322    13.742    CLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  result_reg[31]/C
                         clock pessimism              0.304    14.046    
                         clock uncertainty           -0.035    14.011    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)        0.076    14.087    result_reg[31]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 2.180ns (32.754%)  route 4.476ns (67.246%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.361     8.301    cin__h5194
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.406 r  result[22]_i_3/O
                         net (fo=1, routed)           0.374     8.780    cin__h5632
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.885 r  result[22]_i_2/O
                         net (fo=2, routed)           0.475     9.360    cin__h6070
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.126     9.486 r  result[24]_i_2/O
                         net (fo=3, routed)           0.233     9.719    cin__h6508
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.277     9.996 r  result[26]_i_2/O
                         net (fo=2, routed)           0.456    10.453    cin__h6946
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.277    10.730 r  result[26]_i_1/O
                         net (fo=1, routed)           0.000    10.730    result_D_IN[26]
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.069    14.066    result_reg[26]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.815ns (28.334%)  route 4.591ns (71.666%))
  Logic Levels:           12  (LUT5=4 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.344     8.285    cin__h5194
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.390 r  result[27]_i_6/O
                         net (fo=1, routed)           0.395     8.785    y__h5648
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.890 r  result[27]_i_4/O
                         net (fo=2, routed)           0.231     9.120    cin__h6289
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.225 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.570    cin__h6727
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.105     9.675 r  result[27]_i_2/O
                         net (fo=2, routed)           0.322     9.997    cin__h7165
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.105    10.102 r  result[27]_i_1/O
                         net (fo=1, routed)           0.377    10.480    result_D_IN[27]
    SLICE_X63Y31         FDRE                                         r  result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[27]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)       -0.042    13.955    result_reg[27]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.901ns (30.783%)  route 4.274ns (69.217%))
  Logic Levels:           11  (LUT5=5 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 13.744 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.361     8.301    cin__h5194
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.406 r  result[22]_i_3/O
                         net (fo=1, routed)           0.374     8.780    cin__h5632
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.885 r  result[22]_i_2/O
                         net (fo=2, routed)           0.475     9.360    cin__h6070
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.126     9.486 r  result[24]_i_2/O
                         net (fo=3, routed)           0.233     9.719    cin__h6508
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.275     9.994 r  result[24]_i_1/O
                         net (fo=1, routed)           0.255    10.249    result_D_IN[24]
    SLICE_X62Y32         FDRE                                         r  result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.324    13.744    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[24]/C
                         clock pessimism              0.289    14.033    
                         clock uncertainty           -0.035    13.998    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)       -0.059    13.939    result_reg[24]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.901ns (32.085%)  route 4.024ns (67.915%))
  Logic Levels:           11  (LUT3=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 13.744 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  cin_reg/Q
                         net (fo=3, routed)           0.807     5.260    cin
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.119     5.379 r  result[3]_i_2/O
                         net (fo=4, routed)           0.474     5.853    cin__h1909
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.267     6.120 r  result[12]_i_6/O
                         net (fo=1, routed)           0.120     6.240    y__h2363
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.345 r  result[12]_i_4/O
                         net (fo=2, routed)           0.241     6.586    cin__h3004
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.691 r  result[17]_i_6/O
                         net (fo=1, routed)           0.340     7.031    y__h3458
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.136 r  result[17]_i_4/O
                         net (fo=2, routed)           0.339     7.475    cin__h4099
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  result[22]_i_6/O
                         net (fo=1, routed)           0.255     7.835    y__h4553
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.940 r  result[22]_i_4/O
                         net (fo=2, routed)           0.361     8.301    cin__h5194
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.406 r  result[22]_i_3/O
                         net (fo=1, routed)           0.374     8.780    cin__h5632
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.885 r  result[22]_i_2/O
                         net (fo=2, routed)           0.475     9.360    cin__h6070
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.126     9.486 r  result[24]_i_2/O
                         net (fo=3, routed)           0.238     9.724    cin__h6508
    SLICE_X62Y32         LUT3 (Prop_lut3_I0_O)        0.275     9.999 r  result[23]_i_1/O
                         net (fo=1, routed)           0.000     9.999    result_D_IN[23]
    SLICE_X62Y32         FDRE                                         r  result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.324    13.744    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[23]/C
                         clock pessimism              0.289    14.033    
                         clock uncertainty           -0.035    13.998    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.032    14.030    result_reg[23]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  4.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 in2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.611%)  route 0.116ns (38.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.584     1.410    CLK_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  in2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  in2_reg[8]/Q
                         net (fo=5, routed)           0.116     1.667    p_0_in76_in
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.712 r  result[8]_i_1/O
                         net (fo=1, routed)           0.000     1.712    result_D_IN015_out
    SLICE_X59Y29         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  result_reg[8]/C
                         clock pessimism             -0.500     1.425    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.092     1.517    result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 in1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.231ns (66.502%)  route 0.116ns (33.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  in1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  in1_reg[29]/Q
                         net (fo=3, routed)           0.064     1.618    p_1_in35_in
    SLICE_X60Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.663 r  result[31]_i_2/O
                         net (fo=1, routed)           0.052     1.716    cin__h8260
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.761 r  result[31]_i_1/O
                         net (fo=1, routed)           0.000     1.761    result[31]_i_1_n_0
    SLICE_X60Y31         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  result_reg[31]/C
                         clock pessimism             -0.501     1.426    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.121     1.547    result_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 in2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.187ns (55.856%)  route 0.148ns (44.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  in2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  in2_reg[30]/Q
                         net (fo=3, routed)           0.148     1.702    p_0_in32_in
    SLICE_X59Y31         LUT5 (Prop_lut5_I2_O)        0.046     1.748 r  result[32]_i_2/O
                         net (fo=1, routed)           0.000     1.748    result_D_IN[32]
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/C
                         clock pessimism             -0.501     1.426    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.107     1.533    result_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 in2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.724%)  route 0.148ns (44.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  in2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  in2_reg[30]/Q
                         net (fo=3, routed)           0.148     1.702    p_0_in32_in
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.747 r  result[30]_i_1/O
                         net (fo=1, routed)           0.000     1.747    result_D_IN[30]
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/C
                         clock pessimism             -0.501     1.426    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.091     1.517    result_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 in2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.296%)  route 0.207ns (52.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.560     1.386    CLK_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  in2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  in2_reg[2]/Q
                         net (fo=4, routed)           0.207     1.734    p_0_in88_in
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.779 r  result[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    result_D_IN03_out
    SLICE_X59Y30         FDRE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.854     1.926    CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  result_reg[2]/C
                         clock pessimism             -0.480     1.446    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.091     1.537    result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 in1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.992%)  route 0.186ns (50.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  in1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  in1_reg[0]/Q
                         net (fo=3, routed)           0.186     1.743    in1_reg_n_0_[0]
    SLICE_X62Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.788 r  result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    IF_temp1471_XOR_cin_THEN_1_ELSE_0__q11
    SLICE_X62Y31         FDRE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[0]/C
                         clock pessimism             -0.480     1.449    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092     1.541    result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 in2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.183ns (43.674%)  route 0.236ns (56.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  in2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  in2_reg[20]/Q
                         net (fo=4, routed)           0.236     1.790    p_0_in52_in
    SLICE_X62Y32         LUT5 (Prop_lut5_I2_O)        0.042     1.832 r  result[21]_i_1/O
                         net (fo=1, routed)           0.000     1.832    result_D_IN[21]
    SLICE_X62Y32         FDRE                                         r  result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.930    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[21]/C
                         clock pessimism             -0.480     1.450    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.107     1.557    result_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 in2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.075%)  route 0.236ns (55.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  in2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  in2_reg[20]/Q
                         net (fo=4, routed)           0.236     1.790    p_0_in52_in
    SLICE_X62Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.835 r  result[20]_i_1/O
                         net (fo=1, routed)           0.000     1.835    result_D_IN[20]
    SLICE_X62Y32         FDRE                                         r  result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.930    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[20]/C
                         clock pessimism             -0.480     1.450    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.091     1.541    result_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 in2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.183ns (42.984%)  route 0.243ns (57.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.584     1.410    CLK_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  in2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  in2_reg[10]/Q
                         net (fo=4, routed)           0.243     1.794    p_0_in72_in
    SLICE_X58Y29         LUT5 (Prop_lut5_I2_O)        0.042     1.836 r  result[11]_i_1/O
                         net (fo=1, routed)           0.000     1.836    result_D_IN021_out
    SLICE_X58Y29         FDRE                                         r  result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  result_reg[11]/C
                         clock pessimism             -0.500     1.425    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.107     1.532    result_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 in2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.614%)  route 0.231ns (55.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.584     1.410    CLK_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  in2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  in2_reg[6]/Q
                         net (fo=4, routed)           0.231     1.782    p_0_in80_in
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.827    result_D_IN011_out
    SLICE_X59Y29         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  result_reg[6]/C
                         clock pessimism             -0.500     1.425    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.091     1.516    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   available_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   available_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   cin_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   in1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y33   in1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y34   in1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y34   in1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y34   in1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y34   in1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   available_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   available_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   available_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   available_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cin_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cin_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   in1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   in1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   available_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   available_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   available_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   available_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cin_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cin_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   in1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   in1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.612ns  (logic 2.875ns (43.485%)  route 3.737ns (56.515%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  result_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.433     4.504 r  result_reg[31]/Q
                         net (fo=3, routed)           0.697     5.201    return_sum_OBUF[31]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.105     5.306 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.040     8.346    overflow_OBUF
    M14                  OBUF (Prop_obuf_I_O)         2.337    10.683 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    10.683    overflow
    M14                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 2.834ns (47.233%)  route 3.166ns (52.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.348     4.419 r  result_reg[32]/Q
                         net (fo=1, routed)           3.166     7.585    return_carry_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.486    10.071 r  return_carry_OBUF_inst/O
                         net (fo=0)                   0.000    10.071    return_carry
    L18                                                               r  return_carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 available_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.554ns  (logic 2.782ns (50.101%)  route 2.771ns (49.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.368     4.011    CLK_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  available_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.433     4.444 r  available_reg_lopt_replica/Q
                         net (fo=1, routed)           2.771     7.215    available_reg_lopt_replica_1
    M16                  OBUF (Prop_obuf_I_O)         2.349     9.564 r  RDY_overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.564    RDY_overflow
    M16                                                               r  RDY_overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 2.695ns (53.012%)  route 2.389ns (46.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.379     4.452 r  result_reg[0]/Q
                         net (fo=1, routed)           2.389     6.841    return_sum_OBUF[0]
    P7                   OBUF (Prop_obuf_I_O)         2.316     9.157 r  return_sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.157    return_sum[0]
    P7                                                                r  return_sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.080ns  (logic 2.716ns (53.459%)  route 2.364ns (46.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.427     4.070    CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.379     4.449 r  result_reg[2]/Q
                         net (fo=1, routed)           2.364     6.813    return_sum_OBUF[2]
    U7                   OBUF (Prop_obuf_I_O)         2.337     9.150 r  return_sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.150    return_sum[2]
    U7                                                                r  return_sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 2.758ns (55.596%)  route 2.202ns (44.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426     4.069    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.433     4.502 r  result_reg[5]/Q
                         net (fo=1, routed)           2.202     6.704    return_sum_OBUF[5]
    T5                   OBUF (Prop_obuf_I_O)         2.325     9.029 r  return_sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.029    return_sum[5]
    T5                                                                r  return_sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.910ns  (logic 2.717ns (55.343%)  route 2.193ns (44.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.379     4.450 r  result_reg[3]/Q
                         net (fo=1, routed)           2.193     6.643    return_sum_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         2.338     8.981 r  return_sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.981    return_sum[3]
    R6                                                                r  return_sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.895ns  (logic 2.703ns (55.228%)  route 2.191ns (44.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426     4.069    CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.379     4.448 r  result_reg[6]/Q
                         net (fo=1, routed)           2.191     6.639    return_sum_OBUF[6]
    T6                   OBUF (Prop_obuf_I_O)         2.324     8.964 r  return_sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.964    return_sum[6]
    T6                                                                r  return_sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 2.845ns (58.386%)  route 2.028ns (41.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.348     4.421 r  result_reg[16]/Q
                         net (fo=1, routed)           2.028     6.449    return_sum_OBUF[16]
    V5                   OBUF (Prop_obuf_I_O)         2.497     8.946 r  return_sum_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.946    return_sum[16]
    V5                                                                r  return_sum[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.859ns  (logic 2.773ns (57.077%)  route 2.085ns (42.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426     4.069    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.433     4.502 r  result_reg[4]/Q
                         net (fo=1, routed)           2.085     6.587    return_sum_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.340     8.928 r  return_sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.928    return_sum[4]
    R7                                                                r  return_sum[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 1.274ns (79.694%)  route 0.325ns (20.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.575 r  result_reg[29]/Q
                         net (fo=1, routed)           0.325     1.900    return_sum_OBUF[29]
    N4                   OBUF (Prop_obuf_I_O)         1.110     3.010 r  return_sum_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.010    return_sum[29]
    N4                                                                r  return_sum[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 1.268ns (78.749%)  route 0.342ns (21.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[27]/Q
                         net (fo=1, routed)           0.342     1.897    return_sum_OBUF[27]
    P1                   OBUF (Prop_obuf_I_O)         1.127     3.025 r  return_sum_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.025    return_sum[27]
    P1                                                                r  return_sum[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 1.254ns (77.366%)  route 0.367ns (22.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  result_reg[30]/Q
                         net (fo=1, routed)           0.367     1.921    return_sum_OBUF[30]
    N5                   OBUF (Prop_obuf_I_O)         1.113     3.034 r  return_sum_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.034    return_sum[30]
    N5                                                                r  return_sum[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.285ns (78.341%)  route 0.355ns (21.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  result_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.577 r  result_reg[31]/Q
                         net (fo=3, routed)           0.355     1.932    return_sum_OBUF[31]
    N2                   OBUF (Prop_obuf_I_O)         1.121     3.053 r  return_sum_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.053    return_sum[31]
    N2                                                                r  return_sum[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.263ns (75.971%)  route 0.399ns (24.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[28]/Q
                         net (fo=1, routed)           0.399     1.955    return_sum_OBUF[28]
    P2                   OBUF (Prop_obuf_I_O)         1.122     3.076 r  return_sum_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.076    return_sum[28]
    P2                                                                r  return_sum[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.254ns (74.946%)  route 0.419ns (25.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[25]/Q
                         net (fo=1, routed)           0.419     1.974    return_sum_OBUF[25]
    R1                   OBUF (Prop_obuf_I_O)         1.113     3.087 r  return_sum_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.087    return_sum[25]
    R1                                                                r  return_sum[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.293ns (76.067%)  route 0.407ns (23.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.128     1.542 r  result_reg[26]/Q
                         net (fo=1, routed)           0.407     1.949    return_sum_OBUF[26]
    R2                   OBUF (Prop_obuf_I_O)         1.165     3.114 r  return_sum_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.114    return_sum[26]
    R2                                                                r  return_sum[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.261ns (73.131%)  route 0.463ns (26.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[22]/Q
                         net (fo=1, routed)           0.463     2.019    return_sum_OBUF[22]
    T1                   OBUF (Prop_obuf_I_O)         1.120     3.139 r  return_sum_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.139    return_sum[22]
    T1                                                                r  return_sum[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.252ns (71.215%)  route 0.506ns (28.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  result_reg[24]/Q
                         net (fo=1, routed)           0.506     2.062    return_sum_OBUF[24]
    R3                   OBUF (Prop_obuf_I_O)         1.111     3.173 r  return_sum_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.173    return_sum[24]
    R3                                                                r  return_sum[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.251ns (70.988%)  route 0.511ns (29.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  result_reg[23]/Q
                         net (fo=1, routed)           0.511     2.068    return_sum_OBUF[23]
    T2                   OBUF (Prop_obuf_I_O)         1.110     3.178 r  return_sum_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.178    return_sum[23]
    T2                                                                r  return_sum[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 0.975ns (16.890%)  route 4.796ns (83.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.219     5.771    p_0_in
    SLICE_X60Y32         FDRE                                         r  in1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[28]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 0.975ns (16.890%)  route 4.796ns (83.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.219     5.771    p_0_in
    SLICE_X60Y32         FDRE                                         r  in2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in2_reg[23]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 0.975ns (16.890%)  route 4.796ns (83.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.219     5.771    p_0_in
    SLICE_X60Y32         FDRE                                         r  in2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in2_reg[24]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 0.975ns (16.890%)  route 4.796ns (83.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.219     5.771    p_0_in
    SLICE_X61Y32         FDRE                                         r  result_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  result_reg[18]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 0.975ns (16.906%)  route 4.790ns (83.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.213     5.765    p_0_in
    SLICE_X58Y31         FDRE                                         r  in1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322     3.742    CLK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  in1_reg[30]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 0.975ns (16.906%)  route 4.790ns (83.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.213     5.765    p_0_in
    SLICE_X58Y31         FDRE                                         r  in2_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322     3.742    CLK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  in2_reg[30]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 0.975ns (16.912%)  route 4.788ns (83.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.211     5.763    p_0_in
    SLICE_X64Y31         FDRE                                         r  result_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  result_reg[17]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 0.975ns (16.917%)  route 4.787ns (83.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.209     5.761    p_0_in
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322     3.742    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 0.975ns (16.917%)  route 4.787ns (83.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.209     5.761    p_0_in
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322     3.742    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.656ns  (logic 0.975ns (17.232%)  route 4.681ns (82.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.577     3.447    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.552 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.104     5.656    p_0_in
    SLICE_X61Y31         FDRE                                         r  in1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322     3.742    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  in1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.166ns (12.534%)  route 1.157ns (87.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.157     1.323    EN_start_IBUF
    SLICE_X57Y33         FDRE                                         r  in1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  in1_reg[10]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.166ns (12.534%)  route 1.157ns (87.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.157     1.323    EN_start_IBUF
    SLICE_X57Y33         FDRE                                         r  in1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  in1_reg[9]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.166ns (12.384%)  route 1.173ns (87.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.173     1.339    EN_start_IBUF
    SLICE_X57Y32         FDRE                                         r  in2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.829     1.901    CLK_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  in2_reg[13]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.166ns (12.384%)  route 1.173ns (87.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.173     1.339    EN_start_IBUF
    SLICE_X57Y32         FDRE                                         r  in2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.829     1.901    CLK_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  in2_reg[15]/C

Slack:                    inf
  Source:                 start_in2[26]
                            (input port)
  Destination:            in2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.155ns (11.311%)  route 1.212ns (88.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  start_in2[26] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[26]
    N15                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  start_in2_IBUF[26]_inst/O
                         net (fo=1, routed)           1.212     1.366    start_in2_IBUF[26]
    SLICE_X58Y27         FDRE                                         r  in2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851     1.923    CLK_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  in2_reg[26]/C

Slack:                    inf
  Source:                 start_in2[28]
                            (input port)
  Destination:            in2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.167ns (12.112%)  route 1.212ns (87.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_in2[28] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[28]
    T18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  start_in2_IBUF[28]_inst/O
                         net (fo=1, routed)           1.212     1.379    start_in2_IBUF[28]
    SLICE_X61Y29         FDRE                                         r  in2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  in2_reg[28]/C

Slack:                    inf
  Source:                 start_in2[27]
                            (input port)
  Destination:            in2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.167ns (12.057%)  route 1.220ns (87.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  start_in2[27] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[27]
    P15                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  start_in2_IBUF[27]_inst/O
                         net (fo=1, routed)           1.220     1.387    start_in2_IBUF[27]
    SLICE_X57Y30         FDRE                                         r  in2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.899    CLK_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  in2_reg[27]/C

Slack:                    inf
  Source:                 start_cin
                            (input port)
  Destination:            cin_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.172ns (12.383%)  route 1.215ns (87.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  start_cin (IN)
                         net (fo=0)                   0.000     0.000    start_cin
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  start_cin_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.387    start_cin_IBUF
    SLICE_X61Y34         FDRE                                         r  cin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.930    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.166ns (11.847%)  route 1.234ns (88.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.234     1.400    EN_start_IBUF
    SLICE_X57Y31         FDRE                                         r  in2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.828     1.900    CLK_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  in2_reg[12]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.166ns (11.792%)  route 1.240ns (88.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.240     1.406    EN_start_IBUF
    SLICE_X56Y30         FDRE                                         r  in1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.899    CLK_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  in1_reg[3]/C





