Power Analysis Attacks 
能量分析攻击 
童御修1 李祐棠2 JP 2,3 陈君明4,5 郑振牟1,3 
1 国立台湾大学 电机工程学系 
2 国立台湾大学 电信工程学研究所 
3 中央研究院 资讯科技创新研究中心 
4 国立台湾大学 数学系 
5 铨安智慧科技 (股) 
Agenda  
•Introduction 
- Attacks on Implementations 
- Experiment Setup 
•Demo -- Break AES-128 
•Power Analysis Attacks 
- Foundation  
- Example on AES-128 
- Workflows 
2 
Traditional Cryptanalysis 
Attackers can only observe the external information 
What if we can see insides? 
3 
Attacks on Implementations 
Semi-invasive  
Non-invasive  
Invasive  
Microprobing 
Reverse engineering 
UV light, X-rays 
or lasers 
Side-channel 
attacks 
Attack scope 
Cost  
Side-channel attacks:  
Cheaper & effective 
4 
Side-Channel Attacks   旁通道攻击 
Attackers analyze the “leakage” from the devices 
Different keys cause different leakage! 
5 
6 
Side Channel Attack 
旁通道攻击   
AES 
Example: Acoustics Cryptanalysis 
Adi Shamir (S of RSA) et al, 2013 
Execute GnuPG’s RSA-4096  
Capture and analyze 
Sound  
7 
Side-Channel Leakages 
Timing 
Power 
EM 
Others  
ex. Password comparison 
Paul Kocher proposed the first attack:  
DPA, Differential Power Analysis (1999) 
[CRI, Cryptography Research Inc.] 
Sound, temperature, … 
Similar to power consumption 
Power leakage is easier to deal with 
8 
Experiment Setup 
Oscilloscope 
Device  
Laptop 
control signal & input 
control signal 
output 
power traces 
measure signal 
9 
Analyze! 
Equipment (1) 
PicoScope 3206D with sampling rate 1GSa/s 
10 
≈NTD 50,000 
Equipment (2) 
SAKURA evaluation board 
UEC Satoh Laboratory 
11 
≈NTD 100,000 
Our Environment 
12 
Demo 
Extract the secret key from AES-128 on SmartCard 
Key: 13 11 1d 7f e3 94 4a 17 f3 07 a7 8b 4d 2b 30 c5  
13 
So Why Power Analysis Succeeds? 
14 
Foundation of Power Analysis (1) 
CMOS technology 
NMOS 
PMOS 
0 1 
0 1 
15 
Foundation of Power Analysis (2) 
Power consumption of CMOS inverter 
0 
1 
-> 1 
Discharging current 
-> 0 
-> 0 
Charging current 
-> 1 
Short-circuit current 
16 
Foundation of Power Analysis (3) 
CMOS consumes much more power in dynamic state 
Thus we use the power model 
Power = a ‧ # bitflips + b 
Hamming Weight: HW(101100) = 3 
Hamming Distance: HD(0011, 0010) = 1 
17 
Software Example 
Data transferred between memory and CPU  
CPU  
Memory 
value 
Bus 
# bitflips = HW(value) 
18 
Hardware Example 
Combinational 
Logic 
Register 
# bitflips = HD(statei , statei+1) 
= HW(statei ⊕ statei+1) 
state0 
state1 
state1 
state2 
19 
Example: on AES-128 
Target intermediate value 
The 16 bytes are independent before 
MixColumns in the first round 
So we can process it byte by byte 
20 
Divide and Conquer!! 
Measuring Power Traces 
0x3128A6DA……7C 
0xA24B6E1D……97 
0x6C7B32C……82 
… 
Plaintexts  
-0.388 
0.021 
0.734 
-0.172 
0.053 
0.681 
0.073 
-0.105 0.592 
… 
… 
… 
… 
Traces 
21 
0x31 
0xA2 
0x6C 
0x00 
0x01 
0x02 
0xFF 
Calculate hypothetical 
intermediate value 
Sbox (p⊕k)  
0xC7 
0x37 
0x50 
0x04 
0x0A 
0x8B 
0x4C 
0xDC 
… 
… 
… 
… 
… 
… 
0x3C 
Plaintexts (first byte)  
Key hypothesis (256 kinds) 
22 
Power model 
HW(‧) 
5 
5 
2 
1 
2 
4 
3 
5 
Statistical model 
correlation(‧ , ‧) 
-0.388 
0.021 
0.734 
-0.172 
0.053 
0.681 
0.073 
-0.105 0.592 
… 
… 
… 
… 
… 
… 
… 
… 
4 
Traces 
23 
0.181 
0.005 -0.124 
-0.103 
0.013 
0.090 
-0.001 
-0.131 0.095 
… 
… 
… 
… 
Correlation coeffieints matrix 
Key 0x00 
Key 0x01 
Key 0xFF 
0x13 is the correct key of the first byte ! 
24 
-0.084 
0.053 
0.372 
Key 0x13 
… 
… 
Experimental Results (1)  
25 
Key: 0x13 
Byte 1 
Experimental Results (2)  
26 
Byte 6 
Key: 0x94 
Experimental Results (3)  
27 
Byte1 
Byte2 
Byte3 
Byte4 
Power Analysis Workflow (1) 
Choose the target intermediate value 
                                            in the above examples 
1. Both input-dependent and key-dependent  
2. Better after a permutation function 
3.  value = f (input, key) 
value 
statei 
28 
Power Analysis Workflow (2) 
Measure the power traces 
Remember to record the corresponding plaintexts 
29 
Power Analysis Workflow (3) 
Choose a power model 
•  Usually  
- HW model in software like SmartCard 
- HD model in hardware like ASIC and FPGA 
# bitflips = HW(value) 
# bitflips = HD(statei , statei+1)  
30 
Power Analysis Workflow (4) 
hypothetical intermediate value and hypothetical 
power consumption 
For each input, calculate the intermediate value for 
all possible keys and apply them to the power model  
HW( f (input1, key1)) 
HW( f (input1, key2)) 
HW( f (input1, keyn)) 
… 
31 
Power Analysis Workflow (5) 
Apply the statistic analysis 
correlation (measured power, hypo. power) 
1. For linear power model, Pearson’s correlation 
coefficient is a good choice 
2. Other models: difference of means, mutual 
information…… 
32 
Workflow Summary  
1. Choose the target intermediate value 
2. Measure the power traces 
3. Choose a power model 
4. Calculate the hypothetical intermediate value and 
corresponding hypothetical power consumption 
5. Apply the statistic analysis between measured 
power consumption and hypothetical power 
consumption 
33 
Remarks (1)  
Many other power analysis attacks 
•Simple power analysis type 
- Template attacks 
•Differential power analysis type 
- Correlation power attacks (our attack) 
- High-order side-channel attacks 
- Mutual information analysis 
- Algebraic side-channel attacks 
34 
Remarks (2) 
Countermeasure: Hiding 
•Break the link between power and processed values 
- Dual-rail precharge logic cell 
- Shuffling 
- Parallel computing 
35 
DRP cell 
a 
a’ 
b 
b’ 
a+b 
(a+b)’ 
S1 
S2 
S3 
S15 
… 
S16 
S11 
S3 
S7 
S6 
S14 
S1 
S2 
S16 
… 
Pros: easy to implement 
Cons: overhead, relationship still exists 
Remarks (3) 
Countermeasure: Masking 
•Generate random numbers to mask the variables 
Pros: provably secure 
Cons: overhead, implementation issues 
36 
function 
mask process 
⊕ 
P 
M 
Q 
M’ 
⊕ 
Q 
P⊕M 
Q’ 
Remarks (4)  
From theory to reality 
•Need knowledge of the devices 
- Algorithms 
- Commands 
- Implementations 
•Different attack scenario 
- Known plaintext/ciphertext 
- Known ciphertext 
- Chosen plaintext 
37 
Conclusions 
•A practical threat against SmartCards, embedded 
devices and IoT (Internet of Things) chips 
•We provide a platform to  
  evaluate/attack on those  
  cryptographic devices 
•Future study 
- different ciphers 
- different devices 
- new countermeasures 
38 
References 
•S. Mangard et al. Power Analysis Attacks. 
•SAKURA project: 
http://satoh.cs.uec.ac.jp/SAKURA/index.html   
•DPA contest: http://www.dpacontest.org/home/ 
•E.Brier et al. Correlation Power Analysis with a 
Leakage Model. 
•Papers from CHES, Eurocrypt, Crypto and Asiacrypt 
39 
Thank you !  
40