Partition Merge report for Fpga
Tue Aug 28 09:12:48 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Resource Usage Summary
  6. Partition Merge RAM Summary
  7. Partition Merge DSP Block Usage Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+--------------------------------+--------------------------------------------------+
; Partition Merge Status         ; Successful - Tue Aug 28 09:12:48 2018            ;
; Quartus II 64-Bit Version      ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                  ; Fpga                                             ;
; Top-level Entity Name          ; Fpga                                             ;
; Family                         ; Arria GX                                         ;
; Logic utilization              ; N/A                                              ;
;     Combinational ALUTs        ; 24,854                                           ;
;     Dedicated logic registers  ; 19,809                                           ;
; Total registers                ; 19985                                            ;
; Total pins                     ; 286                                              ;
; Total virtual pins             ; 0                                                ;
; Total block memory bits        ; 1,815,020                                        ;
; DSP block 9-bit elements       ; 256                                              ;
; Total GXB Receiver Channels    ; 1                                                ;
; Total GXB Transmitter Channels ; 1                                                ;
; Total PLLs                     ; 3                                                ;
; Total DLLs                     ; 1                                                ;
+--------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; AdcDeser:AdcDeser0             ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; AdcDeser:AdcDeser0             ;
; AdcDeser:AdcDeser1             ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; AdcDeser:AdcDeser1             ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                      ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
; Statistic                             ; Top    ; AdcDeser:AdcDeser0 ; AdcDeser:AdcDeser1 ; hard_block:auto_generated_inst ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
; PLL                                   ; 0      ; 0                  ; 0                  ; 3                              ;
; GXB Receiver channel                  ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Transmitter channel               ; 0      ; 0                  ; 0                  ; 1                              ;
; Remote update block                   ; 1      ; 0                  ; 0                  ; 0                              ;
; DLL                                   ; 0      ; 0                  ; 0                  ; 1                              ;
; ASMI Block                            ; 1      ; 0                  ; 0                  ; 0                              ;
; GXB Central Control Unit              ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Transmitter PLL                   ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Calibration block                 ; 0      ; 0                  ; 0                  ; 1                              ;
;                                       ;        ;                    ;                    ;                                ;
; Virtual pins                          ; 0      ; 0                  ; 0                  ; 0                              ;
; I/O pins                              ; 270    ; 8                  ; 8                  ; 0                              ;
; DSP block 9-bit elements              ; 256    ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Connections                           ;        ;                    ;                    ;                                ;
;     -- Input Connections              ; 13258  ; 300                ; 300                ; 42                             ;
;     -- Registered Input Connections   ; 10360  ; 299                ; 299                ; 6                              ;
;     -- Output Connections             ; 642    ; 288                ; 288                ; 12682                          ;
;     -- Registered Output Connections  ; 25     ; 288                ; 288                ; 12                             ;
;                                       ;        ;                    ;                    ;                                ;
; Internal Connections                  ;        ;                    ;                    ;                                ;
;     -- Total Connections              ; 195759 ; 974                ; 974                ; 12797                          ;
;     -- Registered Connections         ; 91046  ; 972                ; 972                ; 18                             ;
;                                       ;        ;                    ;                    ;                                ;
; External Connections                  ;        ;                    ;                    ;                                ;
;     -- Top                            ; 0      ; 588                ; 588                ; 12724                          ;
;     -- AdcDeser:AdcDeser0             ; 588    ; 0                  ; 0                  ; 0                              ;
;     -- AdcDeser:AdcDeser1             ; 588    ; 0                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst ; 12724  ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Partition Interface                   ;        ;                    ;                    ;                                ;
;     -- Input Ports                    ; 75     ; 10                 ; 10                 ; 42                             ;
;     -- Output Ports                   ; 86     ; 96                 ; 96                 ; 52                             ;
;     -- Bidir Ports                    ; 125    ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Registered Ports                      ;        ;                    ;                    ;                                ;
;     -- Registered Input Ports         ; 0      ; 2                  ; 2                  ; 1                              ;
;     -- Registered Output Ports        ; 0      ; 96                 ; 96                 ; 12                             ;
;                                       ;        ;                    ;                    ;                                ;
; Port Connectivity                     ;        ;                    ;                    ;                                ;
;     -- Input Ports driven by GND      ; 0      ; 0                  ; 0                  ; 6                              ;
;     -- Output Ports driven by GND     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC      ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports with no Source    ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout     ; 0      ; 0                  ; 0                  ; 7                              ;
;     -- Output Ports with no Fanout    ; 0      ; 0                  ; 0                  ; 0                              ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                     ; Usage                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated ALUTs Used                         ; 24854                                                                                                                                                                                                                                                                                                 ;
; Dedicated logic registers                    ; 19809                                                                                                                                                                                                                                                                                                 ;
;                                              ;                                                                                                                                                                                                                                                                                                       ;
; Estimated ALUTs Unavailable                  ; 117                                                                                                                                                                                                                                                                                                   ;
;                                              ;                                                                                                                                                                                                                                                                                                       ;
; Total combinational functions                ; 24854                                                                                                                                                                                                                                                                                                 ;
; Combinational ALUT usage by number of inputs ;                                                                                                                                                                                                                                                                                                       ;
;     -- 7 input functions                     ; 117                                                                                                                                                                                                                                                                                                   ;
;     -- 6 input functions                     ; 3022                                                                                                                                                                                                                                                                                                  ;
;     -- 5 input functions                     ; 3438                                                                                                                                                                                                                                                                                                  ;
;     -- 4 input functions                     ; 4446                                                                                                                                                                                                                                                                                                  ;
;     -- <=3 input functions                   ; 13831                                                                                                                                                                                                                                                                                                 ;
;                                              ;                                                                                                                                                                                                                                                                                                       ;
; Combinational ALUTs by mode                  ;                                                                                                                                                                                                                                                                                                       ;
;     -- normal mode                           ; 16708                                                                                                                                                                                                                                                                                                 ;
;     -- extended LUT mode                     ; 117                                                                                                                                                                                                                                                                                                   ;
;     -- arithmetic mode                       ; 7395                                                                                                                                                                                                                                                                                                  ;
;     -- shared arithmetic mode                ; 634                                                                                                                                                                                                                                                                                                   ;
;                                              ;                                                                                                                                                                                                                                                                                                       ;
; Estimated ALUT/register pairs used           ; 30434                                                                                                                                                                                                                                                                                                 ;
;                                              ;                                                                                                                                                                                                                                                                                                       ;
; Total registers                              ; 19985                                                                                                                                                                                                                                                                                                 ;
;     -- Dedicated logic registers             ; 19809                                                                                                                                                                                                                                                                                                 ;
;     -- I/O registers                         ; 176                                                                                                                                                                                                                                                                                                   ;
;                                              ;                                                                                                                                                                                                                                                                                                       ;
;                                              ;                                                                                                                                                                                                                                                                                                       ;
; I/O pins                                     ; 286                                                                                                                                                                                                                                                                                                   ;
; Total block memory bits                      ; 1815020                                                                                                                                                                                                                                                                                               ;
; DSP block 9-bit elements                     ; 256                                                                                                                                                                                                                                                                                                   ;
; Total PLLs                                   ; 3                                                                                                                                                                                                                                                                                                     ;
;     -- PLLs                                  ; 3                                                                                                                                                                                                                                                                                                     ;
;                                              ;                                                                                                                                                                                                                                                                                                       ;
; Total DLLs                                   ; 1                                                                                                                                                                                                                                                                                                     ;
; GXB Receiver channels                        ; 1                                                                                                                                                                                                                                                                                                     ;
; GXB Transmitter channels                     ; 1                                                                                                                                                                                                                                                                                                     ;
; Maximum fan-out node                         ; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_phy:Ddr2SdramIf_phy_inst|Ddr2SdramIf_phy_alt_mem_phy:Ddr2SdramIf_phy_alt_mem_phy_inst|Ddr2SdramIf_phy_alt_mem_phy_clk_reset:clk|Ddr2SdramIf_phy_alt_mem_phy_pll:pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                              ; 10178                                                                                                                                                                                                                                                                                                 ;
; Total fan-out                                ; 188753                                                                                                                                                                                                                                                                                                ;
; Average fan-out                              ; 4.03                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_alt_mem_ddrx_controller_top:Ddr2SdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 128          ; 33           ; 128          ; 33           ; 4224   ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_alt_mem_ddrx_controller_top:Ddr2SdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_fu31:auto_generated|a_dpfifo_o931:dpfifo|altsyncram_ajd1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 11           ; 16           ; 11           ; 176    ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_alt_mem_ddrx_controller_top:Ddr2SdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_mu31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_ojd1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 16           ; 45           ; 16           ; 45           ; 720    ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_alt_mem_ddrx_controller_top:Ddr2SdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_g7l1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 64           ; 1            ; 64           ; 1            ; 64     ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_alt_mem_ddrx_controller_top:Ddr2SdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_u7l1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_alt_mem_ddrx_controller_top:Ddr2SdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_u7l1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_alt_mem_ddrx_controller_top:Ddr2SdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_u7l1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_alt_mem_ddrx_controller_top:Ddr2SdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_u7l1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_phy:Ddr2SdramIf_phy_inst|Ddr2SdramIf_phy_alt_mem_phy:Ddr2SdramIf_phy_alt_mem_phy_inst|Ddr2SdramIf_phy_alt_mem_phy_clk_reset:clk|Ddr2SdramIf_phy_alt_mem_phy_reconfig:reconfig|Ddr2SdramIf_phy_alt_mem_phy_reconfig_pllrcfg_7321:Ddr2SdramIf_phy_alt_mem_phy_reconfig_pllrcfg_7321_component|altsyncram:altsyncram3|altsyncram_dsq:auto_generated|ALTSYNCRAM                                           ; AUTO ; Single Port      ; 174          ; 1            ; --           ; --           ; 174    ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_phy:Ddr2SdramIf_phy_inst|Ddr2SdramIf_phy_alt_mem_phy:Ddr2SdramIf_phy_alt_mem_phy_inst|Ddr2SdramIf_phy_alt_mem_phy_clk_reset:clk|Ddr2SdramIf_phy_alt_mem_phy_reconfig:reconfig|Ddr2SdramIf_phy_alt_mem_phy_reconfig_pllrcfg_7321:Ddr2SdramIf_phy_alt_mem_phy_reconfig_pllrcfg_7321_component|altsyncram:altsyncram4|altsyncram_vlr:auto_generated|ALTSYNCRAM                                           ; AUTO ; ROM              ; 174          ; 1            ; --           ; --           ; 174    ; Ddr2SdramIf_phy_alt_mem_phy_pll.mif ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_phy:Ddr2SdramIf_phy_inst|Ddr2SdramIf_phy_alt_mem_phy:Ddr2SdramIf_phy_alt_mem_phy_inst|Ddr2SdramIf_phy_alt_mem_phy_postamble:poa|altsyncram:half_rate_ram_gen.altsyncram_inst|altsyncram_l0h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 2            ; 64           ; 1            ; 64     ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_phy:Ddr2SdramIf_phy_inst|Ddr2SdramIf_phy_alt_mem_phy:Ddr2SdramIf_phy_alt_mem_phy_inst|Ddr2SdramIf_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_adi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 2            ; 32           ; 2            ; 64     ; None                                ;
; Ddr2SdramIf:Ddr2SdramIf_inst|Ddr2SdramIf_controller_phy:Ddr2SdramIf_controller_phy_inst|Ddr2SdramIf_phy:Ddr2SdramIf_phy_inst|Ddr2SdramIf_phy_alt_mem_phy:Ddr2SdramIf_phy_alt_mem_phy_inst|Ddr2SdramIf_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_a2h1:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 16           ; 16           ; 8            ; 32           ; 256    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                                ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; ./Mpd_Common/DpRam128x12_init.mif   ;
; EventBuilder:TheBuilder|Fifo_16x20:EventCounterFifo|scfifo:scfifo_component|scfifo_jo21:auto_generated|a_dpfifo_qu21:dpfifo|altsyncram_m281:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 16           ; 20           ; 16           ; 20           ; 320    ; None                                ;
; EventBuilder:TheBuilder|Fifo_16x48:TimeCounterFifo|scfifo:scfifo_component|scfifo_to21:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_a381:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 16           ; 48           ; 16           ; 48           ; 768    ; None                                ;
; EventBuilder:TheBuilder|Fifo_2048x24:OutputFifo|scfifo:scfifo_component|scfifo_kf31:auto_generated|a_dpfifo_rl31:dpfifo|altsyncram_8c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                ;
; FastSdramFifoIf:SdramFifoHandler|Fifo_16x20:OutputFifo_BlockWordCount|scfifo:scfifo_component|scfifo_jo21:auto_generated|a_dpfifo_qu21:dpfifo|altsyncram_m281:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 16           ; 20           ; 16           ; 20           ; 320    ; None                                ;
; FastSdramFifoIf:SdramFifoHandler|Fifo_8192x64:OutputFifo|scfifo:scfifo_component|scfifo_0g31:auto_generated|a_dpfifo_7m31:dpfifo|altsyncram_0d81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8192         ; 64           ; 8192         ; 64           ; 524288 ; None                                ;
; Histogrammer:AdcHisto0|SpRam_4096x32:HistoRam|altsyncram:altsyncram_component|altsyncram_o2a1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None                                ;
; Histogrammer:AdcHisto1|SpRam_4096x32:HistoRam|altsyncram:altsyncram_component|altsyncram_o2a1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None                                ;
; TrigMeas:TriggerMeasurements|TdcFifo_1024x8:TrigTimeFifo|dcfifo:dcfifo_component|dcfifo_nse1:auto_generated|altsyncram_gdu:fifo_ram|altsyncram:ram_block14a0|altsyncram_pj73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                    ; M512 ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                ;
; mpd_fiber_interface:AuroraInterface|aurora_8b10b_arria_gxb:aurora_8b10b_arria_gxb_inst|aurora_8b10b_v5_3:aurora_8b10b_v5_3_inst|aurora_8b10b_v5_3_GTX_WRAPPER:gtx_wrapper_i|gxb_clockcompensate:gxb_clockcompensate_inst|dcfifo:dcfifo_inst|dcfifo_66u1:auto_generated|altsyncram_kdu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 24           ; 32           ; 24           ; 768    ; None                                ;
; mpd_fiber_interface:AuroraInterface|mpd_fiber_slave:mpd_fiber_slave_inst|mpd_fiber_reg_slave:mpd_fiber_reg_slave_inst|dcfifo:dcfifo_inst_ack|dcfifo_cp32:auto_generated|altsyncram_c901:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                               ; M4K  ; Simple Dual Port ; 16           ; 34           ; 16           ; 34           ; 544    ; None                                ;
; mpd_fiber_interface:AuroraInterface|mpd_fiber_slave:mpd_fiber_slave_inst|mpd_fiber_reg_slave:mpd_fiber_reg_slave_inst|dcfifo:dcfifo_inst_cmd|dcfifo_kp32:auto_generated|altsyncram_l901:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                               ; M4K  ; Simple Dual Port ; 16           ; 65           ; 16           ; 65           ; 1040   ; None                                ;
; mpd_fiber_interface:AuroraInterface|mpd_fiber_slave:mpd_fiber_slave_inst|mpd_fiber_tx_event:mpd_fiber_tx_event_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_inst|dcfifo_4h42:auto_generated|altsyncram_k901:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; M4K  ; Simple Dual Port ; 128          ; 34           ; 256          ; 17           ; 4352   ; None                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+------------------------------------------------+
; Partition Merge DSP Block Usage Summary        ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 0           ;
; Simple Multipliers (36-bit)      ; 0           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 0           ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 32          ;
; Dynamic DSP Blocks               ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 256         ;
; Signed Multipliers               ; 0           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 128         ;
; Variable Sign Multipliers        ; 0           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Aug 28 09:12:38 2018
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Fpga -c Fpga --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "AdcDeser:AdcDeser0"
Info (35007): Using synthesis netlist for partition "AdcDeser:AdcDeser1"
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 3 PLL, 2 transceiver and 0 LCELL
Info (15667): Changed source nodes of Clock Control Block "CK40_MUX:Ck40Mux_Inst|CK40_MUX_altclkctrl_hfe:CK40_MUX_altclkctrl_hfe_component|clkctrl1" inclk[] ports to use legal port connections and adjusted corresponding clkselect[] port connections
    Info (15668): Replaced inclk[0] input port, which is driven by node P0CK_Pll:P0Clk_Pll_Inst|altpll:altpll_component|_clk0, with inclk[2] port
    Info (15668): Replaced inclk[1] input port, which is driven by node MASTER_CLOCK2, with inclk[0] port
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "VME_GA[5]"
    Warning (15610): No output dependent on input pin "VME_IACKb"
    Warning (15610): No output dependent on input pin "VME_IACKINb"
    Warning (15610): No output dependent on input pin "VME_LIIb"
    Warning (15610): No output dependent on input pin "MII_TX_CLK"
    Warning (15610): No output dependent on input pin "MII_RX_CLK"
    Warning (15610): No output dependent on input pin "MII_RX_DV"
    Warning (15610): No output dependent on input pin "MII_RX_ER"
    Warning (15610): No output dependent on input pin "MII_RXD[0]"
    Warning (15610): No output dependent on input pin "MII_RXD[1]"
    Warning (15610): No output dependent on input pin "MII_RXD[2]"
    Warning (15610): No output dependent on input pin "MII_RXD[3]"
    Warning (15610): No output dependent on input pin "MII_CRS"
    Warning (15610): No output dependent on input pin "MII_COL"
    Warning (15610): No output dependent on input pin "SD_DETECT"
    Warning (15610): No output dependent on input pin "SD_CD"
    Warning (15610): No output dependent on input pin "SWITCH[2]"
    Warning (15610): No output dependent on input pin "SWITCH[3]"
    Warning (15610): No output dependent on input pin "STATBIT_A_IN"
    Warning (15610): No output dependent on input pin "STATBIT_B_IN"
Info (21057): Implemented 38025 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 75 input pins
    Info (21059): Implemented 86 output pins
    Info (21060): Implemented 125 bidirectional pins
    Info (21061): Implemented 35805 logic cells
    Info (21064): Implemented 1666 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 256 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 630 megabytes
    Info: Processing ended: Tue Aug 28 09:12:49 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


