----------------------------------------------------------------------------------

----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.scopeToHdmi_package.all; 
use work.basicBuildingBlocks_package.all;		

package acquireToHDMI_package is


-- Clock period definitions
CONSTANT clk_period : time := 20 ns;			-- 50Mhz crystal input (XTL_IN).

type state_type is (RESET_STATE,
LONG_DELAY_STATE,
RESET_AD7606_STATE,
WAIT_FORCED_STATE,
SET_STORE_FLAG_STATE,
CLEAR_STORE_FLAG_STATE,
BEGIN_CONVERSION_STATE,
ASSERT_CONVST_STATE,
BUSY0_STATE,
BUSY1_STATE,
READ_CH1_LOW_STATE,
WRITE_CH1_TRIGGER_STATE,
WRITE_CH1_BRAM_STATE,
READ_CH1_HIGH_STATE,
RESET_SHORT_STATE,
READ_CH2_LOW_STATE,
WRITE_CH2_TRIGGER_STATE,
WRITE_CH2_BRAM_STATE,
READ_CH2_HIGH_STATE,
WAIT_END_SAMPLE_INTERVAL_STATE,
BRAM_FULL_STATE);


CONSTANT AN7606_DATA_WIDTH : NATURAL := 16;

---------------------------- CONTROL WORD -----------------------------
CONSTANT CW_WIDTH : NATURAL := 22;
CONSTANT DATAPATH_CW_WIDTH : NATURAL := 16; --FROM SCHEMATIC, DOUBLE CHECK not right

--Following marked with XX are NOT needed in datapath
CONSTANT CONVERSION_PLUS_READOUT_CW_BIT_INDEX : NATURAL := 21; --XX
CONSTANT SAMPLE_TIMER_ROLLOVER_CW_BIT_INDEX : NATURAL := 20; --XX
CONSTANT CONVST_CW_BIT_INDEX : NATURAL := 19; --XX
CONSTANT RD_CW_BIT_INDEX : NATURAL := 18; --XX
CONSTANT CS_CW_BIT_INDEX : NATURAL := 17; --XX
CONSTANT RESET_AD7606_CW_BIT_INDEX : NATURAL := 16; --XX
CONSTANT CLEAR_STORE_FLAG_CW_BIT_INDEX : NATURAL := 15; -- all below and including this are needed by datapath
CONSTANT SET_STORE_FLAG_CW_BIT_INDEX : NATURAL := 14;
CONSTANT TRIG_CH2_WRITE_CW_BIT_INDEX : NATURAL := 13;
CONSTANT TRIG_CH1_WRITE_CW_BIT_INDEX : NATURAL := 12;
CONSTANT DATA_STORAGE_CH2_WRITE_CW_BIT_INDEX : NATURAL := 11;
CONSTANT DATA_STORAGE_CH1_WRITE_CW_BIT_INDEX : NATURAL := 10;
CONSTANT DATA_STORAGE_COUNTER_CW_BIT_INDEX : NATURAL := 9; --2BITS
CONSTANT SAMPLING_COUNTER_CW_BIT_INDEX : NATURAL := 7; -- 2BITS
CONSTANT SAMPLING_RATE_SELECT_CW_BIT_INDEX : NATURAL := 5; --2BITS
CONSTANT LONG_DELAY_COUNTER_CW_BIT_INDEX : NATURAL := 3; -- 2BITS
CONSTANT SHORT_DELAY_COUNTER_CW_BIT_INDEX : NATURAL := 1; -- 2BITS

---------------------------- STATUS WORD -----------------------------
CONSTANT SW_WIDTH : NATURAL := 10;
CONSTANT DATAPATH_SW_WIDTH : NATURAL := 7;

CONSTANT BUSY_SW_BIT_INDEX : NATURAL := 9; 
CONSTANT FORCED_MODE_SW_BIT_INDEX : NATURAL := 8; 
CONSTANT SINGLE_FORCED_TRIGGER_SW_BIT_INDEX : NATURAL := 7; --all sw bits above and including this one are NOT from datapath
CONSTANT BRAMfull_SW_BIT_INDEX : NATURAL := 6; --all sw bits below and including this one are from datapath
CONSTANT STORE_INTO_BRAM_SW_BIT_INDEX : NATURAL := 5;
CONSTANT TRIGGER_SW_BIT_INDEX : NATURAL := 4;
CONSTANT TRIGGER2_SW_BIT_INDEX : NATURAL := 3;
CONSTANT SHORT_DELAY_DONE_SW_BIT_INDEX : NATURAL := 2;
CONSTANT LONG_DELAY_DONE_SW_BIT_INDEX : NATURAL := 1;
CONSTANT SAMPLING_INTERVAL_DONE_SW_BIT_INDEX : NATURAL := 0;


CONSTANT LONG_DELAY_50Mhz_CONST_WIDTH : NATURAL := 24;
CONSTANT LONG_DELAY_50Mhz_COUNTS : STD_LOGIC_VECTOR(LONG_DELAY_50Mhz_CONST_WIDTH - 1 downto 0) := x"00FFFF";

CONSTANT SHORT_DELAY_50Mhz_CONST_WIDTH : NATURAL := 8; 
CONSTANT SHORT_DELAY_50Mhz_COUNTS : STD_LOGIC_VECTOR(SHORT_DELAY_50Mhz_CONST_WIDTH - 1 downto 0) := x"10";

----------------------------SCREEN & BRAM DIMENSTIONS-------------------------
CONSTANT ADDR_WIDTH : NATURAL := 10; 
CONSTANT SCREEN_WIDTH : STD_LOGIC_VECTOR(ADDR_WIDTH  - 1 downto 0) := STD_LOGIC_VECTOR(to_unsigned(995, ADDR_WIDTH )); --DOUBLE CHECK W/LELAND, can change back to 1000 if something is weird


----------------------------SAMPLING INTERVAL--------------------------------
CONSTANT SAMPLING_INTERVALS_WIDTH : NATURAL := 32;
CONSTANT HIGHEST_RATE   : STD_LOGIC_VECTOR(SAMPLING_INTERVALS_WIDTH - 1 downto 0) := STD_LOGIC_VECTOR(to_unsigned(300, SAMPLING_INTERVALS_WIDTH));
CONSTANT HIGH_RATE      : STD_LOGIC_VECTOR(SAMPLING_INTERVALS_WIDTH - 1 downto 0) := STD_LOGIC_VECTOR(to_unsigned(600, SAMPLING_INTERVALS_WIDTH));
CONSTANT LOWEST_RATE    : STD_LOGIC_VECTOR(SAMPLING_INTERVALS_WIDTH - 1 downto 0) := STD_LOGIC_VECTOR(to_unsigned(1200, SAMPLING_INTERVALS_WIDTH));
CONSTANT LOW_RATE       : STD_LOGIC_VECTOR(SAMPLING_INTERVALS_WIDTH - 1 downto 0) := STD_LOGIC_VECTOR(to_unsigned(2400, SAMPLING_INTERVALS_WIDTH));

component acquireToHDMI_fsm is
    PORT (  clk : in  STD_LOGIC;
            resetn : in  STD_LOGIC;
            sw: in STD_LOGIC_VECTOR(SW_WIDTH - 1 downto 0);
            cw: out STD_LOGIC_VECTOR (CW_WIDTH - 1 downto 0));
end component;

component acquireToHDMI_datapath is
    PORT ( clk : in  STD_LOGIC;
           resetn : in  STD_LOGIC;
		   cw : in STD_LOGIC_VECTOR(DATAPATH_CW_WIDTH -1 downto 0);
		   sw : out STD_LOGIC_VECTOR(DATAPATH_SW_WIDTH - 1 downto 0);
		   an7606data: in STD_LOGIC_VECTOR(15 downto 0);

           triggerVolt16bitSigned: in std_logic_vector(15 downto 0);
		   triggerTimePixel: in STD_LOGIC_VECTOR(VIDEO_WIDTH_IN_BITS-1 downto 0);
		   ch1Data16bitSLV, ch2Data16bitSLV: out STD_LOGIC_VECTOR(15 downto 0);
		   
		   tmdsDataP : out  STD_LOGIC_VECTOR (2 downto 0);
           tmdsDataN : out  STD_LOGIC_VECTOR (2 downto 0);
           tmdsClkP : out STD_LOGIC;
           tmdsClkN : out STD_LOGIC;
           hdmiOen:    out STD_LOGIC;
           
           samplingSel: in std_logic_vector(1 downto 0);
           cursor1Vert : in  STD_LOGIC_VECTOR(VIDEO_WIDTH_IN_BITS -1 downto 0);
           cursor2Vert : in  STD_LOGIC_VECTOR(VIDEO_WIDTH_IN_BITS -1 downto 0)
		   );
end component;

component acquireToHDMI is
    PORT ( clk : in  STD_LOGIC;
           resetn : in  STD_LOGIC;
		   btn: in	STD_LOGIC_VECTOR(2 downto 0);
		   triggerCh1, triggerCh2: out STD_LOGIC;		   
		   conversionPlusReadoutTime: out STD_LOGIC;
		   sampleTimerRollover: out STD_LOGIC_VECTOR(0 downto 0);
		   
		   an7606data: in STD_LOGIC_VECTOR(15 downto 0);
		   an7606convst, an7606cs, an7606rd, an7606reset: out STD_LOGIC;
		   an7606od: out STD_LOGIC_VECTOR(2 downto 0);
		   an7606busy : in STD_LOGIC;
		   
		   tmdsDataP : out  STD_LOGIC_VECTOR (2 downto 0);
           tmdsDataN : out  STD_LOGIC_VECTOR (2 downto 0);
           tmdsClkP : out STD_LOGIC;
           tmdsClkN : out STD_LOGIC;
           hdmiOen:    out STD_LOGIC;
           --below are new signals added for lab6
           cursor1Vert : in  STD_LOGIC_VECTOR(VIDEO_WIDTH_IN_BITS -1 downto 0);
           cursor2Vert : in  STD_LOGIC_VECTOR(VIDEO_WIDTH_IN_BITS -1 downto 0);
           flagRegClear: in STD_LOGIC_VECTOR(0 downto 0);
           ch1Data16bitSLV, ch2Data16bitSLV: out std_logic_vector(15 downto 0); 
           samplingSel: in std_logic_vector(1 downto 0);
           triggerVolt16bitSigned: in std_logic_vector(15 downto 0));
end component;	

component an7606 is
    PORT ( clk : in  STD_LOGIC;
           an7606data: out STD_LOGIC_VECTOR(15 downto 0);
           an7606convst, an7606cs, an7606rd, an7606reset: in STD_LOGIC;
           an7606od: in STD_LOGIC_VECTOR(2 downto 0);
           an7606busy : out STD_LOGIC);
END component;

component blk_mem_gen_0 is
  PORT (
    clka : IN STD_LOGIC;
    ena : IN STD_LOGIC;
    wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    addra : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
    dina : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
    clkb : IN STD_LOGIC;
    enb : IN STD_LOGIC;
    addrb : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
    doutb : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
  );
END component;

component dataToPixel is
      port(   data: in std_logic_vector(AN7606_DATA_WIDTH - 1 downto 0);
              pixelHeight : out STD_LOGIC_VECTOR(VIDEO_WIDTH_IN_BITS - 1 downto 0)); 
end component;

end package;
