// Seed: 3081124071
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8,
    output tri id_9,
    output tri id_10,
    output wire id_11,
    input supply0 id_12,
    input tri id_13,
    input wor id_14,
    input tri0 id_15,
    output wand id_16,
    input tri0 id_17,
    input tri0 id_18,
    input tri id_19,
    output supply1 id_20,
    input supply1 id_21,
    output tri0 id_22
);
  wand id_24 = -1;
  assign id_22 = id_1;
  logic id_25 = 1 & -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd34
) (
    output wor id_0,
    input uwire id_1,
    input tri1 _id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    output wire id_6,
    output tri0 id_7,
    output tri id_8,
    input wand id_9,
    input supply1 id_10,
    output tri1 id_11,
    output tri id_12
);
  assign id_8 = 1;
  parameter id_14 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_7,
      id_1,
      id_12,
      id_9,
      id_12,
      id_10,
      id_8,
      id_11,
      id_0,
      id_3,
      id_5,
      id_5,
      id_4,
      id_7,
      id_9,
      id_9,
      id_4,
      id_6,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_8 = id_4;
  struct packed {
    logic [(  -1  ) : id_2  ===  -1 'b0] id_15;
    logic id_16;
  } [1 : 1] id_17;
  ;
endmodule
