INFO: [VRFC 10-163] Analyzing VHDL file "E:/Felhasznalok/Tiha/Sapi/2018-2019/II_felev/KMOOK/T12/proba/project_1/project_1.ip_user_files/ipstatic/atlagszamitas_v1_0/hdl/vhdl/atlagszamitas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atlagszamitas
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Felhasznalok/Tiha/Sapi/2018-2019/II_felev/KMOOK/T12/proba/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_atlagszamitas_0_0/sim/design_1_atlagszamitas_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_atlagszamitas_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Felhasznalok/Tiha/Sapi/2018-2019/II_felev/KMOOK/T12/proba/project_1/project_1.ip_user_files/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Felhasznalok/Tiha/Sapi/2018-2019/II_felev/KMOOK/T12/proba/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Felhasznalok/Tiha/Sapi/2018-2019/II_felev/KMOOK/T12/proba/project_1/project_1.srcs/sim_1/new/szim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szim
