{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733169632586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733169632586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 15:00:32 2024 " "Processing started: Mon Dec 02 15:00:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733169632586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169632586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdl-audio-visualizer -c hdl-audio-visualizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdl-audio-visualizer -c hdl-audio-visualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169632586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733169635765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733169635765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft-rtl " "Found design unit 1: fft-rtl" {  } { { "fft/synthesis/fft.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/fft.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664519 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft/synthesis/fft.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/fft.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664526 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664541 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664557 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169664648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664648 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169664728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664744 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664760 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664775 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664791 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169664791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664791 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169664885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169664900 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169664994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169665010 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/altera_fft_mult_add.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/altera_fft_mult_add.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169665119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169665119 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169665213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169665213 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_fft_pkg.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/auk_fft_pkg.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169665338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169665338 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/hyper_pipeline_interface.v " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/hyper_pipeline_interface.v\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169665650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169665650 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/counter_module.sv " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/counter_module.sv\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169665876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/counter_module.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169665876 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/fft_pack.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/fft_pack.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169666102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_pack.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169666105 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_cmult_cpx.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_cmult_cpx.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169666260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169666260 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169666401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169666401 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_mult_can.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_mult_can.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169666668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169666668 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_mult_cpx.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_mult_cpx.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169666920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169666920 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_1dp_ram.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_1dp_ram.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169667137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1dp_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169667137 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169667362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169667365 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_3dp_rom.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_3dp_rom.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169667559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3dp_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169667559 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_3pi_mram.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_3pi_mram.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169667746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3pi_mram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169667746 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_3tdp_rom.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_3tdp_rom.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169667949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169667949 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_4dp_ram.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_4dp_ram.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169668090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_4dp_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169668090 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_6tdp_rom.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_6tdp_rom.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169668266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169668314 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169668551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169668551 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169668679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169668679 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_i.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_i.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169668808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169668808 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169668937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169668942 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_o.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_o.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169669082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169669082 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169669223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169669223 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_burst_ctrl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_burst_ctrl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169669364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169669379 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169669520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169669520 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169669676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169669676 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cmult_can.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cmult_can.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169669801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_can.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169669801 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cmult_std.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cmult_std.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169669910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_std.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169669910 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169670021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169670035 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169670134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169670134 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cxb_addr.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cxb_addr.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169670255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_addr.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169670263 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cxb_data.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cxb_data.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169670400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169670400 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169670536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169670536 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169670692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169670692 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dataadgen.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dataadgen.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169670879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dataadgen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169670879 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_data_ram.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_data_ram.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169671208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169671208 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_data_ram_dp.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_data_ram_dp.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169671426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169671426 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dft_bfp.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dft_bfp.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169671661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169671661 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169672004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169672004 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dpi_mram.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dpi_mram.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169672645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dpi_mram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169672645 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dp_mram.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dp_mram.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169672911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dp_mram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169672911 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dualstream.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_dualstream.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169673051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dualstream.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169673067 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169673348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169673364 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lcm_mult.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lcm_mult.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169673614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169673614 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169673770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169673786 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpp.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpp.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169673942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169673942 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169674161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169674161 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169674426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169674442 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpp_serial.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpp_serial.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169674723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169674723 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169674942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169674958 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_mult_add.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_mult_add.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169675176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_mult_add.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169675176 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_m_k_counter.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_m_k_counter.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169675333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_m_k_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169675333 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_pround.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_pround.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169675458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_pround.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169675458 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_sglstream.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_sglstream.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169675692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_sglstream.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169675692 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_de_so_b.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_de_so_b.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169675927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169675943 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169676223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169676223 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169676504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169676504 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169676801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169676817 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169677051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169677051 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169677301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169677317 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169677614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169677629 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_tdl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_tdl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169677895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169677895 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_tdl_bit.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_tdl_bit.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169678286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169678286 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169678473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169678473 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_tdl_rst.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_tdl_rst.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169678629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_rst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169678629 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twadgen.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twadgen.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169678801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169678817 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twadgen_dual.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twadgen_dual.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169679051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169679051 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twadsogen.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twadsogen.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169679192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169679192 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169679536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169679551 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169679786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169679786 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169680083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169680083 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169680286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169680286 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169680426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169680442 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169680616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169680632 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169680958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169680958 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_wrengen.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_wrengen.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169681254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrengen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169681254 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_wrswgen.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/asj_fft_wrswgen.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169681708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrswgen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169681712 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/twid_rom.vhd " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/twid_rom.vhd\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169682098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/twid_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/twid_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682129 ""}
{ "Error" "EVRFX_CANT_OPEN_ENCRYPTED_FILE" "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v " "Can't open encrypted VHDL or Verilog HDL file \"Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v\" -- current license file does not contain a valid license for encrypted file" {  } {  } 0 10003 "Can't open encrypted VHDL or Verilog HDL file \"%1!s!\" -- current license file does not contain a valid license for encrypted file" 0 0 "Analysis & Synthesis" 0 -1 1733169682333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 0 0 " "Found 0 design units, including 0 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_fft_ii_0 " "Found entity 1: fft_fft_ii_0" {  } { { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "Z:/dev/hdl-audio-visualizer/fft/synthesis/submodules/fft_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pqs/synthesis/pqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pqs/synthesis/pqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pqs-rtl " "Found design unit 1: pqs-rtl" {  } { { "pqs/synthesis/pqs.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/pqs/synthesis/pqs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682442 ""} { "Info" "ISGN_ENTITY_NAME" "1 pqs " "Found entity 1: pqs" {  } { { "pqs/synthesis/pqs.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/pqs/synthesis/pqs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pqs/synthesis/submodules/pqs_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pqs/synthesis/submodules/pqs_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pqs_pll_0 " "Found entity 1: pqs_pll_0" {  } { { "pqs/synthesis/submodules/pqs_pll_0.v" "" { Text "Z:/dev/hdl-audio-visualizer/pqs/synthesis/submodules/pqs_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "Z:/dev/hdl-audio-visualizer/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "Z:/dev/hdl-audio-visualizer/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "Z:/dev/hdl-audio-visualizer/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "vga.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/vga.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682614 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-Behavior " "Found design unit 1: toplevel-Behavior" {  } { { "toplevel.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/toplevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682676 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/sync.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682770 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "sync.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subr.vhd 2 0 " "Found 2 design units, including 0 entities, in source file subr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "subR.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/subR.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682864 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "subR.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/subR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiotovideotop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiotovideotop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiotovideotop-MAIN " "Found design unit 1: audiotovideotop-MAIN" {  } { { "audiotovideotop.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/audiotovideotop.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682958 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiotovideotop " "Found entity 1: audiotovideotop" {  } { { "audiotovideotop.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/audiotovideotop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169682958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169682958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "Z:/dev/hdl-audio-visualizer/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_frequency_extraction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_frequency_extraction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_frequency_extraction-Behavioral " "Found design unit 1: audio_frequency_extraction-Behavioral" {  } { { "audio_frequency_extraction.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/audio_frequency_extraction.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683426 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_frequency_extraction " "Found entity 1: audio_frequency_extraction" {  } { { "audio_frequency_extraction.vhd" "" { Text "Z:/dev/hdl-audio-visualizer/audio_frequency_extraction.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733169683426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169683426 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 83 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 83 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "10556 " "Peak virtual memory: 10556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733169684255 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 15:01:24 2024 " "Processing ended: Mon Dec 02 15:01:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733169684255 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733169684255 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733169684255 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169684255 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 85 s 1  " "Quartus Prime Full Compilation was unsuccessful. 85 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733169685443 ""}
