# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 6.1.0-17-amd64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# decod_elevator
# mux_cod
# transcript
cd mux_cod
# reading modelsim.ini
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:24:46 on Oct 10,2024
# vcom -reportprogress 300 -work work ex3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex3
# -- Compiling architecture ex3 of ex3
# ** Error: ex3.vhd(33): Range expression must not be in parentheses.
# ** Warning: ex3.vhd(33): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(34): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(35): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(36): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Note: ex3.vhd(38): VHDL Compiler exiting
# End time: 09:24:46 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work ex3.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:25:10 on Oct 10,2024
# vcom -reportprogress 300 -work work ex3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex3
# -- Compiling architecture ex3 of ex3
# ** Warning: ex3.vhd(33): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(34): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(35): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(36): (vcom-1272) Length of expected is 4; length of actual is 8.
# End time: 09:25:10 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:25:10 on Oct 10,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity ex3
# ** Error (suppressible): tb.vhd(37): (vcom-1272) Length of formal "BB" is 4; length of actual is 8.
# ** Note: tb.vhd(55): VHDL Compiler exiting
# End time: 09:25:10 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tb.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:27:13 on Oct 10,2024
# vcom -reportprogress 300 -work work ex3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex3
# -- Compiling architecture ex3 of ex3
# ** Warning: ex3.vhd(33): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Warning: ex3.vhd(34): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Warning: ex3.vhd(35): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Warning: ex3.vhd(36): (vcom-1272) Length of expected is 9; length of actual is 8.
# End time: 09:27:13 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:27:13 on Oct 10,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity ex3
# ** Error (suppressible): tb.vhd(37): (vcom-1272) Length of formal "BB" is 9; length of actual is 8.
# ** Note: tb.vhd(55): VHDL Compiler exiting
# End time: 09:27:13 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tb.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:27:22 on Oct 10,2024
# vcom -reportprogress 300 -work work ex3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex3
# -- Compiling architecture ex3 of ex3
# End time: 09:27:22 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:27:22 on Oct 10,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity ex3
# End time: 09:27:22 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 09:27:22 on Oct 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb(tb)#1
# Loading work.ex3(ex3)#1
# 1
# 1
