<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1585296275">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="E300ArtyDevKitFPGAChip.drc"/>
  <File Type="BG-BGN" Name="E300ArtyDevKitFPGAChip.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="E300ArtyDevKitFPGAChip.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="E300ArtyDevKitFPGAChip.ltx"/>
  <File Type="BITSTR-MMI" Name="E300ArtyDevKitFPGAChip.mmi"/>
  <File Type="BITSTR-BMM" Name="E300ArtyDevKitFPGAChip_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="E300ArtyDevKitFPGAChip.nky"/>
  <File Type="BITSTR-RBT" Name="E300ArtyDevKitFPGAChip.rbt"/>
  <File Type="BITSTR-MSK" Name="E300ArtyDevKitFPGAChip.msk"/>
  <File Type="BG-BIN" Name="E300ArtyDevKitFPGAChip.bin"/>
  <File Type="BG-BIT" Name="E300ArtyDevKitFPGAChip.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="E300ArtyDevKitFPGAChip_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="E300ArtyDevKitFPGAChip_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="E300ArtyDevKitFPGAChip_bus_skew_postroute_physopted.rpt"/>
  <File Type="RDI-RDI" Name="E300ArtyDevKitFPGAChip.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="E300ArtyDevKitFPGAChip_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="E300ArtyDevKitFPGAChip_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="E300ArtyDevKitFPGAChip_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="E300ArtyDevKitFPGAChip_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="E300ArtyDevKitFPGAChip_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW" Name="E300ArtyDevKitFPGAChip_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="E300ArtyDevKitFPGAChip_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="E300ArtyDevKitFPGAChip_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="E300ArtyDevKitFPGAChip_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="E300ArtyDevKitFPGAChip_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="E300ArtyDevKitFPGAChip_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="E300ArtyDevKitFPGAChip_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="E300ArtyDevKitFPGAChip_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="E300ArtyDevKitFPGAChip_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="E300ArtyDevKitFPGAChip_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="E300ArtyDevKitFPGAChip_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="E300ArtyDevKitFPGAChip_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="E300ArtyDevKitFPGAChip_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="E300ArtyDevKitFPGAChip_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="E300ArtyDevKitFPGAChip_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="E300ArtyDevKitFPGAChip_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="E300ArtyDevKitFPGAChip_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="E300ArtyDevKitFPGAChip_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="E300ArtyDevKitFPGAChip_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="E300ArtyDevKitFPGAChip_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="E300ArtyDevKitFPGAChip_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="E300ArtyDevKitFPGAChip_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="E300ArtyDevKitFPGAChip_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="E300ArtyDevKitFPGAChip_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="E300ArtyDevKitFPGAChip_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="E300ArtyDevKitFPGAChip_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="E300ArtyDevKitFPGAChip_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="E300ArtyDevKitFPGAChip_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="E300ArtyDevKitFPGAChip_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="E300ArtyDevKitFPGAChip_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="E300ArtyDevKitFPGAChip_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="E300ArtyDevKitFPGAChip_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="E300ArtyDevKitFPGAChip_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="E300ArtyDevKitFPGAChip_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="E300ArtyDevKitFPGAChip_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="E300ArtyDevKitFPGAChip_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="E300ArtyDevKitFPGAChip_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="E300ArtyDevKitFPGAChip_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="E300ArtyDevKitFPGAChip.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="E300ArtyDevKitFPGAChip_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="E300ArtyDevKitFPGAChip_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="E300ArtyDevKitFPGAChip_opt.dcp"/>
  <File Type="INIT-TIMING" Name="E300ArtyDevKitFPGAChip_timing_summary_init.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="E300ArtyDevKitFPGAChip_bus_skew_routed.rpx"/>
  <File Type="REPORTS-TCL" Name="E300ArtyDevKitFPGAChip_reports.tcl"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="E300ArtyDevKitFPGAChip_bus_skew_routed.pb"/>
  <File Type="PA-TCL" Name="E300ArtyDevKitFPGAChip.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/reset_sys/reset_sys.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/obj/ip/reset_sys/reset_sys.xci"/>
        <Attr Name="ImportTime" Val="1578053792"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mmcm/mmcm.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/obj/ip/mmcm/mmcm.xci"/>
        <Attr Name="ImportTime" Val="1578053792"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/riscv/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v"/>
        <Attr Name="ImportTime" Val="1566059938"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ipwrapper/Blackbox_BlkDualBram.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/rocket-chip/src/main/resources/ipwrapper/Blackbox_BlkDualBram.v"/>
        <Attr Name="ImportTime" Val="1585293738"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/freedom/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v"/>
        <Attr Name="ImportTime" Val="1566059900"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vsrc/SRLatch.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/sifive-blocks/vsrc/SRLatch.v"/>
        <Attr Name="ImportTime" Val="1566066269"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vsrc/plusarg_reader.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v"/>
        <Attr Name="ImportTime" Val="1566059938"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/riscv/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v"/>
        <Attr Name="ImportTime" Val="1578053764"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v"/>
        <Attr Name="ImportTime" Val="1585295518"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v"/>
        <Attr Name="ImportTime" Val="1566059938"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/ila/ila.xci">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/obj/ip/ila/ila.xci"/>
        <Attr Name="ImportTime" Val="1578053792"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="E300ArtyDevKitFPGAChip"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/arty-config.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/fpga-shells/xilinx/arty_a7_35/constraints/arty-config.xdc"/>
        <Attr Name="ImportTime" Val="1566059900"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/arty-master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../freedom/fpga-shells/xilinx/arty_a7_35/constraints/arty-master.xdc"/>
        <Attr Name="ImportTime" Val="1578832228"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_0"/>
</GenRun>
