;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV 207, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #12, @209
	ADD #12, @209
	JMN 210, 30
	SLT -1, <10
	SLT -1, <10
	SUB <0, -0
	SUB #12, @200
	SUB #12, @200
	SPL @21, 101
	DJN 1, @20
	SUB -2, @10
	SUB -2, @10
	SUB -2, @10
	JMP -1, @10
	SUB -2, @10
	SLT @-1, <10
	CMP -207, <-120
	SUB 12, @10
	JMZ @51, 161
	SLT @-1, <10
	SUB #21, 101
	SUB #21, 101
	SUB #21, 101
	SUB #12, @200
	CMP #51, 161
	SLT -1, <10
	SUB #21, 101
	SUB #-312, 100
	SUB #401, <-1
	SLT 721, 10
	SLT -1, <10
	SLT 721, 10
	SLT 721, 10
	SLT 721, 10
	SLT 721, 10
	SLT 721, 10
	SLT -20, 0
	SPL <127, 100
	CMP -207, <-120
	SUB -2, @-310
	SLT 721, 10
	SPL 0, 90
	CMP -207, <-120
	MOV 207, <-20
	MOV 207, <-20
	DJN -1, @-20
	DJN -1, @-20
