
DRONE_CONTROLLER_F4746NG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae1c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e78  0800aff0  0800aff0  0001aff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de68  0800de68  00020228  2**0
                  CONTENTS
  4 .ARM          00000008  0800de68  0800de68  0001de68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de70  0800de70  00020228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de70  0800de70  0001de70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de74  0800de74  0001de74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000228  20000000  0800de78  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006f0  20000228  0800e0a0  00020228  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000918  0800e0a0  00020918  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024c78  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004210  00000000  00000000  00044ed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00012e01  00000000  00000000  000490e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000017c8  00000000  00000000  0005bee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001638  00000000  00000000  0005d6b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0002971a  00000000  00000000  0005ece8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0001575e  00000000  00000000  00088402  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000f76f1  00000000  00000000  0009db60  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00195251  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000052f4  00000000  00000000  001952cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000228 	.word	0x20000228
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800afd4 	.word	0x0800afd4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000022c 	.word	0x2000022c
 800020c:	0800afd4 	.word	0x0800afd4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8000fc8:	b508      	push	{r3, lr}
//	uint32_t uSecVar = uSec;
//	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
//	while(uSecVar--);
	DWT_Delay(uSec);
 8000fca:	f000 fe93 	bl	8001cf4 <DWT_Delay>

}
 8000fce:	bd08      	pop	{r3, pc}

08000fd0 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8000fd0:	b508      	push	{r3, lr}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8000fd2:	b938      	cbnz	r0, 8000fe4 <NRF24_csn+0x14>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <NRF24_csn+0x24>)
 8000fd8:	8819      	ldrh	r1, [r3, #0]
 8000fda:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <NRF24_csn+0x28>)
 8000fdc:	6818      	ldr	r0, [r3, #0]
 8000fde:	f001 fdee 	bl	8002bbe <HAL_GPIO_WritePin>
}
 8000fe2:	bd08      	pop	{r3, pc}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	4b03      	ldr	r3, [pc, #12]	; (8000ff4 <NRF24_csn+0x24>)
 8000fe8:	8819      	ldrh	r1, [r3, #0]
 8000fea:	4b03      	ldr	r3, [pc, #12]	; (8000ff8 <NRF24_csn+0x28>)
 8000fec:	6818      	ldr	r0, [r3, #0]
 8000fee:	f001 fde6 	bl	8002bbe <HAL_GPIO_WritePin>
 8000ff2:	e7f6      	b.n	8000fe2 <NRF24_csn+0x12>
 8000ff4:	20000248 	.word	0x20000248
 8000ff8:	2000024c 	.word	0x2000024c

08000ffc <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8000ffc:	b508      	push	{r3, lr}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8000ffe:	b938      	cbnz	r0, 8001010 <NRF24_ce+0x14>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	4b07      	ldr	r3, [pc, #28]	; (8001020 <NRF24_ce+0x24>)
 8001004:	8819      	ldrh	r1, [r3, #0]
 8001006:	4b07      	ldr	r3, [pc, #28]	; (8001024 <NRF24_ce+0x28>)
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	f001 fdd8 	bl	8002bbe <HAL_GPIO_WritePin>
}
 800100e:	bd08      	pop	{r3, pc}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8001010:	2201      	movs	r2, #1
 8001012:	4b03      	ldr	r3, [pc, #12]	; (8001020 <NRF24_ce+0x24>)
 8001014:	8819      	ldrh	r1, [r3, #0]
 8001016:	4b03      	ldr	r3, [pc, #12]	; (8001024 <NRF24_ce+0x28>)
 8001018:	6818      	ldr	r0, [r3, #0]
 800101a:	f001 fdd0 	bl	8002bbe <HAL_GPIO_WritePin>
 800101e:	e7f6      	b.n	800100e <NRF24_ce+0x12>
 8001020:	20000246 	.word	0x20000246
 8001024:	2000024c 	.word	0x2000024c

08001028 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8001028:	b510      	push	{r4, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	4604      	mov	r4, r0
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 800102e:	2000      	movs	r0, #0
 8001030:	f7ff ffce 	bl	8000fd0 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8001034:	f004 041f 	and.w	r4, r4, #31
 8001038:	a902      	add	r1, sp, #8
 800103a:	f801 4d04 	strb.w	r4, [r1, #-4]!
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800103e:	4c0a      	ldr	r4, [pc, #40]	; (8001068 <NRF24_read_register+0x40>)
 8001040:	2364      	movs	r3, #100	; 0x64
 8001042:	2201      	movs	r2, #1
 8001044:	4620      	mov	r0, r4
 8001046:	f003 fb25 	bl	8004694 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 800104a:	2364      	movs	r3, #100	; 0x64
 800104c:	2201      	movs	r2, #1
 800104e:	f10d 0105 	add.w	r1, sp, #5
 8001052:	4620      	mov	r0, r4
 8001054:	f003 fd75 	bl	8004b42 <HAL_SPI_Receive>
	retData = spiBuf[1];
 8001058:	f89d 4005 	ldrb.w	r4, [sp, #5]
	//Bring CSN high
	NRF24_csn(1);
 800105c:	2001      	movs	r0, #1
 800105e:	f7ff ffb7 	bl	8000fd0 <NRF24_csn>
	return retData;
}
 8001062:	4620      	mov	r0, r4
 8001064:	b002      	add	sp, #8
 8001066:	bd10      	pop	{r4, pc}
 8001068:	20000250 	.word	0x20000250

0800106c <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800106c:	b570      	push	{r4, r5, r6, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	4604      	mov	r4, r0
 8001072:	460d      	mov	r5, r1
 8001074:	4616      	mov	r6, r2
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8001076:	2000      	movs	r0, #0
 8001078:	f7ff ffaa 	bl	8000fd0 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800107c:	f004 041f 	and.w	r4, r4, #31
 8001080:	a902      	add	r1, sp, #8
 8001082:	f801 4d04 	strb.w	r4, [r1, #-4]!
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8001086:	4c08      	ldr	r4, [pc, #32]	; (80010a8 <NRF24_read_registerN+0x3c>)
 8001088:	2364      	movs	r3, #100	; 0x64
 800108a:	2201      	movs	r2, #1
 800108c:	4620      	mov	r0, r4
 800108e:	f003 fb01 	bl	8004694 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8001092:	2364      	movs	r3, #100	; 0x64
 8001094:	4632      	mov	r2, r6
 8001096:	4629      	mov	r1, r5
 8001098:	4620      	mov	r0, r4
 800109a:	f003 fd52 	bl	8004b42 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 800109e:	2001      	movs	r0, #1
 80010a0:	f7ff ff96 	bl	8000fd0 <NRF24_csn>
}
 80010a4:	b002      	add	sp, #8
 80010a6:	bd70      	pop	{r4, r5, r6, pc}
 80010a8:	20000250 	.word	0x20000250

080010ac <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80010ac:	b530      	push	{r4, r5, lr}
 80010ae:	b083      	sub	sp, #12
 80010b0:	4604      	mov	r4, r0
 80010b2:	460d      	mov	r5, r1
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80010b4:	2000      	movs	r0, #0
 80010b6:	f7ff ff8b 	bl	8000fd0 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80010ba:	f044 0420 	orr.w	r4, r4, #32
 80010be:	f88d 4004 	strb.w	r4, [sp, #4]
	spiBuf[1] = value;
 80010c2:	f88d 5005 	strb.w	r5, [sp, #5]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 80010c6:	2364      	movs	r3, #100	; 0x64
 80010c8:	2202      	movs	r2, #2
 80010ca:	a901      	add	r1, sp, #4
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <NRF24_write_register+0x30>)
 80010ce:	f003 fae1 	bl	8004694 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80010d2:	2001      	movs	r0, #1
 80010d4:	f7ff ff7c 	bl	8000fd0 <NRF24_csn>
}
 80010d8:	b003      	add	sp, #12
 80010da:	bd30      	pop	{r4, r5, pc}
 80010dc:	20000250 	.word	0x20000250

080010e0 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 80010e0:	b570      	push	{r4, r5, r6, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	4604      	mov	r4, r0
 80010e6:	460d      	mov	r5, r1
 80010e8:	4616      	mov	r6, r2
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80010ea:	2000      	movs	r0, #0
 80010ec:	f7ff ff70 	bl	8000fd0 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80010f0:	f044 0420 	orr.w	r4, r4, #32
 80010f4:	a902      	add	r1, sp, #8
 80010f6:	f801 4d04 	strb.w	r4, [r1, #-4]!
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80010fa:	4c08      	ldr	r4, [pc, #32]	; (800111c <NRF24_write_registerN+0x3c>)
 80010fc:	2364      	movs	r3, #100	; 0x64
 80010fe:	2201      	movs	r2, #1
 8001100:	4620      	mov	r0, r4
 8001102:	f003 fac7 	bl	8004694 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 8001106:	2364      	movs	r3, #100	; 0x64
 8001108:	4632      	mov	r2, r6
 800110a:	4629      	mov	r1, r5
 800110c:	4620      	mov	r0, r4
 800110e:	f003 fac1 	bl	8004694 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8001112:	2001      	movs	r0, #1
 8001114:	f7ff ff5c 	bl	8000fd0 <NRF24_csn>
}
 8001118:	b002      	add	sp, #8
 800111a:	bd70      	pop	{r4, r5, r6, pc}
 800111c:	20000250 	.word	0x20000250

08001120 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8001120:	b570      	push	{r4, r5, r6, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	4605      	mov	r5, r0
 8001126:	460e      	mov	r6, r1
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8001128:	2000      	movs	r0, #0
 800112a:	f7ff ff51 	bl	8000fd0 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 800112e:	a902      	add	r1, sp, #8
 8001130:	23a0      	movs	r3, #160	; 0xa0
 8001132:	f801 3d01 	strb.w	r3, [r1, #-1]!
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8001136:	4c08      	ldr	r4, [pc, #32]	; (8001158 <NRF24_write_payload+0x38>)
 8001138:	2364      	movs	r3, #100	; 0x64
 800113a:	2201      	movs	r2, #1
 800113c:	4620      	mov	r0, r4
 800113e:	f003 faa9 	bl	8004694 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8001142:	2364      	movs	r3, #100	; 0x64
 8001144:	4632      	mov	r2, r6
 8001146:	4629      	mov	r1, r5
 8001148:	4620      	mov	r0, r4
 800114a:	f003 faa3 	bl	8004694 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800114e:	2001      	movs	r0, #1
 8001150:	f7ff ff3e 	bl	8000fd0 <NRF24_csn>
}
 8001154:	b002      	add	sp, #8
 8001156:	bd70      	pop	{r4, r5, r6, pc}
 8001158:	20000250 	.word	0x20000250

0800115c <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 800115c:	b508      	push	{r3, lr}
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 800115e:	21ff      	movs	r1, #255	; 0xff
 8001160:	20e1      	movs	r0, #225	; 0xe1
 8001162:	f7ff ffa3 	bl	80010ac <NRF24_write_register>
}
 8001166:	bd08      	pop	{r3, pc}

08001168 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8001168:	b508      	push	{r3, lr}
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 800116a:	21ff      	movs	r1, #255	; 0xff
 800116c:	20e2      	movs	r0, #226	; 0xe2
 800116e:	f7ff ff9d 	bl	80010ac <NRF24_write_register>
}
 8001172:	bd08      	pop	{r3, pc}

08001174 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8001174:	b508      	push	{r3, lr}
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8001176:	2007      	movs	r0, #7
 8001178:	f7ff ff56 	bl	8001028 <NRF24_read_register>
	return statReg;
}
 800117c:	bd08      	pop	{r3, pc}

0800117e <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 800117e:	b508      	push	{r3, lr}
	NRF24_ce(0);
 8001180:	2000      	movs	r0, #0
 8001182:	f7ff ff3b 	bl	8000ffc <NRF24_ce>
	NRF24_flush_tx();
 8001186:	f7ff ffe9 	bl	800115c <NRF24_flush_tx>
	NRF24_flush_rx();
 800118a:	f7ff ffed 	bl	8001168 <NRF24_flush_rx>
}
 800118e:	bd08      	pop	{r3, pc}

08001190 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 8001190:	b510      	push	{r4, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	ac02      	add	r4, sp, #8
 8001196:	e964 0102 	strd	r0, r1, [r4, #-8]!
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 800119a:	2205      	movs	r2, #5
 800119c:	4621      	mov	r1, r4
 800119e:	200a      	movs	r0, #10
 80011a0:	f7ff ff9e 	bl	80010e0 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 80011a4:	2205      	movs	r2, #5
 80011a6:	4621      	mov	r1, r4
 80011a8:	2010      	movs	r0, #16
 80011aa:	f7ff ff99 	bl	80010e0 <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 80011ae:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <NRF24_openWritingPipe+0x34>)
 80011b0:	7819      	ldrb	r1, [r3, #0]
 80011b2:	2920      	cmp	r1, #32
 80011b4:	bf28      	it	cs
 80011b6:	2120      	movcs	r1, #32
 80011b8:	2011      	movs	r0, #17
 80011ba:	f7ff ff77 	bl	80010ac <NRF24_write_register>
}
 80011be:	b002      	add	sp, #8
 80011c0:	bd10      	pop	{r4, pc}
 80011c2:	bf00      	nop
 80011c4:	20000324 	.word	0x20000324

080011c8 <NRF24_setRetries>:
	}

}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 80011c8:	b508      	push	{r3, lr}
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 80011ca:	f001 010f 	and.w	r1, r1, #15
 80011ce:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 80011d2:	b2c9      	uxtb	r1, r1
 80011d4:	2004      	movs	r0, #4
 80011d6:	f7ff ff69 	bl	80010ac <NRF24_write_register>
}
 80011da:	bd08      	pop	{r3, pc}

080011dc <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 80011dc:	b508      	push	{r3, lr}
	const uint8_t max_channel = 127;
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 80011de:	4601      	mov	r1, r0
 80011e0:	287f      	cmp	r0, #127	; 0x7f
 80011e2:	bf28      	it	cs
 80011e4:	217f      	movcs	r1, #127	; 0x7f
 80011e6:	2005      	movs	r0, #5
 80011e8:	f7ff ff60 	bl	80010ac <NRF24_write_register>
}
 80011ec:	bd08      	pop	{r3, pc}
	...

080011f0 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
	const uint8_t max_payload_size = 32;
  payload_size = MIN(size,max_payload_size);
 80011f0:	2820      	cmp	r0, #32
 80011f2:	bf28      	it	cs
 80011f4:	2020      	movcs	r0, #32
 80011f6:	4b01      	ldr	r3, [pc, #4]	; (80011fc <NRF24_setPayloadSize+0xc>)
 80011f8:	7018      	strb	r0, [r3, #0]
}
 80011fa:	4770      	bx	lr
 80011fc:	20000324 	.word	0x20000324

08001200 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
	return payload_size;
}
 8001200:	4b01      	ldr	r3, [pc, #4]	; (8001208 <NRF24_getPayloadSize+0x8>)
 8001202:	7818      	ldrb	r0, [r3, #0]
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	20000324 	.word	0x20000324

0800120c <NRF24_read_payload>:
{
 800120c:	b570      	push	{r4, r5, r6, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	4606      	mov	r6, r0
 8001212:	460d      	mov	r5, r1
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 8001214:	f7ff fff4 	bl	8001200 <NRF24_getPayloadSize>
 8001218:	4604      	mov	r4, r0
 800121a:	42a8      	cmp	r0, r5
 800121c:	d817      	bhi.n	800124e <NRF24_read_payload+0x42>
	NRF24_csn(0);
 800121e:	2000      	movs	r0, #0
 8001220:	f7ff fed6 	bl	8000fd0 <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 8001224:	a902      	add	r1, sp, #8
 8001226:	2361      	movs	r3, #97	; 0x61
 8001228:	f801 3d01 	strb.w	r3, [r1, #-1]!
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 800122c:	4d09      	ldr	r5, [pc, #36]	; (8001254 <NRF24_read_payload+0x48>)
 800122e:	2364      	movs	r3, #100	; 0x64
 8001230:	2201      	movs	r2, #1
 8001232:	4628      	mov	r0, r5
 8001234:	f003 fa2e 	bl	8004694 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 8001238:	2364      	movs	r3, #100	; 0x64
 800123a:	b2a2      	uxth	r2, r4
 800123c:	4631      	mov	r1, r6
 800123e:	4628      	mov	r0, r5
 8001240:	f003 fc7f 	bl	8004b42 <HAL_SPI_Receive>
	NRF24_csn(1);
 8001244:	2001      	movs	r0, #1
 8001246:	f7ff fec3 	bl	8000fd0 <NRF24_csn>
}
 800124a:	b002      	add	sp, #8
 800124c:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 800124e:	462c      	mov	r4, r5
 8001250:	e7e5      	b.n	800121e <NRF24_read_payload+0x12>
 8001252:	bf00      	nop
 8001254:	20000250 	.word	0x20000250

08001258 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8001258:	b508      	push	{r3, lr}
	return NRF24_read_register(CMD_R_RX_PL_WID);
 800125a:	2060      	movs	r0, #96	; 0x60
 800125c:	f7ff fee4 	bl	8001028 <NRF24_read_register>
}
 8001260:	bd08      	pop	{r3, pc}

08001262 <NRF24_read>:
{
 8001262:	b510      	push	{r4, lr}
	NRF24_read_payload( buf, len );
 8001264:	f7ff ffd2 	bl	800120c <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8001268:	2017      	movs	r0, #23
 800126a:	f7ff fedd 	bl	8001028 <NRF24_read_register>
 800126e:	f000 0401 	and.w	r4, r0, #1
	NRF24_flush_rx();
 8001272:	f7ff ff79 	bl	8001168 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8001276:	f7ff ffef 	bl	8001258 <NRF24_getDynamicPayloadSize>
}
 800127a:	4620      	mov	r0, r4
 800127c:	bd10      	pop	{r4, pc}

0800127e <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void)
{
 800127e:	b508      	push	{r3, lr}
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8001280:	201d      	movs	r0, #29
 8001282:	f7ff fed1 	bl	8001028 <NRF24_read_register>
 8001286:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 800128a:	201d      	movs	r0, #29
 800128c:	f7ff ff0e 	bl	80010ac <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 8001290:	2100      	movs	r1, #0
 8001292:	201c      	movs	r0, #28
 8001294:	f7ff ff0a 	bl	80010ac <NRF24_write_register>
	dynamic_payloads_enabled = false;
}
 8001298:	bd08      	pop	{r3, pc}

0800129a <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 800129a:	b508      	push	{r3, lr}
	if ( enable )
 800129c:	b920      	cbnz	r0, 80012a8 <NRF24_setAutoAck+0xe>
    NRF24_write_register(REG_EN_AA, 0x3F);
  else
    NRF24_write_register(REG_EN_AA, 0x00);
 800129e:	2100      	movs	r1, #0
 80012a0:	2001      	movs	r0, #1
 80012a2:	f7ff ff03 	bl	80010ac <NRF24_write_register>
}
 80012a6:	bd08      	pop	{r3, pc}
    NRF24_write_register(REG_EN_AA, 0x3F);
 80012a8:	213f      	movs	r1, #63	; 0x3f
 80012aa:	2001      	movs	r0, #1
 80012ac:	f7ff fefe 	bl	80010ac <NRF24_write_register>
 80012b0:	e7f9      	b.n	80012a6 <NRF24_setAutoAck+0xc>

080012b2 <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 80012b2:	b510      	push	{r4, lr}
 80012b4:	4604      	mov	r4, r0
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 80012b6:	2006      	movs	r0, #6
 80012b8:	f7ff feb6 	bl	8001028 <NRF24_read_register>
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80012bc:	f000 01f9 	and.w	r1, r0, #249	; 0xf9

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 80012c0:	2c03      	cmp	r4, #3
 80012c2:	d009      	beq.n	80012d8 <NRF24_setPALevel+0x26>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
  }
  else if ( level == RF24_PA_m6dB )
 80012c4:	2c02      	cmp	r4, #2
 80012c6:	d00d      	beq.n	80012e4 <NRF24_setPALevel+0x32>
  {
    setup |= _BV(RF_PWR_HIGH) ;
  }
  else if ( level == RF24_PA_m12dB )
 80012c8:	2c01      	cmp	r4, #1
 80012ca:	d00e      	beq.n	80012ea <NRF24_setPALevel+0x38>
  {
    setup |= _BV(RF_PWR_LOW);
  }
  else if ( level == RF24_PA_m18dB )
 80012cc:	b134      	cbz	r4, 80012dc <NRF24_setPALevel+0x2a>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 80012ce:	2c04      	cmp	r4, #4
 80012d0:	d104      	bne.n	80012dc <NRF24_setPALevel+0x2a>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80012d2:	f041 0106 	orr.w	r1, r1, #6
 80012d6:	e001      	b.n	80012dc <NRF24_setPALevel+0x2a>
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80012d8:	f041 0106 	orr.w	r1, r1, #6
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 80012dc:	2006      	movs	r0, #6
 80012de:	f7ff fee5 	bl	80010ac <NRF24_write_register>
}
 80012e2:	bd10      	pop	{r4, pc}
    setup |= _BV(RF_PWR_HIGH) ;
 80012e4:	f041 0104 	orr.w	r1, r1, #4
 80012e8:	e7f8      	b.n	80012dc <NRF24_setPALevel+0x2a>
    setup |= _BV(RF_PWR_LOW);
 80012ea:	f041 0102 	orr.w	r1, r1, #2
 80012ee:	e7f5      	b.n	80012dc <NRF24_setPALevel+0x2a>

080012f0 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 80012f0:	b538      	push	{r3, r4, r5, lr}
 80012f2:	4605      	mov	r5, r0
	bool result = false;
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 80012f4:	2006      	movs	r0, #6
 80012f6:	f7ff fe97 	bl	8001028 <NRF24_read_register>

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 80012fa:	f000 04d7 	and.w	r4, r0, #215	; 0xd7
  if( speed == RF24_250KBPS )
 80012fe:	2d02      	cmp	r5, #2
 8001300:	d00c      	beq.n	800131c <NRF24_setDataRate+0x2c>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8001302:	2d01      	cmp	r5, #1
 8001304:	d00d      	beq.n	8001322 <NRF24_setDataRate+0x32>
    {
      // 1Mbs
      wide_band = false ;
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8001306:	4621      	mov	r1, r4
 8001308:	2006      	movs	r0, #6
 800130a:	f7ff fecf 	bl	80010ac <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 800130e:	2006      	movs	r0, #6
 8001310:	f7ff fe8a 	bl	8001028 <NRF24_read_register>
 8001314:	42a0      	cmp	r0, r4
 8001316:	d007      	beq.n	8001328 <NRF24_setDataRate+0x38>
	bool result = false;
 8001318:	2000      	movs	r0, #0
  {
    wide_band = false;
  }

  return result;
}
 800131a:	bd38      	pop	{r3, r4, r5, pc}
    setup |= _BV( RF_DR_LOW ) ;
 800131c:	f044 0420 	orr.w	r4, r4, #32
 8001320:	e7f1      	b.n	8001306 <NRF24_setDataRate+0x16>
      setup |= _BV(RF_DR_HIGH);
 8001322:	f044 0408 	orr.w	r4, r4, #8
 8001326:	e7ee      	b.n	8001306 <NRF24_setDataRate+0x16>
    result = true;
 8001328:	2001      	movs	r0, #1
 800132a:	e7f6      	b.n	800131a <NRF24_setDataRate+0x2a>

0800132c <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 800132c:	b510      	push	{r4, lr}
 800132e:	4604      	mov	r4, r0
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8001330:	2000      	movs	r0, #0
 8001332:	f7ff fe79 	bl	8001028 <NRF24_read_register>
 8001336:	f000 01f3 	and.w	r1, r0, #243	; 0xf3

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 800133a:	b11c      	cbz	r4, 8001344 <NRF24_setCRCLength+0x18>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 800133c:	2c01      	cmp	r4, #1
 800133e:	d005      	beq.n	800134c <NRF24_setCRCLength+0x20>
    config |= _BV(BIT_EN_CRC);
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
    config |= _BV( BIT_CRCO );
 8001340:	f041 010c 	orr.w	r1, r1, #12
  }
  NRF24_write_register( REG_CONFIG, config );
 8001344:	2000      	movs	r0, #0
 8001346:	f7ff feb1 	bl	80010ac <NRF24_write_register>
}
 800134a:	bd10      	pop	{r4, pc}
    config |= _BV(BIT_EN_CRC);
 800134c:	f041 0108 	orr.w	r1, r1, #8
 8001350:	e7f8      	b.n	8001344 <NRF24_setCRCLength+0x18>

08001352 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8001352:	b508      	push	{r3, lr}
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8001354:	2000      	movs	r0, #0
 8001356:	f7ff fe67 	bl	8001028 <NRF24_read_register>
 800135a:	f000 01fd 	and.w	r1, r0, #253	; 0xfd
 800135e:	2000      	movs	r0, #0
 8001360:	f7ff fea4 	bl	80010ac <NRF24_write_register>
}
 8001364:	bd08      	pop	{r3, pc}

08001366 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8001366:	b570      	push	{r4, r5, r6, lr}
 8001368:	4606      	mov	r6, r0
	uint8_t status = NRF24_get_status();
 800136a:	f7ff ff03 	bl	8001174 <NRF24_get_status>
 800136e:	f000 0340 	and.w	r3, r0, #64	; 0x40

  bool result = ( status & _BV(BIT_RX_DR) );
 8001372:	2b00      	cmp	r3, #0
 8001374:	bf14      	ite	ne
 8001376:	2501      	movne	r5, #1
 8001378:	2500      	moveq	r5, #0

  if (result)
 800137a:	d00b      	beq.n	8001394 <NRF24_availablePipe+0x2e>
 800137c:	4604      	mov	r4, r0
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 800137e:	b116      	cbz	r6, 8001386 <NRF24_availablePipe+0x20>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8001380:	f3c0 0342 	ubfx	r3, r0, #1, #3
 8001384:	7033      	strb	r3, [r6, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8001386:	2140      	movs	r1, #64	; 0x40
 8001388:	2007      	movs	r0, #7
 800138a:	f7ff fe8f 	bl	80010ac <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 800138e:	f014 0f20 	tst.w	r4, #32
 8001392:	d101      	bne.n	8001398 <NRF24_availablePipe+0x32>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
    }
  }
  return result;
}
 8001394:	4628      	mov	r0, r5
 8001396:	bd70      	pop	{r4, r5, r6, pc}
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8001398:	2120      	movs	r1, #32
 800139a:	2007      	movs	r0, #7
 800139c:	f7ff fe86 	bl	80010ac <NRF24_write_register>
 80013a0:	e7f8      	b.n	8001394 <NRF24_availablePipe+0x2e>

080013a2 <NRF24_available>:
{
 80013a2:	b508      	push	{r3, lr}
	return NRF24_availablePipe(NULL);
 80013a4:	2000      	movs	r0, #0
 80013a6:	f7ff ffde 	bl	8001366 <NRF24_availablePipe>
}
 80013aa:	bd08      	pop	{r3, pc}

080013ac <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 80013ac:	b538      	push	{r3, r4, r5, lr}
 80013ae:	4604      	mov	r4, r0
 80013b0:	460d      	mov	r5, r1
	// Transmitter power-up
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 80013b2:	2000      	movs	r0, #0
 80013b4:	f7ff fe38 	bl	8001028 <NRF24_read_register>
 80013b8:	f020 0101 	bic.w	r1, r0, #1
 80013bc:	f041 0102 	orr.w	r1, r1, #2
 80013c0:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 80013c4:	2000      	movs	r0, #0
 80013c6:	f7ff fe71 	bl	80010ac <NRF24_write_register>
  NRF24_DelayMicroSeconds(150);
 80013ca:	2096      	movs	r0, #150	; 0x96
 80013cc:	f7ff fdfc 	bl	8000fc8 <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 80013d0:	4629      	mov	r1, r5
 80013d2:	4620      	mov	r0, r4
 80013d4:	f7ff fea4 	bl	8001120 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 80013d8:	2001      	movs	r0, #1
 80013da:	f7ff fe0f 	bl	8000ffc <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 80013de:	200f      	movs	r0, #15
 80013e0:	f7ff fdf2 	bl	8000fc8 <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 80013e4:	2000      	movs	r0, #0
 80013e6:	f7ff fe09 	bl	8000ffc <NRF24_ce>
}
 80013ea:	bd38      	pop	{r3, r4, r5, pc}

080013ec <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 80013ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ee:	4605      	mov	r5, r0
 80013f0:	460f      	mov	r7, r1
 80013f2:	4616      	mov	r6, r2
	uint8_t status = NRF24_get_status();
 80013f4:	f7ff febe 	bl	8001174 <NRF24_get_status>
 80013f8:	4604      	mov	r4, r0
	*tx_ok = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	702b      	strb	r3, [r5, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 80013fe:	2170      	movs	r1, #112	; 0x70
 8001400:	2007      	movs	r0, #7
 8001402:	f7ff fe53 	bl	80010ac <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8001406:	f3c4 1340 	ubfx	r3, r4, #5, #1
 800140a:	702b      	strb	r3, [r5, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 800140c:	f3c4 1300 	ubfx	r3, r4, #4, #1
 8001410:	703b      	strb	r3, [r7, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8001412:	f3c4 1480 	ubfx	r4, r4, #6, #1
 8001416:	7034      	strb	r4, [r6, #0]
}
 8001418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800141a <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 800141a:	b508      	push	{r3, lr}
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 800141c:	2170      	movs	r1, #112	; 0x70
 800141e:	2007      	movs	r0, #7
 8001420:	f7ff fe44 	bl	80010ac <NRF24_write_register>
}
 8001424:	bd08      	pop	{r3, pc}
	...

08001428 <NRF24_write>:
{
 8001428:	b530      	push	{r4, r5, lr}
 800142a:	b083      	sub	sp, #12
 800142c:	4604      	mov	r4, r0
 800142e:	460d      	mov	r5, r1
	NRF24_resetStatus();
 8001430:	f7ff fff3 	bl	800141a <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 8001434:	4629      	mov	r1, r5
 8001436:	4620      	mov	r0, r4
 8001438:	f7ff ffb8 	bl	80013ac <NRF24_startWrite>
  uint32_t sent_at = HAL_GetTick();
 800143c:	f000 fcb4 	bl	8001da8 <HAL_GetTick>
 8001440:	4604      	mov	r4, r0
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8001442:	2201      	movs	r2, #1
 8001444:	f10d 0107 	add.w	r1, sp, #7
 8001448:	2008      	movs	r0, #8
 800144a:	f7ff fe0f 	bl	800106c <NRF24_read_registerN>
		status = NRF24_get_status();
 800144e:	f7ff fe91 	bl	8001174 <NRF24_get_status>
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8001452:	f010 0f30 	tst.w	r0, #48	; 0x30
 8001456:	d104      	bne.n	8001462 <NRF24_write+0x3a>
 8001458:	f000 fca6 	bl	8001da8 <HAL_GetTick>
 800145c:	1b00      	subs	r0, r0, r4
 800145e:	2809      	cmp	r0, #9
 8001460:	d9ef      	bls.n	8001442 <NRF24_write+0x1a>
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8001462:	4c0c      	ldr	r4, [pc, #48]	; (8001494 <NRF24_write+0x6c>)
 8001464:	4622      	mov	r2, r4
 8001466:	f10d 0105 	add.w	r1, sp, #5
 800146a:	f10d 0006 	add.w	r0, sp, #6
 800146e:	f7ff ffbd 	bl	80013ec <NRF24_whatHappened>
	retStatus = tx_ok;
 8001472:	f89d 5006 	ldrb.w	r5, [sp, #6]
	if ( ack_payload_available )
 8001476:	7823      	ldrb	r3, [r4, #0]
 8001478:	b933      	cbnz	r3, 8001488 <NRF24_write+0x60>
	NRF24_available();
 800147a:	f7ff ff92 	bl	80013a2 <NRF24_available>
	NRF24_flush_tx();
 800147e:	f7ff fe6d 	bl	800115c <NRF24_flush_tx>
}
 8001482:	4628      	mov	r0, r5
 8001484:	b003      	add	sp, #12
 8001486:	bd30      	pop	{r4, r5, pc}
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8001488:	f7ff fee6 	bl	8001258 <NRF24_getDynamicPayloadSize>
 800148c:	4b02      	ldr	r3, [pc, #8]	; (8001498 <NRF24_write+0x70>)
 800148e:	7018      	strb	r0, [r3, #0]
 8001490:	e7f3      	b.n	800147a <NRF24_write+0x52>
 8001492:	bf00      	nop
 8001494:	20000244 	.word	0x20000244
 8001498:	20000245 	.word	0x20000245

0800149c <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 800149c:	b500      	push	{lr}
 800149e:	b083      	sub	sp, #12
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80014a0:	2000      	movs	r0, #0
 80014a2:	f7ff fd95 	bl	8000fd0 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 80014a6:	2350      	movs	r3, #80	; 0x50
 80014a8:	f88d 3004 	strb.w	r3, [sp, #4]
	cmdRxBuf[1] = 0x73;
 80014ac:	2373      	movs	r3, #115	; 0x73
 80014ae:	f88d 3005 	strb.w	r3, [sp, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 80014b2:	2364      	movs	r3, #100	; 0x64
 80014b4:	2202      	movs	r2, #2
 80014b6:	a901      	add	r1, sp, #4
 80014b8:	4804      	ldr	r0, [pc, #16]	; (80014cc <NRF24_ACTIVATE_cmd+0x30>)
 80014ba:	f003 f8eb 	bl	8004694 <HAL_SPI_Transmit>
	NRF24_csn(1);
 80014be:	2001      	movs	r0, #1
 80014c0:	f7ff fd86 	bl	8000fd0 <NRF24_csn>
}
 80014c4:	b003      	add	sp, #12
 80014c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80014ca:	bf00      	nop
 80014cc:	20000250 	.word	0x20000250

080014d0 <NRF24_enableAckPayload>:
{
 80014d0:	b508      	push	{r3, lr}
	 NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 80014d2:	201d      	movs	r0, #29
 80014d4:	f7ff fda8 	bl	8001028 <NRF24_read_register>
 80014d8:	f040 0106 	orr.w	r1, r0, #6
 80014dc:	b2c9      	uxtb	r1, r1
 80014de:	201d      	movs	r0, #29
 80014e0:	f7ff fde4 	bl	80010ac <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 80014e4:	201d      	movs	r0, #29
 80014e6:	f7ff fd9f 	bl	8001028 <NRF24_read_register>
 80014ea:	b148      	cbz	r0, 8001500 <NRF24_enableAckPayload+0x30>
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 80014ec:	201c      	movs	r0, #28
 80014ee:	f7ff fd9b 	bl	8001028 <NRF24_read_register>
 80014f2:	f040 0103 	orr.w	r1, r0, #3
 80014f6:	b2c9      	uxtb	r1, r1
 80014f8:	201c      	movs	r0, #28
 80014fa:	f7ff fdd7 	bl	80010ac <NRF24_write_register>
}
 80014fe:	bd08      	pop	{r3, pc}
		NRF24_ACTIVATE_cmd();
 8001500:	f7ff ffcc 	bl	800149c <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 8001504:	201d      	movs	r0, #29
 8001506:	f7ff fd8f 	bl	8001028 <NRF24_read_register>
 800150a:	f040 0106 	orr.w	r1, r0, #6
 800150e:	b2c9      	uxtb	r1, r1
 8001510:	201d      	movs	r0, #29
 8001512:	f7ff fdcb 	bl	80010ac <NRF24_write_register>
 8001516:	e7e9      	b.n	80014ec <NRF24_enableAckPayload+0x1c>

08001518 <NRF24_begin>:
{
 8001518:	b082      	sub	sp, #8
 800151a:	b570      	push	{r4, r5, r6, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	4606      	mov	r6, r0
 8001520:	460d      	mov	r5, r1
 8001522:	4614      	mov	r4, r2
 8001524:	a906      	add	r1, sp, #24
 8001526:	f841 3f04 	str.w	r3, [r1, #4]!
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 800152a:	2264      	movs	r2, #100	; 0x64
 800152c:	4861      	ldr	r0, [pc, #388]	; (80016b4 <NRF24_begin+0x19c>)
 800152e:	f005 ff93 	bl	8007458 <memcpy>
	nrf24_PORT = nrf24PORT;
 8001532:	4b61      	ldr	r3, [pc, #388]	; (80016b8 <NRF24_begin+0x1a0>)
 8001534:	601e      	str	r6, [r3, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8001536:	4b61      	ldr	r3, [pc, #388]	; (80016bc <NRF24_begin+0x1a4>)
 8001538:	801d      	strh	r5, [r3, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 800153a:	4b61      	ldr	r3, [pc, #388]	; (80016c0 <NRF24_begin+0x1a8>)
 800153c:	801c      	strh	r4, [r3, #0]
	NRF24_csn(1);
 800153e:	2001      	movs	r0, #1
 8001540:	f7ff fd46 	bl	8000fd0 <NRF24_csn>
	NRF24_ce(0);
 8001544:	2000      	movs	r0, #0
 8001546:	f7ff fd59 	bl	8000ffc <NRF24_ce>
	HAL_Delay(5);
 800154a:	2005      	movs	r0, #5
 800154c:	f000 fc32 	bl	8001db4 <HAL_Delay>
	NRF24_write_register(0x00, 0x08);
 8001550:	2108      	movs	r1, #8
 8001552:	2000      	movs	r0, #0
 8001554:	f7ff fdaa 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8001558:	213f      	movs	r1, #63	; 0x3f
 800155a:	2001      	movs	r0, #1
 800155c:	f7ff fda6 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8001560:	2103      	movs	r1, #3
 8001562:	2002      	movs	r0, #2
 8001564:	f7ff fda2 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8001568:	2103      	movs	r1, #3
 800156a:	4608      	mov	r0, r1
 800156c:	f7ff fd9e 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8001570:	2103      	movs	r1, #3
 8001572:	2004      	movs	r0, #4
 8001574:	f7ff fd9a 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8001578:	2102      	movs	r1, #2
 800157a:	2005      	movs	r0, #5
 800157c:	f7ff fd96 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8001580:	210f      	movs	r1, #15
 8001582:	2006      	movs	r0, #6
 8001584:	f7ff fd92 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8001588:	210e      	movs	r1, #14
 800158a:	2007      	movs	r0, #7
 800158c:	f7ff fd8e 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8001590:	2100      	movs	r1, #0
 8001592:	2008      	movs	r0, #8
 8001594:	f7ff fd8a 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8001598:	2100      	movs	r1, #0
 800159a:	2009      	movs	r0, #9
 800159c:	f7ff fd86 	bl	80010ac <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 80015a0:	24e7      	movs	r4, #231	; 0xe7
 80015a2:	f88d 4004 	strb.w	r4, [sp, #4]
 80015a6:	f88d 4003 	strb.w	r4, [sp, #3]
 80015aa:	f88d 4002 	strb.w	r4, [sp, #2]
 80015ae:	f88d 4001 	strb.w	r4, [sp, #1]
 80015b2:	ad02      	add	r5, sp, #8
 80015b4:	f805 4d08 	strb.w	r4, [r5, #-8]!
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 80015b8:	2205      	movs	r2, #5
 80015ba:	4629      	mov	r1, r5
 80015bc:	200a      	movs	r0, #10
 80015be:	f7ff fd8f 	bl	80010e0 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 80015c2:	23c2      	movs	r3, #194	; 0xc2
 80015c4:	f88d 3004 	strb.w	r3, [sp, #4]
 80015c8:	f88d 3003 	strb.w	r3, [sp, #3]
 80015cc:	f88d 3002 	strb.w	r3, [sp, #2]
 80015d0:	f88d 3001 	strb.w	r3, [sp, #1]
 80015d4:	f88d 3000 	strb.w	r3, [sp]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 80015d8:	2205      	movs	r2, #5
 80015da:	4629      	mov	r1, r5
 80015dc:	200b      	movs	r0, #11
 80015de:	f7ff fd7f 	bl	80010e0 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80015e2:	21c3      	movs	r1, #195	; 0xc3
 80015e4:	200c      	movs	r0, #12
 80015e6:	f7ff fd61 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 80015ea:	21c4      	movs	r1, #196	; 0xc4
 80015ec:	200d      	movs	r0, #13
 80015ee:	f7ff fd5d 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 80015f2:	21c5      	movs	r1, #197	; 0xc5
 80015f4:	200e      	movs	r0, #14
 80015f6:	f7ff fd59 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 80015fa:	21c6      	movs	r1, #198	; 0xc6
 80015fc:	200f      	movs	r0, #15
 80015fe:	f7ff fd55 	bl	80010ac <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8001602:	f88d 4004 	strb.w	r4, [sp, #4]
 8001606:	f88d 4003 	strb.w	r4, [sp, #3]
 800160a:	f88d 4002 	strb.w	r4, [sp, #2]
 800160e:	f88d 4001 	strb.w	r4, [sp, #1]
 8001612:	f88d 4000 	strb.w	r4, [sp]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8001616:	2205      	movs	r2, #5
 8001618:	4629      	mov	r1, r5
 800161a:	2010      	movs	r0, #16
 800161c:	f7ff fd60 	bl	80010e0 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8001620:	2100      	movs	r1, #0
 8001622:	2011      	movs	r0, #17
 8001624:	f7ff fd42 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8001628:	2100      	movs	r1, #0
 800162a:	2012      	movs	r0, #18
 800162c:	f7ff fd3e 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 8001630:	2100      	movs	r1, #0
 8001632:	2013      	movs	r0, #19
 8001634:	f7ff fd3a 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8001638:	2100      	movs	r1, #0
 800163a:	2014      	movs	r0, #20
 800163c:	f7ff fd36 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 8001640:	2100      	movs	r1, #0
 8001642:	2015      	movs	r0, #21
 8001644:	f7ff fd32 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8001648:	2100      	movs	r1, #0
 800164a:	2016      	movs	r0, #22
 800164c:	f7ff fd2e 	bl	80010ac <NRF24_write_register>
	NRF24_ACTIVATE_cmd();
 8001650:	f7ff ff24 	bl	800149c <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8001654:	2100      	movs	r1, #0
 8001656:	201c      	movs	r0, #28
 8001658:	f7ff fd28 	bl	80010ac <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 800165c:	2100      	movs	r1, #0
 800165e:	201d      	movs	r0, #29
 8001660:	f7ff fd24 	bl	80010ac <NRF24_write_register>
	NRF24_setRetries(15, 15);
 8001664:	210f      	movs	r1, #15
 8001666:	4608      	mov	r0, r1
 8001668:	f7ff fdae 	bl	80011c8 <NRF24_setRetries>
	NRF24_setPALevel(RF24_PA_0dB);
 800166c:	2003      	movs	r0, #3
 800166e:	f7ff fe20 	bl	80012b2 <NRF24_setPALevel>
	NRF24_setDataRate(RF24_2MBPS);
 8001672:	2001      	movs	r0, #1
 8001674:	f7ff fe3c 	bl	80012f0 <NRF24_setDataRate>
	NRF24_setCRCLength(RF24_CRC_16);
 8001678:	2002      	movs	r0, #2
 800167a:	f7ff fe57 	bl	800132c <NRF24_setCRCLength>
	NRF24_disableDynamicPayloads();
 800167e:	f7ff fdfe 	bl	800127e <NRF24_disableDynamicPayloads>
	NRF24_setPayloadSize(32);
 8001682:	2020      	movs	r0, #32
 8001684:	f7ff fdb4 	bl	80011f0 <NRF24_setPayloadSize>
	NRF24_setAutoAck(true);
 8001688:	2001      	movs	r0, #1
 800168a:	f7ff fe06 	bl	800129a <NRF24_setAutoAck>
	NRF24_enableAckPayload();
 800168e:	f7ff ff1f 	bl	80014d0 <NRF24_enableAckPayload>
	NRF24_resetStatus();
 8001692:	f7ff fec2 	bl	800141a <NRF24_resetStatus>
	NRF24_setChannel(76);
 8001696:	204c      	movs	r0, #76	; 0x4c
 8001698:	f7ff fda0 	bl	80011dc <NRF24_setChannel>
	NRF24_flush_tx();
 800169c:	f7ff fd5e 	bl	800115c <NRF24_flush_tx>
	NRF24_flush_rx();
 80016a0:	f7ff fd62 	bl	8001168 <NRF24_flush_rx>
	NRF24_powerDown();
 80016a4:	f7ff fe55 	bl	8001352 <NRF24_powerDown>
}
 80016a8:	b002      	add	sp, #8
 80016aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80016ae:	b002      	add	sp, #8
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	20000250 	.word	0x20000250
 80016b8:	2000024c 	.word	0x2000024c
 80016bc:	20000248 	.word	0x20000248
 80016c0:	20000246 	.word	0x20000246

080016c4 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 80016c4:	b570      	push	{r4, r5, r6, lr}
 80016c6:	b0a0      	sub	sp, #128	; 0x80
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 80016c8:	ac07      	add	r4, sp, #28
 80016ca:	4dc4      	ldr	r5, [pc, #784]	; (80019dc <printRadioSettings+0x318>)
 80016cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d8:	682b      	ldr	r3, [r5, #0]
 80016da:	f824 3b02 	strh.w	r3, [r4], #2
 80016de:	0c1b      	lsrs	r3, r3, #16
 80016e0:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80016e2:	a807      	add	r0, sp, #28
 80016e4:	f7fe fd94 	bl	8000210 <strlen>
 80016e8:	230a      	movs	r3, #10
 80016ea:	b282      	uxth	r2, r0
 80016ec:	a907      	add	r1, sp, #28
 80016ee:	48bc      	ldr	r0, [pc, #752]	; (80019e0 <printRadioSettings+0x31c>)
 80016f0:	f003 fb24 	bl	8004d3c <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 80016f4:	2000      	movs	r0, #0
 80016f6:	f7ff fc97 	bl	8001028 <NRF24_read_register>
	if(reg8Val & (1 << 3))
 80016fa:	f010 0f08 	tst.w	r0, #8
 80016fe:	f000 8261 	beq.w	8001bc4 <printRadioSettings+0x500>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001702:	f010 0f04 	tst.w	r0, #4
 8001706:	f000 8251 	beq.w	8001bac <printRadioSettings+0x4e8>
 800170a:	ac07      	add	r4, sp, #28
 800170c:	4db5      	ldr	r5, [pc, #724]	; (80019e4 <printRadioSettings+0x320>)
 800170e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001712:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001716:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800171a:	a807      	add	r0, sp, #28
 800171c:	f7fe fd78 	bl	8000210 <strlen>
 8001720:	4caf      	ldr	r4, [pc, #700]	; (80019e0 <printRadioSettings+0x31c>)
 8001722:	230a      	movs	r3, #10
 8001724:	b282      	uxth	r2, r0
 8001726:	a907      	add	r1, sp, #28
 8001728:	4620      	mov	r0, r4
 800172a:	f003 fb07 	bl	8004d3c <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 800172e:	2001      	movs	r0, #1
 8001730:	f7ff fc7a 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001734:	f3c0 1340 	ubfx	r3, r0, #5, #1
 8001738:	9303      	str	r3, [sp, #12]
 800173a:	f3c0 1300 	ubfx	r3, r0, #4, #1
 800173e:	9302      	str	r3, [sp, #8]
 8001740:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 8001744:	9301      	str	r3, [sp, #4]
 8001746:	f3c0 0380 	ubfx	r3, r0, #2, #1
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8001750:	f000 0201 	and.w	r2, r0, #1
 8001754:	49a4      	ldr	r1, [pc, #656]	; (80019e8 <printRadioSettings+0x324>)
 8001756:	a807      	add	r0, sp, #28
 8001758:	f006 fd0a 	bl	8008170 <siprintf>
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800175c:	a807      	add	r0, sp, #28
 800175e:	f7fe fd57 	bl	8000210 <strlen>
 8001762:	230a      	movs	r3, #10
 8001764:	b282      	uxth	r2, r0
 8001766:	a907      	add	r1, sp, #28
 8001768:	4620      	mov	r0, r4
 800176a:	f003 fae7 	bl	8004d3c <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 800176e:	2002      	movs	r0, #2
 8001770:	f7ff fc5a 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001774:	f3c0 1340 	ubfx	r3, r0, #5, #1
 8001778:	9303      	str	r3, [sp, #12]
 800177a:	f3c0 1300 	ubfx	r3, r0, #4, #1
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 8001784:	9301      	str	r3, [sp, #4]
 8001786:	f3c0 0380 	ubfx	r3, r0, #2, #1
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8001790:	f000 0201 	and.w	r2, r0, #1
 8001794:	4995      	ldr	r1, [pc, #596]	; (80019ec <printRadioSettings+0x328>)
 8001796:	a807      	add	r0, sp, #28
 8001798:	f006 fcea 	bl	8008170 <siprintf>
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800179c:	a807      	add	r0, sp, #28
 800179e:	f7fe fd37 	bl	8000210 <strlen>
 80017a2:	230a      	movs	r3, #10
 80017a4:	b282      	uxth	r2, r0
 80017a6:	a907      	add	r1, sp, #28
 80017a8:	4620      	mov	r0, r4
 80017aa:	f003 fac7 	bl	8004d3c <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 80017ae:	2003      	movs	r0, #3
 80017b0:	f7ff fc3a 	bl	8001028 <NRF24_read_register>
 80017b4:	f000 0203 	and.w	r2, r0, #3
	reg8Val +=2;
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 80017b8:	3202      	adds	r2, #2
 80017ba:	498d      	ldr	r1, [pc, #564]	; (80019f0 <printRadioSettings+0x32c>)
 80017bc:	a807      	add	r0, sp, #28
 80017be:	f006 fcd7 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80017c2:	a807      	add	r0, sp, #28
 80017c4:	f7fe fd24 	bl	8000210 <strlen>
 80017c8:	230a      	movs	r3, #10
 80017ca:	b282      	uxth	r2, r0
 80017cc:	a907      	add	r1, sp, #28
 80017ce:	4620      	mov	r0, r4
 80017d0:	f003 fab4 	bl	8004d3c <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 80017d4:	2005      	movs	r0, #5
 80017d6:	f7ff fc27 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 80017da:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 80017de:	4985      	ldr	r1, [pc, #532]	; (80019f4 <printRadioSettings+0x330>)
 80017e0:	a807      	add	r0, sp, #28
 80017e2:	f006 fcc5 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80017e6:	a807      	add	r0, sp, #28
 80017e8:	f7fe fd12 	bl	8000210 <strlen>
 80017ec:	230a      	movs	r3, #10
 80017ee:	b282      	uxth	r2, r0
 80017f0:	a907      	add	r1, sp, #28
 80017f2:	4620      	mov	r0, r4
 80017f4:	f003 faa2 	bl	8004d3c <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 80017f8:	2006      	movs	r0, #6
 80017fa:	f7ff fc15 	bl	8001028 <NRF24_read_register>
 80017fe:	4604      	mov	r4, r0
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8001800:	f010 0f08 	tst.w	r0, #8
 8001804:	f000 81e5 	beq.w	8001bd2 <printRadioSettings+0x50e>
 8001808:	ad07      	add	r5, sp, #28
 800180a:	4e7b      	ldr	r6, [pc, #492]	; (80019f8 <printRadioSettings+0x334>)
 800180c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800180e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001810:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001814:	f845 0b04 	str.w	r0, [r5], #4
 8001818:	f825 1b02 	strh.w	r1, [r5], #2
 800181c:	0c09      	lsrs	r1, r1, #16
 800181e:	7029      	strb	r1, [r5, #0]
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001820:	a807      	add	r0, sp, #28
 8001822:	f7fe fcf5 	bl	8000210 <strlen>
 8001826:	230a      	movs	r3, #10
 8001828:	b282      	uxth	r2, r0
 800182a:	a907      	add	r1, sp, #28
 800182c:	486c      	ldr	r0, [pc, #432]	; (80019e0 <printRadioSettings+0x31c>)
 800182e:	f003 fa85 	bl	8004d3c <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
	reg8Val = (reg8Val>>1);
 8001832:	f3c4 0441 	ubfx	r4, r4, #1, #2
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8001836:	2c00      	cmp	r4, #0
 8001838:	f000 81d8 	beq.w	8001bec <printRadioSettings+0x528>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 800183c:	2c01      	cmp	r4, #1
 800183e:	f000 81dc 	beq.w	8001bfa <printRadioSettings+0x536>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8001842:	2c02      	cmp	r4, #2
 8001844:	f000 81e0 	beq.w	8001c08 <printRadioSettings+0x544>
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001848:	2c03      	cmp	r4, #3
 800184a:	f000 81e7 	beq.w	8001c1c <printRadioSettings+0x558>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800184e:	a807      	add	r0, sp, #28
 8001850:	f7fe fcde 	bl	8000210 <strlen>
 8001854:	4c62      	ldr	r4, [pc, #392]	; (80019e0 <printRadioSettings+0x31c>)
 8001856:	230a      	movs	r3, #10
 8001858:	b282      	uxth	r2, r0
 800185a:	a907      	add	r1, sp, #28
 800185c:	4620      	mov	r0, r4
 800185e:	f003 fa6d 	bl	8004d3c <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8001862:	2205      	movs	r2, #5
 8001864:	a905      	add	r1, sp, #20
 8001866:	200a      	movs	r0, #10
 8001868:	f7ff fc00 	bl	800106c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800186c:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8001870:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8001874:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8001878:	f89d 0015 	ldrb.w	r0, [sp, #21]
 800187c:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8001880:	9502      	str	r5, [sp, #8]
 8001882:	9001      	str	r0, [sp, #4]
 8001884:	9100      	str	r1, [sp, #0]
 8001886:	495d      	ldr	r1, [pc, #372]	; (80019fc <printRadioSettings+0x338>)
 8001888:	a807      	add	r0, sp, #28
 800188a:	f006 fc71 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800188e:	a807      	add	r0, sp, #28
 8001890:	f7fe fcbe 	bl	8000210 <strlen>
 8001894:	230a      	movs	r3, #10
 8001896:	b282      	uxth	r2, r0
 8001898:	a907      	add	r1, sp, #28
 800189a:	4620      	mov	r0, r4
 800189c:	f003 fa4e 	bl	8004d3c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 80018a0:	2205      	movs	r2, #5
 80018a2:	a905      	add	r1, sp, #20
 80018a4:	200b      	movs	r0, #11
 80018a6:	f7ff fbe1 	bl	800106c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80018aa:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80018ae:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80018b2:	f89d 1016 	ldrb.w	r1, [sp, #22]
 80018b6:	f89d 0015 	ldrb.w	r0, [sp, #21]
 80018ba:	f89d 5014 	ldrb.w	r5, [sp, #20]
 80018be:	9502      	str	r5, [sp, #8]
 80018c0:	9001      	str	r0, [sp, #4]
 80018c2:	9100      	str	r1, [sp, #0]
 80018c4:	494e      	ldr	r1, [pc, #312]	; (8001a00 <printRadioSettings+0x33c>)
 80018c6:	a807      	add	r0, sp, #28
 80018c8:	f006 fc52 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80018cc:	a807      	add	r0, sp, #28
 80018ce:	f7fe fc9f 	bl	8000210 <strlen>
 80018d2:	230a      	movs	r3, #10
 80018d4:	b282      	uxth	r2, r0
 80018d6:	a907      	add	r1, sp, #28
 80018d8:	4620      	mov	r0, r4
 80018da:	f003 fa2f 	bl	8004d3c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 80018de:	2201      	movs	r2, #1
 80018e0:	a905      	add	r1, sp, #20
 80018e2:	200c      	movs	r0, #12
 80018e4:	f7ff fbc2 	bl	800106c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80018e8:	f89d 2014 	ldrb.w	r2, [sp, #20]
 80018ec:	4945      	ldr	r1, [pc, #276]	; (8001a04 <printRadioSettings+0x340>)
 80018ee:	a807      	add	r0, sp, #28
 80018f0:	f006 fc3e 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80018f4:	a807      	add	r0, sp, #28
 80018f6:	f7fe fc8b 	bl	8000210 <strlen>
 80018fa:	230a      	movs	r3, #10
 80018fc:	b282      	uxth	r2, r0
 80018fe:	a907      	add	r1, sp, #28
 8001900:	4620      	mov	r0, r4
 8001902:	f003 fa1b 	bl	8004d3c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8001906:	2201      	movs	r2, #1
 8001908:	a905      	add	r1, sp, #20
 800190a:	200d      	movs	r0, #13
 800190c:	f7ff fbae 	bl	800106c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001910:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8001914:	493c      	ldr	r1, [pc, #240]	; (8001a08 <printRadioSettings+0x344>)
 8001916:	a807      	add	r0, sp, #28
 8001918:	f006 fc2a 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800191c:	a807      	add	r0, sp, #28
 800191e:	f7fe fc77 	bl	8000210 <strlen>
 8001922:	230a      	movs	r3, #10
 8001924:	b282      	uxth	r2, r0
 8001926:	a907      	add	r1, sp, #28
 8001928:	4620      	mov	r0, r4
 800192a:	f003 fa07 	bl	8004d3c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 800192e:	2201      	movs	r2, #1
 8001930:	a905      	add	r1, sp, #20
 8001932:	200e      	movs	r0, #14
 8001934:	f7ff fb9a 	bl	800106c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001938:	f89d 2014 	ldrb.w	r2, [sp, #20]
 800193c:	4933      	ldr	r1, [pc, #204]	; (8001a0c <printRadioSettings+0x348>)
 800193e:	a807      	add	r0, sp, #28
 8001940:	f006 fc16 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001944:	a807      	add	r0, sp, #28
 8001946:	f7fe fc63 	bl	8000210 <strlen>
 800194a:	230a      	movs	r3, #10
 800194c:	b282      	uxth	r2, r0
 800194e:	a907      	add	r1, sp, #28
 8001950:	4620      	mov	r0, r4
 8001952:	f003 f9f3 	bl	8004d3c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8001956:	2201      	movs	r2, #1
 8001958:	a905      	add	r1, sp, #20
 800195a:	200f      	movs	r0, #15
 800195c:	f7ff fb86 	bl	800106c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001960:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8001964:	492a      	ldr	r1, [pc, #168]	; (8001a10 <printRadioSettings+0x34c>)
 8001966:	a807      	add	r0, sp, #28
 8001968:	f006 fc02 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800196c:	a807      	add	r0, sp, #28
 800196e:	f7fe fc4f 	bl	8000210 <strlen>
 8001972:	230a      	movs	r3, #10
 8001974:	b282      	uxth	r2, r0
 8001976:	a907      	add	r1, sp, #28
 8001978:	4620      	mov	r0, r4
 800197a:	f003 f9df 	bl	8004d3c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 800197e:	2205      	movs	r2, #5
 8001980:	a905      	add	r1, sp, #20
 8001982:	2010      	movs	r0, #16
 8001984:	f7ff fb72 	bl	800106c <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001988:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800198c:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8001990:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8001994:	f89d 0015 	ldrb.w	r0, [sp, #21]
 8001998:	f89d 5014 	ldrb.w	r5, [sp, #20]
 800199c:	9502      	str	r5, [sp, #8]
 800199e:	9001      	str	r0, [sp, #4]
 80019a0:	9100      	str	r1, [sp, #0]
 80019a2:	491c      	ldr	r1, [pc, #112]	; (8001a14 <printRadioSettings+0x350>)
 80019a4:	a807      	add	r0, sp, #28
 80019a6:	f006 fbe3 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80019aa:	a807      	add	r0, sp, #28
 80019ac:	f7fe fc30 	bl	8000210 <strlen>
 80019b0:	230a      	movs	r3, #10
 80019b2:	b282      	uxth	r2, r0
 80019b4:	a907      	add	r1, sp, #28
 80019b6:	4620      	mov	r0, r4
 80019b8:	f003 f9c0 	bl	8004d3c <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 80019bc:	2011      	movs	r0, #17
 80019be:	f7ff fb33 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80019c2:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 80019c6:	4914      	ldr	r1, [pc, #80]	; (8001a18 <printRadioSettings+0x354>)
 80019c8:	a807      	add	r0, sp, #28
 80019ca:	f006 fbd1 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80019ce:	a807      	add	r0, sp, #28
 80019d0:	f7fe fc1e 	bl	8000210 <strlen>
 80019d4:	230a      	movs	r3, #10
 80019d6:	b282      	uxth	r2, r0
 80019d8:	e020      	b.n	8001a1c <printRadioSettings+0x358>
 80019da:	bf00      	nop
 80019dc:	0800aff0 	.word	0x0800aff0
 80019e0:	200002b4 	.word	0x200002b4
 80019e4:	0800b024 	.word	0x0800b024
 80019e8:	0800b070 	.word	0x0800b070
 80019ec:	0800b0b4 	.word	0x0800b0b4
 80019f0:	0800b100 	.word	0x0800b100
 80019f4:	0800b11c 	.word	0x0800b11c
 80019f8:	0800b130 	.word	0x0800b130
 80019fc:	0800b1b0 	.word	0x0800b1b0
 8001a00:	0800b1e0 	.word	0x0800b1e0
 8001a04:	0800b210 	.word	0x0800b210
 8001a08:	0800b238 	.word	0x0800b238
 8001a0c:	0800b260 	.word	0x0800b260
 8001a10:	0800b288 	.word	0x0800b288
 8001a14:	0800b2b0 	.word	0x0800b2b0
 8001a18:	0800b2dc 	.word	0x0800b2dc
 8001a1c:	a907      	add	r1, sp, #28
 8001a1e:	4620      	mov	r0, r4
 8001a20:	f003 f98c 	bl	8004d3c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 8001a24:	2012      	movs	r0, #18
 8001a26:	f7ff faff 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001a2a:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8001a2e:	498a      	ldr	r1, [pc, #552]	; (8001c58 <printRadioSettings+0x594>)
 8001a30:	a807      	add	r0, sp, #28
 8001a32:	f006 fb9d 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001a36:	a807      	add	r0, sp, #28
 8001a38:	f7fe fbea 	bl	8000210 <strlen>
 8001a3c:	230a      	movs	r3, #10
 8001a3e:	b282      	uxth	r2, r0
 8001a40:	a907      	add	r1, sp, #28
 8001a42:	4620      	mov	r0, r4
 8001a44:	f003 f97a 	bl	8004d3c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 8001a48:	2013      	movs	r0, #19
 8001a4a:	f7ff faed 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001a4e:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8001a52:	4982      	ldr	r1, [pc, #520]	; (8001c5c <printRadioSettings+0x598>)
 8001a54:	a807      	add	r0, sp, #28
 8001a56:	f006 fb8b 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001a5a:	a807      	add	r0, sp, #28
 8001a5c:	f7fe fbd8 	bl	8000210 <strlen>
 8001a60:	230a      	movs	r3, #10
 8001a62:	b282      	uxth	r2, r0
 8001a64:	a907      	add	r1, sp, #28
 8001a66:	4620      	mov	r0, r4
 8001a68:	f003 f968 	bl	8004d3c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 8001a6c:	2014      	movs	r0, #20
 8001a6e:	f7ff fadb 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001a72:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8001a76:	497a      	ldr	r1, [pc, #488]	; (8001c60 <printRadioSettings+0x59c>)
 8001a78:	a807      	add	r0, sp, #28
 8001a7a:	f006 fb79 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001a7e:	a807      	add	r0, sp, #28
 8001a80:	f7fe fbc6 	bl	8000210 <strlen>
 8001a84:	230a      	movs	r3, #10
 8001a86:	b282      	uxth	r2, r0
 8001a88:	a907      	add	r1, sp, #28
 8001a8a:	4620      	mov	r0, r4
 8001a8c:	f003 f956 	bl	8004d3c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 8001a90:	2015      	movs	r0, #21
 8001a92:	f7ff fac9 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001a96:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8001a9a:	4972      	ldr	r1, [pc, #456]	; (8001c64 <printRadioSettings+0x5a0>)
 8001a9c:	a807      	add	r0, sp, #28
 8001a9e:	f006 fb67 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001aa2:	a807      	add	r0, sp, #28
 8001aa4:	f7fe fbb4 	bl	8000210 <strlen>
 8001aa8:	230a      	movs	r3, #10
 8001aaa:	b282      	uxth	r2, r0
 8001aac:	a907      	add	r1, sp, #28
 8001aae:	4620      	mov	r0, r4
 8001ab0:	f003 f944 	bl	8004d3c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 8001ab4:	2016      	movs	r0, #22
 8001ab6:	f7ff fab7 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001aba:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8001abe:	496a      	ldr	r1, [pc, #424]	; (8001c68 <printRadioSettings+0x5a4>)
 8001ac0:	a807      	add	r0, sp, #28
 8001ac2:	f006 fb55 	bl	8008170 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ac6:	a807      	add	r0, sp, #28
 8001ac8:	f7fe fba2 	bl	8000210 <strlen>
 8001acc:	230a      	movs	r3, #10
 8001ace:	b282      	uxth	r2, r0
 8001ad0:	a907      	add	r1, sp, #28
 8001ad2:	4620      	mov	r0, r4
 8001ad4:	f003 f932 	bl	8004d3c <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8001ad8:	201c      	movs	r0, #28
 8001ada:	f7ff faa5 	bl	8001028 <NRF24_read_register>
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001ade:	f3c0 1340 	ubfx	r3, r0, #5, #1
 8001ae2:	9303      	str	r3, [sp, #12]
 8001ae4:	f3c0 1300 	ubfx	r3, r0, #4, #1
 8001ae8:	9302      	str	r3, [sp, #8]
 8001aea:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 8001aee:	9301      	str	r3, [sp, #4]
 8001af0:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8001af4:	9300      	str	r3, [sp, #0]
 8001af6:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8001afa:	f000 0201 	and.w	r2, r0, #1
 8001afe:	495b      	ldr	r1, [pc, #364]	; (8001c6c <printRadioSettings+0x5a8>)
 8001b00:	a807      	add	r0, sp, #28
 8001b02:	f006 fb35 	bl	8008170 <siprintf>
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b06:	a807      	add	r0, sp, #28
 8001b08:	f7fe fb82 	bl	8000210 <strlen>
 8001b0c:	230a      	movs	r3, #10
 8001b0e:	b282      	uxth	r2, r0
 8001b10:	a907      	add	r1, sp, #28
 8001b12:	4620      	mov	r0, r4
 8001b14:	f003 f912 	bl	8004d3c <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8001b18:	201d      	movs	r0, #29
 8001b1a:	f7ff fa85 	bl	8001028 <NRF24_read_register>
 8001b1e:	4606      	mov	r6, r0
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8001b20:	f010 0f04 	tst.w	r0, #4
 8001b24:	f000 8081 	beq.w	8001c2a <printRadioSettings+0x566>
 8001b28:	ac07      	add	r4, sp, #28
 8001b2a:	4d51      	ldr	r5, [pc, #324]	; (8001c70 <printRadioSettings+0x5ac>)
 8001b2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b30:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b34:	f844 0b04 	str.w	r0, [r4], #4
 8001b38:	8021      	strh	r1, [r4, #0]
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b3a:	a807      	add	r0, sp, #28
 8001b3c:	f7fe fb68 	bl	8000210 <strlen>
 8001b40:	230a      	movs	r3, #10
 8001b42:	b282      	uxth	r2, r0
 8001b44:	a907      	add	r1, sp, #28
 8001b46:	484b      	ldr	r0, [pc, #300]	; (8001c74 <printRadioSettings+0x5b0>)
 8001b48:	f003 f8f8 	bl	8004d3c <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8001b4c:	f016 0f02 	tst.w	r6, #2
 8001b50:	d178      	bne.n	8001c44 <printRadioSettings+0x580>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8001b52:	ac07      	add	r4, sp, #28
 8001b54:	4d48      	ldr	r5, [pc, #288]	; (8001c78 <printRadioSettings+0x5b4>)
 8001b56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b5a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b5e:	c403      	stmia	r4!, {r0, r1}
 8001b60:	f824 2b02 	strh.w	r2, [r4], #2
 8001b64:	0c12      	lsrs	r2, r2, #16
 8001b66:	7022      	strb	r2, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b68:	a807      	add	r0, sp, #28
 8001b6a:	f7fe fb51 	bl	8000210 <strlen>
 8001b6e:	4e41      	ldr	r6, [pc, #260]	; (8001c74 <printRadioSettings+0x5b0>)
 8001b70:	230a      	movs	r3, #10
 8001b72:	b282      	uxth	r2, r0
 8001b74:	a907      	add	r1, sp, #28
 8001b76:	4630      	mov	r0, r6
 8001b78:	f003 f8e0 	bl	8004d3c <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8001b7c:	ac07      	add	r4, sp, #28
 8001b7e:	4d3f      	ldr	r5, [pc, #252]	; (8001c7c <printRadioSettings+0x5b8>)
 8001b80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b8c:	682b      	ldr	r3, [r5, #0]
 8001b8e:	f824 3b02 	strh.w	r3, [r4], #2
 8001b92:	0c1b      	lsrs	r3, r3, #16
 8001b94:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b96:	a807      	add	r0, sp, #28
 8001b98:	f7fe fb3a 	bl	8000210 <strlen>
 8001b9c:	230a      	movs	r3, #10
 8001b9e:	b282      	uxth	r2, r0
 8001ba0:	a907      	add	r1, sp, #28
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f003 f8ca 	bl	8004d3c <HAL_UART_Transmit>
}
 8001ba8:	b020      	add	sp, #128	; 0x80
 8001baa:	bd70      	pop	{r4, r5, r6, pc}
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8001bac:	ac07      	add	r4, sp, #28
 8001bae:	4d34      	ldr	r5, [pc, #208]	; (8001c80 <printRadioSettings+0x5bc>)
 8001bb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bb4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001bb8:	c403      	stmia	r4!, {r0, r1}
 8001bba:	f824 2b02 	strh.w	r2, [r4], #2
 8001bbe:	0c12      	lsrs	r2, r2, #16
 8001bc0:	7022      	strb	r2, [r4, #0]
 8001bc2:	e5aa      	b.n	800171a <printRadioSettings+0x56>
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001bc4:	ac07      	add	r4, sp, #28
 8001bc6:	4d2f      	ldr	r5, [pc, #188]	; (8001c84 <printRadioSettings+0x5c0>)
 8001bc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bcc:	682b      	ldr	r3, [r5, #0]
 8001bce:	6023      	str	r3, [r4, #0]
 8001bd0:	e5a3      	b.n	800171a <printRadioSettings+0x56>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8001bd2:	ad07      	add	r5, sp, #28
 8001bd4:	4e2c      	ldr	r6, [pc, #176]	; (8001c88 <printRadioSettings+0x5c4>)
 8001bd6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001bd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bda:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001bde:	f845 0b04 	str.w	r0, [r5], #4
 8001be2:	f825 1b02 	strh.w	r1, [r5], #2
 8001be6:	0c09      	lsrs	r1, r1, #16
 8001be8:	7029      	strb	r1, [r5, #0]
 8001bea:	e619      	b.n	8001820 <printRadioSettings+0x15c>
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8001bec:	ac07      	add	r4, sp, #28
 8001bee:	4d27      	ldr	r5, [pc, #156]	; (8001c8c <printRadioSettings+0x5c8>)
 8001bf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bf4:	682b      	ldr	r3, [r5, #0]
 8001bf6:	6023      	str	r3, [r4, #0]
 8001bf8:	e629      	b.n	800184e <printRadioSettings+0x18a>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8001bfa:	ac07      	add	r4, sp, #28
 8001bfc:	4d24      	ldr	r5, [pc, #144]	; (8001c90 <printRadioSettings+0x5cc>)
 8001bfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c02:	682b      	ldr	r3, [r5, #0]
 8001c04:	6023      	str	r3, [r4, #0]
 8001c06:	e622      	b.n	800184e <printRadioSettings+0x18a>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8001c08:	ac07      	add	r4, sp, #28
 8001c0a:	4d22      	ldr	r5, [pc, #136]	; (8001c94 <printRadioSettings+0x5d0>)
 8001c0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c10:	682b      	ldr	r3, [r5, #0]
 8001c12:	f824 3b02 	strh.w	r3, [r4], #2
 8001c16:	0c1b      	lsrs	r3, r3, #16
 8001c18:	7023      	strb	r3, [r4, #0]
 8001c1a:	e618      	b.n	800184e <printRadioSettings+0x18a>
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001c1c:	ac07      	add	r4, sp, #28
 8001c1e:	4d1e      	ldr	r5, [pc, #120]	; (8001c98 <printRadioSettings+0x5d4>)
 8001c20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c24:	682b      	ldr	r3, [r5, #0]
 8001c26:	8023      	strh	r3, [r4, #0]
 8001c28:	e611      	b.n	800184e <printRadioSettings+0x18a>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8001c2a:	ac07      	add	r4, sp, #28
 8001c2c:	4d1b      	ldr	r5, [pc, #108]	; (8001c9c <printRadioSettings+0x5d8>)
 8001c2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c32:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c36:	f844 0b04 	str.w	r0, [r4], #4
 8001c3a:	f824 1b02 	strh.w	r1, [r4], #2
 8001c3e:	0c09      	lsrs	r1, r1, #16
 8001c40:	7021      	strb	r1, [r4, #0]
 8001c42:	e77a      	b.n	8001b3a <printRadioSettings+0x476>
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8001c44:	ac07      	add	r4, sp, #28
 8001c46:	4d16      	ldr	r5, [pc, #88]	; (8001ca0 <printRadioSettings+0x5dc>)
 8001c48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c50:	c403      	stmia	r4!, {r0, r1}
 8001c52:	8022      	strh	r2, [r4, #0]
 8001c54:	e788      	b.n	8001b68 <printRadioSettings+0x4a4>
 8001c56:	bf00      	nop
 8001c58:	0800b2f8 	.word	0x0800b2f8
 8001c5c:	0800b314 	.word	0x0800b314
 8001c60:	0800b330 	.word	0x0800b330
 8001c64:	0800b34c 	.word	0x0800b34c
 8001c68:	0800b368 	.word	0x0800b368
 8001c6c:	0800b384 	.word	0x0800b384
 8001c70:	0800b3d0 	.word	0x0800b3d0
 8001c74:	200002b4 	.word	0x200002b4
 8001c78:	0800b41c 	.word	0x0800b41c
 8001c7c:	0800aff0 	.word	0x0800aff0
 8001c80:	0800b040 	.word	0x0800b040
 8001c84:	0800b05c 	.word	0x0800b05c
 8001c88:	0800b148 	.word	0x0800b148
 8001c8c:	0800b160 	.word	0x0800b160
 8001c90:	0800b174 	.word	0x0800b174
 8001c94:	0800b188 	.word	0x0800b188
 8001c98:	0800b19c 	.word	0x0800b19c
 8001c9c:	0800b3e8 	.word	0x0800b3e8
 8001ca0:	0800b400 	.word	0x0800b400

08001ca4 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8001ca4:	b084      	sub	sp, #16
 8001ca6:	b508      	push	{r3, lr}
 8001ca8:	f10d 0c08 	add.w	ip, sp, #8
 8001cac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8001cb0:	2270      	movs	r2, #112	; 0x70
 8001cb2:	4661      	mov	r1, ip
 8001cb4:	4803      	ldr	r0, [pc, #12]	; (8001cc4 <nrf24_DebugUART_Init+0x20>)
 8001cb6:	f005 fbcf 	bl	8007458 <memcpy>
}
 8001cba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001cbe:	b004      	add	sp, #16
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	200002b4 	.word	0x200002b4

08001cc8 <DWT_Init>:
 * You might need to enable access to DWT registers on Cortex-M7
 *   DWT->LAR = 0xC5ACCE55
 */
void DWT_Init(void)
{
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001cc8:	4a07      	ldr	r2, [pc, #28]	; (8001ce8 <DWT_Init+0x20>)
 8001cca:	68d3      	ldr	r3, [r2, #12]
 8001ccc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cd0:	60d3      	str	r3, [r2, #12]
        DWT->LAR = 0xC5ACCE55;
 8001cd2:	4b06      	ldr	r3, [pc, #24]	; (8001cec <DWT_Init+0x24>)
 8001cd4:	4a06      	ldr	r2, [pc, #24]	; (8001cf0 <DWT_Init+0x28>)
 8001cd6:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
        DWT->CYCCNT = 0;
 8001cda:	2200      	movs	r2, #0
 8001cdc:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	f042 0201 	orr.w	r2, r2, #1
 8001ce4:	601a      	str	r2, [r3, #0]

}
 8001ce6:	4770      	bx	lr
 8001ce8:	e000edf0 	.word	0xe000edf0
 8001cec:	e0001000 	.word	0xe0001000
 8001cf0:	c5acce55 	.word	0xc5acce55

08001cf4 <DWT_Delay>:
 *
 * @param uint32_t us  Number of microseconds to delay for
 */
void DWT_Delay(uint32_t us) // microseconds
{
    uint32_t startTick = DWT->CYCCNT,
 8001cf4:	4b07      	ldr	r3, [pc, #28]	; (8001d14 <DWT_Delay+0x20>)
 8001cf6:	685a      	ldr	r2, [r3, #4]
             delayTicks = us * (SystemCoreClock/1000000);
 8001cf8:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <DWT_Delay+0x24>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4907      	ldr	r1, [pc, #28]	; (8001d1c <DWT_Delay+0x28>)
 8001cfe:	fba1 1303 	umull	r1, r3, r1, r3
 8001d02:	0c9b      	lsrs	r3, r3, #18
 8001d04:	fb00 f003 	mul.w	r0, r0, r3

    while (DWT->CYCCNT - startTick < delayTicks);
 8001d08:	4b02      	ldr	r3, [pc, #8]	; (8001d14 <DWT_Delay+0x20>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	1a9b      	subs	r3, r3, r2
 8001d0e:	4283      	cmp	r3, r0
 8001d10:	d3fa      	bcc.n	8001d08 <DWT_Delay+0x14>
}
 8001d12:	4770      	bx	lr
 8001d14:	e0001000 	.word	0xe0001000
 8001d18:	20000054 	.word	0x20000054
 8001d1c:	431bde83 	.word	0x431bde83

08001d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d20:	b510      	push	{r4, lr}
 8001d22:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d24:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <HAL_InitTick+0x40>)
 8001d26:	7818      	ldrb	r0, [r3, #0]
 8001d28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d2c:	fbb3 f3f0 	udiv	r3, r3, r0
 8001d30:	4a0c      	ldr	r2, [pc, #48]	; (8001d64 <HAL_InitTick+0x44>)
 8001d32:	6810      	ldr	r0, [r2, #0]
 8001d34:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d38:	f000 fb2e 	bl	8002398 <HAL_SYSTICK_Config>
 8001d3c:	b968      	cbnz	r0, 8001d5a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d3e:	2c0f      	cmp	r4, #15
 8001d40:	d901      	bls.n	8001d46 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001d42:	2001      	movs	r0, #1
 8001d44:	e00a      	b.n	8001d5c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d46:	2200      	movs	r2, #0
 8001d48:	4621      	mov	r1, r4
 8001d4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d4e:	f000 fae3 	bl	8002318 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d52:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <HAL_InitTick+0x48>)
 8001d54:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d56:	2000      	movs	r0, #0
 8001d58:	e000      	b.n	8001d5c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001d5a:	2001      	movs	r0, #1
}
 8001d5c:	bd10      	pop	{r4, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000054 	.word	0x20000054
 8001d68:	20000004 	.word	0x20000004

08001d6c <HAL_Init>:
{
 8001d6c:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 8001d6e:	4a07      	ldr	r2, [pc, #28]	; (8001d8c <HAL_Init+0x20>)
 8001d70:	6813      	ldr	r3, [r2, #0]
 8001d72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d76:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d78:	2003      	movs	r0, #3
 8001d7a:	f000 fabb 	bl	80022f4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d7e:	2000      	movs	r0, #0
 8001d80:	f7ff ffce 	bl	8001d20 <HAL_InitTick>
  HAL_MspInit();
 8001d84:	f005 f8a8 	bl	8006ed8 <HAL_MspInit>
}
 8001d88:	2000      	movs	r0, #0
 8001d8a:	bd08      	pop	{r3, pc}
 8001d8c:	40023c00 	.word	0x40023c00

08001d90 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001d90:	4a03      	ldr	r2, [pc, #12]	; (8001da0 <HAL_IncTick+0x10>)
 8001d92:	6811      	ldr	r1, [r2, #0]
 8001d94:	4b03      	ldr	r3, [pc, #12]	; (8001da4 <HAL_IncTick+0x14>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	440b      	add	r3, r1
 8001d9a:	6013      	str	r3, [r2, #0]
}
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	20000530 	.word	0x20000530
 8001da4:	20000000 	.word	0x20000000

08001da8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001da8:	4b01      	ldr	r3, [pc, #4]	; (8001db0 <HAL_GetTick+0x8>)
 8001daa:	6818      	ldr	r0, [r3, #0]
}
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	20000530 	.word	0x20000530

08001db4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001db4:	b538      	push	{r3, r4, r5, lr}
 8001db6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001db8:	f7ff fff6 	bl	8001da8 <HAL_GetTick>
 8001dbc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dbe:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8001dc2:	d002      	beq.n	8001dca <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dc4:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <HAL_Delay+0x24>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dca:	f7ff ffed 	bl	8001da8 <HAL_GetTick>
 8001dce:	1b40      	subs	r0, r0, r5
 8001dd0:	42a0      	cmp	r0, r4
 8001dd2:	d3fa      	bcc.n	8001dca <HAL_Delay+0x16>
  {
  }
}
 8001dd4:	bd38      	pop	{r3, r4, r5, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000000 	.word	0x20000000

08001ddc <ADC_Init>:
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001ddc:	4b4a      	ldr	r3, [pc, #296]	; (8001f08 <ADC_Init+0x12c>)
 8001dde:	685a      	ldr	r2, [r3, #4]
 8001de0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001de4:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	6841      	ldr	r1, [r0, #4]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001dee:	6802      	ldr	r2, [r0, #0]
 8001df0:	6853      	ldr	r3, [r2, #4]
 8001df2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001df6:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001df8:	6802      	ldr	r2, [r0, #0]
 8001dfa:	6853      	ldr	r3, [r2, #4]
 8001dfc:	6901      	ldr	r1, [r0, #16]
 8001dfe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001e02:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e04:	6802      	ldr	r2, [r0, #0]
 8001e06:	6853      	ldr	r3, [r2, #4]
 8001e08:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001e0c:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e0e:	6802      	ldr	r2, [r0, #0]
 8001e10:	6853      	ldr	r3, [r2, #4]
 8001e12:	6881      	ldr	r1, [r0, #8]
 8001e14:	430b      	orrs	r3, r1
 8001e16:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e18:	6802      	ldr	r2, [r0, #0]
 8001e1a:	6893      	ldr	r3, [r2, #8]
 8001e1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e20:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e22:	6802      	ldr	r2, [r0, #0]
 8001e24:	6893      	ldr	r3, [r2, #8]
 8001e26:	68c1      	ldr	r1, [r0, #12]
 8001e28:	430b      	orrs	r3, r1
 8001e2a:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e2c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001e2e:	4b37      	ldr	r3, [pc, #220]	; (8001f0c <ADC_Init+0x130>)
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d04b      	beq.n	8001ecc <ADC_Init+0xf0>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e34:	6802      	ldr	r2, [r0, #0]
 8001e36:	6893      	ldr	r3, [r2, #8]
 8001e38:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001e3c:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e3e:	6802      	ldr	r2, [r0, #0]
 8001e40:	6893      	ldr	r3, [r2, #8]
 8001e42:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001e44:	430b      	orrs	r3, r1
 8001e46:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e48:	6802      	ldr	r2, [r0, #0]
 8001e4a:	6893      	ldr	r3, [r2, #8]
 8001e4c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001e50:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e52:	6802      	ldr	r2, [r0, #0]
 8001e54:	6893      	ldr	r3, [r2, #8]
 8001e56:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001e58:	430b      	orrs	r3, r1
 8001e5a:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e5c:	6802      	ldr	r2, [r0, #0]
 8001e5e:	6893      	ldr	r3, [r2, #8]
 8001e60:	f023 0302 	bic.w	r3, r3, #2
 8001e64:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e66:	6802      	ldr	r2, [r0, #0]
 8001e68:	6893      	ldr	r3, [r2, #8]
 8001e6a:	6981      	ldr	r1, [r0, #24]
 8001e6c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001e70:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e72:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d133      	bne.n	8001ee2 <ADC_Init+0x106>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e7a:	6802      	ldr	r2, [r0, #0]
 8001e7c:	6853      	ldr	r3, [r2, #4]
 8001e7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e82:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e84:	6802      	ldr	r2, [r0, #0]
 8001e86:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001e88:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001e8c:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e8e:	6801      	ldr	r1, [r0, #0]
 8001e90:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001e92:	69c2      	ldr	r2, [r0, #28]
 8001e94:	3a01      	subs	r2, #1
 8001e96:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001e9a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e9c:	6802      	ldr	r2, [r0, #0]
 8001e9e:	6893      	ldr	r3, [r2, #8]
 8001ea0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ea4:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001ea6:	6802      	ldr	r2, [r0, #0]
 8001ea8:	6893      	ldr	r3, [r2, #8]
 8001eaa:	f890 1030 	ldrb.w	r1, [r0, #48]	; 0x30
 8001eae:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001eb2:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001eb4:	6802      	ldr	r2, [r0, #0]
 8001eb6:	6893      	ldr	r3, [r2, #8]
 8001eb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ebc:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ebe:	6802      	ldr	r2, [r0, #0]
 8001ec0:	6893      	ldr	r3, [r2, #8]
 8001ec2:	6941      	ldr	r1, [r0, #20]
 8001ec4:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001ec8:	6093      	str	r3, [r2, #8]
}
 8001eca:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ecc:	6802      	ldr	r2, [r0, #0]
 8001ece:	6893      	ldr	r3, [r2, #8]
 8001ed0:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001ed4:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ed6:	6802      	ldr	r2, [r0, #0]
 8001ed8:	6893      	ldr	r3, [r2, #8]
 8001eda:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001ede:	6093      	str	r3, [r2, #8]
 8001ee0:	e7bc      	b.n	8001e5c <ADC_Init+0x80>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001ee2:	6802      	ldr	r2, [r0, #0]
 8001ee4:	6853      	ldr	r3, [r2, #4]
 8001ee6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001eea:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001eec:	6802      	ldr	r2, [r0, #0]
 8001eee:	6853      	ldr	r3, [r2, #4]
 8001ef0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001ef4:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ef6:	6801      	ldr	r1, [r0, #0]
 8001ef8:	684b      	ldr	r3, [r1, #4]
 8001efa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001efc:	3a01      	subs	r2, #1
 8001efe:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001f02:	604b      	str	r3, [r1, #4]
 8001f04:	e7be      	b.n	8001e84 <ADC_Init+0xa8>
 8001f06:	bf00      	nop
 8001f08:	40012300 	.word	0x40012300
 8001f0c:	0f000001 	.word	0x0f000001

08001f10 <HAL_ADC_Init>:
  if(hadc == NULL)
 8001f10:	b328      	cbz	r0, 8001f5e <HAL_ADC_Init+0x4e>
{
 8001f12:	b510      	push	{r4, lr}
 8001f14:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f16:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f18:	b143      	cbz	r3, 8001f2c <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f1c:	f013 0f10 	tst.w	r3, #16
 8001f20:	d00b      	beq.n	8001f3a <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 8001f22:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001f24:	2300      	movs	r3, #0
 8001f26:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001f2a:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001f2c:	f004 ffec 	bl	8006f08 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001f30:	2300      	movs	r3, #0
 8001f32:	6463      	str	r3, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8001f34:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001f38:	e7ef      	b.n	8001f1a <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8001f3a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f3c:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <HAL_ADC_Init+0x54>)
 8001f3e:	4013      	ands	r3, r2
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 8001f46:	4620      	mov	r0, r4
 8001f48:	f7ff ff48 	bl	8001ddc <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001f50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f52:	f023 0303 	bic.w	r3, r3, #3
 8001f56:	f043 0301 	orr.w	r3, r3, #1
 8001f5a:	6423      	str	r3, [r4, #64]	; 0x40
 8001f5c:	e7e2      	b.n	8001f24 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8001f5e:	2001      	movs	r0, #1
}
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	ffffeefd 	.word	0xffffeefd

08001f68 <HAL_ADC_Start>:
{
 8001f68:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001f6e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d073      	beq.n	800205e <HAL_ADC_Start+0xf6>
 8001f76:	2301      	movs	r3, #1
 8001f78:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f7c:	6803      	ldr	r3, [r0, #0]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	f012 0f01 	tst.w	r2, #1
 8001f84:	d113      	bne.n	8001fae <HAL_ADC_Start+0x46>
    __HAL_ADC_ENABLE(hadc);
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	f042 0201 	orr.w	r2, r2, #1
 8001f8c:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001f8e:	4b39      	ldr	r3, [pc, #228]	; (8002074 <HAL_ADC_Start+0x10c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a39      	ldr	r2, [pc, #228]	; (8002078 <HAL_ADC_Start+0x110>)
 8001f94:	fba2 2303 	umull	r2, r3, r2, r3
 8001f98:	0c9b      	lsrs	r3, r3, #18
 8001f9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001f9e:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8001fa0:	e002      	b.n	8001fa8 <HAL_ADC_Start+0x40>
      counter--;
 8001fa2:	9b01      	ldr	r3, [sp, #4]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8001fa8:	9b01      	ldr	r3, [sp, #4]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f9      	bne.n	8001fa2 <HAL_ADC_Start+0x3a>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fae:	6802      	ldr	r2, [r0, #0]
 8001fb0:	6893      	ldr	r3, [r2, #8]
 8001fb2:	f013 0f01 	tst.w	r3, #1
 8001fb6:	d054      	beq.n	8002062 <HAL_ADC_Start+0xfa>
    ADC_STATE_CLR_SET(hadc->State,
 8001fb8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001fba:	4b30      	ldr	r3, [pc, #192]	; (800207c <HAL_ADC_Start+0x114>)
 8001fbc:	400b      	ands	r3, r1
 8001fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc2:	6403      	str	r3, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fc4:	6853      	ldr	r3, [r2, #4]
 8001fc6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001fca:	d005      	beq.n	8001fd8 <HAL_ADC_Start+0x70>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fcc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001fce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fd2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fd6:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fd8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001fda:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001fde:	d019      	beq.n	8002014 <HAL_ADC_Start+0xac>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fe0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001fe2:	f023 0306 	bic.w	r3, r3, #6
 8001fe6:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001fee:	f06f 0322 	mvn.w	r3, #34	; 0x22
 8001ff2:	6013      	str	r3, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001ff4:	4b22      	ldr	r3, [pc, #136]	; (8002080 <HAL_ADC_Start+0x118>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f013 0f1f 	tst.w	r3, #31
 8001ffc:	d10d      	bne.n	800201a <HAL_ADC_Start+0xb2>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001ffe:	6803      	ldr	r3, [r0, #0]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8002006:	d12f      	bne.n	8002068 <HAL_ADC_Start+0x100>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800200e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002010:	2000      	movs	r0, #0
 8002012:	e027      	b.n	8002064 <HAL_ADC_Start+0xfc>
      ADC_CLEAR_ERRORCODE(hadc);
 8002014:	2300      	movs	r3, #0
 8002016:	6443      	str	r3, [r0, #68]	; 0x44
 8002018:	e7e6      	b.n	8001fe8 <HAL_ADC_Start+0x80>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800201a:	6803      	ldr	r3, [r0, #0]
 800201c:	4a19      	ldr	r2, [pc, #100]	; (8002084 <HAL_ADC_Start+0x11c>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d00a      	beq.n	8002038 <HAL_ADC_Start+0xd0>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002022:	4b17      	ldr	r3, [pc, #92]	; (8002080 <HAL_ADC_Start+0x118>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f013 0f10 	tst.w	r3, #16
 800202a:	d11f      	bne.n	800206c <HAL_ADC_Start+0x104>
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800202c:	6803      	ldr	r3, [r0, #0]
 800202e:	4a16      	ldr	r2, [pc, #88]	; (8002088 <HAL_ADC_Start+0x120>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d00a      	beq.n	800204a <HAL_ADC_Start+0xe2>
  return HAL_OK;
 8002034:	2000      	movs	r0, #0
 8002036:	e015      	b.n	8002064 <HAL_ADC_Start+0xfc>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002038:	689a      	ldr	r2, [r3, #8]
 800203a:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800203e:	d1f0      	bne.n	8002022 <HAL_ADC_Start+0xba>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002040:	689a      	ldr	r2, [r3, #8]
 8002042:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	e7eb      	b.n	8002022 <HAL_ADC_Start+0xba>
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8002050:	d10e      	bne.n	8002070 <HAL_ADC_Start+0x108>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002058:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800205a:	2000      	movs	r0, #0
 800205c:	e002      	b.n	8002064 <HAL_ADC_Start+0xfc>
  __HAL_LOCK(hadc);
 800205e:	2002      	movs	r0, #2
 8002060:	e000      	b.n	8002064 <HAL_ADC_Start+0xfc>
  return HAL_OK;
 8002062:	2000      	movs	r0, #0
}
 8002064:	b002      	add	sp, #8
 8002066:	4770      	bx	lr
  return HAL_OK;
 8002068:	2000      	movs	r0, #0
 800206a:	e7fb      	b.n	8002064 <HAL_ADC_Start+0xfc>
 800206c:	2000      	movs	r0, #0
 800206e:	e7f9      	b.n	8002064 <HAL_ADC_Start+0xfc>
 8002070:	2000      	movs	r0, #0
 8002072:	e7f7      	b.n	8002064 <HAL_ADC_Start+0xfc>
 8002074:	20000054 	.word	0x20000054
 8002078:	431bde83 	.word	0x431bde83
 800207c:	fffff8fe 	.word	0xfffff8fe
 8002080:	40012300 	.word	0x40012300
 8002084:	40012000 	.word	0x40012000
 8002088:	40012200 	.word	0x40012200

0800208c <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800208c:	6803      	ldr	r3, [r0, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002094:	d003      	beq.n	800209e <HAL_ADC_PollForConversion+0x12>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002096:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002098:	f413 7f80 	tst.w	r3, #256	; 0x100
 800209c:	d11c      	bne.n	80020d8 <HAL_ADC_PollForConversion+0x4c>
{
 800209e:	b570      	push	{r4, r5, r6, lr}
 80020a0:	460d      	mov	r5, r1
 80020a2:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 80020a4:	f7ff fe80 	bl	8001da8 <HAL_GetTick>
 80020a8:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020aa:	6823      	ldr	r3, [r4, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	f012 0f02 	tst.w	r2, #2
 80020b2:	d11a      	bne.n	80020ea <HAL_ADC_PollForConversion+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 80020b4:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80020b8:	d0f7      	beq.n	80020aa <HAL_ADC_PollForConversion+0x1e>
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020ba:	b125      	cbz	r5, 80020c6 <HAL_ADC_PollForConversion+0x3a>
 80020bc:	f7ff fe74 	bl	8001da8 <HAL_GetTick>
 80020c0:	1b80      	subs	r0, r0, r6
 80020c2:	42a8      	cmp	r0, r5
 80020c4:	d9f1      	bls.n	80020aa <HAL_ADC_PollForConversion+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020c8:	f043 0304 	orr.w	r3, r3, #4
 80020cc:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 80020ce:	2300      	movs	r3, #0
 80020d0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 80020d4:	2003      	movs	r0, #3
 80020d6:	e02d      	b.n	8002134 <HAL_ADC_PollForConversion+0xa8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020d8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80020da:	f043 0320 	orr.w	r3, r3, #32
 80020de:	6403      	str	r3, [r0, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 80020e0:	2300      	movs	r3, #0
 80020e2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 80020e6:	2001      	movs	r0, #1
}
 80020e8:	4770      	bx	lr
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020ea:	f06f 0212 	mvn.w	r2, #18
 80020ee:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020f6:	6423      	str	r3, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80020f8:	6823      	ldr	r3, [r4, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8002100:	d117      	bne.n	8002132 <HAL_ADC_PollForConversion+0xa6>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002102:	69a2      	ldr	r2, [r4, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002104:	b9ba      	cbnz	r2, 8002136 <HAL_ADC_PollForConversion+0xaa>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002108:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 800210c:	d003      	beq.n	8002116 <HAL_ADC_PollForConversion+0x8a>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800210e:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002110:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002114:	d111      	bne.n	800213a <HAL_ADC_PollForConversion+0xae>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002116:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002118:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800211c:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800211e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002120:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002124:	d10b      	bne.n	800213e <HAL_ADC_PollForConversion+0xb2>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002126:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002128:	f043 0301 	orr.w	r3, r3, #1
 800212c:	6423      	str	r3, [r4, #64]	; 0x40
  return HAL_OK;
 800212e:	2000      	movs	r0, #0
 8002130:	e000      	b.n	8002134 <HAL_ADC_PollForConversion+0xa8>
 8002132:	2000      	movs	r0, #0
}
 8002134:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8002136:	2000      	movs	r0, #0
 8002138:	e7fc      	b.n	8002134 <HAL_ADC_PollForConversion+0xa8>
 800213a:	2000      	movs	r0, #0
 800213c:	e7fa      	b.n	8002134 <HAL_ADC_PollForConversion+0xa8>
 800213e:	2000      	movs	r0, #0
 8002140:	e7f8      	b.n	8002134 <HAL_ADC_PollForConversion+0xa8>

08002142 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8002142:	6803      	ldr	r3, [r0, #0]
 8002144:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8002146:	4770      	bx	lr

08002148 <HAL_ADC_ConfigChannel>:
{
 8002148:	b430      	push	{r4, r5}
 800214a:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002150:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002154:	2b01      	cmp	r3, #1
 8002156:	f000 80c0 	beq.w	80022da <HAL_ADC_ConfigChannel+0x192>
 800215a:	2301      	movs	r3, #1
 800215c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
	if (sConfig->Channel > ADC_CHANNEL_9)
 8002160:	680b      	ldr	r3, [r1, #0]
 8002162:	2b09      	cmp	r3, #9
 8002164:	d922      	bls.n	80021ac <HAL_ADC_ConfigChannel+0x64>
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002166:	6805      	ldr	r5, [r0, #0]
 8002168:	68ea      	ldr	r2, [r5, #12]
 800216a:	b29b      	uxth	r3, r3
 800216c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002170:	3b1e      	subs	r3, #30
 8002172:	2407      	movs	r4, #7
 8002174:	fa04 f303 	lsl.w	r3, r4, r3
 8002178:	ea22 0303 	bic.w	r3, r2, r3
 800217c:	60eb      	str	r3, [r5, #12]
		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800217e:	680b      	ldr	r3, [r1, #0]
 8002180:	4a57      	ldr	r2, [pc, #348]	; (80022e0 <HAL_ADC_ConfigChannel+0x198>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d00b      	beq.n	800219e <HAL_ADC_ConfigChannel+0x56>
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002186:	6805      	ldr	r5, [r0, #0]
 8002188:	68ea      	ldr	r2, [r5, #12]
 800218a:	688c      	ldr	r4, [r1, #8]
 800218c:	b29b      	uxth	r3, r3
 800218e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002192:	3b1e      	subs	r3, #30
 8002194:	fa04 f303 	lsl.w	r3, r4, r3
 8002198:	4313      	orrs	r3, r2
 800219a:	60eb      	str	r3, [r5, #12]
 800219c:	e01b      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x8e>
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800219e:	6802      	ldr	r2, [r0, #0]
 80021a0:	68d3      	ldr	r3, [r2, #12]
 80021a2:	688c      	ldr	r4, [r1, #8]
 80021a4:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 80021a8:	60d3      	str	r3, [r2, #12]
 80021aa:	e014      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x8e>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021ac:	6805      	ldr	r5, [r0, #0]
 80021ae:	692a      	ldr	r2, [r5, #16]
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80021b6:	2407      	movs	r4, #7
 80021b8:	fa04 f303 	lsl.w	r3, r4, r3
 80021bc:	ea22 0303 	bic.w	r3, r2, r3
 80021c0:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021c2:	6805      	ldr	r5, [r0, #0]
 80021c4:	692a      	ldr	r2, [r5, #16]
 80021c6:	688c      	ldr	r4, [r1, #8]
 80021c8:	880b      	ldrh	r3, [r1, #0]
 80021ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80021ce:	fa04 f303 	lsl.w	r3, r4, r3
 80021d2:	4313      	orrs	r3, r2
 80021d4:	612b      	str	r3, [r5, #16]
  if (sConfig->Rank < 7)
 80021d6:	684b      	ldr	r3, [r1, #4]
 80021d8:	2b06      	cmp	r3, #6
 80021da:	d824      	bhi.n	8002226 <HAL_ADC_ConfigChannel+0xde>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021dc:	6805      	ldr	r5, [r0, #0]
 80021de:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80021e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80021e4:	3b05      	subs	r3, #5
 80021e6:	241f      	movs	r4, #31
 80021e8:	fa04 f303 	lsl.w	r3, r4, r3
 80021ec:	ea22 0303 	bic.w	r3, r2, r3
 80021f0:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021f2:	6805      	ldr	r5, [r0, #0]
 80021f4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80021f6:	684b      	ldr	r3, [r1, #4]
 80021f8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80021fc:	3b05      	subs	r3, #5
 80021fe:	880c      	ldrh	r4, [r1, #0]
 8002200:	fa04 f303 	lsl.w	r3, r4, r3
 8002204:	4313      	orrs	r3, r2
 8002206:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002208:	6802      	ldr	r2, [r0, #0]
 800220a:	4b36      	ldr	r3, [pc, #216]	; (80022e4 <HAL_ADC_ConfigChannel+0x19c>)
 800220c:	429a      	cmp	r2, r3
 800220e:	d03a      	beq.n	8002286 <HAL_ADC_ConfigChannel+0x13e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002210:	6802      	ldr	r2, [r0, #0]
 8002212:	4b34      	ldr	r3, [pc, #208]	; (80022e4 <HAL_ADC_ConfigChannel+0x19c>)
 8002214:	429a      	cmp	r2, r3
 8002216:	d03f      	beq.n	8002298 <HAL_ADC_ConfigChannel+0x150>
  __HAL_UNLOCK(hadc);
 8002218:	2300      	movs	r3, #0
 800221a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800221e:	4618      	mov	r0, r3
}
 8002220:	b002      	add	sp, #8
 8002222:	bc30      	pop	{r4, r5}
 8002224:	4770      	bx	lr
  else if (sConfig->Rank < 13)
 8002226:	2b0c      	cmp	r3, #12
 8002228:	d816      	bhi.n	8002258 <HAL_ADC_ConfigChannel+0x110>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800222a:	6805      	ldr	r5, [r0, #0]
 800222c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800222e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002232:	3b23      	subs	r3, #35	; 0x23
 8002234:	241f      	movs	r4, #31
 8002236:	fa04 f303 	lsl.w	r3, r4, r3
 800223a:	ea22 0303 	bic.w	r3, r2, r3
 800223e:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002240:	6805      	ldr	r5, [r0, #0]
 8002242:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002244:	684b      	ldr	r3, [r1, #4]
 8002246:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800224a:	3b23      	subs	r3, #35	; 0x23
 800224c:	880c      	ldrh	r4, [r1, #0]
 800224e:	fa04 f303 	lsl.w	r3, r4, r3
 8002252:	4313      	orrs	r3, r2
 8002254:	632b      	str	r3, [r5, #48]	; 0x30
 8002256:	e7d7      	b.n	8002208 <HAL_ADC_ConfigChannel+0xc0>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002258:	6805      	ldr	r5, [r0, #0]
 800225a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800225c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002260:	3b41      	subs	r3, #65	; 0x41
 8002262:	241f      	movs	r4, #31
 8002264:	fa04 f303 	lsl.w	r3, r4, r3
 8002268:	ea22 0303 	bic.w	r3, r2, r3
 800226c:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800226e:	6805      	ldr	r5, [r0, #0]
 8002270:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002272:	684b      	ldr	r3, [r1, #4]
 8002274:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002278:	3b41      	subs	r3, #65	; 0x41
 800227a:	880c      	ldrh	r4, [r1, #0]
 800227c:	fa04 f303 	lsl.w	r3, r4, r3
 8002280:	4313      	orrs	r3, r2
 8002282:	62eb      	str	r3, [r5, #44]	; 0x2c
 8002284:	e7c0      	b.n	8002208 <HAL_ADC_ConfigChannel+0xc0>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002286:	680b      	ldr	r3, [r1, #0]
 8002288:	2b12      	cmp	r3, #18
 800228a:	d1c1      	bne.n	8002210 <HAL_ADC_ConfigChannel+0xc8>
    ADC->CCR |= ADC_CCR_VBATE;
 800228c:	4a16      	ldr	r2, [pc, #88]	; (80022e8 <HAL_ADC_ConfigChannel+0x1a0>)
 800228e:	6853      	ldr	r3, [r2, #4]
 8002290:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002294:	6053      	str	r3, [r2, #4]
 8002296:	e7bb      	b.n	8002210 <HAL_ADC_ConfigChannel+0xc8>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002298:	680b      	ldr	r3, [r1, #0]
 800229a:	4a11      	ldr	r2, [pc, #68]	; (80022e0 <HAL_ADC_ConfigChannel+0x198>)
 800229c:	2b11      	cmp	r3, #17
 800229e:	bf18      	it	ne
 80022a0:	4293      	cmpne	r3, r2
 80022a2:	d1b9      	bne.n	8002218 <HAL_ADC_ConfigChannel+0xd0>
    ADC->CCR |= ADC_CCR_TSVREFE;
 80022a4:	4a10      	ldr	r2, [pc, #64]	; (80022e8 <HAL_ADC_ConfigChannel+0x1a0>)
 80022a6:	6853      	ldr	r3, [r2, #4]
 80022a8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80022ac:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022ae:	680a      	ldr	r2, [r1, #0]
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <HAL_ADC_ConfigChannel+0x198>)
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d1b0      	bne.n	8002218 <HAL_ADC_ConfigChannel+0xd0>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80022b6:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <HAL_ADC_ConfigChannel+0x1a4>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a0d      	ldr	r2, [pc, #52]	; (80022f0 <HAL_ADC_ConfigChannel+0x1a8>)
 80022bc:	fba2 2303 	umull	r2, r3, r2, r3
 80022c0:	0c9b      	lsrs	r3, r3, #18
 80022c2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80022c6:	005a      	lsls	r2, r3, #1
 80022c8:	9201      	str	r2, [sp, #4]
      while(counter != 0)
 80022ca:	e002      	b.n	80022d2 <HAL_ADC_ConfigChannel+0x18a>
        counter--;
 80022cc:	9b01      	ldr	r3, [sp, #4]
 80022ce:	3b01      	subs	r3, #1
 80022d0:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 80022d2:	9b01      	ldr	r3, [sp, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1f9      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x184>
 80022d8:	e79e      	b.n	8002218 <HAL_ADC_ConfigChannel+0xd0>
  __HAL_LOCK(hadc);
 80022da:	2002      	movs	r0, #2
 80022dc:	e7a0      	b.n	8002220 <HAL_ADC_ConfigChannel+0xd8>
 80022de:	bf00      	nop
 80022e0:	10000012 	.word	0x10000012
 80022e4:	40012000 	.word	0x40012000
 80022e8:	40012300 	.word	0x40012300
 80022ec:	20000054 	.word	0x20000054
 80022f0:	431bde83 	.word	0x431bde83

080022f4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f4:	4906      	ldr	r1, [pc, #24]	; (8002310 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80022f6:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022fc:	041b      	lsls	r3, r3, #16
 80022fe:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002300:	0200      	lsls	r0, r0, #8
 8002302:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002306:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002308:	4a02      	ldr	r2, [pc, #8]	; (8002314 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800230a:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 800230c:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800230e:	4770      	bx	lr
 8002310:	e000ed00 	.word	0xe000ed00
 8002314:	05fa0000 	.word	0x05fa0000

08002318 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002318:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800231a:	4b15      	ldr	r3, [pc, #84]	; (8002370 <HAL_NVIC_SetPriority+0x58>)
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002322:	f1c3 0407 	rsb	r4, r3, #7
 8002326:	2c04      	cmp	r4, #4
 8002328:	bf28      	it	cs
 800232a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800232c:	1d1d      	adds	r5, r3, #4
 800232e:	2d06      	cmp	r5, #6
 8002330:	d914      	bls.n	800235c <HAL_NVIC_SetPriority+0x44>
 8002332:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002334:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002338:	fa05 f404 	lsl.w	r4, r5, r4
 800233c:	ea21 0104 	bic.w	r1, r1, r4
 8002340:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002342:	fa05 f303 	lsl.w	r3, r5, r3
 8002346:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800234a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800234c:	2800      	cmp	r0, #0
 800234e:	db07      	blt.n	8002360 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002350:	0109      	lsls	r1, r1, #4
 8002352:	b2c9      	uxtb	r1, r1
 8002354:	4b07      	ldr	r3, [pc, #28]	; (8002374 <HAL_NVIC_SetPriority+0x5c>)
 8002356:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002358:	bc30      	pop	{r4, r5}
 800235a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800235c:	2300      	movs	r3, #0
 800235e:	e7e9      	b.n	8002334 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002360:	f000 000f 	and.w	r0, r0, #15
 8002364:	0109      	lsls	r1, r1, #4
 8002366:	b2c9      	uxtb	r1, r1
 8002368:	4b03      	ldr	r3, [pc, #12]	; (8002378 <HAL_NVIC_SetPriority+0x60>)
 800236a:	5419      	strb	r1, [r3, r0]
 800236c:	e7f4      	b.n	8002358 <HAL_NVIC_SetPriority+0x40>
 800236e:	bf00      	nop
 8002370:	e000ed00 	.word	0xe000ed00
 8002374:	e000e400 	.word	0xe000e400
 8002378:	e000ed14 	.word	0xe000ed14

0800237c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800237c:	2800      	cmp	r0, #0
 800237e:	db07      	blt.n	8002390 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002380:	f000 021f 	and.w	r2, r0, #31
 8002384:	0940      	lsrs	r0, r0, #5
 8002386:	2301      	movs	r3, #1
 8002388:	4093      	lsls	r3, r2
 800238a:	4a02      	ldr	r2, [pc, #8]	; (8002394 <HAL_NVIC_EnableIRQ+0x18>)
 800238c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	e000e100 	.word	0xe000e100

08002398 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002398:	3801      	subs	r0, #1
 800239a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800239e:	d20a      	bcs.n	80023b6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <HAL_SYSTICK_Config+0x24>)
 80023a2:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a4:	4a06      	ldr	r2, [pc, #24]	; (80023c0 <HAL_SYSTICK_Config+0x28>)
 80023a6:	21f0      	movs	r1, #240	; 0xf0
 80023a8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023ac:	2000      	movs	r0, #0
 80023ae:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023b0:	2207      	movs	r2, #7
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80023b6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	e000e010 	.word	0xe000e010
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80023c4:	2800      	cmp	r0, #0
 80023c6:	d038      	beq.n	800243a <HAL_CRC_Init+0x76>
{
 80023c8:	b510      	push	{r4, lr}
 80023ca:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80023cc:	7f43      	ldrb	r3, [r0, #29]
 80023ce:	b31b      	cbz	r3, 8002418 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80023d0:	2302      	movs	r3, #2
 80023d2:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80023d4:	7923      	ldrb	r3, [r4, #4]
 80023d6:	bb1b      	cbnz	r3, 8002420 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80023d8:	6823      	ldr	r3, [r4, #0]
 80023da:	4a19      	ldr	r2, [pc, #100]	; (8002440 <HAL_CRC_Init+0x7c>)
 80023dc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80023de:	6822      	ldr	r2, [r4, #0]
 80023e0:	6893      	ldr	r3, [r2, #8]
 80023e2:	f023 0318 	bic.w	r3, r3, #24
 80023e6:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80023e8:	7963      	ldrb	r3, [r4, #5]
 80023ea:	bb13      	cbnz	r3, 8002432 <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80023ec:	6823      	ldr	r3, [r4, #0]
 80023ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023f2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80023f4:	6822      	ldr	r2, [r4, #0]
 80023f6:	6893      	ldr	r3, [r2, #8]
 80023f8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80023fc:	6961      	ldr	r1, [r4, #20]
 80023fe:	430b      	orrs	r3, r1
 8002400:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002402:	6822      	ldr	r2, [r4, #0]
 8002404:	6893      	ldr	r3, [r2, #8]
 8002406:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800240a:	69a1      	ldr	r1, [r4, #24]
 800240c:	430b      	orrs	r3, r1
 800240e:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002410:	2301      	movs	r3, #1
 8002412:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 8002414:	2000      	movs	r0, #0
}
 8002416:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8002418:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 800241a:	f004 fdb9 	bl	8006f90 <HAL_CRC_MspInit>
 800241e:	e7d7      	b.n	80023d0 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002420:	68e2      	ldr	r2, [r4, #12]
 8002422:	68a1      	ldr	r1, [r4, #8]
 8002424:	4620      	mov	r0, r4
 8002426:	f000 f80d 	bl	8002444 <HAL_CRCEx_Polynomial_Set>
 800242a:	2800      	cmp	r0, #0
 800242c:	d0dc      	beq.n	80023e8 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 800242e:	2001      	movs	r0, #1
 8002430:	e7f1      	b.n	8002416 <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002432:	6823      	ldr	r3, [r4, #0]
 8002434:	6922      	ldr	r2, [r4, #16]
 8002436:	611a      	str	r2, [r3, #16]
 8002438:	e7dc      	b.n	80023f4 <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 800243a:	2001      	movs	r0, #1
}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	04c11db7 	.word	0x04c11db7

08002444 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002444:	b430      	push	{r4, r5}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002446:	241f      	movs	r4, #31
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002448:	1e65      	subs	r5, r4, #1
 800244a:	b13c      	cbz	r4, 800245c <HAL_CRCEx_Polynomial_Set+0x18>
 800244c:	f005 031f 	and.w	r3, r5, #31
 8002450:	fa21 f303 	lsr.w	r3, r1, r3
 8002454:	462c      	mov	r4, r5
 8002456:	f013 0f01 	tst.w	r3, #1
 800245a:	d0f5      	beq.n	8002448 <HAL_CRCEx_Polynomial_Set+0x4>
  {
  }

  switch (PolyLength)
 800245c:	2a18      	cmp	r2, #24
 800245e:	d823      	bhi.n	80024a8 <HAL_CRCEx_Polynomial_Set+0x64>
 8002460:	e8df f002 	tbb	[pc, r2]
 8002464:	2222220f 	.word	0x2222220f
 8002468:	22222222 	.word	0x22222222
 800246c:	2222221e 	.word	0x2222221e
 8002470:	22222222 	.word	0x22222222
 8002474:	2222221a 	.word	0x2222221a
 8002478:	22222222 	.word	0x22222222
 800247c:	0d          	.byte	0x0d
 800247d:	00          	.byte	0x00
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800247e:	2d06      	cmp	r5, #6
 8002480:	d814      	bhi.n	80024ac <HAL_CRCEx_Polynomial_Set+0x68>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002482:	6803      	ldr	r3, [r0, #0]
 8002484:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002486:	6801      	ldr	r1, [r0, #0]
 8002488:	688b      	ldr	r3, [r1, #8]
 800248a:	f023 0318 	bic.w	r3, r3, #24
 800248e:	431a      	orrs	r2, r3
 8002490:	608a      	str	r2, [r1, #8]
 8002492:	2000      	movs	r0, #0
  }
  /* Return function status */
  return status;
}
 8002494:	bc30      	pop	{r4, r5}
 8002496:	4770      	bx	lr
      if (msb >= HAL_CRC_LENGTH_8B)
 8002498:	2d07      	cmp	r5, #7
 800249a:	d9f2      	bls.n	8002482 <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 800249c:	2001      	movs	r0, #1
 800249e:	e7f9      	b.n	8002494 <HAL_CRCEx_Polynomial_Set+0x50>
      if (msb >= HAL_CRC_LENGTH_16B)
 80024a0:	2d0f      	cmp	r5, #15
 80024a2:	d9ee      	bls.n	8002482 <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 80024a4:	2001      	movs	r0, #1
 80024a6:	e7f5      	b.n	8002494 <HAL_CRCEx_Polynomial_Set+0x50>
      status =  HAL_ERROR;
 80024a8:	2001      	movs	r0, #1
 80024aa:	e7f3      	b.n	8002494 <HAL_CRCEx_Polynomial_Set+0x50>
        status =   HAL_ERROR;
 80024ac:	2001      	movs	r0, #1
 80024ae:	e7f1      	b.n	8002494 <HAL_CRCEx_Polynomial_Set+0x50>

080024b0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024b0:	6802      	ldr	r2, [r0, #0]
 80024b2:	b2d3      	uxtb	r3, r2
 80024b4:	3b10      	subs	r3, #16
 80024b6:	4909      	ldr	r1, [pc, #36]	; (80024dc <DMA_CalcBaseAndBitshift+0x2c>)
 80024b8:	fba1 1303 	umull	r1, r3, r1, r3
 80024bc:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024be:	4908      	ldr	r1, [pc, #32]	; (80024e0 <DMA_CalcBaseAndBitshift+0x30>)
 80024c0:	5cc9      	ldrb	r1, [r1, r3]
 80024c2:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024c4:	2b03      	cmp	r3, #3
 80024c6:	d804      	bhi.n	80024d2 <DMA_CalcBaseAndBitshift+0x22>
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024c8:	4b06      	ldr	r3, [pc, #24]	; (80024e4 <DMA_CalcBaseAndBitshift+0x34>)
 80024ca:	4013      	ands	r3, r2
 80024cc:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80024ce:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80024d0:	4770      	bx	lr
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024d2:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <DMA_CalcBaseAndBitshift+0x34>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	3304      	adds	r3, #4
 80024d8:	6583      	str	r3, [r0, #88]	; 0x58
 80024da:	e7f8      	b.n	80024ce <DMA_CalcBaseAndBitshift+0x1e>
 80024dc:	aaaaaaab 	.word	0xaaaaaaab
 80024e0:	0800b438 	.word	0x0800b438
 80024e4:	fffffc00 	.word	0xfffffc00

080024e8 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80024e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80024ea:	6982      	ldr	r2, [r0, #24]
 80024ec:	b992      	cbnz	r2, 8002514 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d00a      	beq.n	8002508 <DMA_CheckFifoParam+0x20>
 80024f2:	b11b      	cbz	r3, 80024fc <DMA_CheckFifoParam+0x14>
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d001      	beq.n	80024fc <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 80024f8:	2000      	movs	r0, #0
 80024fa:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024fc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80024fe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002502:	d12c      	bne.n	800255e <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8002504:	2000      	movs	r0, #0
 8002506:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002508:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800250a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800250e:	d028      	beq.n	8002562 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8002510:	2000      	movs	r0, #0
 8002512:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002514:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002518:	d005      	beq.n	8002526 <DMA_CheckFifoParam+0x3e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800251a:	2b02      	cmp	r3, #2
 800251c:	d929      	bls.n	8002572 <DMA_CheckFifoParam+0x8a>
 800251e:	2b03      	cmp	r3, #3
 8002520:	d015      	beq.n	800254e <DMA_CheckFifoParam+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 8002522:	2000      	movs	r0, #0
 8002524:	4770      	bx	lr
    switch (tmp)
 8002526:	2b03      	cmp	r3, #3
 8002528:	d803      	bhi.n	8002532 <DMA_CheckFifoParam+0x4a>
 800252a:	e8df f003 	tbb	[pc, r3]
 800252e:	041c      	.short	0x041c
 8002530:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 8002532:	2000      	movs	r0, #0
 8002534:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002536:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002538:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800253c:	d115      	bne.n	800256a <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 800253e:	2000      	movs	r0, #0
 8002540:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002542:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002544:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002548:	d011      	beq.n	800256e <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 800254a:	2000      	movs	r0, #0
 800254c:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800254e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002550:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002554:	d001      	beq.n	800255a <DMA_CheckFifoParam+0x72>
      {
        status = HAL_ERROR;
 8002556:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8002558:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 800255a:	2000      	movs	r0, #0
 800255c:	4770      	bx	lr
        status = HAL_ERROR;
 800255e:	2001      	movs	r0, #1
 8002560:	4770      	bx	lr
        status = HAL_ERROR;
 8002562:	2001      	movs	r0, #1
 8002564:	4770      	bx	lr
      status = HAL_ERROR;
 8002566:	2001      	movs	r0, #1
 8002568:	4770      	bx	lr
        status = HAL_ERROR;
 800256a:	2001      	movs	r0, #1
 800256c:	4770      	bx	lr
        status = HAL_ERROR;
 800256e:	2001      	movs	r0, #1
 8002570:	4770      	bx	lr
      status = HAL_ERROR;
 8002572:	2001      	movs	r0, #1
 8002574:	4770      	bx	lr
	...

08002578 <HAL_DMA_Init>:
{
 8002578:	b570      	push	{r4, r5, r6, lr}
 800257a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800257c:	f7ff fc14 	bl	8001da8 <HAL_GetTick>
  if(hdma == NULL)
 8002580:	2c00      	cmp	r4, #0
 8002582:	d05b      	beq.n	800263c <HAL_DMA_Init+0xc4>
 8002584:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 8002586:	2300      	movs	r3, #0
 8002588:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 800258c:	2302      	movs	r3, #2
 800258e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002592:	6822      	ldr	r2, [r4, #0]
 8002594:	6813      	ldr	r3, [r2, #0]
 8002596:	f023 0301 	bic.w	r3, r3, #1
 800259a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	f012 0f01 	tst.w	r2, #1
 80025a4:	d00a      	beq.n	80025bc <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025a6:	f7ff fbff 	bl	8001da8 <HAL_GetTick>
 80025aa:	1b40      	subs	r0, r0, r5
 80025ac:	2805      	cmp	r0, #5
 80025ae:	d9f5      	bls.n	800259c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025b0:	2320      	movs	r3, #32
 80025b2:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025b4:	2003      	movs	r0, #3
 80025b6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80025ba:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80025bc:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025be:	4820      	ldr	r0, [pc, #128]	; (8002640 <HAL_DMA_Init+0xc8>)
 80025c0:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025c2:	6861      	ldr	r1, [r4, #4]
 80025c4:	68a2      	ldr	r2, [r4, #8]
 80025c6:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025c8:	68e1      	ldr	r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025ca:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025cc:	6921      	ldr	r1, [r4, #16]
 80025ce:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025d0:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d2:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025d4:	69a1      	ldr	r1, [r4, #24]
 80025d6:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80025d8:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025da:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80025dc:	6a21      	ldr	r1, [r4, #32]
 80025de:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025e0:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025e2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80025e4:	2904      	cmp	r1, #4
 80025e6:	d01e      	beq.n	8002626 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 80025e8:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80025ea:	6826      	ldr	r6, [r4, #0]
 80025ec:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025ee:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 80025f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025f4:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	d107      	bne.n	800260a <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 80025fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025fc:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002600:	b11b      	cbz	r3, 800260a <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002602:	4620      	mov	r0, r4
 8002604:	f7ff ff70 	bl	80024e8 <DMA_CheckFifoParam>
 8002608:	b990      	cbnz	r0, 8002630 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 800260a:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800260c:	4620      	mov	r0, r4
 800260e:	f7ff ff4f 	bl	80024b0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002612:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002614:	233f      	movs	r3, #63	; 0x3f
 8002616:	4093      	lsls	r3, r2
 8002618:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800261a:	2000      	movs	r0, #0
 800261c:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800261e:	2301      	movs	r3, #1
 8002620:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002624:	e7c9      	b.n	80025ba <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002626:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002628:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800262a:	4301      	orrs	r1, r0
 800262c:	430a      	orrs	r2, r1
 800262e:	e7db      	b.n	80025e8 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002630:	2340      	movs	r3, #64	; 0x40
 8002632:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002634:	2001      	movs	r0, #1
 8002636:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 800263a:	e7be      	b.n	80025ba <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 800263c:	2001      	movs	r0, #1
 800263e:	e7bc      	b.n	80025ba <HAL_DMA_Init+0x42>
 8002640:	f010803f 	.word	0xf010803f

08002644 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8002644:	2800      	cmp	r0, #0
 8002646:	d02c      	beq.n	80026a2 <HAL_DMA_DeInit+0x5e>
{
 8002648:	b538      	push	{r3, r4, r5, lr}
 800264a:	4604      	mov	r4, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800264c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d027      	beq.n	80026a6 <HAL_DMA_DeInit+0x62>
  __HAL_DMA_DISABLE(hdma);
 8002656:	6802      	ldr	r2, [r0, #0]
 8002658:	6813      	ldr	r3, [r2, #0]
 800265a:	f023 0301 	bic.w	r3, r3, #1
 800265e:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 8002660:	6803      	ldr	r3, [r0, #0]
 8002662:	2500      	movs	r5, #0
 8002664:	601d      	str	r5, [r3, #0]
  hdma->Instance->NDTR = 0U;
 8002666:	6803      	ldr	r3, [r0, #0]
 8002668:	605d      	str	r5, [r3, #4]
  hdma->Instance->PAR  = 0U;
 800266a:	6803      	ldr	r3, [r0, #0]
 800266c:	609d      	str	r5, [r3, #8]
  hdma->Instance->M0AR = 0U;
 800266e:	6803      	ldr	r3, [r0, #0]
 8002670:	60dd      	str	r5, [r3, #12]
  hdma->Instance->M1AR = 0U;
 8002672:	6803      	ldr	r3, [r0, #0]
 8002674:	611d      	str	r5, [r3, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8002676:	6803      	ldr	r3, [r0, #0]
 8002678:	2221      	movs	r2, #33	; 0x21
 800267a:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800267c:	f7ff ff18 	bl	80024b0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002680:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002682:	233f      	movs	r3, #63	; 0x3f
 8002684:	4093      	lsls	r3, r2
 8002686:	6083      	str	r3, [r0, #8]
  hdma->XferCpltCallback = NULL;
 8002688:	63e5      	str	r5, [r4, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800268a:	6425      	str	r5, [r4, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800268c:	6465      	str	r5, [r4, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800268e:	64a5      	str	r5, [r4, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002690:	64e5      	str	r5, [r4, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8002692:	6525      	str	r5, [r4, #80]	; 0x50
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002694:	6565      	str	r5, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 8002696:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 800269a:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
  return HAL_OK;
 800269e:	4628      	mov	r0, r5
}
 80026a0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80026a2:	2001      	movs	r0, #1
}
 80026a4:	4770      	bx	lr
    return HAL_BUSY;
 80026a6:	2002      	movs	r0, #2
 80026a8:	e7fa      	b.n	80026a0 <HAL_DMA_DeInit+0x5c>

080026aa <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80026aa:	b470      	push	{r4, r5, r6}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80026ac:	6806      	ldr	r6, [r0, #0]
 80026ae:	6c74      	ldr	r4, [r6, #68]	; 0x44
 80026b0:	f004 4440 	and.w	r4, r4, #3221225472	; 0xc0000000
 80026b4:	9d03      	ldr	r5, [sp, #12]
 80026b6:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 80026ba:	431c      	orrs	r4, r3
 80026bc:	6474      	str	r4, [r6, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80026be:	6803      	ldr	r3, [r0, #0]
 80026c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80026c2:	6843      	ldr	r3, [r0, #4]
 80026c4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026c8:	d003      	beq.n	80026d2 <DMA2D_SetConfig+0x28>
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80026ca:	6803      	ldr	r3, [r0, #0]
 80026cc:	60d9      	str	r1, [r3, #12]
  }
}
 80026ce:	bc70      	pop	{r4, r5, r6}
 80026d0:	4770      	bx	lr
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80026d2:	f001 467f 	and.w	r6, r1, #4278190080	; 0xff000000
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80026d6:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80026da:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80026de:	b2ca      	uxtb	r2, r1
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80026e0:	6884      	ldr	r4, [r0, #8]
 80026e2:	b194      	cbz	r4, 800270a <DMA2D_SetConfig+0x60>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80026e4:	2c01      	cmp	r4, #1
 80026e6:	d00e      	beq.n	8002706 <DMA2D_SetConfig+0x5c>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80026e8:	2c02      	cmp	r4, #2
 80026ea:	d011      	beq.n	8002710 <DMA2D_SetConfig+0x66>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80026ec:	2c03      	cmp	r4, #3
 80026ee:	d017      	beq.n	8002720 <DMA2D_SetConfig+0x76>
      tmp1 = (tmp1 >> 28U);
 80026f0:	0f36      	lsrs	r6, r6, #28
      tmp2 = (tmp2 >> 20U);
 80026f2:	0d1b      	lsrs	r3, r3, #20
      tmp3 = (tmp3 >> 12U);
 80026f4:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80026f6:	0219      	lsls	r1, r3, #8
 80026f8:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 80026fc:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
 8002700:	ea41 1112 	orr.w	r1, r1, r2, lsr #4
 8002704:	e001      	b.n	800270a <DMA2D_SetConfig+0x60>
      tmp = (tmp3 | tmp2 | tmp4);
 8002706:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800270a:	6803      	ldr	r3, [r0, #0]
 800270c:	6399      	str	r1, [r3, #56]	; 0x38
 800270e:	e7de      	b.n	80026ce <DMA2D_SetConfig+0x24>
      tmp2 = (tmp2 >> 19U);
 8002710:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 10U);
 8002712:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8002714:	02d9      	lsls	r1, r3, #11
 8002716:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 800271a:	ea41 01d2 	orr.w	r1, r1, r2, lsr #3
 800271e:	e7f4      	b.n	800270a <DMA2D_SetConfig+0x60>
      tmp1 = (tmp1 >> 31U);
 8002720:	0ff6      	lsrs	r6, r6, #31
      tmp2 = (tmp2 >> 19U);
 8002722:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
 8002724:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8002726:	0299      	lsls	r1, r3, #10
 8002728:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 800272c:	ea41 31c6 	orr.w	r1, r1, r6, lsl #15
 8002730:	ea41 01d2 	orr.w	r1, r1, r2, lsr #3
 8002734:	e7e9      	b.n	800270a <DMA2D_SetConfig+0x60>
	...

08002738 <HAL_DMA2D_Init>:
  if(hdma2d == NULL)
 8002738:	b338      	cbz	r0, 800278a <HAL_DMA2D_Init+0x52>
{
 800273a:	b510      	push	{r4, lr}
 800273c:	4604      	mov	r4, r0
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800273e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002742:	b1eb      	cbz	r3, 8002780 <HAL_DMA2D_Init+0x48>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002744:	2302      	movs	r3, #2
 8002746:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800274a:	6822      	ldr	r2, [r4, #0]
 800274c:	6813      	ldr	r3, [r2, #0]
 800274e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002752:	6861      	ldr	r1, [r4, #4]
 8002754:	430b      	orrs	r3, r1
 8002756:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002758:	6822      	ldr	r2, [r4, #0]
 800275a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800275c:	f023 0307 	bic.w	r3, r3, #7
 8002760:	68a1      	ldr	r1, [r4, #8]
 8002762:	430b      	orrs	r3, r1
 8002764:	6353      	str	r3, [r2, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002766:	6822      	ldr	r2, [r4, #0]
 8002768:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_DMA2D_Init+0x58>)
 800276c:	400b      	ands	r3, r1
 800276e:	68e1      	ldr	r1, [r4, #12]
 8002770:	430b      	orrs	r3, r1
 8002772:	6413      	str	r3, [r2, #64]	; 0x40
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002774:	2000      	movs	r0, #0
 8002776:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002778:	2301      	movs	r3, #1
 800277a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 800277e:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8002780:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 8002784:	f004 fc1a 	bl	8006fbc <HAL_DMA2D_MspInit>
 8002788:	e7dc      	b.n	8002744 <HAL_DMA2D_Init+0xc>
     return HAL_ERROR;
 800278a:	2001      	movs	r0, #1
}
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	ffffc000 	.word	0xffffc000

08002794 <HAL_DMA2D_Start>:
{
 8002794:	b510      	push	{r4, lr}
 8002796:	b082      	sub	sp, #8
  __HAL_LOCK(hdma2d);
 8002798:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 800279c:	2c01      	cmp	r4, #1
 800279e:	d013      	beq.n	80027c8 <HAL_DMA2D_Start+0x34>
 80027a0:	4604      	mov	r4, r0
 80027a2:	2001      	movs	r0, #1
 80027a4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80027a8:	2002      	movs	r0, #2
 80027aa:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80027ae:	9804      	ldr	r0, [sp, #16]
 80027b0:	9000      	str	r0, [sp, #0]
 80027b2:	4620      	mov	r0, r4
 80027b4:	f7ff ff79 	bl	80026aa <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 80027b8:	6822      	ldr	r2, [r4, #0]
 80027ba:	6813      	ldr	r3, [r2, #0]
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80027c2:	2000      	movs	r0, #0
}
 80027c4:	b002      	add	sp, #8
 80027c6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma2d);
 80027c8:	2002      	movs	r0, #2
 80027ca:	e7fb      	b.n	80027c4 <HAL_DMA2D_Start+0x30>

080027cc <HAL_DMA2D_PollForTransfer>:
{
 80027cc:	b570      	push	{r4, r5, r6, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	4604      	mov	r4, r0
 80027d2:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	9301      	str	r3, [sp, #4]
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80027d8:	6803      	ldr	r3, [r0, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f013 0f01 	tst.w	r3, #1
 80027e0:	d111      	bne.n	8002806 <HAL_DMA2D_PollForTransfer+0x3a>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80027e2:	6822      	ldr	r2, [r4, #0]
 80027e4:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80027e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80027e8:	4313      	orrs	r3, r2
  if (layer_start != 0U)
 80027ea:	f013 0f20 	tst.w	r3, #32
 80027ee:	d147      	bne.n	8002880 <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80027f0:	6823      	ldr	r3, [r4, #0]
 80027f2:	2212      	movs	r2, #18
 80027f4:	609a      	str	r2, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80027f6:	2301      	movs	r3, #1
 80027f8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
 80027fc:	2000      	movs	r0, #0
 80027fe:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8002802:	b002      	add	sp, #8
 8002804:	bd70      	pop	{r4, r5, r6, pc}
   tickstart = HAL_GetTick();
 8002806:	f7ff facf 	bl	8001da8 <HAL_GetTick>
 800280a:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800280c:	6823      	ldr	r3, [r4, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	f012 0f02 	tst.w	r2, #2
 8002814:	d1e5      	bne.n	80027e2 <HAL_DMA2D_PollForTransfer+0x16>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800281a:	9a01      	ldr	r2, [sp, #4]
 800281c:	f012 0f21 	tst.w	r2, #33	; 0x21
 8002820:	d114      	bne.n	800284c <HAL_DMA2D_PollForTransfer+0x80>
      if(Timeout != HAL_MAX_DELAY)
 8002822:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002826:	d0f1      	beq.n	800280c <HAL_DMA2D_PollForTransfer+0x40>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8002828:	f7ff fabe 	bl	8001da8 <HAL_GetTick>
 800282c:	1b80      	subs	r0, r0, r6
 800282e:	42a8      	cmp	r0, r5
 8002830:	d801      	bhi.n	8002836 <HAL_DMA2D_PollForTransfer+0x6a>
 8002832:	2d00      	cmp	r5, #0
 8002834:	d1ea      	bne.n	800280c <HAL_DMA2D_PollForTransfer+0x40>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002836:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002838:	f043 0320 	orr.w	r3, r3, #32
 800283c:	63e3      	str	r3, [r4, #60]	; 0x3c
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800283e:	2003      	movs	r0, #3
 8002840:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          __HAL_UNLOCK(hdma2d);
 8002844:	2300      	movs	r3, #0
 8002846:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
 800284a:	e7da      	b.n	8002802 <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800284c:	9a01      	ldr	r2, [sp, #4]
 800284e:	f012 0f20 	tst.w	r2, #32
 8002852:	d003      	beq.n	800285c <HAL_DMA2D_PollForTransfer+0x90>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002854:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002856:	f042 0202 	orr.w	r2, r2, #2
 800285a:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800285c:	9a01      	ldr	r2, [sp, #4]
 800285e:	f012 0f01 	tst.w	r2, #1
 8002862:	d003      	beq.n	800286c <HAL_DMA2D_PollForTransfer+0xa0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002864:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002866:	f042 0201 	orr.w	r2, r2, #1
 800286a:	63e2      	str	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800286c:	2221      	movs	r2, #33	; 0x21
 800286e:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002870:	2304      	movs	r3, #4
 8002872:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        __HAL_UNLOCK(hdma2d);
 8002876:	2300      	movs	r3, #0
 8002878:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
 800287c:	2001      	movs	r0, #1
 800287e:	e7c0      	b.n	8002802 <HAL_DMA2D_PollForTransfer+0x36>
    tickstart = HAL_GetTick();
 8002880:	f7ff fa92 	bl	8001da8 <HAL_GetTick>
 8002884:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002886:	6823      	ldr	r3, [r4, #0]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	f012 0f10 	tst.w	r2, #16
 800288e:	d1af      	bne.n	80027f0 <HAL_DMA2D_PollForTransfer+0x24>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8002894:	9a01      	ldr	r2, [sp, #4]
 8002896:	f012 0f29 	tst.w	r2, #41	; 0x29
 800289a:	d114      	bne.n	80028c6 <HAL_DMA2D_PollForTransfer+0xfa>
      if(Timeout != HAL_MAX_DELAY)
 800289c:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80028a0:	d0f1      	beq.n	8002886 <HAL_DMA2D_PollForTransfer+0xba>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80028a2:	f7ff fa81 	bl	8001da8 <HAL_GetTick>
 80028a6:	1b80      	subs	r0, r0, r6
 80028a8:	42a8      	cmp	r0, r5
 80028aa:	d801      	bhi.n	80028b0 <HAL_DMA2D_PollForTransfer+0xe4>
 80028ac:	2d00      	cmp	r5, #0
 80028ae:	d1ea      	bne.n	8002886 <HAL_DMA2D_PollForTransfer+0xba>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80028b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80028b2:	f043 0320 	orr.w	r3, r3, #32
 80028b6:	63e3      	str	r3, [r4, #60]	; 0x3c
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80028b8:	2003      	movs	r0, #3
 80028ba:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          __HAL_UNLOCK(hdma2d);
 80028be:	2300      	movs	r3, #0
 80028c0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
 80028c4:	e79d      	b.n	8002802 <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80028c6:	9a01      	ldr	r2, [sp, #4]
 80028c8:	f012 0f08 	tst.w	r2, #8
 80028cc:	d003      	beq.n	80028d6 <HAL_DMA2D_PollForTransfer+0x10a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80028ce:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80028d0:	f042 0204 	orr.w	r2, r2, #4
 80028d4:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80028d6:	9a01      	ldr	r2, [sp, #4]
 80028d8:	f012 0f20 	tst.w	r2, #32
 80028dc:	d003      	beq.n	80028e6 <HAL_DMA2D_PollForTransfer+0x11a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80028de:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80028e0:	f042 0202 	orr.w	r2, r2, #2
 80028e4:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80028e6:	9a01      	ldr	r2, [sp, #4]
 80028e8:	f012 0f01 	tst.w	r2, #1
 80028ec:	d003      	beq.n	80028f6 <HAL_DMA2D_PollForTransfer+0x12a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80028ee:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80028f0:	f042 0201 	orr.w	r2, r2, #1
 80028f4:	63e2      	str	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80028f6:	2229      	movs	r2, #41	; 0x29
 80028f8:	609a      	str	r2, [r3, #8]
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80028fa:	2304      	movs	r3, #4
 80028fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        __HAL_UNLOCK(hdma2d);
 8002900:	2300      	movs	r3, #0
 8002902:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
 8002906:	2001      	movs	r0, #1
 8002908:	e77b      	b.n	8002802 <HAL_DMA2D_PollForTransfer+0x36>
	...

0800290c <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 800290c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002910:	2b01      	cmp	r3, #1
 8002912:	d059      	beq.n	80029c8 <HAL_DMA2D_ConfigLayer+0xbc>
{
 8002914:	b430      	push	{r4, r5}
  __HAL_LOCK(hdma2d);
 8002916:	2301      	movs	r3, #1
 8002918:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800291c:	2302      	movs	r3, #2
 800291e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002922:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8002926:	69da      	ldr	r2, [r3, #28]
 8002928:	1c8b      	adds	r3, r1, #2
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	58c3      	ldr	r3, [r0, r3]
 800292e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002932:	3a09      	subs	r2, #9
 8002934:	2a01      	cmp	r2, #1
 8002936:	d91e      	bls.n	8002976 <HAL_DMA2D_ConfigLayer+0x6a>
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002938:	1c8a      	adds	r2, r1, #2
 800293a:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 800293e:	6852      	ldr	r2, [r2, #4]
 8002940:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002944:	bb41      	cbnz	r1, 8002998 <HAL_DMA2D_ConfigLayer+0x8c>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002946:	6804      	ldr	r4, [r0, #0]
 8002948:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800294a:	4a20      	ldr	r2, [pc, #128]	; (80029cc <HAL_DMA2D_ConfigLayer+0xc0>)
 800294c:	402a      	ands	r2, r5
 800294e:	4313      	orrs	r3, r2
 8002950:	6263      	str	r3, [r4, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002952:	6802      	ldr	r2, [r0, #0]
 8002954:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8002958:	699c      	ldr	r4, [r3, #24]
 800295a:	6194      	str	r4, [r2, #24]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800295c:	69db      	ldr	r3, [r3, #28]
 800295e:	3b09      	subs	r3, #9
 8002960:	2b01      	cmp	r3, #1
 8002962:	d910      	bls.n	8002986 <HAL_DMA2D_ConfigLayer+0x7a>
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002964:	2301      	movs	r3, #1
 8002966:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
 800296a:	2300      	movs	r3, #0
 800296c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8002970:	4618      	mov	r0, r3
}
 8002972:	bc30      	pop	{r4, r5}
 8002974:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002976:	1c8a      	adds	r2, r1, #2
 8002978:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 800297c:	6852      	ldr	r2, [r2, #4]
 800297e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002982:	4313      	orrs	r3, r2
 8002984:	e7de      	b.n	8002944 <HAL_DMA2D_ConfigLayer+0x38>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8002986:	3102      	adds	r1, #2
 8002988:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800298c:	684b      	ldr	r3, [r1, #4]
 800298e:	6802      	ldr	r2, [r0, #0]
 8002990:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002994:	6293      	str	r3, [r2, #40]	; 0x28
 8002996:	e7e5      	b.n	8002964 <HAL_DMA2D_ConfigLayer+0x58>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002998:	6804      	ldr	r4, [r0, #0]
 800299a:	69e5      	ldr	r5, [r4, #28]
 800299c:	4a0b      	ldr	r2, [pc, #44]	; (80029cc <HAL_DMA2D_ConfigLayer+0xc0>)
 800299e:	402a      	ands	r2, r5
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61e3      	str	r3, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80029a4:	6802      	ldr	r2, [r0, #0]
 80029a6:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 80029aa:	699c      	ldr	r4, [r3, #24]
 80029ac:	6114      	str	r4, [r2, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	3b09      	subs	r3, #9
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d8d6      	bhi.n	8002964 <HAL_DMA2D_ConfigLayer+0x58>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80029b6:	3102      	adds	r1, #2
 80029b8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80029bc:	684b      	ldr	r3, [r1, #4]
 80029be:	6802      	ldr	r2, [r0, #0]
 80029c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80029c4:	6213      	str	r3, [r2, #32]
 80029c6:	e7cd      	b.n	8002964 <HAL_DMA2D_ConfigLayer+0x58>
  __HAL_LOCK(hdma2d);
 80029c8:	2002      	movs	r0, #2
}
 80029ca:	4770      	bx	lr
 80029cc:	00fcfff0 	.word	0x00fcfff0

080029d0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80029d0:	2300      	movs	r3, #0
 80029d2:	2b0f      	cmp	r3, #15
 80029d4:	f200 80e2 	bhi.w	8002b9c <HAL_GPIO_Init+0x1cc>
{
 80029d8:	b4f0      	push	{r4, r5, r6, r7}
 80029da:	b082      	sub	sp, #8
 80029dc:	e039      	b.n	8002a52 <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029de:	2209      	movs	r2, #9
 80029e0:	e000      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 80029e2:	2200      	movs	r2, #0
 80029e4:	40b2      	lsls	r2, r6
 80029e6:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 80029e8:	3402      	adds	r4, #2
 80029ea:	4e6d      	ldr	r6, [pc, #436]	; (8002ba0 <HAL_GPIO_Init+0x1d0>)
 80029ec:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029f0:	4a6c      	ldr	r2, [pc, #432]	; (8002ba4 <HAL_GPIO_Init+0x1d4>)
 80029f2:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80029f4:	43ea      	mvns	r2, r5
 80029f6:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029fa:	684f      	ldr	r7, [r1, #4]
 80029fc:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002a00:	d001      	beq.n	8002a06 <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8002a02:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8002a06:	4c67      	ldr	r4, [pc, #412]	; (8002ba4 <HAL_GPIO_Init+0x1d4>)
 8002a08:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8002a0a:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002a0c:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a10:	684f      	ldr	r7, [r1, #4]
 8002a12:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002a16:	d001      	beq.n	8002a1c <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8002a18:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8002a1c:	4c61      	ldr	r4, [pc, #388]	; (8002ba4 <HAL_GPIO_Init+0x1d4>)
 8002a1e:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a20:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8002a22:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a26:	684f      	ldr	r7, [r1, #4]
 8002a28:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8002a2c:	d001      	beq.n	8002a32 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8002a2e:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8002a32:	4c5c      	ldr	r4, [pc, #368]	; (8002ba4 <HAL_GPIO_Init+0x1d4>)
 8002a34:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8002a36:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002a38:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a3a:	684e      	ldr	r6, [r1, #4]
 8002a3c:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8002a40:	d001      	beq.n	8002a46 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8002a42:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8002a46:	4c57      	ldr	r4, [pc, #348]	; (8002ba4 <HAL_GPIO_Init+0x1d4>)
 8002a48:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	2b0f      	cmp	r3, #15
 8002a4e:	f200 80a2 	bhi.w	8002b96 <HAL_GPIO_Init+0x1c6>
    ioposition = ((uint32_t)0x01) << position;
 8002a52:	2201      	movs	r2, #1
 8002a54:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a56:	680c      	ldr	r4, [r1, #0]
 8002a58:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8002a5c:	42aa      	cmp	r2, r5
 8002a5e:	d1f4      	bne.n	8002a4a <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a60:	684c      	ldr	r4, [r1, #4]
 8002a62:	2c12      	cmp	r4, #18
 8002a64:	bf18      	it	ne
 8002a66:	2c02      	cmpne	r4, #2
 8002a68:	d110      	bne.n	8002a8c <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3];
 8002a6a:	08de      	lsrs	r6, r3, #3
 8002a6c:	3608      	adds	r6, #8
 8002a6e:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002a72:	f003 0407 	and.w	r4, r3, #7
 8002a76:	00a7      	lsls	r7, r4, #2
 8002a78:	240f      	movs	r4, #15
 8002a7a:	40bc      	lsls	r4, r7
 8002a7c:	ea2c 0c04 	bic.w	ip, ip, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002a80:	690c      	ldr	r4, [r1, #16]
 8002a82:	40bc      	lsls	r4, r7
 8002a84:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->AFR[position >> 3] = temp;
 8002a88:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8002a8c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002a8e:	005f      	lsls	r7, r3, #1
 8002a90:	2603      	movs	r6, #3
 8002a92:	40be      	lsls	r6, r7
 8002a94:	43f6      	mvns	r6, r6
 8002a96:	ea06 0c04 	and.w	ip, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002a9a:	684c      	ldr	r4, [r1, #4]
 8002a9c:	f004 0403 	and.w	r4, r4, #3
 8002aa0:	40bc      	lsls	r4, r7
 8002aa2:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8002aa6:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002aa8:	684c      	ldr	r4, [r1, #4]
 8002aaa:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 8002aae:	2c11      	cmp	r4, #17
 8002ab0:	bf18      	it	ne
 8002ab2:	f1bc 0f01 	cmpne.w	ip, #1
 8002ab6:	d901      	bls.n	8002abc <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ab8:	2c12      	cmp	r4, #18
 8002aba:	d111      	bne.n	8002ae0 <HAL_GPIO_Init+0x110>
        temp = GPIOx->OSPEEDR; 
 8002abc:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002abe:	ea06 0c04 	and.w	ip, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ac2:	68cc      	ldr	r4, [r1, #12]
 8002ac4:	40bc      	lsls	r4, r7
 8002ac6:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OSPEEDR = temp;
 8002aca:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002acc:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ace:	ea24 0c02 	bic.w	ip, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002ad2:	684c      	ldr	r4, [r1, #4]
 8002ad4:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8002ad8:	409a      	lsls	r2, r3
 8002ada:	ea42 020c 	orr.w	r2, r2, ip
        GPIOx->OTYPER = temp;
 8002ade:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8002ae0:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ae2:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ae4:	688a      	ldr	r2, [r1, #8]
 8002ae6:	40ba      	lsls	r2, r7
 8002ae8:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 8002aea:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002aec:	684a      	ldr	r2, [r1, #4]
 8002aee:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002af2:	d0aa      	beq.n	8002a4a <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002af4:	4a2c      	ldr	r2, [pc, #176]	; (8002ba8 <HAL_GPIO_Init+0x1d8>)
 8002af6:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8002af8:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002afc:	6454      	str	r4, [r2, #68]	; 0x44
 8002afe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002b00:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002b04:	9201      	str	r2, [sp, #4]
 8002b06:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8002b08:	089c      	lsrs	r4, r3, #2
 8002b0a:	1ca6      	adds	r6, r4, #2
 8002b0c:	4a24      	ldr	r2, [pc, #144]	; (8002ba0 <HAL_GPIO_Init+0x1d0>)
 8002b0e:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002b12:	f003 0203 	and.w	r2, r3, #3
 8002b16:	0096      	lsls	r6, r2, #2
 8002b18:	220f      	movs	r2, #15
 8002b1a:	40b2      	lsls	r2, r6
 8002b1c:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002b20:	4a22      	ldr	r2, [pc, #136]	; (8002bac <HAL_GPIO_Init+0x1dc>)
 8002b22:	4290      	cmp	r0, r2
 8002b24:	f43f af5d 	beq.w	80029e2 <HAL_GPIO_Init+0x12>
 8002b28:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b2c:	4290      	cmp	r0, r2
 8002b2e:	d022      	beq.n	8002b76 <HAL_GPIO_Init+0x1a6>
 8002b30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b34:	4290      	cmp	r0, r2
 8002b36:	d020      	beq.n	8002b7a <HAL_GPIO_Init+0x1aa>
 8002b38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b3c:	4290      	cmp	r0, r2
 8002b3e:	d01e      	beq.n	8002b7e <HAL_GPIO_Init+0x1ae>
 8002b40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b44:	4290      	cmp	r0, r2
 8002b46:	d01c      	beq.n	8002b82 <HAL_GPIO_Init+0x1b2>
 8002b48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b4c:	4290      	cmp	r0, r2
 8002b4e:	d01a      	beq.n	8002b86 <HAL_GPIO_Init+0x1b6>
 8002b50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b54:	4290      	cmp	r0, r2
 8002b56:	d018      	beq.n	8002b8a <HAL_GPIO_Init+0x1ba>
 8002b58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b5c:	4290      	cmp	r0, r2
 8002b5e:	d016      	beq.n	8002b8e <HAL_GPIO_Init+0x1be>
 8002b60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b64:	4290      	cmp	r0, r2
 8002b66:	d014      	beq.n	8002b92 <HAL_GPIO_Init+0x1c2>
 8002b68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b6c:	4290      	cmp	r0, r2
 8002b6e:	f43f af36 	beq.w	80029de <HAL_GPIO_Init+0xe>
 8002b72:	220a      	movs	r2, #10
 8002b74:	e736      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 8002b76:	2201      	movs	r2, #1
 8002b78:	e734      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	e732      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 8002b7e:	2203      	movs	r2, #3
 8002b80:	e730      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 8002b82:	2204      	movs	r2, #4
 8002b84:	e72e      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 8002b86:	2205      	movs	r2, #5
 8002b88:	e72c      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 8002b8a:	2206      	movs	r2, #6
 8002b8c:	e72a      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 8002b8e:	2207      	movs	r2, #7
 8002b90:	e728      	b.n	80029e4 <HAL_GPIO_Init+0x14>
 8002b92:	2208      	movs	r2, #8
 8002b94:	e726      	b.n	80029e4 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8002b96:	b002      	add	sp, #8
 8002b98:	bcf0      	pop	{r4, r5, r6, r7}
 8002b9a:	4770      	bx	lr
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40013800 	.word	0x40013800
 8002ba4:	40013c00 	.word	0x40013c00
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40020000 	.word	0x40020000

08002bb0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bb0:	6903      	ldr	r3, [r0, #16]
 8002bb2:	4219      	tst	r1, r3
 8002bb4:	d101      	bne.n	8002bba <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bb6:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002bb8:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8002bba:	2001      	movs	r0, #1
 8002bbc:	4770      	bx	lr

08002bbe <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bbe:	b912      	cbnz	r2, 8002bc6 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002bc0:	0409      	lsls	r1, r1, #16
 8002bc2:	6181      	str	r1, [r0, #24]
  }
}
 8002bc4:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8002bc6:	6181      	str	r1, [r0, #24]
 8002bc8:	4770      	bx	lr

08002bca <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002bca:	6803      	ldr	r3, [r0, #0]
 8002bcc:	699a      	ldr	r2, [r3, #24]
 8002bce:	f012 0f02 	tst.w	r2, #2
 8002bd2:	d001      	beq.n	8002bd8 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bd8:	6803      	ldr	r3, [r0, #0]
 8002bda:	699a      	ldr	r2, [r3, #24]
 8002bdc:	f012 0f01 	tst.w	r2, #1
 8002be0:	d103      	bne.n	8002bea <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002be2:	699a      	ldr	r2, [r3, #24]
 8002be4:	f042 0201 	orr.w	r2, r2, #1
 8002be8:	619a      	str	r2, [r3, #24]
  }
}
 8002bea:	4770      	bx	lr

08002bec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002bec:	b470      	push	{r4, r5, r6}
 8002bee:	9e03      	ldr	r6, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002bf0:	6805      	ldr	r5, [r0, #0]
 8002bf2:	6868      	ldr	r0, [r5, #4]
 8002bf4:	0d74      	lsrs	r4, r6, #21
 8002bf6:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8002bfa:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8002bfe:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8002c02:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8002c06:	f044 0403 	orr.w	r4, r4, #3
 8002c0a:	ea20 0004 	bic.w	r0, r0, r4
 8002c0e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002c12:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002c16:	4319      	orrs	r1, r3
 8002c18:	4331      	orrs	r1, r6
 8002c1a:	4301      	orrs	r1, r0
 8002c1c:	6069      	str	r1, [r5, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002c1e:	bc70      	pop	{r4, r5, r6}
 8002c20:	4770      	bx	lr

08002c22 <I2C_IsAcknowledgeFailed>:
{
 8002c22:	b570      	push	{r4, r5, r6, lr}
 8002c24:	4604      	mov	r4, r0
 8002c26:	460d      	mov	r5, r1
 8002c28:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c2a:	6803      	ldr	r3, [r0, #0]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	f013 0f10 	tst.w	r3, #16
 8002c32:	d01c      	beq.n	8002c6e <I2C_IsAcknowledgeFailed+0x4c>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c34:	6823      	ldr	r3, [r4, #0]
 8002c36:	699a      	ldr	r2, [r3, #24]
 8002c38:	f012 0f20 	tst.w	r2, #32
 8002c3c:	d119      	bne.n	8002c72 <I2C_IsAcknowledgeFailed+0x50>
      if (Timeout != HAL_MAX_DELAY)
 8002c3e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002c42:	d0f7      	beq.n	8002c34 <I2C_IsAcknowledgeFailed+0x12>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c44:	f7ff f8b0 	bl	8001da8 <HAL_GetTick>
 8002c48:	1b80      	subs	r0, r0, r6
 8002c4a:	42a8      	cmp	r0, r5
 8002c4c:	d801      	bhi.n	8002c52 <I2C_IsAcknowledgeFailed+0x30>
 8002c4e:	2d00      	cmp	r5, #0
 8002c50:	d1f0      	bne.n	8002c34 <I2C_IsAcknowledgeFailed+0x12>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c52:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002c54:	f043 0320 	orr.w	r3, r3, #32
 8002c58:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c60:	2300      	movs	r3, #0
 8002c62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8002c66:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 8002c6a:	2001      	movs	r0, #1
 8002c6c:	e020      	b.n	8002cb0 <I2C_IsAcknowledgeFailed+0x8e>
  return HAL_OK;
 8002c6e:	2000      	movs	r0, #0
 8002c70:	e01e      	b.n	8002cb0 <I2C_IsAcknowledgeFailed+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c72:	2210      	movs	r2, #16
 8002c74:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c76:	6823      	ldr	r3, [r4, #0]
 8002c78:	2520      	movs	r5, #32
 8002c7a:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	f7ff ffa4 	bl	8002bca <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002c82:	6822      	ldr	r2, [r4, #0]
 8002c84:	6853      	ldr	r3, [r2, #4]
 8002c86:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8002c8a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8002c8e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8002c92:	f023 0301 	bic.w	r3, r3, #1
 8002c96:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c98:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002c9a:	f043 0304 	orr.w	r3, r3, #4
 8002c9e:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ca0:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8002caa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8002cae:	2001      	movs	r0, #1
}
 8002cb0:	bd70      	pop	{r4, r5, r6, pc}

08002cb2 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002cb2:	b570      	push	{r4, r5, r6, lr}
 8002cb4:	4604      	mov	r4, r0
 8002cb6:	460d      	mov	r5, r1
 8002cb8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cba:	6823      	ldr	r3, [r4, #0]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	f013 0f02 	tst.w	r3, #2
 8002cc2:	d11d      	bne.n	8002d00 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cc4:	4632      	mov	r2, r6
 8002cc6:	4629      	mov	r1, r5
 8002cc8:	4620      	mov	r0, r4
 8002cca:	f7ff ffaa 	bl	8002c22 <I2C_IsAcknowledgeFailed>
 8002cce:	b9c8      	cbnz	r0, 8002d04 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8002cd0:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002cd4:	d0f1      	beq.n	8002cba <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cd6:	f7ff f867 	bl	8001da8 <HAL_GetTick>
 8002cda:	1b80      	subs	r0, r0, r6
 8002cdc:	42a8      	cmp	r0, r5
 8002cde:	d801      	bhi.n	8002ce4 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8002ce0:	2d00      	cmp	r5, #0
 8002ce2:	d1ea      	bne.n	8002cba <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ce4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002ce6:	f043 0320 	orr.w	r3, r3, #32
 8002cea:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002cec:	2320      	movs	r3, #32
 8002cee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8002cf8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8002cfc:	2001      	movs	r0, #1
 8002cfe:	e000      	b.n	8002d02 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 8002d00:	2000      	movs	r0, #0
}
 8002d02:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002d04:	2001      	movs	r0, #1
 8002d06:	e7fc      	b.n	8002d02 <I2C_WaitOnTXISFlagUntilTimeout+0x50>

08002d08 <I2C_WaitOnFlagUntilTimeout>:
{
 8002d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0a:	4605      	mov	r5, r0
 8002d0c:	460f      	mov	r7, r1
 8002d0e:	4616      	mov	r6, r2
 8002d10:	461c      	mov	r4, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d12:	682b      	ldr	r3, [r5, #0]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	ea37 0303 	bics.w	r3, r7, r3
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	42b3      	cmp	r3, r6
 8002d22:	d118      	bne.n	8002d56 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8002d24:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8002d28:	d0f3      	beq.n	8002d12 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d2a:	f7ff f83d 	bl	8001da8 <HAL_GetTick>
 8002d2e:	9b06      	ldr	r3, [sp, #24]
 8002d30:	1ac0      	subs	r0, r0, r3
 8002d32:	42a0      	cmp	r0, r4
 8002d34:	d801      	bhi.n	8002d3a <I2C_WaitOnFlagUntilTimeout+0x32>
 8002d36:	2c00      	cmp	r4, #0
 8002d38:	d1eb      	bne.n	8002d12 <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d3a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002d3c:	f043 0320 	orr.w	r3, r3, #32
 8002d40:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d42:	2320      	movs	r3, #32
 8002d44:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8002d4e:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8002d52:	2001      	movs	r0, #1
 8002d54:	e000      	b.n	8002d58 <I2C_WaitOnFlagUntilTimeout+0x50>
  return HAL_OK;
 8002d56:	2000      	movs	r0, #0
}
 8002d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d5c <I2C_RequestMemoryWrite>:
{
 8002d5c:	b570      	push	{r4, r5, r6, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	4604      	mov	r4, r0
 8002d62:	4616      	mov	r6, r2
 8002d64:	461d      	mov	r5, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002d66:	4b18      	ldr	r3, [pc, #96]	; (8002dc8 <I2C_RequestMemoryWrite+0x6c>)
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d6e:	b2ea      	uxtb	r2, r5
 8002d70:	f7ff ff3c 	bl	8002bec <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d74:	9a07      	ldr	r2, [sp, #28]
 8002d76:	9906      	ldr	r1, [sp, #24]
 8002d78:	4620      	mov	r0, r4
 8002d7a:	f7ff ff9a 	bl	8002cb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d7e:	b9e8      	cbnz	r0, 8002dbc <I2C_RequestMemoryWrite+0x60>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d80:	2d01      	cmp	r5, #1
 8002d82:	d10e      	bne.n	8002da2 <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d84:	6823      	ldr	r3, [r4, #0]
 8002d86:	b2f6      	uxtb	r6, r6
 8002d88:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002d8a:	9b07      	ldr	r3, [sp, #28]
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	9b06      	ldr	r3, [sp, #24]
 8002d90:	2200      	movs	r2, #0
 8002d92:	2180      	movs	r1, #128	; 0x80
 8002d94:	4620      	mov	r0, r4
 8002d96:	f7ff ffb7 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	b178      	cbz	r0, 8002dbe <I2C_RequestMemoryWrite+0x62>
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e00d      	b.n	8002dbe <I2C_RequestMemoryWrite+0x62>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002da2:	6823      	ldr	r3, [r4, #0]
 8002da4:	0a32      	lsrs	r2, r6, #8
 8002da6:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002da8:	9a07      	ldr	r2, [sp, #28]
 8002daa:	9906      	ldr	r1, [sp, #24]
 8002dac:	4620      	mov	r0, r4
 8002dae:	f7ff ff80 	bl	8002cb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002db2:	b938      	cbnz	r0, 8002dc4 <I2C_RequestMemoryWrite+0x68>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002db4:	6823      	ldr	r3, [r4, #0]
 8002db6:	b2f6      	uxtb	r6, r6
 8002db8:	629e      	str	r6, [r3, #40]	; 0x28
 8002dba:	e7e6      	b.n	8002d8a <I2C_RequestMemoryWrite+0x2e>
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	b002      	add	sp, #8
 8002dc2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e7fa      	b.n	8002dbe <I2C_RequestMemoryWrite+0x62>
 8002dc8:	80002000 	.word	0x80002000

08002dcc <I2C_RequestMemoryRead>:
{
 8002dcc:	b570      	push	{r4, r5, r6, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	4604      	mov	r4, r0
 8002dd2:	4616      	mov	r6, r2
 8002dd4:	461d      	mov	r5, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002dd6:	4b18      	ldr	r3, [pc, #96]	; (8002e38 <I2C_RequestMemoryRead+0x6c>)
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	2300      	movs	r3, #0
 8002ddc:	b2ea      	uxtb	r2, r5
 8002dde:	f7ff ff05 	bl	8002bec <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002de2:	9a07      	ldr	r2, [sp, #28]
 8002de4:	9906      	ldr	r1, [sp, #24]
 8002de6:	4620      	mov	r0, r4
 8002de8:	f7ff ff63 	bl	8002cb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002dec:	b9e8      	cbnz	r0, 8002e2a <I2C_RequestMemoryRead+0x5e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002dee:	2d01      	cmp	r5, #1
 8002df0:	d10e      	bne.n	8002e10 <I2C_RequestMemoryRead+0x44>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002df2:	6823      	ldr	r3, [r4, #0]
 8002df4:	b2f6      	uxtb	r6, r6
 8002df6:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002df8:	9b07      	ldr	r3, [sp, #28]
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	9b06      	ldr	r3, [sp, #24]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	2140      	movs	r1, #64	; 0x40
 8002e02:	4620      	mov	r0, r4
 8002e04:	f7ff ff80 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	b178      	cbz	r0, 8002e2c <I2C_RequestMemoryRead+0x60>
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e00d      	b.n	8002e2c <I2C_RequestMemoryRead+0x60>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e10:	6823      	ldr	r3, [r4, #0]
 8002e12:	0a32      	lsrs	r2, r6, #8
 8002e14:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e16:	9a07      	ldr	r2, [sp, #28]
 8002e18:	9906      	ldr	r1, [sp, #24]
 8002e1a:	4620      	mov	r0, r4
 8002e1c:	f7ff ff49 	bl	8002cb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e20:	b938      	cbnz	r0, 8002e32 <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e22:	6823      	ldr	r3, [r4, #0]
 8002e24:	b2f6      	uxtb	r6, r6
 8002e26:	629e      	str	r6, [r3, #40]	; 0x28
 8002e28:	e7e6      	b.n	8002df8 <I2C_RequestMemoryRead+0x2c>
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	b002      	add	sp, #8
 8002e30:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e7fa      	b.n	8002e2c <I2C_RequestMemoryRead+0x60>
 8002e36:	bf00      	nop
 8002e38:	80002000 	.word	0x80002000

08002e3c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002e3c:	b570      	push	{r4, r5, r6, lr}
 8002e3e:	4605      	mov	r5, r0
 8002e40:	460c      	mov	r4, r1
 8002e42:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e44:	682b      	ldr	r3, [r5, #0]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	f013 0f20 	tst.w	r3, #32
 8002e4c:	d11a      	bne.n	8002e84 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e4e:	4632      	mov	r2, r6
 8002e50:	4621      	mov	r1, r4
 8002e52:	4628      	mov	r0, r5
 8002e54:	f7ff fee5 	bl	8002c22 <I2C_IsAcknowledgeFailed>
 8002e58:	b9b0      	cbnz	r0, 8002e88 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e5a:	f7fe ffa5 	bl	8001da8 <HAL_GetTick>
 8002e5e:	1b80      	subs	r0, r0, r6
 8002e60:	42a0      	cmp	r0, r4
 8002e62:	d801      	bhi.n	8002e68 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 8002e64:	2c00      	cmp	r4, #0
 8002e66:	d1ed      	bne.n	8002e44 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e68:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002e6a:	f043 0320 	orr.w	r3, r3, #32
 8002e6e:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002e70:	2320      	movs	r3, #32
 8002e72:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e76:	2300      	movs	r3, #0
 8002e78:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002e7c:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8002e80:	2001      	movs	r0, #1
}
 8002e82:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8002e84:	2000      	movs	r0, #0
 8002e86:	e7fc      	b.n	8002e82 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8002e88:	2001      	movs	r0, #1
 8002e8a:	e7fa      	b.n	8002e82 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

08002e8c <HAL_I2C_MspInit>:
}
 8002e8c:	4770      	bx	lr
	...

08002e90 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002e90:	2800      	cmp	r0, #0
 8002e92:	d057      	beq.n	8002f44 <HAL_I2C_Init+0xb4>
{
 8002e94:	b510      	push	{r4, lr}
 8002e96:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e98:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d041      	beq.n	8002f24 <HAL_I2C_Init+0x94>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ea0:	2324      	movs	r3, #36	; 0x24
 8002ea2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002ea6:	6822      	ldr	r2, [r4, #0]
 8002ea8:	6813      	ldr	r3, [r2, #0]
 8002eaa:	f023 0301 	bic.w	r3, r3, #1
 8002eae:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002eb0:	6863      	ldr	r3, [r4, #4]
 8002eb2:	6822      	ldr	r2, [r4, #0]
 8002eb4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002eb8:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002eba:	6822      	ldr	r2, [r4, #0]
 8002ebc:	6893      	ldr	r3, [r2, #8]
 8002ebe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002ec2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ec4:	68e3      	ldr	r3, [r4, #12]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d031      	beq.n	8002f2e <HAL_I2C_Init+0x9e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002eca:	68a3      	ldr	r3, [r4, #8]
 8002ecc:	6822      	ldr	r2, [r4, #0]
 8002ece:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8002ed2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ed4:	68e3      	ldr	r3, [r4, #12]
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d02f      	beq.n	8002f3a <HAL_I2C_Init+0xaa>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002eda:	6822      	ldr	r2, [r4, #0]
 8002edc:	6851      	ldr	r1, [r2, #4]
 8002ede:	4b1a      	ldr	r3, [pc, #104]	; (8002f48 <HAL_I2C_Init+0xb8>)
 8002ee0:	430b      	orrs	r3, r1
 8002ee2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ee4:	6822      	ldr	r2, [r4, #0]
 8002ee6:	68d3      	ldr	r3, [r2, #12]
 8002ee8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002eec:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002eee:	6923      	ldr	r3, [r4, #16]
 8002ef0:	6962      	ldr	r2, [r4, #20]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	69a1      	ldr	r1, [r4, #24]
 8002ef6:	6822      	ldr	r2, [r4, #0]
 8002ef8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002efc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002efe:	69e3      	ldr	r3, [r4, #28]
 8002f00:	6a21      	ldr	r1, [r4, #32]
 8002f02:	6822      	ldr	r2, [r4, #0]
 8002f04:	430b      	orrs	r3, r1
 8002f06:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002f08:	6822      	ldr	r2, [r4, #0]
 8002f0a:	6813      	ldr	r3, [r2, #0]
 8002f0c:	f043 0301 	orr.w	r3, r3, #1
 8002f10:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f12:	2000      	movs	r0, #0
 8002f14:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f16:	2320      	movs	r3, #32
 8002f18:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f1c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f1e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8002f22:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002f24:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002f28:	f7ff ffb0 	bl	8002e8c <HAL_I2C_MspInit>
 8002f2c:	e7b8      	b.n	8002ea0 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f2e:	68a3      	ldr	r3, [r4, #8]
 8002f30:	6822      	ldr	r2, [r4, #0]
 8002f32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f36:	6093      	str	r3, [r2, #8]
 8002f38:	e7cc      	b.n	8002ed4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002f3a:	6823      	ldr	r3, [r4, #0]
 8002f3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f40:	605a      	str	r2, [r3, #4]
 8002f42:	e7ca      	b.n	8002eda <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8002f44:	2001      	movs	r0, #1
}
 8002f46:	4770      	bx	lr
 8002f48:	02008000 	.word	0x02008000

08002f4c <HAL_I2C_MspDeInit>:
}
 8002f4c:	4770      	bx	lr

08002f4e <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 8002f4e:	b1a8      	cbz	r0, 8002f7c <HAL_I2C_DeInit+0x2e>
{
 8002f50:	b510      	push	{r4, lr}
 8002f52:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f54:	2324      	movs	r3, #36	; 0x24
 8002f56:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002f5a:	6802      	ldr	r2, [r0, #0]
 8002f5c:	6813      	ldr	r3, [r2, #0]
 8002f5e:	f023 0301 	bic.w	r3, r3, #1
 8002f62:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8002f64:	f7ff fff2 	bl	8002f4c <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f68:	2000      	movs	r0, #0
 8002f6a:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002f6c:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f70:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f72:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  __HAL_UNLOCK(hi2c);
 8002f76:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8002f7a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002f7c:	2001      	movs	r0, #1
}
 8002f7e:	4770      	bx	lr

08002f80 <HAL_I2C_Mem_Write>:
{
 8002f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f84:	b082      	sub	sp, #8
 8002f86:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f8a:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8002f8e:	b2ed      	uxtb	r5, r5
 8002f90:	2d20      	cmp	r5, #32
 8002f92:	f040 80bf 	bne.w	8003114 <HAL_I2C_Mem_Write+0x194>
    if ((pData == NULL) || (Size == 0U))
 8002f96:	fab6 f586 	clz	r5, r6
 8002f9a:	096d      	lsrs	r5, r5, #5
 8002f9c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002f9e:	2c00      	cmp	r4, #0
 8002fa0:	bf08      	it	eq
 8002fa2:	2501      	moveq	r5, #1
 8002fa4:	b9d5      	cbnz	r5, 8002fdc <HAL_I2C_Mem_Write+0x5c>
    __HAL_LOCK(hi2c);
 8002fa6:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8002faa:	2c01      	cmp	r4, #1
 8002fac:	f000 80b7 	beq.w	800311e <HAL_I2C_Mem_Write+0x19e>
 8002fb0:	4698      	mov	r8, r3
 8002fb2:	4691      	mov	r9, r2
 8002fb4:	460d      	mov	r5, r1
 8002fb6:	4604      	mov	r4, r0
 8002fb8:	f04f 0a01 	mov.w	sl, #1
 8002fbc:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002fc0:	f7fe fef2 	bl	8001da8 <HAL_GetTick>
 8002fc4:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002fc6:	9000      	str	r0, [sp, #0]
 8002fc8:	2319      	movs	r3, #25
 8002fca:	4652      	mov	r2, sl
 8002fcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fd0:	4620      	mov	r0, r4
 8002fd2:	f7ff fe99 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8002fd6:	b130      	cbz	r0, 8002fe6 <HAL_I2C_Mem_Write+0x66>
      return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e09c      	b.n	8003116 <HAL_I2C_Mem_Write+0x196>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002fdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fe0:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e097      	b.n	8003116 <HAL_I2C_Mem_Write+0x196>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fe6:	2321      	movs	r3, #33	; 0x21
 8002fe8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fec:	2340      	movs	r3, #64	; 0x40
 8002fee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002ff6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002ff8:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ffa:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ffc:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ffe:	9701      	str	r7, [sp, #4]
 8003000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	4643      	mov	r3, r8
 8003006:	464a      	mov	r2, r9
 8003008:	4629      	mov	r1, r5
 800300a:	4620      	mov	r0, r4
 800300c:	f7ff fea6 	bl	8002d5c <I2C_RequestMemoryWrite>
 8003010:	b970      	cbnz	r0, 8003030 <HAL_I2C_Mem_Write+0xb0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003012:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003014:	b29b      	uxth	r3, r3
 8003016:	2bff      	cmp	r3, #255	; 0xff
 8003018:	d90f      	bls.n	800303a <HAL_I2C_Mem_Write+0xba>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800301a:	22ff      	movs	r2, #255	; 0xff
 800301c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800301e:	2300      	movs	r3, #0
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003026:	4629      	mov	r1, r5
 8003028:	4620      	mov	r0, r4
 800302a:	f7ff fddf 	bl	8002bec <I2C_TransferConfig>
 800302e:	e021      	b.n	8003074 <HAL_I2C_Mem_Write+0xf4>
      __HAL_UNLOCK(hi2c);
 8003030:	2300      	movs	r3, #0
 8003032:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8003036:	4653      	mov	r3, sl
 8003038:	e06d      	b.n	8003116 <HAL_I2C_Mem_Write+0x196>
      hi2c->XferSize = hi2c->XferCount;
 800303a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800303c:	b292      	uxth	r2, r2
 800303e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003040:	2300      	movs	r3, #0
 8003042:	9300      	str	r3, [sp, #0]
 8003044:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	4629      	mov	r1, r5
 800304c:	4620      	mov	r0, r4
 800304e:	f7ff fdcd 	bl	8002bec <I2C_TransferConfig>
 8003052:	e00f      	b.n	8003074 <HAL_I2C_Mem_Write+0xf4>
          hi2c->XferSize = hi2c->XferCount;
 8003054:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003056:	b292      	uxth	r2, r2
 8003058:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800305a:	2300      	movs	r3, #0
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003062:	b2d2      	uxtb	r2, r2
 8003064:	4629      	mov	r1, r5
 8003066:	4620      	mov	r0, r4
 8003068:	f7ff fdc0 	bl	8002bec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800306c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800306e:	b29b      	uxth	r3, r3
 8003070:	2b00      	cmp	r3, #0
 8003072:	d032      	beq.n	80030da <HAL_I2C_Mem_Write+0x15a>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003074:	463a      	mov	r2, r7
 8003076:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003078:	4620      	mov	r0, r4
 800307a:	f7ff fe1a 	bl	8002cb2 <I2C_WaitOnTXISFlagUntilTimeout>
 800307e:	2800      	cmp	r0, #0
 8003080:	d14f      	bne.n	8003122 <HAL_I2C_Mem_Write+0x1a2>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003082:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003084:	6823      	ldr	r3, [r4, #0]
 8003086:	7812      	ldrb	r2, [r2, #0]
 8003088:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 800308a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800308c:	3301      	adds	r3, #1
 800308e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003090:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003092:	3b01      	subs	r3, #1
 8003094:	b29b      	uxth	r3, r3
 8003096:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003098:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800309a:	3b01      	subs	r3, #1
 800309c:	b29b      	uxth	r3, r3
 800309e:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030a0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80030a2:	b292      	uxth	r2, r2
 80030a4:	2a00      	cmp	r2, #0
 80030a6:	d0e1      	beq.n	800306c <HAL_I2C_Mem_Write+0xec>
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1df      	bne.n	800306c <HAL_I2C_Mem_Write+0xec>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030ac:	9700      	str	r7, [sp, #0]
 80030ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80030b0:	2200      	movs	r2, #0
 80030b2:	2180      	movs	r1, #128	; 0x80
 80030b4:	4620      	mov	r0, r4
 80030b6:	f7ff fe27 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 80030ba:	bba0      	cbnz	r0, 8003126 <HAL_I2C_Mem_Write+0x1a6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80030be:	b29b      	uxth	r3, r3
 80030c0:	2bff      	cmp	r3, #255	; 0xff
 80030c2:	d9c7      	bls.n	8003054 <HAL_I2C_Mem_Write+0xd4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030c4:	22ff      	movs	r2, #255	; 0xff
 80030c6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80030c8:	2300      	movs	r3, #0
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030d0:	4629      	mov	r1, r5
 80030d2:	4620      	mov	r0, r4
 80030d4:	f7ff fd8a 	bl	8002bec <I2C_TransferConfig>
 80030d8:	e7c8      	b.n	800306c <HAL_I2C_Mem_Write+0xec>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030da:	463a      	mov	r2, r7
 80030dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80030de:	4620      	mov	r0, r4
 80030e0:	f7ff feac 	bl	8002e3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	bb00      	cbnz	r0, 800312a <HAL_I2C_Mem_Write+0x1aa>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030e8:	6822      	ldr	r2, [r4, #0]
 80030ea:	2120      	movs	r1, #32
 80030ec:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 80030ee:	6820      	ldr	r0, [r4, #0]
 80030f0:	6842      	ldr	r2, [r0, #4]
 80030f2:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80030f6:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80030fa:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80030fe:	f022 0201 	bic.w	r2, r2, #1
 8003102:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003104:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003108:	2200      	movs	r2, #0
 800310a:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800310e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8003112:	e000      	b.n	8003116 <HAL_I2C_Mem_Write+0x196>
    return HAL_BUSY;
 8003114:	2302      	movs	r3, #2
}
 8003116:	4618      	mov	r0, r3
 8003118:	b002      	add	sp, #8
 800311a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 800311e:	2302      	movs	r3, #2
 8003120:	e7f9      	b.n	8003116 <HAL_I2C_Mem_Write+0x196>
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e7f7      	b.n	8003116 <HAL_I2C_Mem_Write+0x196>
          return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e7f5      	b.n	8003116 <HAL_I2C_Mem_Write+0x196>
      return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e7f3      	b.n	8003116 <HAL_I2C_Mem_Write+0x196>
	...

08003130 <HAL_I2C_Mem_Read>:
{
 8003130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 800313a:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 800313e:	b2ed      	uxtb	r5, r5
 8003140:	2d20      	cmp	r5, #32
 8003142:	f040 80c1 	bne.w	80032c8 <HAL_I2C_Mem_Read+0x198>
    if ((pData == NULL) || (Size == 0U))
 8003146:	fab6 f586 	clz	r5, r6
 800314a:	096d      	lsrs	r5, r5, #5
 800314c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800314e:	2c00      	cmp	r4, #0
 8003150:	bf08      	it	eq
 8003152:	2501      	moveq	r5, #1
 8003154:	b9d5      	cbnz	r5, 800318c <HAL_I2C_Mem_Read+0x5c>
    __HAL_LOCK(hi2c);
 8003156:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 800315a:	2c01      	cmp	r4, #1
 800315c:	f000 80b9 	beq.w	80032d2 <HAL_I2C_Mem_Read+0x1a2>
 8003160:	4698      	mov	r8, r3
 8003162:	4691      	mov	r9, r2
 8003164:	460d      	mov	r5, r1
 8003166:	4604      	mov	r4, r0
 8003168:	f04f 0a01 	mov.w	sl, #1
 800316c:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8003170:	f7fe fe1a 	bl	8001da8 <HAL_GetTick>
 8003174:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003176:	9000      	str	r0, [sp, #0]
 8003178:	2319      	movs	r3, #25
 800317a:	4652      	mov	r2, sl
 800317c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003180:	4620      	mov	r0, r4
 8003182:	f7ff fdc1 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8003186:	b130      	cbz	r0, 8003196 <HAL_I2C_Mem_Read+0x66>
      return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e09e      	b.n	80032ca <HAL_I2C_Mem_Read+0x19a>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800318c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003190:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e099      	b.n	80032ca <HAL_I2C_Mem_Read+0x19a>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003196:	2322      	movs	r3, #34	; 0x22
 8003198:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800319c:	2340      	movs	r3, #64	; 0x40
 800319e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031a2:	2300      	movs	r3, #0
 80031a4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80031a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80031a8:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80031aa:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80031ac:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031ae:	9701      	str	r7, [sp, #4]
 80031b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	4643      	mov	r3, r8
 80031b6:	464a      	mov	r2, r9
 80031b8:	4629      	mov	r1, r5
 80031ba:	4620      	mov	r0, r4
 80031bc:	f7ff fe06 	bl	8002dcc <I2C_RequestMemoryRead>
 80031c0:	b970      	cbnz	r0, 80031e0 <HAL_I2C_Mem_Read+0xb0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	2bff      	cmp	r3, #255	; 0xff
 80031c8:	d90f      	bls.n	80031ea <HAL_I2C_Mem_Read+0xba>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031ca:	22ff      	movs	r2, #255	; 0xff
 80031cc:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80031ce:	4b45      	ldr	r3, [pc, #276]	; (80032e4 <HAL_I2C_Mem_Read+0x1b4>)
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031d6:	4629      	mov	r1, r5
 80031d8:	4620      	mov	r0, r4
 80031da:	f7ff fd07 	bl	8002bec <I2C_TransferConfig>
 80031de:	e021      	b.n	8003224 <HAL_I2C_Mem_Read+0xf4>
      __HAL_UNLOCK(hi2c);
 80031e0:	2300      	movs	r3, #0
 80031e2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80031e6:	4653      	mov	r3, sl
 80031e8:	e06f      	b.n	80032ca <HAL_I2C_Mem_Read+0x19a>
      hi2c->XferSize = hi2c->XferCount;
 80031ea:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80031ec:	b292      	uxth	r2, r2
 80031ee:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80031f0:	4b3c      	ldr	r3, [pc, #240]	; (80032e4 <HAL_I2C_Mem_Read+0x1b4>)
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031f8:	b2d2      	uxtb	r2, r2
 80031fa:	4629      	mov	r1, r5
 80031fc:	4620      	mov	r0, r4
 80031fe:	f7ff fcf5 	bl	8002bec <I2C_TransferConfig>
 8003202:	e00f      	b.n	8003224 <HAL_I2C_Mem_Read+0xf4>
          hi2c->XferSize = hi2c->XferCount;
 8003204:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003206:	b292      	uxth	r2, r2
 8003208:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800320a:	2300      	movs	r3, #0
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003212:	b2d2      	uxtb	r2, r2
 8003214:	4629      	mov	r1, r5
 8003216:	4620      	mov	r0, r4
 8003218:	f7ff fce8 	bl	8002bec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800321c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d034      	beq.n	800328e <HAL_I2C_Mem_Read+0x15e>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003224:	9700      	str	r7, [sp, #0]
 8003226:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003228:	2200      	movs	r2, #0
 800322a:	2104      	movs	r1, #4
 800322c:	4620      	mov	r0, r4
 800322e:	f7ff fd6b 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8003232:	2800      	cmp	r0, #0
 8003234:	d14f      	bne.n	80032d6 <HAL_I2C_Mem_Read+0x1a6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003236:	6823      	ldr	r3, [r4, #0]
 8003238:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800323a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800323c:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800323e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003240:	3301      	adds	r3, #1
 8003242:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003244:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003246:	3b01      	subs	r3, #1
 8003248:	b29b      	uxth	r3, r3
 800324a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800324c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800324e:	3a01      	subs	r2, #1
 8003250:	b292      	uxth	r2, r2
 8003252:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003254:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003256:	b292      	uxth	r2, r2
 8003258:	2a00      	cmp	r2, #0
 800325a:	d0df      	beq.n	800321c <HAL_I2C_Mem_Read+0xec>
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1dd      	bne.n	800321c <HAL_I2C_Mem_Read+0xec>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003260:	9700      	str	r7, [sp, #0]
 8003262:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003264:	2200      	movs	r2, #0
 8003266:	2180      	movs	r1, #128	; 0x80
 8003268:	4620      	mov	r0, r4
 800326a:	f7ff fd4d 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 800326e:	bba0      	cbnz	r0, 80032da <HAL_I2C_Mem_Read+0x1aa>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003270:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003272:	b29b      	uxth	r3, r3
 8003274:	2bff      	cmp	r3, #255	; 0xff
 8003276:	d9c5      	bls.n	8003204 <HAL_I2C_Mem_Read+0xd4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003278:	22ff      	movs	r2, #255	; 0xff
 800327a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800327c:	2300      	movs	r3, #0
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003284:	4629      	mov	r1, r5
 8003286:	4620      	mov	r0, r4
 8003288:	f7ff fcb0 	bl	8002bec <I2C_TransferConfig>
 800328c:	e7c6      	b.n	800321c <HAL_I2C_Mem_Read+0xec>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800328e:	463a      	mov	r2, r7
 8003290:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003292:	4620      	mov	r0, r4
 8003294:	f7ff fdd2 	bl	8002e3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003298:	4603      	mov	r3, r0
 800329a:	bb00      	cbnz	r0, 80032de <HAL_I2C_Mem_Read+0x1ae>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800329c:	6822      	ldr	r2, [r4, #0]
 800329e:	2120      	movs	r1, #32
 80032a0:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 80032a2:	6820      	ldr	r0, [r4, #0]
 80032a4:	6842      	ldr	r2, [r0, #4]
 80032a6:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80032aa:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80032ae:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80032b2:	f022 0201 	bic.w	r2, r2, #1
 80032b6:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80032b8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032bc:	2200      	movs	r2, #0
 80032be:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 80032c2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 80032c6:	e000      	b.n	80032ca <HAL_I2C_Mem_Read+0x19a>
    return HAL_BUSY;
 80032c8:	2302      	movs	r3, #2
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	b002      	add	sp, #8
 80032ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 80032d2:	2302      	movs	r3, #2
 80032d4:	e7f9      	b.n	80032ca <HAL_I2C_Mem_Read+0x19a>
        return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e7f7      	b.n	80032ca <HAL_I2C_Mem_Read+0x19a>
          return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e7f5      	b.n	80032ca <HAL_I2C_Mem_Read+0x19a>
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e7f3      	b.n	80032ca <HAL_I2C_Mem_Read+0x19a>
 80032e2:	bf00      	nop
 80032e4:	80002400 	.word	0x80002400

080032e8 <HAL_I2C_GetState>:
  return hi2c->State;
 80032e8:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 80032ec:	4770      	bx	lr
	...

080032f0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80032f0:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmp = 0;
  uint32_t tmp1 = 0;
  uint32_t tmp2 = 0;

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 80032f2:	684d      	ldr	r5, [r1, #4]
 80032f4:	6804      	ldr	r4, [r0, #0]
 80032f6:	68e3      	ldr	r3, [r4, #12]
 80032f8:	f3c3 430b 	ubfx	r3, r3, #16, #12
 80032fc:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80032fe:	01d2      	lsls	r2, r2, #7
 8003300:	4414      	add	r4, r2
 8003302:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003306:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800330a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800330e:	680b      	ldr	r3, [r1, #0]
 8003310:	6804      	ldr	r4, [r0, #0]
 8003312:	68e6      	ldr	r6, [r4, #12]
 8003314:	f3c6 460b 	ubfx	r6, r6, #16, #12
 8003318:	4433      	add	r3, r6
 800331a:	3301      	adds	r3, #1
 800331c:	4414      	add	r4, r2
 800331e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8003322:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 8003326:	68cd      	ldr	r5, [r1, #12]
 8003328:	6804      	ldr	r4, [r0, #0]
 800332a:	68e3      	ldr	r3, [r4, #12]
 800332c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003330:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003332:	4414      	add	r4, r2
 8003334:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8003338:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800333c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 8003340:	688b      	ldr	r3, [r1, #8]
 8003342:	6804      	ldr	r4, [r0, #0]
 8003344:	68e6      	ldr	r6, [r4, #12]
 8003346:	f3c6 060a 	ubfx	r6, r6, #0, #11
 800334a:	4433      	add	r3, r6
 800334c:	3301      	adds	r3, #1
 800334e:	4414      	add	r4, r2
 8003350:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8003354:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003358:	6803      	ldr	r3, [r0, #0]
 800335a:	4413      	add	r3, r2
 800335c:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 8003360:	f024 0407 	bic.w	r4, r4, #7
 8003364:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003368:	6803      	ldr	r3, [r0, #0]
 800336a:	4413      	add	r3, r2
 800336c:	690c      	ldr	r4, [r1, #16]
 800336e:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8003372:	f891 c031 	ldrb.w	ip, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 8003376:	f891 7032 	ldrb.w	r7, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 800337a:	698e      	ldr	r6, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800337c:	6805      	ldr	r5, [r0, #0]
 800337e:	4415      	add	r5, r2
 8003380:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8003384:	2400      	movs	r4, #0
 8003386:	f8c5 409c 	str.w	r4, [r5, #156]	; 0x9c
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800338a:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 800338e:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8003392:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003396:	6805      	ldr	r5, [r0, #0]
 8003398:	4415      	add	r5, r2
 800339a:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 800339e:	f8c5 309c 	str.w	r3, [r5, #156]	; 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80033a2:	6803      	ldr	r3, [r0, #0]
 80033a4:	4413      	add	r3, r2
 80033a6:	f8d3 5098 	ldr.w	r5, [r3, #152]	; 0x98
 80033aa:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 80033ae:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80033b2:	6803      	ldr	r3, [r0, #0]
 80033b4:	4413      	add	r3, r2
 80033b6:	694d      	ldr	r5, [r1, #20]
 80033b8:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80033bc:	6803      	ldr	r3, [r0, #0]
 80033be:	4413      	add	r3, r2
 80033c0:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 80033c4:	4d2d      	ldr	r5, [pc, #180]	; (800347c <LTDC_SetConfig+0x18c>)
 80033c6:	4035      	ands	r5, r6
 80033c8:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80033cc:	69cd      	ldr	r5, [r1, #28]
 80033ce:	6a0e      	ldr	r6, [r1, #32]
 80033d0:	6803      	ldr	r3, [r0, #0]
 80033d2:	4413      	add	r3, r2
 80033d4:	4335      	orrs	r5, r6
 80033d6:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80033da:	6803      	ldr	r3, [r0, #0]
 80033dc:	4413      	add	r3, r2
 80033de:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
 80033e2:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80033e6:	6803      	ldr	r3, [r0, #0]
 80033e8:	4413      	add	r3, r2
 80033ea:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80033ec:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80033f0:	690b      	ldr	r3, [r1, #16]
 80033f2:	b16b      	cbz	r3, 8003410 <LTDC_SetConfig+0x120>
  {
    tmp = 4;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d03a      	beq.n	800346e <LTDC_SetConfig+0x17e>
  {
    tmp = 3;
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	bf18      	it	ne
 80033fc:	2b04      	cmpne	r3, #4
 80033fe:	d038      	beq.n	8003472 <LTDC_SetConfig+0x182>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003400:	2b03      	cmp	r3, #3
 8003402:	d038      	beq.n	8003476 <LTDC_SetConfig+0x186>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003404:	2b07      	cmp	r3, #7
 8003406:	d001      	beq.n	800340c <LTDC_SetConfig+0x11c>
  {
    tmp = 2;
  }
  else
  {
    tmp = 1;
 8003408:	2301      	movs	r3, #1
 800340a:	e002      	b.n	8003412 <LTDC_SetConfig+0x122>
    tmp = 2;
 800340c:	2302      	movs	r3, #2
 800340e:	e000      	b.n	8003412 <LTDC_SetConfig+0x122>
    tmp = 4;
 8003410:	2304      	movs	r3, #4
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003412:	6804      	ldr	r4, [r0, #0]
 8003414:	4414      	add	r4, r2
 8003416:	f8d4 50b0 	ldr.w	r5, [r4, #176]	; 0xb0
 800341a:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 800341e:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 8003422:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8003424:	fb03 f504 	mul.w	r5, r3, r4
 8003428:	684c      	ldr	r4, [r1, #4]
 800342a:	680e      	ldr	r6, [r1, #0]
 800342c:	1ba4      	subs	r4, r4, r6
 800342e:	fb03 f304 	mul.w	r3, r3, r4
 8003432:	3303      	adds	r3, #3
 8003434:	6804      	ldr	r4, [r0, #0]
 8003436:	4414      	add	r4, r2
 8003438:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800343c:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003440:	6803      	ldr	r3, [r0, #0]
 8003442:	4413      	add	r3, r2
 8003444:	f8d3 50b4 	ldr.w	r5, [r3, #180]	; 0xb4
 8003448:	4c0d      	ldr	r4, [pc, #52]	; (8003480 <LTDC_SetConfig+0x190>)
 800344a:	402c      	ands	r4, r5
 800344c:	f8c3 40b4 	str.w	r4, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003450:	6803      	ldr	r3, [r0, #0]
 8003452:	4413      	add	r3, r2
 8003454:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003456:	f8c3 10b4 	str.w	r1, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800345a:	6803      	ldr	r3, [r0, #0]
 800345c:	441a      	add	r2, r3
 800345e:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8003462:	f043 0301 	orr.w	r3, r3, #1
 8003466:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
}
 800346a:	bcf0      	pop	{r4, r5, r6, r7}
 800346c:	4770      	bx	lr
    tmp = 3;
 800346e:	2303      	movs	r3, #3
 8003470:	e7cf      	b.n	8003412 <LTDC_SetConfig+0x122>
    tmp = 2;
 8003472:	2302      	movs	r3, #2
 8003474:	e7cd      	b.n	8003412 <LTDC_SetConfig+0x122>
 8003476:	2302      	movs	r3, #2
 8003478:	e7cb      	b.n	8003412 <LTDC_SetConfig+0x122>
 800347a:	bf00      	nop
 800347c:	fffff8f8 	.word	0xfffff8f8
 8003480:	fffff800 	.word	0xfffff800

08003484 <HAL_LTDC_Init>:
  if(hltdc == NULL)
 8003484:	2800      	cmp	r0, #0
 8003486:	d077      	beq.n	8003578 <HAL_LTDC_Init+0xf4>
{
 8003488:	b538      	push	{r3, r4, r5, lr}
 800348a:	4604      	mov	r4, r0
  if(hltdc->State == HAL_LTDC_STATE_RESET)
 800348c:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8003490:	2b00      	cmp	r3, #0
 8003492:	d06c      	beq.n	800356e <HAL_LTDC_Init+0xea>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003494:	2302      	movs	r3, #2
 8003496:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800349a:	6822      	ldr	r2, [r4, #0]
 800349c:	6993      	ldr	r3, [r2, #24]
 800349e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80034a2:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80034a4:	6821      	ldr	r1, [r4, #0]
 80034a6:	698a      	ldr	r2, [r1, #24]
 80034a8:	6863      	ldr	r3, [r4, #4]
 80034aa:	68a0      	ldr	r0, [r4, #8]
 80034ac:	4303      	orrs	r3, r0
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80034ae:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80034b0:	4303      	orrs	r3, r0
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80034b2:	6920      	ldr	r0, [r4, #16]
 80034b4:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80034b6:	4313      	orrs	r3, r2
 80034b8:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80034ba:	6821      	ldr	r1, [r4, #0]
 80034bc:	688a      	ldr	r2, [r1, #8]
 80034be:	4b2f      	ldr	r3, [pc, #188]	; (800357c <HAL_LTDC_Init+0xf8>)
 80034c0:	401a      	ands	r2, r3
 80034c2:	608a      	str	r2, [r1, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 80034c4:	6965      	ldr	r5, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80034c6:	6820      	ldr	r0, [r4, #0]
 80034c8:	6882      	ldr	r2, [r0, #8]
 80034ca:	69a1      	ldr	r1, [r4, #24]
 80034cc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80034d0:	430a      	orrs	r2, r1
 80034d2:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80034d4:	6821      	ldr	r1, [r4, #0]
 80034d6:	68ca      	ldr	r2, [r1, #12]
 80034d8:	401a      	ands	r2, r3
 80034da:	60ca      	str	r2, [r1, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 80034dc:	69e5      	ldr	r5, [r4, #28]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80034de:	6820      	ldr	r0, [r4, #0]
 80034e0:	68c2      	ldr	r2, [r0, #12]
 80034e2:	6a21      	ldr	r1, [r4, #32]
 80034e4:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80034e8:	430a      	orrs	r2, r1
 80034ea:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80034ec:	6821      	ldr	r1, [r4, #0]
 80034ee:	690a      	ldr	r2, [r1, #16]
 80034f0:	401a      	ands	r2, r3
 80034f2:	610a      	str	r2, [r1, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 80034f4:	6a65      	ldr	r5, [r4, #36]	; 0x24
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80034f6:	6820      	ldr	r0, [r4, #0]
 80034f8:	6902      	ldr	r2, [r0, #16]
 80034fa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80034fc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8003500:	430a      	orrs	r2, r1
 8003502:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003504:	6821      	ldr	r1, [r4, #0]
 8003506:	694a      	ldr	r2, [r1, #20]
 8003508:	4013      	ands	r3, r2
 800350a:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 800350c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800350e:	6821      	ldr	r1, [r4, #0]
 8003510:	694b      	ldr	r3, [r1, #20]
 8003512:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003514:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8003518:	4313      	orrs	r3, r2
 800351a:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 800351c:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 8003520:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003524:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003526:	6821      	ldr	r1, [r4, #0]
 8003528:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800352a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800352e:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003530:	6821      	ldr	r1, [r4, #0]
 8003532:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8003534:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003538:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800353c:	4303      	orrs	r3, r0
 800353e:	4313      	orrs	r3, r2
 8003540:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 8003542:	6822      	ldr	r2, [r4, #0]
 8003544:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003546:	f043 0304 	orr.w	r3, r3, #4
 800354a:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 800354c:	6822      	ldr	r2, [r4, #0]
 800354e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003550:	f043 0302 	orr.w	r3, r3, #2
 8003554:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8003556:	6822      	ldr	r2, [r4, #0]
 8003558:	6993      	ldr	r3, [r2, #24]
 800355a:	f043 0301 	orr.w	r3, r3, #1
 800355e:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8003560:	2000      	movs	r0, #0
 8003562:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8003566:	2301      	movs	r3, #1
 8003568:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 800356c:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 800356e:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8003572:	f003 fd39 	bl	8006fe8 <HAL_LTDC_MspInit>
 8003576:	e78d      	b.n	8003494 <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 8003578:	2001      	movs	r0, #1
}
 800357a:	4770      	bx	lr
 800357c:	f000f800 	.word	0xf000f800

08003580 <HAL_LTDC_ErrorCallback>:
}
 8003580:	4770      	bx	lr

08003582 <HAL_LTDC_LineEventCallback>:
}
 8003582:	4770      	bx	lr

08003584 <HAL_LTDC_ReloadEventCallback>:
}
 8003584:	4770      	bx	lr

08003586 <HAL_LTDC_IRQHandler>:
{
 8003586:	b510      	push	{r4, lr}
 8003588:	4604      	mov	r4, r0
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 800358a:	6803      	ldr	r3, [r0, #0]
 800358c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800358e:	f012 0f04 	tst.w	r2, #4
 8003592:	d003      	beq.n	800359c <HAL_LTDC_IRQHandler+0x16>
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
 8003594:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003596:	f012 0f04 	tst.w	r2, #4
 800359a:	d11b      	bne.n	80035d4 <HAL_LTDC_IRQHandler+0x4e>
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
 800359c:	6823      	ldr	r3, [r4, #0]
 800359e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035a0:	f012 0f02 	tst.w	r2, #2
 80035a4:	d003      	beq.n	80035ae <HAL_LTDC_IRQHandler+0x28>
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
 80035a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035a8:	f012 0f02 	tst.w	r2, #2
 80035ac:	d127      	bne.n	80035fe <HAL_LTDC_IRQHandler+0x78>
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
 80035ae:	6823      	ldr	r3, [r4, #0]
 80035b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035b2:	f012 0f01 	tst.w	r2, #1
 80035b6:	d003      	beq.n	80035c0 <HAL_LTDC_IRQHandler+0x3a>
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
 80035b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035ba:	f012 0f01 	tst.w	r2, #1
 80035be:	d134      	bne.n	800362a <HAL_LTDC_IRQHandler+0xa4>
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_RR) != RESET)
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035c4:	f012 0f08 	tst.w	r2, #8
 80035c8:	d003      	beq.n	80035d2 <HAL_LTDC_IRQHandler+0x4c>
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_RR) != RESET)
 80035ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035cc:	f012 0f08 	tst.w	r2, #8
 80035d0:	d13b      	bne.n	800364a <HAL_LTDC_IRQHandler+0xc4>
}
 80035d2:	bd10      	pop	{r4, pc}
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80035d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035d6:	f022 0204 	bic.w	r2, r2, #4
 80035da:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80035dc:	6803      	ldr	r3, [r0, #0]
 80035de:	2204      	movs	r2, #4
 80035e0:	63da      	str	r2, [r3, #60]	; 0x3c
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80035e2:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
 80035e6:	f043 0301 	orr.w	r3, r3, #1
 80035ea:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
      hltdc->State = HAL_LTDC_STATE_ERROR;
 80035ee:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
      __HAL_UNLOCK(hltdc);
 80035f2:	2300      	movs	r3, #0
 80035f4:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
      HAL_LTDC_ErrorCallback(hltdc);
 80035f8:	f7ff ffc2 	bl	8003580 <HAL_LTDC_ErrorCallback>
 80035fc:	e7ce      	b.n	800359c <HAL_LTDC_IRQHandler+0x16>
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80035fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003600:	f022 0202 	bic.w	r2, r2, #2
 8003604:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8003606:	6823      	ldr	r3, [r4, #0]
 8003608:	2202      	movs	r2, #2
 800360a:	63da      	str	r2, [r3, #60]	; 0x3c
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800360c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8003616:	2304      	movs	r3, #4
 8003618:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
      __HAL_UNLOCK(hltdc);
 800361c:	2300      	movs	r3, #0
 800361e:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
      HAL_LTDC_ErrorCallback(hltdc);
 8003622:	4620      	mov	r0, r4
 8003624:	f7ff ffac 	bl	8003580 <HAL_LTDC_ErrorCallback>
 8003628:	e7c1      	b.n	80035ae <HAL_LTDC_IRQHandler+0x28>
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800362a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800362c:	f022 0201 	bic.w	r2, r2, #1
 8003630:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8003632:	6822      	ldr	r2, [r4, #0]
 8003634:	2301      	movs	r3, #1
 8003636:	63d3      	str	r3, [r2, #60]	; 0x3c
      hltdc->State = HAL_LTDC_STATE_READY;
 8003638:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
      __HAL_UNLOCK(hltdc);
 800363c:	2300      	movs	r3, #0
 800363e:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
      HAL_LTDC_LineEventCallback(hltdc);
 8003642:	4620      	mov	r0, r4
 8003644:	f7ff ff9d 	bl	8003582 <HAL_LTDC_LineEventCallback>
 8003648:	e7ba      	b.n	80035c0 <HAL_LTDC_IRQHandler+0x3a>
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800364a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800364c:	f022 0208 	bic.w	r2, r2, #8
 8003650:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8003652:	6823      	ldr	r3, [r4, #0]
 8003654:	2208      	movs	r2, #8
 8003656:	63da      	str	r2, [r3, #60]	; 0x3c
      hltdc->State = HAL_LTDC_STATE_READY;
 8003658:	2301      	movs	r3, #1
 800365a:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
      __HAL_UNLOCK(hltdc);
 800365e:	2300      	movs	r3, #0
 8003660:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
      HAL_LTDC_ReloadEventCallback(hltdc);
 8003664:	4620      	mov	r0, r4
 8003666:	f7ff ff8d 	bl	8003584 <HAL_LTDC_ReloadEventCallback>
}
 800366a:	e7b2      	b.n	80035d2 <HAL_LTDC_IRQHandler+0x4c>

0800366c <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 800366c:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8003670:	2b01      	cmp	r3, #1
 8003672:	d027      	beq.n	80036c4 <HAL_LTDC_ConfigLayer+0x58>
{   
 8003674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003678:	4694      	mov	ip, r2
 800367a:	460f      	mov	r7, r1
 800367c:	4606      	mov	r6, r0
  __HAL_LOCK(hltdc);
 800367e:	f04f 0801 	mov.w	r8, #1
 8003682:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003686:	2302      	movs	r3, #2
 8003688:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 800368c:	2434      	movs	r4, #52	; 0x34
 800368e:	fb04 0402 	mla	r4, r4, r2, r0
 8003692:	3438      	adds	r4, #56	; 0x38
 8003694:	460d      	mov	r5, r1
 8003696:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003698:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800369a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800369c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800369e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036a2:	682b      	ldr	r3, [r5, #0]
 80036a4:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80036a6:	4662      	mov	r2, ip
 80036a8:	4639      	mov	r1, r7
 80036aa:	4630      	mov	r0, r6
 80036ac:	f7ff fe20 	bl	80032f0 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80036b0:	6833      	ldr	r3, [r6, #0]
 80036b2:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 80036b6:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80036ba:	2000      	movs	r0, #0
 80036bc:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 80036c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 80036c4:	2002      	movs	r0, #2
}
 80036c6:	4770      	bx	lr

080036c8 <HAL_LTDC_GetState>:
  return hltdc->State;
 80036c8:	f890 00a1 	ldrb.w	r0, [r0, #161]	; 0xa1
}
 80036cc:	4770      	bx	lr
	...

080036d0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80036d0:	b510      	push	{r4, lr}
 80036d2:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80036d4:	4b1b      	ldr	r3, [pc, #108]	; (8003744 <HAL_PWREx_EnableOverDrive+0x74>)
 80036d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80036dc:	641a      	str	r2, [r3, #64]	; 0x40
 80036de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e4:	9301      	str	r3, [sp, #4]
 80036e6:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80036e8:	4a17      	ldr	r2, [pc, #92]	; (8003748 <HAL_PWREx_EnableOverDrive+0x78>)
 80036ea:	6813      	ldr	r3, [r2, #0]
 80036ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036f0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036f2:	f7fe fb59 	bl	8001da8 <HAL_GetTick>
 80036f6:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036f8:	4b13      	ldr	r3, [pc, #76]	; (8003748 <HAL_PWREx_EnableOverDrive+0x78>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003700:	d108      	bne.n	8003714 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003702:	f7fe fb51 	bl	8001da8 <HAL_GetTick>
 8003706:	1b00      	subs	r0, r0, r4
 8003708:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800370c:	d9f4      	bls.n	80036f8 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 800370e:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8003710:	b002      	add	sp, #8
 8003712:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003714:	4a0c      	ldr	r2, [pc, #48]	; (8003748 <HAL_PWREx_EnableOverDrive+0x78>)
 8003716:	6813      	ldr	r3, [r2, #0]
 8003718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800371c:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800371e:	f7fe fb43 	bl	8001da8 <HAL_GetTick>
 8003722:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003724:	4b08      	ldr	r3, [pc, #32]	; (8003748 <HAL_PWREx_EnableOverDrive+0x78>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800372c:	d107      	bne.n	800373e <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800372e:	f7fe fb3b 	bl	8001da8 <HAL_GetTick>
 8003732:	1b00      	subs	r0, r0, r4
 8003734:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003738:	d9f4      	bls.n	8003724 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 800373a:	2003      	movs	r0, #3
 800373c:	e7e8      	b.n	8003710 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 800373e:	2000      	movs	r0, #0
 8003740:	e7e6      	b.n	8003710 <HAL_PWREx_EnableOverDrive+0x40>
 8003742:	bf00      	nop
 8003744:	40023800 	.word	0x40023800
 8003748:	40007000 	.word	0x40007000

0800374c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800374c:	2800      	cmp	r0, #0
 800374e:	f000 81db 	beq.w	8003b08 <HAL_RCC_OscConfig+0x3bc>
{
 8003752:	b570      	push	{r4, r5, r6, lr}
 8003754:	b082      	sub	sp, #8
 8003756:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003758:	6803      	ldr	r3, [r0, #0]
 800375a:	f013 0f01 	tst.w	r3, #1
 800375e:	d029      	beq.n	80037b4 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003760:	4ba2      	ldr	r3, [pc, #648]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 030c 	and.w	r3, r3, #12
 8003768:	2b04      	cmp	r3, #4
 800376a:	d01a      	beq.n	80037a2 <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800376c:	4b9f      	ldr	r3, [pc, #636]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 030c 	and.w	r3, r3, #12
 8003774:	2b08      	cmp	r3, #8
 8003776:	d00f      	beq.n	8003798 <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003778:	6863      	ldr	r3, [r4, #4]
 800377a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800377e:	d040      	beq.n	8003802 <HAL_RCC_OscConfig+0xb6>
 8003780:	2b00      	cmp	r3, #0
 8003782:	d154      	bne.n	800382e <HAL_RCC_OscConfig+0xe2>
 8003784:	4b99      	ldr	r3, [pc, #612]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	e039      	b.n	800380c <HAL_RCC_OscConfig+0xc0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003798:	4b94      	ldr	r3, [pc, #592]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80037a0:	d0ea      	beq.n	8003778 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037a2:	4b92      	ldr	r3, [pc, #584]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80037aa:	d003      	beq.n	80037b4 <HAL_RCC_OscConfig+0x68>
 80037ac:	6863      	ldr	r3, [r4, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 81ac 	beq.w	8003b0c <HAL_RCC_OscConfig+0x3c0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037b4:	6823      	ldr	r3, [r4, #0]
 80037b6:	f013 0f02 	tst.w	r3, #2
 80037ba:	d075      	beq.n	80038a8 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037bc:	4b8b      	ldr	r3, [pc, #556]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f013 0f0c 	tst.w	r3, #12
 80037c4:	d05e      	beq.n	8003884 <HAL_RCC_OscConfig+0x138>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037c6:	4b89      	ldr	r3, [pc, #548]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 030c 	and.w	r3, r3, #12
 80037ce:	2b08      	cmp	r3, #8
 80037d0:	d053      	beq.n	800387a <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037d2:	68e3      	ldr	r3, [r4, #12]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f000 808a 	beq.w	80038ee <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037da:	4a84      	ldr	r2, [pc, #528]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80037dc:	6813      	ldr	r3, [r2, #0]
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e4:	f7fe fae0 	bl	8001da8 <HAL_GetTick>
 80037e8:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ea:	4b80      	ldr	r3, [pc, #512]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f013 0f02 	tst.w	r3, #2
 80037f2:	d173      	bne.n	80038dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037f4:	f7fe fad8 	bl	8001da8 <HAL_GetTick>
 80037f8:	1b40      	subs	r0, r0, r5
 80037fa:	2802      	cmp	r0, #2
 80037fc:	d9f5      	bls.n	80037ea <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 80037fe:	2003      	movs	r0, #3
 8003800:	e187      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003802:	4a7a      	ldr	r2, [pc, #488]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003804:	6813      	ldr	r3, [r2, #0]
 8003806:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800380a:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800380c:	6863      	ldr	r3, [r4, #4]
 800380e:	b32b      	cbz	r3, 800385c <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8003810:	f7fe faca 	bl	8001da8 <HAL_GetTick>
 8003814:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003816:	4b75      	ldr	r3, [pc, #468]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800381e:	d1c9      	bne.n	80037b4 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003820:	f7fe fac2 	bl	8001da8 <HAL_GetTick>
 8003824:	1b40      	subs	r0, r0, r5
 8003826:	2864      	cmp	r0, #100	; 0x64
 8003828:	d9f5      	bls.n	8003816 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 800382a:	2003      	movs	r0, #3
 800382c:	e171      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800382e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003832:	d009      	beq.n	8003848 <HAL_RCC_OscConfig+0xfc>
 8003834:	4b6d      	ldr	r3, [pc, #436]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	e7e1      	b.n	800380c <HAL_RCC_OscConfig+0xc0>
 8003848:	4b68      	ldr	r3, [pc, #416]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	e7d7      	b.n	800380c <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 800385c:	f7fe faa4 	bl	8001da8 <HAL_GetTick>
 8003860:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003862:	4b62      	ldr	r3, [pc, #392]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800386a:	d0a3      	beq.n	80037b4 <HAL_RCC_OscConfig+0x68>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800386c:	f7fe fa9c 	bl	8001da8 <HAL_GetTick>
 8003870:	1b40      	subs	r0, r0, r5
 8003872:	2864      	cmp	r0, #100	; 0x64
 8003874:	d9f5      	bls.n	8003862 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8003876:	2003      	movs	r0, #3
 8003878:	e14b      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800387a:	4b5c      	ldr	r3, [pc, #368]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003882:	d1a6      	bne.n	80037d2 <HAL_RCC_OscConfig+0x86>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003884:	4b59      	ldr	r3, [pc, #356]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f013 0f02 	tst.w	r3, #2
 800388c:	d004      	beq.n	8003898 <HAL_RCC_OscConfig+0x14c>
 800388e:	68e3      	ldr	r3, [r4, #12]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d001      	beq.n	8003898 <HAL_RCC_OscConfig+0x14c>
        return HAL_ERROR;
 8003894:	2001      	movs	r0, #1
 8003896:	e13c      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003898:	4a54      	ldr	r2, [pc, #336]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 800389a:	6813      	ldr	r3, [r2, #0]
 800389c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80038a0:	6921      	ldr	r1, [r4, #16]
 80038a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80038a6:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038a8:	6823      	ldr	r3, [r4, #0]
 80038aa:	f013 0f08 	tst.w	r3, #8
 80038ae:	d046      	beq.n	800393e <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038b0:	6963      	ldr	r3, [r4, #20]
 80038b2:	b383      	cbz	r3, 8003916 <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038b4:	4a4d      	ldr	r2, [pc, #308]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80038b6:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80038b8:	f043 0301 	orr.w	r3, r3, #1
 80038bc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038be:	f7fe fa73 	bl	8001da8 <HAL_GetTick>
 80038c2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c4:	4b49      	ldr	r3, [pc, #292]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80038c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038c8:	f013 0f02 	tst.w	r3, #2
 80038cc:	d137      	bne.n	800393e <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038ce:	f7fe fa6b 	bl	8001da8 <HAL_GetTick>
 80038d2:	1b40      	subs	r0, r0, r5
 80038d4:	2802      	cmp	r0, #2
 80038d6:	d9f5      	bls.n	80038c4 <HAL_RCC_OscConfig+0x178>
        {
          return HAL_TIMEOUT;
 80038d8:	2003      	movs	r0, #3
 80038da:	e11a      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038dc:	4a43      	ldr	r2, [pc, #268]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80038de:	6813      	ldr	r3, [r2, #0]
 80038e0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80038e4:	6921      	ldr	r1, [r4, #16]
 80038e6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80038ea:	6013      	str	r3, [r2, #0]
 80038ec:	e7dc      	b.n	80038a8 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 80038ee:	4a3f      	ldr	r2, [pc, #252]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80038f0:	6813      	ldr	r3, [r2, #0]
 80038f2:	f023 0301 	bic.w	r3, r3, #1
 80038f6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80038f8:	f7fe fa56 	bl	8001da8 <HAL_GetTick>
 80038fc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038fe:	4b3b      	ldr	r3, [pc, #236]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f013 0f02 	tst.w	r3, #2
 8003906:	d0cf      	beq.n	80038a8 <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003908:	f7fe fa4e 	bl	8001da8 <HAL_GetTick>
 800390c:	1b40      	subs	r0, r0, r5
 800390e:	2802      	cmp	r0, #2
 8003910:	d9f5      	bls.n	80038fe <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8003912:	2003      	movs	r0, #3
 8003914:	e0fd      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003916:	4a35      	ldr	r2, [pc, #212]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003918:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800391a:	f023 0301 	bic.w	r3, r3, #1
 800391e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003920:	f7fe fa42 	bl	8001da8 <HAL_GetTick>
 8003924:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003926:	4b31      	ldr	r3, [pc, #196]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003928:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800392a:	f013 0f02 	tst.w	r3, #2
 800392e:	d006      	beq.n	800393e <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003930:	f7fe fa3a 	bl	8001da8 <HAL_GetTick>
 8003934:	1b40      	subs	r0, r0, r5
 8003936:	2802      	cmp	r0, #2
 8003938:	d9f5      	bls.n	8003926 <HAL_RCC_OscConfig+0x1da>
        {
          return HAL_TIMEOUT;
 800393a:	2003      	movs	r0, #3
 800393c:	e0e9      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	f013 0f04 	tst.w	r3, #4
 8003944:	d07e      	beq.n	8003a44 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003946:	4b29      	ldr	r3, [pc, #164]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800394e:	d11e      	bne.n	800398e <HAL_RCC_OscConfig+0x242>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003950:	4b26      	ldr	r3, [pc, #152]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 8003952:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003954:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003958:	641a      	str	r2, [r3, #64]	; 0x40
 800395a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003960:	9301      	str	r3, [sp, #4]
 8003962:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003964:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003966:	4b22      	ldr	r3, [pc, #136]	; (80039f0 <HAL_RCC_OscConfig+0x2a4>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800396e:	d010      	beq.n	8003992 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003970:	68a3      	ldr	r3, [r4, #8]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d021      	beq.n	80039ba <HAL_RCC_OscConfig+0x26e>
 8003976:	2b00      	cmp	r3, #0
 8003978:	d13c      	bne.n	80039f4 <HAL_RCC_OscConfig+0x2a8>
 800397a:	4b1c      	ldr	r3, [pc, #112]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 800397c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800397e:	f022 0201 	bic.w	r2, r2, #1
 8003982:	671a      	str	r2, [r3, #112]	; 0x70
 8003984:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003986:	f022 0204 	bic.w	r2, r2, #4
 800398a:	671a      	str	r2, [r3, #112]	; 0x70
 800398c:	e01a      	b.n	80039c4 <HAL_RCC_OscConfig+0x278>
  FlagStatus pwrclkchanged = RESET;
 800398e:	2500      	movs	r5, #0
 8003990:	e7e9      	b.n	8003966 <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 8003992:	4a17      	ldr	r2, [pc, #92]	; (80039f0 <HAL_RCC_OscConfig+0x2a4>)
 8003994:	6813      	ldr	r3, [r2, #0]
 8003996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800399a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800399c:	f7fe fa04 	bl	8001da8 <HAL_GetTick>
 80039a0:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039a2:	4b13      	ldr	r3, [pc, #76]	; (80039f0 <HAL_RCC_OscConfig+0x2a4>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80039aa:	d1e1      	bne.n	8003970 <HAL_RCC_OscConfig+0x224>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80039ac:	f7fe f9fc 	bl	8001da8 <HAL_GetTick>
 80039b0:	1b80      	subs	r0, r0, r6
 80039b2:	2864      	cmp	r0, #100	; 0x64
 80039b4:	d9f5      	bls.n	80039a2 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 80039b6:	2003      	movs	r0, #3
 80039b8:	e0ab      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ba:	4a0c      	ldr	r2, [pc, #48]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80039bc:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039c4:	68a3      	ldr	r3, [r4, #8]
 80039c6:	b35b      	cbz	r3, 8003a20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c8:	f7fe f9ee 	bl	8001da8 <HAL_GetTick>
 80039cc:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ce:	4b07      	ldr	r3, [pc, #28]	; (80039ec <HAL_RCC_OscConfig+0x2a0>)
 80039d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039d2:	f013 0f02 	tst.w	r3, #2
 80039d6:	d134      	bne.n	8003a42 <HAL_RCC_OscConfig+0x2f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039d8:	f7fe f9e6 	bl	8001da8 <HAL_GetTick>
 80039dc:	1b80      	subs	r0, r0, r6
 80039de:	f241 3388 	movw	r3, #5000	; 0x1388
 80039e2:	4298      	cmp	r0, r3
 80039e4:	d9f3      	bls.n	80039ce <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 80039e6:	2003      	movs	r0, #3
 80039e8:	e093      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
 80039ea:	bf00      	nop
 80039ec:	40023800 	.word	0x40023800
 80039f0:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039f4:	2b05      	cmp	r3, #5
 80039f6:	d009      	beq.n	8003a0c <HAL_RCC_OscConfig+0x2c0>
 80039f8:	4b48      	ldr	r3, [pc, #288]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 80039fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80039fc:	f022 0201 	bic.w	r2, r2, #1
 8003a00:	671a      	str	r2, [r3, #112]	; 0x70
 8003a02:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a04:	f022 0204 	bic.w	r2, r2, #4
 8003a08:	671a      	str	r2, [r3, #112]	; 0x70
 8003a0a:	e7db      	b.n	80039c4 <HAL_RCC_OscConfig+0x278>
 8003a0c:	4b43      	ldr	r3, [pc, #268]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003a0e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a10:	f042 0204 	orr.w	r2, r2, #4
 8003a14:	671a      	str	r2, [r3, #112]	; 0x70
 8003a16:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a18:	f042 0201 	orr.w	r2, r2, #1
 8003a1c:	671a      	str	r2, [r3, #112]	; 0x70
 8003a1e:	e7d1      	b.n	80039c4 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a20:	f7fe f9c2 	bl	8001da8 <HAL_GetTick>
 8003a24:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a26:	4b3d      	ldr	r3, [pc, #244]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a2a:	f013 0f02 	tst.w	r3, #2
 8003a2e:	d008      	beq.n	8003a42 <HAL_RCC_OscConfig+0x2f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a30:	f7fe f9ba 	bl	8001da8 <HAL_GetTick>
 8003a34:	1b80      	subs	r0, r0, r6
 8003a36:	f241 3388 	movw	r3, #5000	; 0x1388
 8003a3a:	4298      	cmp	r0, r3
 8003a3c:	d9f3      	bls.n	8003a26 <HAL_RCC_OscConfig+0x2da>
        {
          return HAL_TIMEOUT;
 8003a3e:	2003      	movs	r0, #3
 8003a40:	e067      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a42:	b9f5      	cbnz	r5, 8003a82 <HAL_RCC_OscConfig+0x336>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a44:	69a3      	ldr	r3, [r4, #24]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d062      	beq.n	8003b10 <HAL_RCC_OscConfig+0x3c4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a4a:	4a34      	ldr	r2, [pc, #208]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003a4c:	6892      	ldr	r2, [r2, #8]
 8003a4e:	f002 020c 	and.w	r2, r2, #12
 8003a52:	2a08      	cmp	r2, #8
 8003a54:	d05f      	beq.n	8003b16 <HAL_RCC_OscConfig+0x3ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d019      	beq.n	8003a8e <HAL_RCC_OscConfig+0x342>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a5a:	4a30      	ldr	r2, [pc, #192]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003a5c:	6813      	ldr	r3, [r2, #0]
 8003a5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a64:	f7fe f9a0 	bl	8001da8 <HAL_GetTick>
 8003a68:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6a:	4b2c      	ldr	r3, [pc, #176]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003a72:	d047      	beq.n	8003b04 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a74:	f7fe f998 	bl	8001da8 <HAL_GetTick>
 8003a78:	1b00      	subs	r0, r0, r4
 8003a7a:	2802      	cmp	r0, #2
 8003a7c:	d9f5      	bls.n	8003a6a <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8003a7e:	2003      	movs	r0, #3
 8003a80:	e047      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a82:	4a26      	ldr	r2, [pc, #152]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003a84:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003a86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a8a:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8c:	e7da      	b.n	8003a44 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 8003a8e:	4a23      	ldr	r2, [pc, #140]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003a90:	6813      	ldr	r3, [r2, #0]
 8003a92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a96:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003a98:	f7fe f986 	bl	8001da8 <HAL_GetTick>
 8003a9c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9e:	4b1f      	ldr	r3, [pc, #124]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003aa6:	d006      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x36a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aa8:	f7fe f97e 	bl	8001da8 <HAL_GetTick>
 8003aac:	1b40      	subs	r0, r0, r5
 8003aae:	2802      	cmp	r0, #2
 8003ab0:	d9f5      	bls.n	8003a9e <HAL_RCC_OscConfig+0x352>
            return HAL_TIMEOUT;
 8003ab2:	2003      	movs	r0, #3
 8003ab4:	e02d      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ab6:	69e3      	ldr	r3, [r4, #28]
 8003ab8:	6a22      	ldr	r2, [r4, #32]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003abe:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003ac2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003ac4:	0852      	lsrs	r2, r2, #1
 8003ac6:	3a01      	subs	r2, #1
 8003ac8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003acc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003ace:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003ad2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003ad6:	4a11      	ldr	r2, [pc, #68]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003ad8:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8003ada:	6813      	ldr	r3, [r2, #0]
 8003adc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ae0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003ae2:	f7fe f961 	bl	8001da8 <HAL_GetTick>
 8003ae6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ae8:	4b0c      	ldr	r3, [pc, #48]	; (8003b1c <HAL_RCC_OscConfig+0x3d0>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003af0:	d106      	bne.n	8003b00 <HAL_RCC_OscConfig+0x3b4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003af2:	f7fe f959 	bl	8001da8 <HAL_GetTick>
 8003af6:	1b00      	subs	r0, r0, r4
 8003af8:	2802      	cmp	r0, #2
 8003afa:	d9f5      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 8003afc:	2003      	movs	r0, #3
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8003b00:	2000      	movs	r0, #0
 8003b02:	e006      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
 8003b04:	2000      	movs	r0, #0
 8003b06:	e004      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
    return HAL_ERROR;
 8003b08:	2001      	movs	r0, #1
}
 8003b0a:	4770      	bx	lr
        return HAL_ERROR;
 8003b0c:	2001      	movs	r0, #1
 8003b0e:	e000      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
  return HAL_OK;
 8003b10:	2000      	movs	r0, #0
}
 8003b12:	b002      	add	sp, #8
 8003b14:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003b16:	2001      	movs	r0, #1
 8003b18:	e7fb      	b.n	8003b12 <HAL_RCC_OscConfig+0x3c6>
 8003b1a:	bf00      	nop
 8003b1c:	40023800 	.word	0x40023800

08003b20 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b20:	4b26      	ldr	r3, [pc, #152]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 030c 	and.w	r3, r3, #12
 8003b28:	2b04      	cmp	r3, #4
 8003b2a:	d044      	beq.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x96>
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	d001      	beq.n	8003b34 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b30:	4823      	ldr	r0, [pc, #140]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b32:	4770      	bx	lr
{
 8003b34:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b38:	4b20      	ldr	r3, [pc, #128]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b3a:	685a      	ldr	r2, [r3, #4]
 8003b3c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003b46:	d013      	beq.n	8003b70 <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b48:	4b1c      	ldr	r3, [pc, #112]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b4a:	6859      	ldr	r1, [r3, #4]
 8003b4c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003b50:	2300      	movs	r3, #0
 8003b52:	481c      	ldr	r0, [pc, #112]	; (8003bc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b54:	fba1 0100 	umull	r0, r1, r1, r0
 8003b58:	f7fd f8b6 	bl	8000cc8 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8003b5c:	4b17      	ldr	r3, [pc, #92]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003b64:	3301      	adds	r3, #1
 8003b66:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8003b68:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003b6c:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b70:	4b12      	ldr	r3, [pc, #72]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8003b78:	461e      	mov	r6, r3
 8003b7a:	2700      	movs	r7, #0
 8003b7c:	015c      	lsls	r4, r3, #5
 8003b7e:	2500      	movs	r5, #0
 8003b80:	1ae4      	subs	r4, r4, r3
 8003b82:	eb65 0507 	sbc.w	r5, r5, r7
 8003b86:	01a9      	lsls	r1, r5, #6
 8003b88:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8003b8c:	01a0      	lsls	r0, r4, #6
 8003b8e:	1b00      	subs	r0, r0, r4
 8003b90:	eb61 0105 	sbc.w	r1, r1, r5
 8003b94:	00cb      	lsls	r3, r1, #3
 8003b96:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003b9a:	00c4      	lsls	r4, r0, #3
 8003b9c:	19a0      	adds	r0, r4, r6
 8003b9e:	eb43 0107 	adc.w	r1, r3, r7
 8003ba2:	028b      	lsls	r3, r1, #10
 8003ba4:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8003ba8:	0284      	lsls	r4, r0, #10
 8003baa:	4620      	mov	r0, r4
 8003bac:	4619      	mov	r1, r3
 8003bae:	2300      	movs	r3, #0
 8003bb0:	f7fd f88a 	bl	8000cc8 <__aeabi_uldivmod>
 8003bb4:	e7d2      	b.n	8003b5c <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 8003bb6:	4803      	ldr	r0, [pc, #12]	; (8003bc4 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	00f42400 	.word	0x00f42400
 8003bc4:	017d7840 	.word	0x017d7840

08003bc8 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003bc8:	2800      	cmp	r0, #0
 8003bca:	f000 80a2 	beq.w	8003d12 <HAL_RCC_ClockConfig+0x14a>
{
 8003bce:	b570      	push	{r4, r5, r6, lr}
 8003bd0:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bd2:	4b52      	ldr	r3, [pc, #328]	; (8003d1c <HAL_RCC_ClockConfig+0x154>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 030f 	and.w	r3, r3, #15
 8003bda:	428b      	cmp	r3, r1
 8003bdc:	d20c      	bcs.n	8003bf8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bde:	4a4f      	ldr	r2, [pc, #316]	; (8003d1c <HAL_RCC_ClockConfig+0x154>)
 8003be0:	6813      	ldr	r3, [r2, #0]
 8003be2:	f023 030f 	bic.w	r3, r3, #15
 8003be6:	430b      	orrs	r3, r1
 8003be8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bea:	6813      	ldr	r3, [r2, #0]
 8003bec:	f003 030f 	and.w	r3, r3, #15
 8003bf0:	428b      	cmp	r3, r1
 8003bf2:	d001      	beq.n	8003bf8 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8003bf4:	2001      	movs	r0, #1
}
 8003bf6:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf8:	6823      	ldr	r3, [r4, #0]
 8003bfa:	f013 0f02 	tst.w	r3, #2
 8003bfe:	d017      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x68>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c00:	f013 0f04 	tst.w	r3, #4
 8003c04:	d004      	beq.n	8003c10 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c06:	4a46      	ldr	r2, [pc, #280]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003c08:	6893      	ldr	r3, [r2, #8]
 8003c0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c0e:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c10:	6823      	ldr	r3, [r4, #0]
 8003c12:	f013 0f08 	tst.w	r3, #8
 8003c16:	d004      	beq.n	8003c22 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c18:	4a41      	ldr	r2, [pc, #260]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003c1a:	6893      	ldr	r3, [r2, #8]
 8003c1c:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c20:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c22:	4a3f      	ldr	r2, [pc, #252]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003c24:	6893      	ldr	r3, [r2, #8]
 8003c26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c2a:	68a0      	ldr	r0, [r4, #8]
 8003c2c:	4303      	orrs	r3, r0
 8003c2e:	6093      	str	r3, [r2, #8]
 8003c30:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c32:	6823      	ldr	r3, [r4, #0]
 8003c34:	f013 0f01 	tst.w	r3, #1
 8003c38:	d031      	beq.n	8003c9e <HAL_RCC_ClockConfig+0xd6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c3a:	6863      	ldr	r3, [r4, #4]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d020      	beq.n	8003c82 <HAL_RCC_ClockConfig+0xba>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d025      	beq.n	8003c90 <HAL_RCC_ClockConfig+0xc8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c44:	4a36      	ldr	r2, [pc, #216]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003c46:	6812      	ldr	r2, [r2, #0]
 8003c48:	f012 0f02 	tst.w	r2, #2
 8003c4c:	d063      	beq.n	8003d16 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c4e:	4934      	ldr	r1, [pc, #208]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003c50:	688a      	ldr	r2, [r1, #8]
 8003c52:	f022 0203 	bic.w	r2, r2, #3
 8003c56:	4313      	orrs	r3, r2
 8003c58:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003c5a:	f7fe f8a5 	bl	8001da8 <HAL_GetTick>
 8003c5e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c60:	4b2f      	ldr	r3, [pc, #188]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f003 030c 	and.w	r3, r3, #12
 8003c68:	6862      	ldr	r2, [r4, #4]
 8003c6a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003c6e:	d016      	beq.n	8003c9e <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c70:	f7fe f89a 	bl	8001da8 <HAL_GetTick>
 8003c74:	1b80      	subs	r0, r0, r6
 8003c76:	f241 3388 	movw	r3, #5000	; 0x1388
 8003c7a:	4298      	cmp	r0, r3
 8003c7c:	d9f0      	bls.n	8003c60 <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 8003c7e:	2003      	movs	r0, #3
 8003c80:	e7b9      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	4a27      	ldr	r2, [pc, #156]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8003c8a:	d1e0      	bne.n	8003c4e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8003c8c:	2001      	movs	r0, #1
 8003c8e:	e7b2      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c90:	4a23      	ldr	r2, [pc, #140]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003c92:	6812      	ldr	r2, [r2, #0]
 8003c94:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003c98:	d1d9      	bne.n	8003c4e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8003c9a:	2001      	movs	r0, #1
 8003c9c:	e7ab      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x2e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c9e:	4b1f      	ldr	r3, [pc, #124]	; (8003d1c <HAL_RCC_ClockConfig+0x154>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 030f 	and.w	r3, r3, #15
 8003ca6:	42ab      	cmp	r3, r5
 8003ca8:	d90c      	bls.n	8003cc4 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003caa:	4a1c      	ldr	r2, [pc, #112]	; (8003d1c <HAL_RCC_ClockConfig+0x154>)
 8003cac:	6813      	ldr	r3, [r2, #0]
 8003cae:	f023 030f 	bic.w	r3, r3, #15
 8003cb2:	432b      	orrs	r3, r5
 8003cb4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cb6:	6813      	ldr	r3, [r2, #0]
 8003cb8:	f003 030f 	and.w	r3, r3, #15
 8003cbc:	42ab      	cmp	r3, r5
 8003cbe:	d001      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0xfc>
      return HAL_ERROR;
 8003cc0:	2001      	movs	r0, #1
 8003cc2:	e798      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cc4:	6823      	ldr	r3, [r4, #0]
 8003cc6:	f013 0f04 	tst.w	r3, #4
 8003cca:	d006      	beq.n	8003cda <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ccc:	4a14      	ldr	r2, [pc, #80]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003cce:	6893      	ldr	r3, [r2, #8]
 8003cd0:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003cd4:	68e1      	ldr	r1, [r4, #12]
 8003cd6:	430b      	orrs	r3, r1
 8003cd8:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	f013 0f08 	tst.w	r3, #8
 8003ce0:	d007      	beq.n	8003cf2 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ce2:	4a0f      	ldr	r2, [pc, #60]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003ce4:	6893      	ldr	r3, [r2, #8]
 8003ce6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003cea:	6921      	ldr	r1, [r4, #16]
 8003cec:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003cf0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003cf2:	f7ff ff15 	bl	8003b20 <HAL_RCC_GetSysClockFreq>
 8003cf6:	4b0a      	ldr	r3, [pc, #40]	; (8003d20 <HAL_RCC_ClockConfig+0x158>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003cfe:	4a09      	ldr	r2, [pc, #36]	; (8003d24 <HAL_RCC_ClockConfig+0x15c>)
 8003d00:	5cd3      	ldrb	r3, [r2, r3]
 8003d02:	40d8      	lsrs	r0, r3
 8003d04:	4b08      	ldr	r3, [pc, #32]	; (8003d28 <HAL_RCC_ClockConfig+0x160>)
 8003d06:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003d08:	2000      	movs	r0, #0
 8003d0a:	f7fe f809 	bl	8001d20 <HAL_InitTick>
  return HAL_OK;
 8003d0e:	2000      	movs	r0, #0
 8003d10:	e771      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003d12:	2001      	movs	r0, #1
}
 8003d14:	4770      	bx	lr
        return HAL_ERROR;
 8003d16:	2001      	movs	r0, #1
 8003d18:	e76d      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x2e>
 8003d1a:	bf00      	nop
 8003d1c:	40023c00 	.word	0x40023c00
 8003d20:	40023800 	.word	0x40023800
 8003d24:	0800db98 	.word	0x0800db98
 8003d28:	20000054 	.word	0x20000054

08003d2c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003d2c:	4b01      	ldr	r3, [pc, #4]	; (8003d34 <HAL_RCC_GetHCLKFreq+0x8>)
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000054 	.word	0x20000054

08003d38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d38:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d3a:	f7ff fff7 	bl	8003d2c <HAL_RCC_GetHCLKFreq>
 8003d3e:	4b04      	ldr	r3, [pc, #16]	; (8003d50 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003d46:	4a03      	ldr	r2, [pc, #12]	; (8003d54 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003d48:	5cd3      	ldrb	r3, [r2, r3]
}
 8003d4a:	40d8      	lsrs	r0, r3
 8003d4c:	bd08      	pop	{r3, pc}
 8003d4e:	bf00      	nop
 8003d50:	40023800 	.word	0x40023800
 8003d54:	0800dba8 	.word	0x0800dba8

08003d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d58:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d5a:	f7ff ffe7 	bl	8003d2c <HAL_RCC_GetHCLKFreq>
 8003d5e:	4b04      	ldr	r3, [pc, #16]	; (8003d70 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003d66:	4a03      	ldr	r2, [pc, #12]	; (8003d74 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003d68:	5cd3      	ldrb	r3, [r2, r3]
}
 8003d6a:	40d8      	lsrs	r0, r3
 8003d6c:	bd08      	pop	{r3, pc}
 8003d6e:	bf00      	nop
 8003d70:	40023800 	.word	0x40023800
 8003d74:	0800dba8 	.word	0x0800dba8

08003d78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003d7e:	6803      	ldr	r3, [r0, #0]
 8003d80:	f013 0f01 	tst.w	r3, #1
 8003d84:	d00c      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d86:	4baf      	ldr	r3, [pc, #700]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003d88:	689a      	ldr	r2, [r3, #8]
 8003d8a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8003d8e:	609a      	str	r2, [r3, #8]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003d94:	430a      	orrs	r2, r1
 8003d96:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003d98:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d9a:	b1c3      	cbz	r3, 8003dce <HAL_RCCEx_PeriphCLKConfig+0x56>
  uint32_t plli2sused = 0;
 8003d9c:	2600      	movs	r6, #0
 8003d9e:	e000      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8003da0:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003da2:	6823      	ldr	r3, [r4, #0]
 8003da4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003da8:	d015      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003daa:	4aa6      	ldr	r2, [pc, #664]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003dac:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003db0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003db4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003db6:	430b      	orrs	r3, r1
 8003db8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003dbc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003dbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dc2:	d006      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 811b 	beq.w	8004000 <HAL_RCCEx_PeriphCLKConfig+0x288>
  uint32_t pllsaiused = 0;
 8003dca:	2500      	movs	r5, #0
 8003dcc:	e004      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 8003dce:	2601      	movs	r6, #1
 8003dd0:	e7e7      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 8003dd2:	2601      	movs	r6, #1
 8003dd4:	e7f6      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  uint32_t pllsaiused = 0;
 8003dd6:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003dd8:	6823      	ldr	r3, [r4, #0]
 8003dda:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003dde:	d00f      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003de0:	4a98      	ldr	r2, [pc, #608]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003de2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003de6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003dea:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003dec:	430b      	orrs	r3, r1
 8003dee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003df2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003df4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003df8:	f000 8104 	beq.w	8004004 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003dfc:	b903      	cbnz	r3, 8003e00 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      pllsaiused = 1;
 8003dfe:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e00:	6823      	ldr	r3, [r4, #0]
 8003e02:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003e06:	d000      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
      plli2sused = 1;
 8003e08:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e0a:	f013 0f20 	tst.w	r3, #32
 8003e0e:	f040 80fb 	bne.w	8004008 <HAL_RCCEx_PeriphCLKConfig+0x290>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003e12:	6823      	ldr	r3, [r4, #0]
 8003e14:	f013 0f10 	tst.w	r3, #16
 8003e18:	d00c      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003e1a:	4b8a      	ldr	r3, [pc, #552]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003e1c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003e20:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003e24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003e28:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003e2c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e34:	6823      	ldr	r3, [r4, #0]
 8003e36:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003e3a:	d008      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e3c:	4a81      	ldr	r2, [pc, #516]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003e3e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003e42:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003e46:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003e54:	d008      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e56:	4a7b      	ldr	r2, [pc, #492]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003e58:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003e5c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003e60:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003e62:	430b      	orrs	r3, r1
 8003e64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003e6e:	d008      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e70:	4a74      	ldr	r2, [pc, #464]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003e72:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003e76:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003e7a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003e88:	d008      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003e8a:	4a6e      	ldr	r2, [pc, #440]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003e8c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003e90:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003e94:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8003e96:	430b      	orrs	r3, r1
 8003e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e9c:	6823      	ldr	r3, [r4, #0]
 8003e9e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003ea2:	d008      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ea4:	4a67      	ldr	r2, [pc, #412]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003ea6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003eaa:	f023 0303 	bic.w	r3, r3, #3
 8003eae:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003eb0:	430b      	orrs	r3, r1
 8003eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003eb6:	6823      	ldr	r3, [r4, #0]
 8003eb8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003ebc:	d008      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ebe:	4a61      	ldr	r2, [pc, #388]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003ec0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003ec4:	f023 030c 	bic.w	r3, r3, #12
 8003ec8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003eca:	430b      	orrs	r3, r1
 8003ecc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003ed6:	d008      	beq.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x172>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ed8:	4a5a      	ldr	r2, [pc, #360]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003eda:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003ede:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003ee2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8003ee4:	430b      	orrs	r3, r1
 8003ee6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003eea:	6823      	ldr	r3, [r4, #0]
 8003eec:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003ef0:	d008      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ef2:	4a54      	ldr	r2, [pc, #336]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003ef4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003ef8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003efc:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003efe:	430b      	orrs	r3, r1
 8003f00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003f0a:	d008      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f0c:	4a4d      	ldr	r2, [pc, #308]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003f0e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f16:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003f18:	430b      	orrs	r3, r1
 8003f1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003f1e:	6823      	ldr	r3, [r4, #0]
 8003f20:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003f24:	d008      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003f26:	4a47      	ldr	r2, [pc, #284]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003f28:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f2c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003f30:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003f32:	430b      	orrs	r3, r1
 8003f34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003f38:	6823      	ldr	r3, [r4, #0]
 8003f3a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003f3e:	d008      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003f40:	4a40      	ldr	r2, [pc, #256]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003f42:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f46:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f4a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003f4c:	430b      	orrs	r3, r1
 8003f4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8003f58:	d008      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003f5a:	4a3a      	ldr	r2, [pc, #232]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003f5c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f60:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003f64:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003f66:	430b      	orrs	r3, r1
 8003f68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003f6c:	6823      	ldr	r3, [r4, #0]
 8003f6e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003f72:	d008      	beq.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003f74:	4a33      	ldr	r2, [pc, #204]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003f76:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f7a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f7e:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8003f80:	430b      	orrs	r3, r1
 8003f82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003f86:	6823      	ldr	r3, [r4, #0]
 8003f88:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8003f8c:	d00d      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003f8e:	4a2d      	ldr	r2, [pc, #180]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003f90:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f94:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8003f98:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8003f9a:	430b      	orrs	r3, r1
 8003f9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003fa0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003fa2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fa6:	f000 8099 	beq.w	80040dc <HAL_RCCEx_PeriphCLKConfig+0x364>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003faa:	6823      	ldr	r3, [r4, #0]
 8003fac:	f013 0f08 	tst.w	r3, #8
 8003fb0:	d000      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    pllsaiused = 1;
 8003fb2:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fb4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003fb8:	d008      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fba:	4a22      	ldr	r2, [pc, #136]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003fbc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003fc0:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8003fc4:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8003fc6:	430b      	orrs	r3, r1
 8003fc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003fcc:	6823      	ldr	r3, [r4, #0]
 8003fce:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8003fd2:	d009      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003fd4:	4a1b      	ldr	r2, [pc, #108]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003fd6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003fda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fde:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003fe2:	430b      	orrs	r3, r1
 8003fe4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003fe8:	2e00      	cmp	r6, #0
 8003fea:	d179      	bne.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ff2:	d075      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ff4:	2d00      	cmp	r5, #0
 8003ff6:	f040 8106 	bne.w	8004206 <HAL_RCCEx_PeriphCLKConfig+0x48e>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003ffa:	2000      	movs	r0, #0
}
 8003ffc:	b003      	add	sp, #12
 8003ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pllsaiused = 1;
 8004000:	2501      	movs	r5, #1
 8004002:	e6e9      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 8004004:	2601      	movs	r6, #1
 8004006:	e6f9      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x84>
    __HAL_RCC_PWR_CLK_ENABLE();
 8004008:	4b0e      	ldr	r3, [pc, #56]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800400a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800400c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004010:	641a      	str	r2, [r3, #64]	; 0x40
 8004012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004018:	9301      	str	r3, [sp, #4]
 800401a:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800401c:	4a0a      	ldr	r2, [pc, #40]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800401e:	6813      	ldr	r3, [r2, #0]
 8004020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004024:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004026:	f7fd febf 	bl	8001da8 <HAL_GetTick>
 800402a:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800402c:	4b06      	ldr	r3, [pc, #24]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004034:	d10a      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004036:	f7fd feb7 	bl	8001da8 <HAL_GetTick>
 800403a:	1bc0      	subs	r0, r0, r7
 800403c:	2864      	cmp	r0, #100	; 0x64
 800403e:	d9f5      	bls.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        return HAL_TIMEOUT;
 8004040:	2003      	movs	r0, #3
 8004042:	e7db      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x284>
 8004044:	40023800 	.word	0x40023800
 8004048:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800404c:	4bb3      	ldr	r3, [pc, #716]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 800404e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004050:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004054:	d015      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8004056:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004058:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800405c:	429a      	cmp	r2, r3
 800405e:	d010      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x30a>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004060:	4bae      	ldr	r3, [pc, #696]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004062:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004064:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8004068:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800406a:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800406e:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004070:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8004072:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8004076:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8004078:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800407a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407c:	f013 0f01 	tst.w	r3, #1
 8004080:	d112      	bne.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x330>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004082:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004084:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004088:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800408c:	d01d      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x352>
 800408e:	4aa3      	ldr	r2, [pc, #652]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004090:	6893      	ldr	r3, [r2, #8]
 8004092:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004096:	6093      	str	r3, [r2, #8]
 8004098:	49a0      	ldr	r1, [pc, #640]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 800409a:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 800409c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800409e:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80040a2:	4313      	orrs	r3, r2
 80040a4:	670b      	str	r3, [r1, #112]	; 0x70
 80040a6:	e6b4      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 80040a8:	f7fd fe7e 	bl	8001da8 <HAL_GetTick>
 80040ac:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ae:	4b9b      	ldr	r3, [pc, #620]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80040b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b2:	f013 0f02 	tst.w	r3, #2
 80040b6:	d1e4      	bne.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x30a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040b8:	f7fd fe76 	bl	8001da8 <HAL_GetTick>
 80040bc:	1bc0      	subs	r0, r0, r7
 80040be:	f241 3388 	movw	r3, #5000	; 0x1388
 80040c2:	4298      	cmp	r0, r3
 80040c4:	d9f3      	bls.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x336>
            return HAL_TIMEOUT;
 80040c6:	2003      	movs	r0, #3
 80040c8:	e798      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040ca:	4894      	ldr	r0, [pc, #592]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80040cc:	6882      	ldr	r2, [r0, #8]
 80040ce:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80040d2:	4993      	ldr	r1, [pc, #588]	; (8004320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 80040d4:	4019      	ands	r1, r3
 80040d6:	430a      	orrs	r2, r1
 80040d8:	6082      	str	r2, [r0, #8]
 80040da:	e7dd      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x320>
      pllsaiused = 1;
 80040dc:	2501      	movs	r5, #1
 80040de:	e764      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x232>
    __HAL_RCC_PLLI2S_DISABLE();
 80040e0:	4a8e      	ldr	r2, [pc, #568]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80040e2:	6813      	ldr	r3, [r2, #0]
 80040e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80040e8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80040ea:	f7fd fe5d 	bl	8001da8 <HAL_GetTick>
 80040ee:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80040f0:	4b8a      	ldr	r3, [pc, #552]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80040f8:	d006      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80040fa:	f7fd fe55 	bl	8001da8 <HAL_GetTick>
 80040fe:	1b80      	subs	r0, r0, r6
 8004100:	2864      	cmp	r0, #100	; 0x64
 8004102:	d9f5      	bls.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x378>
        return HAL_TIMEOUT;
 8004104:	2003      	movs	r0, #3
 8004106:	e779      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x284>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004108:	6823      	ldr	r3, [r4, #0]
 800410a:	f013 0f01 	tst.w	r3, #1
 800410e:	d013      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8004110:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004112:	b98b      	cbnz	r3, 8004138 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004114:	4a81      	ldr	r2, [pc, #516]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004116:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800411a:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800411e:	6860      	ldr	r0, [r4, #4]
 8004120:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004124:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004128:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800412c:	430b      	orrs	r3, r1
 800412e:	68a1      	ldr	r1, [r4, #8]
 8004130:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8004134:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004138:	6823      	ldr	r3, [r4, #0]
 800413a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800413e:	d003      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8004140:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004142:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8004146:	d006      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004148:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800414c:	d01e      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x414>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800414e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004150:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004154:	d11a      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x414>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004156:	4a71      	ldr	r2, [pc, #452]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004158:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800415c:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004160:	6860      	ldr	r0, [r4, #4]
 8004162:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004166:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800416a:	68e0      	ldr	r0, [r4, #12]
 800416c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004170:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8004174:	430b      	orrs	r3, r1
 8004176:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800417a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800417e:	f023 031f 	bic.w	r3, r3, #31
 8004182:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004184:	3901      	subs	r1, #1
 8004186:	430b      	orrs	r3, r1
 8004188:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800418c:	6823      	ldr	r3, [r4, #0]
 800418e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8004192:	d011      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x440>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004194:	4a61      	ldr	r2, [pc, #388]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004196:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800419a:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800419e:	6866      	ldr	r6, [r4, #4]
 80041a0:	6923      	ldr	r3, [r4, #16]
 80041a2:	041b      	lsls	r3, r3, #16
 80041a4:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 80041a8:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 80041ac:	4303      	orrs	r3, r0
 80041ae:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 80041b2:	430b      	orrs	r3, r1
 80041b4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80041be:	d00d      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x464>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80041c0:	6862      	ldr	r2, [r4, #4]
 80041c2:	6923      	ldr	r3, [r4, #16]
 80041c4:	041b      	lsls	r3, r3, #16
 80041c6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80041ca:	68e2      	ldr	r2, [r4, #12]
 80041cc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80041d0:	68a2      	ldr	r2, [r4, #8]
 80041d2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80041d6:	4a51      	ldr	r2, [pc, #324]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80041d8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80041dc:	4a4f      	ldr	r2, [pc, #316]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80041de:	6813      	ldr	r3, [r2, #0]
 80041e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041e4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80041e6:	f7fd fddf 	bl	8001da8 <HAL_GetTick>
 80041ea:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80041ec:	4b4b      	ldr	r3, [pc, #300]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80041f4:	f47f aefe 	bne.w	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80041f8:	f7fd fdd6 	bl	8001da8 <HAL_GetTick>
 80041fc:	1b80      	subs	r0, r0, r6
 80041fe:	2864      	cmp	r0, #100	; 0x64
 8004200:	d9f4      	bls.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x474>
        return HAL_TIMEOUT;
 8004202:	2003      	movs	r0, #3
 8004204:	e6fa      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_PLLSAI_DISABLE();
 8004206:	4a45      	ldr	r2, [pc, #276]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004208:	6813      	ldr	r3, [r2, #0]
 800420a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800420e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004210:	f7fd fdca 	bl	8001da8 <HAL_GetTick>
 8004214:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004216:	4b41      	ldr	r3, [pc, #260]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800421e:	d006      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x4b6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004220:	f7fd fdc2 	bl	8001da8 <HAL_GetTick>
 8004224:	1b40      	subs	r0, r0, r5
 8004226:	2864      	cmp	r0, #100	; 0x64
 8004228:	d9f5      	bls.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x49e>
        return HAL_TIMEOUT;
 800422a:	2003      	movs	r0, #3
 800422c:	e6e6      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x284>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800422e:	6823      	ldr	r3, [r4, #0]
 8004230:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8004234:	d001      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8004236:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004238:	b122      	cbz	r2, 8004244 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 800423a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800423e:	d01d      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x504>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004240:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004242:	b9db      	cbnz	r3, 800427c <HAL_RCCEx_PeriphCLKConfig+0x504>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004244:	4a35      	ldr	r2, [pc, #212]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004246:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800424a:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800424e:	6960      	ldr	r0, [r4, #20]
 8004250:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004254:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004258:	69a0      	ldr	r0, [r4, #24]
 800425a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800425e:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8004262:	430b      	orrs	r3, r1
 8004264:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004268:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800426c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8004270:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004272:	3901      	subs	r1, #1
 8004274:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004278:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800427c:	6823      	ldr	r3, [r4, #0]
 800427e:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8004282:	d003      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004284:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8004286:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800428a:	d031      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800428c:	6823      	ldr	r3, [r4, #0]
 800428e:	f013 0f08 	tst.w	r3, #8
 8004292:	d019      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x550>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004294:	4a21      	ldr	r2, [pc, #132]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8004296:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800429a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800429e:	6960      	ldr	r0, [r4, #20]
 80042a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042a4:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80042a8:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 80042ac:	430b      	orrs	r3, r1
 80042ae:	69e1      	ldr	r1, [r4, #28]
 80042b0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80042b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80042b8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80042bc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80042c0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80042c2:	430b      	orrs	r3, r1
 80042c4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 80042c8:	4a14      	ldr	r2, [pc, #80]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80042ca:	6813      	ldr	r3, [r2, #0]
 80042cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042d0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80042d2:	f7fd fd69 	bl	8001da8 <HAL_GetTick>
 80042d6:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80042d8:	4b10      	ldr	r3, [pc, #64]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80042e0:	d119      	bne.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80042e2:	f7fd fd61 	bl	8001da8 <HAL_GetTick>
 80042e6:	1b00      	subs	r0, r0, r4
 80042e8:	2864      	cmp	r0, #100	; 0x64
 80042ea:	d9f5      	bls.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x560>
        return HAL_TIMEOUT;
 80042ec:	2003      	movs	r0, #3
 80042ee:	e685      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x284>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80042f0:	4a0a      	ldr	r2, [pc, #40]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80042f2:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80042f6:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80042fa:	6965      	ldr	r5, [r4, #20]
 80042fc:	6a23      	ldr	r3, [r4, #32]
 80042fe:	041b      	lsls	r3, r3, #16
 8004300:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8004304:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8004308:	4303      	orrs	r3, r0
 800430a:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 800430e:	430b      	orrs	r3, r1
 8004310:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8004314:	e7ba      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x514>
  return HAL_OK;
 8004316:	2000      	movs	r0, #0
 8004318:	e670      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x284>
 800431a:	bf00      	nop
 800431c:	40023800 	.word	0x40023800
 8004320:	0ffffcff 	.word	0x0ffffcff

08004324 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8004324:	b1d8      	cbz	r0, 800435e <HAL_SDRAM_Init+0x3a>
{   
 8004326:	b538      	push	{r3, r4, r5, lr}
 8004328:	4604      	mov	r4, r0
 800432a:	460d      	mov	r5, r1
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800432c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8004330:	b183      	cbz	r3, 8004354 <HAL_SDRAM_Init+0x30>
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004332:	2302      	movs	r3, #2
 8004334:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004338:	1d21      	adds	r1, r4, #4
 800433a:	6820      	ldr	r0, [r4, #0]
 800433c:	f000 ffd2 	bl	80052e4 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8004340:	6862      	ldr	r2, [r4, #4]
 8004342:	4629      	mov	r1, r5
 8004344:	6820      	ldr	r0, [r4, #0]
 8004346:	f001 f807 	bl	8005358 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800434a:	2301      	movs	r3, #1
 800434c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 8004350:	2000      	movs	r0, #0
}
 8004352:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8004354:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8004358:	f002 ffc4 	bl	80072e4 <HAL_SDRAM_MspInit>
 800435c:	e7e9      	b.n	8004332 <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 800435e:	2001      	movs	r0, #1
}
 8004360:	4770      	bx	lr

08004362 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8004362:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004364:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d014      	beq.n	8004398 <HAL_SDRAM_SendCommand+0x36>
 800436e:	460d      	mov	r5, r1
 8004370:	4604      	mov	r4, r0
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004372:	2302      	movs	r3, #2
 8004374:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8004378:	6800      	ldr	r0, [r0, #0]
 800437a:	f001 f839 	bl	80053f0 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800437e:	682b      	ldr	r3, [r5, #0]
 8004380:	2b02      	cmp	r3, #2
 8004382:	d004      	beq.n	800438e <HAL_SDRAM_SendCommand+0x2c>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8004384:	2301      	movs	r3, #1
 8004386:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800438a:	2000      	movs	r0, #0
}
 800438c:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800438e:	2305      	movs	r3, #5
 8004390:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;  
 8004394:	2000      	movs	r0, #0
 8004396:	e7f9      	b.n	800438c <HAL_SDRAM_SendCommand+0x2a>
    return HAL_BUSY;
 8004398:	2002      	movs	r0, #2
 800439a:	e7f7      	b.n	800438c <HAL_SDRAM_SendCommand+0x2a>

0800439c <HAL_SDRAM_ProgramRefreshRate>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800439c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d00c      	beq.n	80043c0 <HAL_SDRAM_ProgramRefreshRate+0x24>
{
 80043a6:	b510      	push	{r4, lr}
 80043a8:	4604      	mov	r4, r0
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80043aa:	2302      	movs	r3, #2
 80043ac:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80043b0:	6800      	ldr	r0, [r0, #0]
 80043b2:	f001 f833 	bl	800541c <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80043b6:	2301      	movs	r3, #1
 80043b8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;   
 80043bc:	2000      	movs	r0, #0
}
 80043be:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80043c0:	2002      	movs	r0, #2
}
 80043c2:	4770      	bx	lr

080043c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c6:	4605      	mov	r5, r0
 80043c8:	460f      	mov	r7, r1
 80043ca:	4616      	mov	r6, r2
 80043cc:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043ce:	682b      	ldr	r3, [r5, #0]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	ea37 0303 	bics.w	r3, r7, r3
 80043d6:	bf0c      	ite	eq
 80043d8:	2301      	moveq	r3, #1
 80043da:	2300      	movne	r3, #0
 80043dc:	42b3      	cmp	r3, r6
 80043de:	d037      	beq.n	8004450 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043e0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80043e4:	d0f3      	beq.n	80043ce <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80043e6:	f7fd fcdf 	bl	8001da8 <HAL_GetTick>
 80043ea:	9b06      	ldr	r3, [sp, #24]
 80043ec:	1ac0      	subs	r0, r0, r3
 80043ee:	42a0      	cmp	r0, r4
 80043f0:	d201      	bcs.n	80043f6 <SPI_WaitFlagStateUntilTimeout+0x32>
 80043f2:	2c00      	cmp	r4, #0
 80043f4:	d1eb      	bne.n	80043ce <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043f6:	682a      	ldr	r2, [r5, #0]
 80043f8:	6853      	ldr	r3, [r2, #4]
 80043fa:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80043fe:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004400:	686b      	ldr	r3, [r5, #4]
 8004402:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004406:	d00b      	beq.n	8004420 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004408:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800440a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800440e:	d014      	beq.n	800443a <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004410:	2301      	movs	r3, #1
 8004412:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004416:	2300      	movs	r3, #0
 8004418:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c

        return HAL_TIMEOUT;
 800441c:	2003      	movs	r0, #3
 800441e:	e018      	b.n	8004452 <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004420:	68ab      	ldr	r3, [r5, #8]
 8004422:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004426:	bf18      	it	ne
 8004428:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800442c:	d1ec      	bne.n	8004408 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 800442e:	682a      	ldr	r2, [r5, #0]
 8004430:	6813      	ldr	r3, [r2, #0]
 8004432:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004436:	6013      	str	r3, [r2, #0]
 8004438:	e7e6      	b.n	8004408 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 800443a:	682a      	ldr	r2, [r5, #0]
 800443c:	6813      	ldr	r3, [r2, #0]
 800443e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004442:	6013      	str	r3, [r2, #0]
 8004444:	682a      	ldr	r2, [r5, #0]
 8004446:	6813      	ldr	r3, [r2, #0]
 8004448:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800444c:	6013      	str	r3, [r2, #0]
 800444e:	e7df      	b.n	8004410 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 8004450:	2000      	movs	r0, #0
}
 8004452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004454 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004456:	4607      	mov	r7, r0
 8004458:	460d      	mov	r5, r1
 800445a:	4614      	mov	r4, r2
 800445c:	461e      	mov	r6, r3
  while ((hspi->Instance->SR & Fifo) != State)
 800445e:	e002      	b.n	8004466 <SPI_WaitFifoStateUntilTimeout+0x12>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
    }

    if (Timeout != HAL_MAX_DELAY)
 8004460:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8004464:	d10b      	bne.n	800447e <SPI_WaitFifoStateUntilTimeout+0x2a>
  while ((hspi->Instance->SR & Fifo) != State)
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	6893      	ldr	r3, [r2, #8]
 800446a:	402b      	ands	r3, r5
 800446c:	42a3      	cmp	r3, r4
 800446e:	d03b      	beq.n	80044e8 <SPI_WaitFifoStateUntilTimeout+0x94>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004470:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 8004474:	bf08      	it	eq
 8004476:	2c00      	cmpeq	r4, #0
 8004478:	d1f2      	bne.n	8004460 <SPI_WaitFifoStateUntilTimeout+0xc>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800447a:	7b13      	ldrb	r3, [r2, #12]
 800447c:	e7f0      	b.n	8004460 <SPI_WaitFifoStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800447e:	f7fd fc93 	bl	8001da8 <HAL_GetTick>
 8004482:	9b06      	ldr	r3, [sp, #24]
 8004484:	1ac0      	subs	r0, r0, r3
 8004486:	42b0      	cmp	r0, r6
 8004488:	d201      	bcs.n	800448e <SPI_WaitFifoStateUntilTimeout+0x3a>
 800448a:	2e00      	cmp	r6, #0
 800448c:	d1eb      	bne.n	8004466 <SPI_WaitFifoStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	6853      	ldr	r3, [r2, #4]
 8004492:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004496:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800449e:	d00b      	beq.n	80044b8 <SPI_WaitFifoStateUntilTimeout+0x64>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044a6:	d014      	beq.n	80044d2 <SPI_WaitFifoStateUntilTimeout+0x7e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044a8:	2301      	movs	r3, #1
 80044aa:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044ae:	2300      	movs	r3, #0
 80044b0:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 80044b4:	2003      	movs	r0, #3
 80044b6:	e018      	b.n	80044ea <SPI_WaitFifoStateUntilTimeout+0x96>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044be:	bf18      	it	ne
 80044c0:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 80044c4:	d1ec      	bne.n	80044a0 <SPI_WaitFifoStateUntilTimeout+0x4c>
          __HAL_SPI_DISABLE(hspi);
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	6813      	ldr	r3, [r2, #0]
 80044ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044ce:	6013      	str	r3, [r2, #0]
 80044d0:	e7e6      	b.n	80044a0 <SPI_WaitFifoStateUntilTimeout+0x4c>
          SPI_RESET_CRC(hspi);
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	6813      	ldr	r3, [r2, #0]
 80044d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044da:	6013      	str	r3, [r2, #0]
 80044dc:	683a      	ldr	r2, [r7, #0]
 80044de:	6813      	ldr	r3, [r2, #0]
 80044e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80044e4:	6013      	str	r3, [r2, #0]
 80044e6:	e7df      	b.n	80044a8 <SPI_WaitFifoStateUntilTimeout+0x54>
      }
    }
  }

  return HAL_OK;
 80044e8:	2000      	movs	r0, #0
}
 80044ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080044ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044ec:	b570      	push	{r4, r5, r6, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	4604      	mov	r4, r0
 80044f2:	460d      	mov	r5, r1
 80044f4:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044f6:	9200      	str	r2, [sp, #0]
 80044f8:	460b      	mov	r3, r1
 80044fa:	2200      	movs	r2, #0
 80044fc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004500:	f7ff ffa8 	bl	8004454 <SPI_WaitFifoStateUntilTimeout>
 8004504:	b9b8      	cbnz	r0, 8004536 <SPI_EndRxTxTransaction+0x4a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004506:	9600      	str	r6, [sp, #0]
 8004508:	462b      	mov	r3, r5
 800450a:	2200      	movs	r2, #0
 800450c:	2180      	movs	r1, #128	; 0x80
 800450e:	4620      	mov	r0, r4
 8004510:	f7ff ff58 	bl	80043c4 <SPI_WaitFlagStateUntilTimeout>
 8004514:	b9b8      	cbnz	r0, 8004546 <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004516:	9600      	str	r6, [sp, #0]
 8004518:	462b      	mov	r3, r5
 800451a:	2200      	movs	r2, #0
 800451c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004520:	4620      	mov	r0, r4
 8004522:	f7ff ff97 	bl	8004454 <SPI_WaitFifoStateUntilTimeout>
 8004526:	4603      	mov	r3, r0
 8004528:	b150      	cbz	r0, 8004540 <SPI_EndRxTxTransaction+0x54>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800452a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800452c:	f043 0320 	orr.w	r3, r3, #32
 8004530:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e004      	b.n	8004540 <SPI_EndRxTxTransaction+0x54>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004536:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004538:	f043 0320 	orr.w	r3, r3, #32
 800453c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
  }

  return HAL_OK;
}
 8004540:	4618      	mov	r0, r3
 8004542:	b002      	add	sp, #8
 8004544:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004546:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004548:	f043 0320 	orr.w	r3, r3, #32
 800454c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e7f6      	b.n	8004540 <SPI_EndRxTxTransaction+0x54>

08004552 <SPI_EndRxTransaction>:
{
 8004552:	b570      	push	{r4, r5, r6, lr}
 8004554:	b082      	sub	sp, #8
 8004556:	4604      	mov	r4, r0
 8004558:	460d      	mov	r5, r1
 800455a:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800455c:	6843      	ldr	r3, [r0, #4]
 800455e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004562:	d00f      	beq.n	8004584 <SPI_EndRxTransaction+0x32>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004564:	9600      	str	r6, [sp, #0]
 8004566:	462b      	mov	r3, r5
 8004568:	2200      	movs	r2, #0
 800456a:	2180      	movs	r1, #128	; 0x80
 800456c:	4620      	mov	r0, r4
 800456e:	f7ff ff29 	bl	80043c4 <SPI_WaitFlagStateUntilTimeout>
 8004572:	4603      	mov	r3, r0
 8004574:	b998      	cbnz	r0, 800459e <SPI_EndRxTransaction+0x4c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004576:	6862      	ldr	r2, [r4, #4]
 8004578:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800457c:	d015      	beq.n	80045aa <SPI_EndRxTransaction+0x58>
}
 800457e:	4618      	mov	r0, r3
 8004580:	b002      	add	sp, #8
 8004582:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004584:	6883      	ldr	r3, [r0, #8]
 8004586:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800458a:	bf18      	it	ne
 800458c:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 8004590:	d1e8      	bne.n	8004564 <SPI_EndRxTransaction+0x12>
    __HAL_SPI_DISABLE(hspi);
 8004592:	6802      	ldr	r2, [r0, #0]
 8004594:	6813      	ldr	r3, [r2, #0]
 8004596:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800459a:	6013      	str	r3, [r2, #0]
 800459c:	e7e2      	b.n	8004564 <SPI_EndRxTransaction+0x12>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800459e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80045a0:	f043 0320 	orr.w	r3, r3, #32
 80045a4:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e7e9      	b.n	800457e <SPI_EndRxTransaction+0x2c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045aa:	68a2      	ldr	r2, [r4, #8]
 80045ac:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80045b0:	bf18      	it	ne
 80045b2:	f5b2 4f00 	cmpne.w	r2, #32768	; 0x8000
 80045b6:	d1e2      	bne.n	800457e <SPI_EndRxTransaction+0x2c>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80045b8:	9600      	str	r6, [sp, #0]
 80045ba:	462b      	mov	r3, r5
 80045bc:	2200      	movs	r2, #0
 80045be:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80045c2:	4620      	mov	r0, r4
 80045c4:	f7ff ff46 	bl	8004454 <SPI_WaitFifoStateUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2800      	cmp	r0, #0
 80045cc:	d0d7      	beq.n	800457e <SPI_EndRxTransaction+0x2c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045ce:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80045d0:	f043 0320 	orr.w	r3, r3, #32
 80045d4:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e7d1      	b.n	800457e <SPI_EndRxTransaction+0x2c>

080045da <HAL_SPI_Init>:
  if (hspi == NULL)
 80045da:	2800      	cmp	r0, #0
 80045dc:	d058      	beq.n	8004690 <HAL_SPI_Init+0xb6>
{
 80045de:	b510      	push	{r4, lr}
 80045e0:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045e2:	2300      	movs	r3, #0
 80045e4:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80045e6:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d045      	beq.n	800467a <HAL_SPI_Init+0xa0>
  hspi->State = HAL_SPI_STATE_BUSY;
 80045ee:	2302      	movs	r3, #2
 80045f0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80045f4:	6822      	ldr	r2, [r4, #0]
 80045f6:	6813      	ldr	r3, [r2, #0]
 80045f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045fc:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80045fe:	68e3      	ldr	r3, [r4, #12]
 8004600:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004604:	d93e      	bls.n	8004684 <HAL_SPI_Init+0xaa>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004606:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004608:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800460c:	bf18      	it	ne
 800460e:	f5b3 6fe0 	cmpne.w	r3, #1792	; 0x700
 8004612:	d001      	beq.n	8004618 <HAL_SPI_Init+0x3e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004614:	2100      	movs	r1, #0
 8004616:	62a1      	str	r1, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004618:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800461a:	b921      	cbnz	r1, 8004626 <HAL_SPI_Init+0x4c>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800461c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004620:	d933      	bls.n	800468a <HAL_SPI_Init+0xb0>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004622:	2302      	movs	r3, #2
 8004624:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004626:	6863      	ldr	r3, [r4, #4]
 8004628:	68a1      	ldr	r1, [r4, #8]
 800462a:	430b      	orrs	r3, r1
 800462c:	6921      	ldr	r1, [r4, #16]
 800462e:	430b      	orrs	r3, r1
 8004630:	6961      	ldr	r1, [r4, #20]
 8004632:	430b      	orrs	r3, r1
 8004634:	69a1      	ldr	r1, [r4, #24]
 8004636:	f401 7100 	and.w	r1, r1, #512	; 0x200
 800463a:	430b      	orrs	r3, r1
 800463c:	69e1      	ldr	r1, [r4, #28]
 800463e:	430b      	orrs	r3, r1
 8004640:	6a21      	ldr	r1, [r4, #32]
 8004642:	430b      	orrs	r3, r1
 8004644:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004646:	6821      	ldr	r1, [r4, #0]
 8004648:	4303      	orrs	r3, r0
 800464a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800464c:	8b63      	ldrh	r3, [r4, #26]
 800464e:	f003 0304 	and.w	r3, r3, #4
 8004652:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004654:	430b      	orrs	r3, r1
 8004656:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004658:	430b      	orrs	r3, r1
 800465a:	68e1      	ldr	r1, [r4, #12]
 800465c:	430b      	orrs	r3, r1
 800465e:	6821      	ldr	r1, [r4, #0]
 8004660:	4313      	orrs	r3, r2
 8004662:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004664:	6822      	ldr	r2, [r4, #0]
 8004666:	69d3      	ldr	r3, [r2, #28]
 8004668:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800466c:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800466e:	2000      	movs	r0, #0
 8004670:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004672:	2301      	movs	r3, #1
 8004674:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8004678:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 800467a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800467e:	f002 fd9b 	bl	80071b8 <HAL_SPI_MspInit>
 8004682:	e7b4      	b.n	80045ee <HAL_SPI_Init+0x14>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004684:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004688:	e7be      	b.n	8004608 <HAL_SPI_Init+0x2e>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800468a:	2301      	movs	r3, #1
 800468c:	6323      	str	r3, [r4, #48]	; 0x30
 800468e:	e7ca      	b.n	8004626 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8004690:	2001      	movs	r0, #1
}
 8004692:	4770      	bx	lr

08004694 <HAL_SPI_Transmit>:
{
 8004694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004698:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800469a:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 800469e:	2c01      	cmp	r4, #1
 80046a0:	f000 80e5 	beq.w	800486e <HAL_SPI_Transmit+0x1da>
 80046a4:	461d      	mov	r5, r3
 80046a6:	4617      	mov	r7, r2
 80046a8:	4688      	mov	r8, r1
 80046aa:	4604      	mov	r4, r0
 80046ac:	2301      	movs	r3, #1
 80046ae:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80046b2:	f7fd fb79 	bl	8001da8 <HAL_GetTick>
 80046b6:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80046b8:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d009      	beq.n	80046d6 <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 80046c2:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80046c4:	2301      	movs	r3, #1
 80046c6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80046ca:	2300      	movs	r3, #0
 80046cc:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80046d0:	b002      	add	sp, #8
 80046d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 80046d6:	fab7 f387 	clz	r3, r7
 80046da:	095b      	lsrs	r3, r3, #5
 80046dc:	f1b8 0f00 	cmp.w	r8, #0
 80046e0:	bf08      	it	eq
 80046e2:	2301      	moveq	r3, #1
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f040 80b6 	bne.w	8004856 <HAL_SPI_Transmit+0x1c2>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046ea:	2303      	movs	r3, #3
 80046ec:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046f0:	2300      	movs	r3, #0
 80046f2:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80046f4:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80046f8:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80046fa:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046fc:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80046fe:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004702:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004706:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004708:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800470a:	68a3      	ldr	r3, [r4, #8]
 800470c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004710:	d01c      	beq.n	800474c <HAL_SPI_Transmit+0xb8>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004712:	6823      	ldr	r3, [r4, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	f012 0f40 	tst.w	r2, #64	; 0x40
 800471a:	d103      	bne.n	8004724 <HAL_SPI_Transmit+0x90>
    __HAL_SPI_ENABLE(hspi);
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004722:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004724:	68e3      	ldr	r3, [r4, #12]
 8004726:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800472a:	d933      	bls.n	8004794 <HAL_SPI_Transmit+0x100>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800472c:	6863      	ldr	r3, [r4, #4]
 800472e:	b10b      	cbz	r3, 8004734 <HAL_SPI_Transmit+0xa0>
 8004730:	2f01      	cmp	r7, #1
 8004732:	d11b      	bne.n	800476c <HAL_SPI_Transmit+0xd8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004734:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	8812      	ldrh	r2, [r2, #0]
 800473a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800473c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800473e:	3302      	adds	r3, #2
 8004740:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8004742:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004744:	3b01      	subs	r3, #1
 8004746:	b29b      	uxth	r3, r3
 8004748:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800474a:	e00f      	b.n	800476c <HAL_SPI_Transmit+0xd8>
    SPI_1LINE_TX(hspi);
 800474c:	6822      	ldr	r2, [r4, #0]
 800474e:	6813      	ldr	r3, [r2, #0]
 8004750:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004754:	6013      	str	r3, [r2, #0]
 8004756:	e7dc      	b.n	8004712 <HAL_SPI_Transmit+0x7e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004758:	f7fd fb26 	bl	8001da8 <HAL_GetTick>
 800475c:	1b80      	subs	r0, r0, r6
 800475e:	42a8      	cmp	r0, r5
 8004760:	d302      	bcc.n	8004768 <HAL_SPI_Transmit+0xd4>
 8004762:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8004766:	d178      	bne.n	800485a <HAL_SPI_Transmit+0x1c6>
 8004768:	2d00      	cmp	r5, #0
 800476a:	d078      	beq.n	800485e <HAL_SPI_Transmit+0x1ca>
    while (hspi->TxXferCount > 0U)
 800476c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800476e:	b29b      	uxth	r3, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	d05b      	beq.n	800482c <HAL_SPI_Transmit+0x198>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004774:	6823      	ldr	r3, [r4, #0]
 8004776:	689a      	ldr	r2, [r3, #8]
 8004778:	f012 0f02 	tst.w	r2, #2
 800477c:	d0ec      	beq.n	8004758 <HAL_SPI_Transmit+0xc4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800477e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004780:	8812      	ldrh	r2, [r2, #0]
 8004782:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004784:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004786:	3302      	adds	r3, #2
 8004788:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800478a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800478c:	3b01      	subs	r3, #1
 800478e:	b29b      	uxth	r3, r3
 8004790:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8004792:	e7eb      	b.n	800476c <HAL_SPI_Transmit+0xd8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004794:	6863      	ldr	r3, [r4, #4]
 8004796:	b10b      	cbz	r3, 800479c <HAL_SPI_Transmit+0x108>
 8004798:	2f01      	cmp	r7, #1
 800479a:	d130      	bne.n	80047fe <HAL_SPI_Transmit+0x16a>
      if (hspi->TxXferCount > 1U)
 800479c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800479e:	b29b      	uxth	r3, r3
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d90b      	bls.n	80047bc <HAL_SPI_Transmit+0x128>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047a4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80047a6:	6823      	ldr	r3, [r4, #0]
 80047a8:	8812      	ldrh	r2, [r2, #0]
 80047aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80047ae:	3302      	adds	r3, #2
 80047b0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80047b2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80047b4:	3b02      	subs	r3, #2
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80047ba:	e020      	b.n	80047fe <HAL_SPI_Transmit+0x16a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047bc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80047be:	6823      	ldr	r3, [r4, #0]
 80047c0:	7812      	ldrb	r2, [r2, #0]
 80047c2:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 80047c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80047c6:	3301      	adds	r3, #1
 80047c8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80047ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80047cc:	3b01      	subs	r3, #1
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80047d2:	e014      	b.n	80047fe <HAL_SPI_Transmit+0x16a>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80047da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80047dc:	3301      	adds	r3, #1
 80047de:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 80047e0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80047e8:	e009      	b.n	80047fe <HAL_SPI_Transmit+0x16a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047ea:	f7fd fadd 	bl	8001da8 <HAL_GetTick>
 80047ee:	1b80      	subs	r0, r0, r6
 80047f0:	42a8      	cmp	r0, r5
 80047f2:	d302      	bcc.n	80047fa <HAL_SPI_Transmit+0x166>
 80047f4:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80047f8:	d133      	bne.n	8004862 <HAL_SPI_Transmit+0x1ce>
 80047fa:	2d00      	cmp	r5, #0
 80047fc:	d033      	beq.n	8004866 <HAL_SPI_Transmit+0x1d2>
    while (hspi->TxXferCount > 0U)
 80047fe:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004800:	b29b      	uxth	r3, r3
 8004802:	b19b      	cbz	r3, 800482c <HAL_SPI_Transmit+0x198>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004804:	6822      	ldr	r2, [r4, #0]
 8004806:	6893      	ldr	r3, [r2, #8]
 8004808:	f013 0f02 	tst.w	r3, #2
 800480c:	d0ed      	beq.n	80047ea <HAL_SPI_Transmit+0x156>
        if (hspi->TxXferCount > 1U)
 800480e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004810:	b29b      	uxth	r3, r3
 8004812:	2b01      	cmp	r3, #1
 8004814:	d9de      	bls.n	80047d4 <HAL_SPI_Transmit+0x140>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004816:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004818:	881b      	ldrh	r3, [r3, #0]
 800481a:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800481c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800481e:	3302      	adds	r3, #2
 8004820:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004822:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004824:	3b02      	subs	r3, #2
 8004826:	b29b      	uxth	r3, r3
 8004828:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800482a:	e7e8      	b.n	80047fe <HAL_SPI_Transmit+0x16a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800482c:	4632      	mov	r2, r6
 800482e:	4629      	mov	r1, r5
 8004830:	4620      	mov	r0, r4
 8004832:	f7ff fe5b 	bl	80044ec <SPI_EndRxTxTransaction>
 8004836:	b108      	cbz	r0, 800483c <HAL_SPI_Transmit+0x1a8>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004838:	2320      	movs	r3, #32
 800483a:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800483c:	68a3      	ldr	r3, [r4, #8]
 800483e:	b933      	cbnz	r3, 800484e <HAL_SPI_Transmit+0x1ba>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004840:	9301      	str	r3, [sp, #4]
 8004842:	6823      	ldr	r3, [r4, #0]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	9201      	str	r2, [sp, #4]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	9301      	str	r3, [sp, #4]
 800484c:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800484e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004850:	b95b      	cbnz	r3, 800486a <HAL_SPI_Transmit+0x1d6>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004852:	2000      	movs	r0, #0
 8004854:	e736      	b.n	80046c4 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8004856:	2001      	movs	r0, #1
 8004858:	e734      	b.n	80046c4 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 800485a:	2003      	movs	r0, #3
 800485c:	e732      	b.n	80046c4 <HAL_SPI_Transmit+0x30>
 800485e:	2003      	movs	r0, #3
 8004860:	e730      	b.n	80046c4 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8004862:	2003      	movs	r0, #3
 8004864:	e72e      	b.n	80046c4 <HAL_SPI_Transmit+0x30>
 8004866:	2003      	movs	r0, #3
 8004868:	e72c      	b.n	80046c4 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 800486a:	2001      	movs	r0, #1
 800486c:	e72a      	b.n	80046c4 <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 800486e:	2002      	movs	r0, #2
 8004870:	e72e      	b.n	80046d0 <HAL_SPI_Transmit+0x3c>

08004872 <HAL_SPI_TransmitReceive>:
{
 8004872:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004876:	f8dd 8020 	ldr.w	r8, [sp, #32]
  __HAL_LOCK(hspi);
 800487a:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 800487e:	2c01      	cmp	r4, #1
 8004880:	f000 815d 	beq.w	8004b3e <HAL_SPI_TransmitReceive+0x2cc>
 8004884:	461d      	mov	r5, r3
 8004886:	4617      	mov	r7, r2
 8004888:	460e      	mov	r6, r1
 800488a:	4604      	mov	r4, r0
 800488c:	2301      	movs	r3, #1
 800488e:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8004892:	f7fd fa89 	bl	8001da8 <HAL_GetTick>
 8004896:	4681      	mov	r9, r0
  tmp_state           = hspi->State;
 8004898:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800489c:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 800489e:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80048a0:	2801      	cmp	r0, #1
 80048a2:	d014      	beq.n	80048ce <HAL_SPI_TransmitReceive+0x5c>
 80048a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048a8:	d009      	beq.n	80048be <HAL_SPI_TransmitReceive+0x4c>
    errorcode = HAL_BUSY;
 80048aa:	2302      	movs	r3, #2
  hspi->State = HAL_SPI_STATE_READY;
 80048ac:	2201      	movs	r2, #1
 80048ae:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80048b2:	2200      	movs	r2, #0
 80048b4:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80048be:	68a3      	ldr	r3, [r4, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f040 8130 	bne.w	8004b26 <HAL_SPI_TransmitReceive+0x2b4>
 80048c6:	2804      	cmp	r0, #4
 80048c8:	d001      	beq.n	80048ce <HAL_SPI_TransmitReceive+0x5c>
    errorcode = HAL_BUSY;
 80048ca:	2302      	movs	r3, #2
 80048cc:	e7ee      	b.n	80048ac <HAL_SPI_TransmitReceive+0x3a>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80048ce:	fab7 f387 	clz	r3, r7
 80048d2:	095b      	lsrs	r3, r3, #5
 80048d4:	2e00      	cmp	r6, #0
 80048d6:	bf08      	it	eq
 80048d8:	2301      	moveq	r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f040 8125 	bne.w	8004b2a <HAL_SPI_TransmitReceive+0x2b8>
 80048e0:	2d00      	cmp	r5, #0
 80048e2:	f000 8124 	beq.w	8004b2e <HAL_SPI_TransmitReceive+0x2bc>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048e6:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d002      	beq.n	80048f6 <HAL_SPI_TransmitReceive+0x84>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048f0:	2305      	movs	r3, #5
 80048f2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048f6:	2300      	movs	r3, #0
 80048f8:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048fa:	6427      	str	r7, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80048fc:	f8a4 5046 	strh.w	r5, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004900:	f8a4 5044 	strh.w	r5, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004904:	63a6      	str	r6, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004906:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004908:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800490a:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800490c:	6523      	str	r3, [r4, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800490e:	68e3      	ldr	r3, [r4, #12]
 8004910:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004914:	d801      	bhi.n	800491a <HAL_SPI_TransmitReceive+0xa8>
 8004916:	2d01      	cmp	r5, #1
 8004918:	d922      	bls.n	8004960 <HAL_SPI_TransmitReceive+0xee>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800491a:	6822      	ldr	r2, [r4, #0]
 800491c:	6853      	ldr	r3, [r2, #4]
 800491e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004922:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004924:	6823      	ldr	r3, [r4, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	f012 0f40 	tst.w	r2, #64	; 0x40
 800492c:	d103      	bne.n	8004936 <HAL_SPI_TransmitReceive+0xc4>
    __HAL_SPI_ENABLE(hspi);
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004934:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004936:	68e3      	ldr	r3, [r4, #12]
 8004938:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800493c:	d956      	bls.n	80049ec <HAL_SPI_TransmitReceive+0x17a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800493e:	6863      	ldr	r3, [r4, #4]
 8004940:	b10b      	cbz	r3, 8004946 <HAL_SPI_TransmitReceive+0xd4>
 8004942:	2d01      	cmp	r5, #1
 8004944:	d10a      	bne.n	800495c <HAL_SPI_TransmitReceive+0xea>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004946:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	8812      	ldrh	r2, [r2, #0]
 800494c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800494e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004950:	3302      	adds	r3, #2
 8004952:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8004954:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004956:	3b01      	subs	r3, #1
 8004958:	b29b      	uxth	r3, r3
 800495a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800495c:	2501      	movs	r5, #1
 800495e:	e025      	b.n	80049ac <HAL_SPI_TransmitReceive+0x13a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004960:	6822      	ldr	r2, [r4, #0]
 8004962:	6853      	ldr	r3, [r2, #4]
 8004964:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004968:	6053      	str	r3, [r2, #4]
 800496a:	e7db      	b.n	8004924 <HAL_SPI_TransmitReceive+0xb2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800496c:	6823      	ldr	r3, [r4, #0]
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	f012 0f01 	tst.w	r2, #1
 8004974:	d010      	beq.n	8004998 <HAL_SPI_TransmitReceive+0x126>
 8004976:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800497a:	b292      	uxth	r2, r2
 800497c:	b162      	cbz	r2, 8004998 <HAL_SPI_TransmitReceive+0x126>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800497e:	68da      	ldr	r2, [r3, #12]
 8004980:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004982:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004984:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004986:	3302      	adds	r3, #2
 8004988:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800498a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800498e:	3b01      	subs	r3, #1
 8004990:	b29b      	uxth	r3, r3
 8004992:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8004996:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004998:	f7fd fa06 	bl	8001da8 <HAL_GetTick>
 800499c:	eba0 0009 	sub.w	r0, r0, r9
 80049a0:	4540      	cmp	r0, r8
 80049a2:	d303      	bcc.n	80049ac <HAL_SPI_TransmitReceive+0x13a>
 80049a4:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80049a8:	f040 80c3 	bne.w	8004b32 <HAL_SPI_TransmitReceive+0x2c0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	b92b      	cbnz	r3, 80049be <HAL_SPI_TransmitReceive+0x14c>
 80049b2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f000 80a7 	beq.w	8004b0c <HAL_SPI_TransmitReceive+0x29a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	689a      	ldr	r2, [r3, #8]
 80049c2:	f012 0f02 	tst.w	r2, #2
 80049c6:	d0d1      	beq.n	800496c <HAL_SPI_TransmitReceive+0xfa>
 80049c8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80049ca:	b292      	uxth	r2, r2
 80049cc:	2a00      	cmp	r2, #0
 80049ce:	d0cd      	beq.n	800496c <HAL_SPI_TransmitReceive+0xfa>
 80049d0:	2d00      	cmp	r5, #0
 80049d2:	d0cb      	beq.n	800496c <HAL_SPI_TransmitReceive+0xfa>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80049d6:	8812      	ldrh	r2, [r2, #0]
 80049d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80049dc:	3302      	adds	r3, #2
 80049de:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80049e0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80049e2:	3b01      	subs	r3, #1
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80049e8:	2500      	movs	r5, #0
 80049ea:	e7bf      	b.n	800496c <HAL_SPI_TransmitReceive+0xfa>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ec:	6863      	ldr	r3, [r4, #4]
 80049ee:	b10b      	cbz	r3, 80049f4 <HAL_SPI_TransmitReceive+0x182>
 80049f0:	2d01      	cmp	r5, #1
 80049f2:	d10e      	bne.n	8004a12 <HAL_SPI_TransmitReceive+0x1a0>
      if (hspi->TxXferCount > 1U)
 80049f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d90c      	bls.n	8004a16 <HAL_SPI_TransmitReceive+0x1a4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049fc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80049fe:	6823      	ldr	r3, [r4, #0]
 8004a00:	8812      	ldrh	r2, [r2, #0]
 8004a02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a06:	3302      	adds	r3, #2
 8004a08:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004a0a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004a0c:	3b02      	subs	r3, #2
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8004a12:	2501      	movs	r5, #1
 8004a14:	e047      	b.n	8004aa6 <HAL_SPI_TransmitReceive+0x234>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a16:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004a18:	6823      	ldr	r3, [r4, #0]
 8004a1a:	7812      	ldrb	r2, [r2, #0]
 8004a1c:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8004a1e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a20:	3301      	adds	r3, #1
 8004a22:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8004a24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8004a2c:	e7f1      	b.n	8004a12 <HAL_SPI_TransmitReceive+0x1a0>
        if (hspi->TxXferCount > 1U)
 8004a2e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8004a30:	b292      	uxth	r2, r2
 8004a32:	2a01      	cmp	r2, #1
 8004a34:	d90b      	bls.n	8004a4e <HAL_SPI_TransmitReceive+0x1dc>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a36:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004a38:	8812      	ldrh	r2, [r2, #0]
 8004a3a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a3c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a3e:	3302      	adds	r3, #2
 8004a40:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004a42:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004a44:	3b02      	subs	r3, #2
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8004a4a:	2500      	movs	r5, #0
 8004a4c:	e03c      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x256>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a4e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004a50:	7812      	ldrb	r2, [r2, #0]
 8004a52:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 8004a54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a56:	3301      	adds	r3, #1
 8004a58:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8004a5a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8004a62:	2500      	movs	r5, #0
 8004a64:	e030      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x256>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a66:	6822      	ldr	r2, [r4, #0]
 8004a68:	6853      	ldr	r3, [r2, #4]
 8004a6a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004a6e:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8004a70:	2501      	movs	r5, #1
 8004a72:	e00c      	b.n	8004a8e <HAL_SPI_TransmitReceive+0x21c>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a74:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004a76:	7b1b      	ldrb	r3, [r3, #12]
 8004a78:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 8004a7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8004a80:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8004a8c:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a8e:	f7fd f98b 	bl	8001da8 <HAL_GetTick>
 8004a92:	eba0 0009 	sub.w	r0, r0, r9
 8004a96:	4540      	cmp	r0, r8
 8004a98:	d302      	bcc.n	8004aa0 <HAL_SPI_TransmitReceive+0x22e>
 8004a9a:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8004a9e:	d14a      	bne.n	8004b36 <HAL_SPI_TransmitReceive+0x2c4>
 8004aa0:	f1b8 0f00 	cmp.w	r8, #0
 8004aa4:	d049      	beq.n	8004b3a <HAL_SPI_TransmitReceive+0x2c8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004aa6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	b91b      	cbnz	r3, 8004ab4 <HAL_SPI_TransmitReceive+0x242>
 8004aac:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	b35b      	cbz	r3, 8004b0c <HAL_SPI_TransmitReceive+0x29a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	f012 0f02 	tst.w	r2, #2
 8004abc:	d004      	beq.n	8004ac8 <HAL_SPI_TransmitReceive+0x256>
 8004abe:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8004ac0:	b292      	uxth	r2, r2
 8004ac2:	b10a      	cbz	r2, 8004ac8 <HAL_SPI_TransmitReceive+0x256>
 8004ac4:	2d00      	cmp	r5, #0
 8004ac6:	d1b2      	bne.n	8004a2e <HAL_SPI_TransmitReceive+0x1bc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ac8:	6823      	ldr	r3, [r4, #0]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	f012 0f01 	tst.w	r2, #1
 8004ad0:	d0dd      	beq.n	8004a8e <HAL_SPI_TransmitReceive+0x21c>
 8004ad2:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8004ad6:	b292      	uxth	r2, r2
 8004ad8:	2a00      	cmp	r2, #0
 8004ada:	d0d8      	beq.n	8004a8e <HAL_SPI_TransmitReceive+0x21c>
        if (hspi->RxXferCount > 1U)
 8004adc:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8004ae0:	b292      	uxth	r2, r2
 8004ae2:	2a01      	cmp	r2, #1
 8004ae4:	d9c6      	bls.n	8004a74 <HAL_SPI_TransmitReceive+0x202>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ae6:	68da      	ldr	r2, [r3, #12]
 8004ae8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004aea:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004aec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004aee:	3302      	adds	r3, #2
 8004af0:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004af2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004af6:	3b02      	subs	r3, #2
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004afe:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d9ae      	bls.n	8004a66 <HAL_SPI_TransmitReceive+0x1f4>
        txallowed = 1U;
 8004b08:	2501      	movs	r5, #1
 8004b0a:	e7c0      	b.n	8004a8e <HAL_SPI_TransmitReceive+0x21c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b0c:	464a      	mov	r2, r9
 8004b0e:	4641      	mov	r1, r8
 8004b10:	4620      	mov	r0, r4
 8004b12:	f7ff fceb 	bl	80044ec <SPI_EndRxTxTransaction>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	f43f aec7 	beq.w	80048ac <HAL_SPI_TransmitReceive+0x3a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b1e:	2320      	movs	r3, #32
 8004b20:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e6c2      	b.n	80048ac <HAL_SPI_TransmitReceive+0x3a>
    errorcode = HAL_BUSY;
 8004b26:	2302      	movs	r3, #2
 8004b28:	e6c0      	b.n	80048ac <HAL_SPI_TransmitReceive+0x3a>
    errorcode = HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e6be      	b.n	80048ac <HAL_SPI_TransmitReceive+0x3a>
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e6bc      	b.n	80048ac <HAL_SPI_TransmitReceive+0x3a>
        errorcode = HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e6ba      	b.n	80048ac <HAL_SPI_TransmitReceive+0x3a>
        errorcode = HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e6b8      	b.n	80048ac <HAL_SPI_TransmitReceive+0x3a>
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e6b6      	b.n	80048ac <HAL_SPI_TransmitReceive+0x3a>
  __HAL_LOCK(hspi);
 8004b3e:	2302      	movs	r3, #2
 8004b40:	e6ba      	b.n	80048b8 <HAL_SPI_TransmitReceive+0x46>

08004b42 <HAL_SPI_Receive>:
{
 8004b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	4604      	mov	r4, r0
 8004b4a:	4688      	mov	r8, r1
 8004b4c:	4617      	mov	r7, r2
 8004b4e:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b50:	6843      	ldr	r3, [r0, #4]
 8004b52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b56:	d019      	beq.n	8004b8c <HAL_SPI_Receive+0x4a>
  __HAL_LOCK(hspi);
 8004b58:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	f000 80ba 	beq.w	8004cd6 <HAL_SPI_Receive+0x194>
 8004b62:	2301      	movs	r3, #1
 8004b64:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8004b68:	f7fd f91e 	bl	8001da8 <HAL_GetTick>
 8004b6c:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8004b6e:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d015      	beq.n	8004ba4 <HAL_SPI_Receive+0x62>
    errorcode = HAL_BUSY;
 8004b78:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004b80:	2300      	movs	r3, #0
 8004b82:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8004b86:	b002      	add	sp, #8
 8004b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b8c:	6883      	ldr	r3, [r0, #8]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1e2      	bne.n	8004b58 <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b92:	2304      	movs	r3, #4
 8004b94:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b98:	9500      	str	r5, [sp, #0]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	460a      	mov	r2, r1
 8004b9e:	f7ff fe68 	bl	8004872 <HAL_SPI_TransmitReceive>
 8004ba2:	e7f0      	b.n	8004b86 <HAL_SPI_Receive+0x44>
  if ((pData == NULL) || (Size == 0U))
 8004ba4:	fab7 f387 	clz	r3, r7
 8004ba8:	095b      	lsrs	r3, r3, #5
 8004baa:	f1b8 0f00 	cmp.w	r8, #0
 8004bae:	bf08      	it	eq
 8004bb0:	2301      	moveq	r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f040 8083 	bne.w	8004cbe <HAL_SPI_Receive+0x17c>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004bb8:	2304      	movs	r3, #4
 8004bba:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004bc2:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004bc6:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004bca:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bce:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004bd0:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004bd2:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004bd4:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004bd6:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bd8:	68e3      	ldr	r3, [r4, #12]
 8004bda:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004bde:	d916      	bls.n	8004c0e <HAL_SPI_Receive+0xcc>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004be0:	6822      	ldr	r2, [r4, #0]
 8004be2:	6853      	ldr	r3, [r2, #4]
 8004be4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004be8:	6053      	str	r3, [r2, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bea:	68a3      	ldr	r3, [r4, #8]
 8004bec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bf0:	d013      	beq.n	8004c1a <HAL_SPI_Receive+0xd8>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bf2:	6823      	ldr	r3, [r4, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004bfa:	d103      	bne.n	8004c04 <HAL_SPI_Receive+0xc2>
    __HAL_SPI_ENABLE(hspi);
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c02:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004c04:	68e3      	ldr	r3, [r4, #12]
 8004c06:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c0a:	d916      	bls.n	8004c3a <HAL_SPI_Receive+0xf8>
 8004c0c:	e035      	b.n	8004c7a <HAL_SPI_Receive+0x138>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c0e:	6822      	ldr	r2, [r4, #0]
 8004c10:	6853      	ldr	r3, [r2, #4]
 8004c12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c16:	6053      	str	r3, [r2, #4]
 8004c18:	e7e7      	b.n	8004bea <HAL_SPI_Receive+0xa8>
    SPI_1LINE_RX(hspi);
 8004c1a:	6822      	ldr	r2, [r4, #0]
 8004c1c:	6813      	ldr	r3, [r2, #0]
 8004c1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c22:	6013      	str	r3, [r2, #0]
 8004c24:	e7e5      	b.n	8004bf2 <HAL_SPI_Receive+0xb0>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c26:	f7fd f8bf 	bl	8001da8 <HAL_GetTick>
 8004c2a:	1b80      	subs	r0, r0, r6
 8004c2c:	42a8      	cmp	r0, r5
 8004c2e:	d302      	bcc.n	8004c36 <HAL_SPI_Receive+0xf4>
 8004c30:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8004c34:	d145      	bne.n	8004cc2 <HAL_SPI_Receive+0x180>
 8004c36:	2d00      	cmp	r5, #0
 8004c38:	d045      	beq.n	8004cc6 <HAL_SPI_Receive+0x184>
    while (hspi->RxXferCount > 0U)
 8004c3a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d030      	beq.n	8004ca6 <HAL_SPI_Receive+0x164>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c44:	6823      	ldr	r3, [r4, #0]
 8004c46:	689a      	ldr	r2, [r3, #8]
 8004c48:	f012 0f01 	tst.w	r2, #1
 8004c4c:	d0eb      	beq.n	8004c26 <HAL_SPI_Receive+0xe4>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c4e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004c50:	7b1b      	ldrb	r3, [r3, #12]
 8004c52:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c56:	3301      	adds	r3, #1
 8004c58:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8004c5a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8004c66:	e7e8      	b.n	8004c3a <HAL_SPI_Receive+0xf8>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c68:	f7fd f89e 	bl	8001da8 <HAL_GetTick>
 8004c6c:	1b80      	subs	r0, r0, r6
 8004c6e:	42a8      	cmp	r0, r5
 8004c70:	d302      	bcc.n	8004c78 <HAL_SPI_Receive+0x136>
 8004c72:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8004c76:	d128      	bne.n	8004cca <HAL_SPI_Receive+0x188>
 8004c78:	b34d      	cbz	r5, 8004cce <HAL_SPI_Receive+0x18c>
    while (hspi->RxXferCount > 0U)
 8004c7a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	b18b      	cbz	r3, 8004ca6 <HAL_SPI_Receive+0x164>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c82:	6823      	ldr	r3, [r4, #0]
 8004c84:	689a      	ldr	r2, [r3, #8]
 8004c86:	f012 0f01 	tst.w	r2, #1
 8004c8a:	d0ed      	beq.n	8004c68 <HAL_SPI_Receive+0x126>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c8c:	68da      	ldr	r2, [r3, #12]
 8004c8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c90:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c94:	3302      	adds	r3, #2
 8004c96:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8004c98:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8004ca4:	e7e9      	b.n	8004c7a <HAL_SPI_Receive+0x138>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ca6:	4632      	mov	r2, r6
 8004ca8:	4629      	mov	r1, r5
 8004caa:	4620      	mov	r0, r4
 8004cac:	f7ff fc51 	bl	8004552 <SPI_EndRxTransaction>
 8004cb0:	b108      	cbz	r0, 8004cb6 <HAL_SPI_Receive+0x174>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cb2:	2320      	movs	r3, #32
 8004cb4:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cb6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004cb8:	b95b      	cbnz	r3, 8004cd2 <HAL_SPI_Receive+0x190>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004cba:	2000      	movs	r0, #0
 8004cbc:	e75d      	b.n	8004b7a <HAL_SPI_Receive+0x38>
    errorcode = HAL_ERROR;
 8004cbe:	2001      	movs	r0, #1
 8004cc0:	e75b      	b.n	8004b7a <HAL_SPI_Receive+0x38>
          errorcode = HAL_TIMEOUT;
 8004cc2:	2003      	movs	r0, #3
 8004cc4:	e759      	b.n	8004b7a <HAL_SPI_Receive+0x38>
 8004cc6:	2003      	movs	r0, #3
 8004cc8:	e757      	b.n	8004b7a <HAL_SPI_Receive+0x38>
          errorcode = HAL_TIMEOUT;
 8004cca:	2003      	movs	r0, #3
 8004ccc:	e755      	b.n	8004b7a <HAL_SPI_Receive+0x38>
 8004cce:	2003      	movs	r0, #3
 8004cd0:	e753      	b.n	8004b7a <HAL_SPI_Receive+0x38>
    errorcode = HAL_ERROR;
 8004cd2:	2001      	movs	r0, #1
 8004cd4:	e751      	b.n	8004b7a <HAL_SPI_Receive+0x38>
  __HAL_LOCK(hspi);
 8004cd6:	2002      	movs	r0, #2
 8004cd8:	e755      	b.n	8004b86 <HAL_SPI_Receive+0x44>

08004cda <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cde:	4605      	mov	r5, r0
 8004ce0:	460f      	mov	r7, r1
 8004ce2:	4616      	mov	r6, r2
 8004ce4:	4698      	mov	r8, r3
 8004ce6:	9c06      	ldr	r4, [sp, #24]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ce8:	682b      	ldr	r3, [r5, #0]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	ea37 0303 	bics.w	r3, r7, r3
 8004cf0:	bf0c      	ite	eq
 8004cf2:	2301      	moveq	r3, #1
 8004cf4:	2300      	movne	r3, #0
 8004cf6:	42b3      	cmp	r3, r6
 8004cf8:	d11d      	bne.n	8004d36 <UART_WaitOnFlagUntilTimeout+0x5c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004cfa:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8004cfe:	d0f3      	beq.n	8004ce8 <UART_WaitOnFlagUntilTimeout+0xe>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8004d00:	b12c      	cbz	r4, 8004d0e <UART_WaitOnFlagUntilTimeout+0x34>
 8004d02:	f7fd f851 	bl	8001da8 <HAL_GetTick>
 8004d06:	eba0 0008 	sub.w	r0, r0, r8
 8004d0a:	42a0      	cmp	r0, r4
 8004d0c:	d3ec      	bcc.n	8004ce8 <UART_WaitOnFlagUntilTimeout+0xe>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d0e:	682a      	ldr	r2, [r5, #0]
 8004d10:	6813      	ldr	r3, [r2, #0]
 8004d12:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d16:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d18:	682a      	ldr	r2, [r5, #0]
 8004d1a:	6893      	ldr	r3, [r2, #8]
 8004d1c:	f023 0301 	bic.w	r3, r3, #1
 8004d20:	6093      	str	r3, [r2, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004d22:	2320      	movs	r3, #32
 8004d24:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8004d28:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
        return HAL_TIMEOUT;
 8004d32:	2003      	movs	r0, #3
 8004d34:	e000      	b.n	8004d38 <UART_WaitOnFlagUntilTimeout+0x5e>
      }
    }
  }
  return HAL_OK;
 8004d36:	2000      	movs	r0, #0
}
 8004d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004d3c <HAL_UART_Transmit>:
{
 8004d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d40:	b082      	sub	sp, #8
 8004d42:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8004d44:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b20      	cmp	r3, #32
 8004d4c:	d152      	bne.n	8004df4 <HAL_UART_Transmit+0xb8>
 8004d4e:	4604      	mov	r4, r0
 8004d50:	460d      	mov	r5, r1
 8004d52:	4690      	mov	r8, r2
    if((pData == NULL ) || (Size == 0U))
 8004d54:	fab2 f382 	clz	r3, r2
 8004d58:	095b      	lsrs	r3, r3, #5
 8004d5a:	2900      	cmp	r1, #0
 8004d5c:	bf08      	it	eq
 8004d5e:	2301      	moveq	r3, #1
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d14c      	bne.n	8004dfe <HAL_UART_Transmit+0xc2>
    __HAL_LOCK(huart);
 8004d64:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d04a      	beq.n	8004e02 <HAL_UART_Transmit+0xc6>
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d72:	2300      	movs	r3, #0
 8004d74:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d76:	2321      	movs	r3, #33	; 0x21
 8004d78:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8004d7c:	f7fd f814 	bl	8001da8 <HAL_GetTick>
 8004d80:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8004d82:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8004d86:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8004d8a:	e003      	b.n	8004d94 <HAL_UART_Transmit+0x58>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8004d8c:	782a      	ldrb	r2, [r5, #0]
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	629a      	str	r2, [r3, #40]	; 0x28
 8004d92:	3501      	adds	r5, #1
    while(huart->TxXferCount > 0U)
 8004d94:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	b1db      	cbz	r3, 8004dd4 <HAL_UART_Transmit+0x98>
      huart->TxXferCount--;
 8004d9c:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004da0:	3b01      	subs	r3, #1
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004da8:	9600      	str	r6, [sp, #0]
 8004daa:	463b      	mov	r3, r7
 8004dac:	2200      	movs	r2, #0
 8004dae:	2180      	movs	r1, #128	; 0x80
 8004db0:	4620      	mov	r0, r4
 8004db2:	f7ff ff92 	bl	8004cda <UART_WaitOnFlagUntilTimeout>
 8004db6:	bb30      	cbnz	r0, 8004e06 <HAL_UART_Transmit+0xca>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004db8:	68a3      	ldr	r3, [r4, #8]
 8004dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dbe:	d1e5      	bne.n	8004d8c <HAL_UART_Transmit+0x50>
 8004dc0:	6923      	ldr	r3, [r4, #16]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d1e2      	bne.n	8004d8c <HAL_UART_Transmit+0x50>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004dc6:	f835 3b02 	ldrh.w	r3, [r5], #2
 8004dca:	6822      	ldr	r2, [r4, #0]
 8004dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd0:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 8004dd2:	e7df      	b.n	8004d94 <HAL_UART_Transmit+0x58>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dd4:	9600      	str	r6, [sp, #0]
 8004dd6:	463b      	mov	r3, r7
 8004dd8:	2200      	movs	r2, #0
 8004dda:	2140      	movs	r1, #64	; 0x40
 8004ddc:	4620      	mov	r0, r4
 8004dde:	f7ff ff7c 	bl	8004cda <UART_WaitOnFlagUntilTimeout>
 8004de2:	4603      	mov	r3, r0
 8004de4:	b988      	cbnz	r0, 8004e0a <HAL_UART_Transmit+0xce>
    huart->gState = HAL_UART_STATE_READY;
 8004de6:	2220      	movs	r2, #32
 8004de8:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8004dec:	2200      	movs	r2, #0
 8004dee:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
    return HAL_OK;
 8004df2:	e000      	b.n	8004df6 <HAL_UART_Transmit+0xba>
    return HAL_BUSY;
 8004df4:	2302      	movs	r3, #2
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	b002      	add	sp, #8
 8004dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e7f9      	b.n	8004df6 <HAL_UART_Transmit+0xba>
    __HAL_LOCK(huart);
 8004e02:	2302      	movs	r3, #2
 8004e04:	e7f7      	b.n	8004df6 <HAL_UART_Transmit+0xba>
        return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e7f5      	b.n	8004df6 <HAL_UART_Transmit+0xba>
      return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e7f3      	b.n	8004df6 <HAL_UART_Transmit+0xba>
	...

08004e10 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e10:	b510      	push	{r4, lr}
 8004e12:	4604      	mov	r4, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e14:	6883      	ldr	r3, [r0, #8]
 8004e16:	6902      	ldr	r2, [r0, #16]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	6942      	ldr	r2, [r0, #20]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	69c2      	ldr	r2, [r0, #28]
 8004e20:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004e22:	6801      	ldr	r1, [r0, #0]
 8004e24:	6808      	ldr	r0, [r1, #0]
 8004e26:	4a9d      	ldr	r2, [pc, #628]	; (800509c <UART_SetConfig+0x28c>)
 8004e28:	4002      	ands	r2, r0
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e2e:	6822      	ldr	r2, [r4, #0]
 8004e30:	6853      	ldr	r3, [r2, #4]
 8004e32:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004e36:	68e1      	ldr	r1, [r4, #12]
 8004e38:	430b      	orrs	r3, r1
 8004e3a:	6053      	str	r3, [r2, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8004e3c:	69a3      	ldr	r3, [r4, #24]
 8004e3e:	6a22      	ldr	r2, [r4, #32]
 8004e40:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8004e42:	6821      	ldr	r1, [r4, #0]
 8004e44:	688b      	ldr	r3, [r1, #8]
 8004e46:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	608b      	str	r3, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	4a93      	ldr	r2, [pc, #588]	; (80050a0 <UART_SetConfig+0x290>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d019      	beq.n	8004e8a <UART_SetConfig+0x7a>
 8004e56:	4a93      	ldr	r2, [pc, #588]	; (80050a4 <UART_SetConfig+0x294>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d02a      	beq.n	8004eb2 <UART_SetConfig+0xa2>
 8004e5c:	4a92      	ldr	r2, [pc, #584]	; (80050a8 <UART_SetConfig+0x298>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d040      	beq.n	8004ee4 <UART_SetConfig+0xd4>
 8004e62:	4a92      	ldr	r2, [pc, #584]	; (80050ac <UART_SetConfig+0x29c>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d055      	beq.n	8004f14 <UART_SetConfig+0x104>
 8004e68:	4a91      	ldr	r2, [pc, #580]	; (80050b0 <UART_SetConfig+0x2a0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d06a      	beq.n	8004f44 <UART_SetConfig+0x134>
 8004e6e:	4a91      	ldr	r2, [pc, #580]	; (80050b4 <UART_SetConfig+0x2a4>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	f000 8082 	beq.w	8004f7a <UART_SetConfig+0x16a>
 8004e76:	4a90      	ldr	r2, [pc, #576]	; (80050b8 <UART_SetConfig+0x2a8>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	f000 8099 	beq.w	8004fb0 <UART_SetConfig+0x1a0>
 8004e7e:	4a8f      	ldr	r2, [pc, #572]	; (80050bc <UART_SetConfig+0x2ac>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	f000 80b0 	beq.w	8004fe6 <UART_SetConfig+0x1d6>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004e86:	2210      	movs	r2, #16
 8004e88:	e0c9      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e8a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8004e8e:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004e92:	f002 0203 	and.w	r2, r2, #3
 8004e96:	2a03      	cmp	r2, #3
 8004e98:	d803      	bhi.n	8004ea2 <UART_SetConfig+0x92>
 8004e9a:	e8df f002 	tbb	[pc, r2]
 8004e9e:	06bf      	.short	0x06bf
 8004ea0:	0804      	.short	0x0804
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004ea2:	2210      	movs	r2, #16
 8004ea4:	e0bb      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ea6:	2202      	movs	r2, #2
 8004ea8:	e0b9      	b.n	800501e <UART_SetConfig+0x20e>
 8004eaa:	2204      	movs	r2, #4
 8004eac:	e0b7      	b.n	800501e <UART_SetConfig+0x20e>
 8004eae:	2208      	movs	r2, #8
 8004eb0:	e0b5      	b.n	800501e <UART_SetConfig+0x20e>
 8004eb2:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8004eb6:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004eba:	f002 020c 	and.w	r2, r2, #12
 8004ebe:	2a0c      	cmp	r2, #12
 8004ec0:	d808      	bhi.n	8004ed4 <UART_SetConfig+0xc4>
 8004ec2:	e8df f002 	tbb	[pc, r2]
 8004ec6:	07ba      	.short	0x07ba
 8004ec8:	070b0707 	.word	0x070b0707
 8004ecc:	07090707 	.word	0x07090707
 8004ed0:	0707      	.short	0x0707
 8004ed2:	0d          	.byte	0x0d
 8004ed3:	00          	.byte	0x00
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004ed4:	2210      	movs	r2, #16
 8004ed6:	e0a2      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ed8:	2202      	movs	r2, #2
 8004eda:	e0a0      	b.n	800501e <UART_SetConfig+0x20e>
 8004edc:	2204      	movs	r2, #4
 8004ede:	e09e      	b.n	800501e <UART_SetConfig+0x20e>
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	e09c      	b.n	800501e <UART_SetConfig+0x20e>
 8004ee4:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 8004ee8:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004eec:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8004ef0:	2a10      	cmp	r2, #16
 8004ef2:	d00d      	beq.n	8004f10 <UART_SetConfig+0x100>
 8004ef4:	d905      	bls.n	8004f02 <UART_SetConfig+0xf2>
 8004ef6:	2a20      	cmp	r2, #32
 8004ef8:	d008      	beq.n	8004f0c <UART_SetConfig+0xfc>
 8004efa:	2a30      	cmp	r2, #48	; 0x30
 8004efc:	d104      	bne.n	8004f08 <UART_SetConfig+0xf8>
 8004efe:	2208      	movs	r2, #8
 8004f00:	e08d      	b.n	800501e <UART_SetConfig+0x20e>
 8004f02:	b90a      	cbnz	r2, 8004f08 <UART_SetConfig+0xf8>
 8004f04:	2200      	movs	r2, #0
 8004f06:	e08a      	b.n	800501e <UART_SetConfig+0x20e>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004f08:	2210      	movs	r2, #16
 8004f0a:	e088      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	e086      	b.n	800501e <UART_SetConfig+0x20e>
 8004f10:	2204      	movs	r2, #4
 8004f12:	e084      	b.n	800501e <UART_SetConfig+0x20e>
 8004f14:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 8004f18:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004f1c:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8004f20:	2a40      	cmp	r2, #64	; 0x40
 8004f22:	d00d      	beq.n	8004f40 <UART_SetConfig+0x130>
 8004f24:	d905      	bls.n	8004f32 <UART_SetConfig+0x122>
 8004f26:	2a80      	cmp	r2, #128	; 0x80
 8004f28:	d008      	beq.n	8004f3c <UART_SetConfig+0x12c>
 8004f2a:	2ac0      	cmp	r2, #192	; 0xc0
 8004f2c:	d104      	bne.n	8004f38 <UART_SetConfig+0x128>
 8004f2e:	2208      	movs	r2, #8
 8004f30:	e075      	b.n	800501e <UART_SetConfig+0x20e>
 8004f32:	b90a      	cbnz	r2, 8004f38 <UART_SetConfig+0x128>
 8004f34:	2200      	movs	r2, #0
 8004f36:	e072      	b.n	800501e <UART_SetConfig+0x20e>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004f38:	2210      	movs	r2, #16
 8004f3a:	e070      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f3c:	2202      	movs	r2, #2
 8004f3e:	e06e      	b.n	800501e <UART_SetConfig+0x20e>
 8004f40:	2204      	movs	r2, #4
 8004f42:	e06c      	b.n	800501e <UART_SetConfig+0x20e>
 8004f44:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 8004f48:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004f4c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8004f50:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8004f54:	d00f      	beq.n	8004f76 <UART_SetConfig+0x166>
 8004f56:	d907      	bls.n	8004f68 <UART_SetConfig+0x158>
 8004f58:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004f5c:	d009      	beq.n	8004f72 <UART_SetConfig+0x162>
 8004f5e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8004f62:	d104      	bne.n	8004f6e <UART_SetConfig+0x15e>
 8004f64:	2208      	movs	r2, #8
 8004f66:	e05a      	b.n	800501e <UART_SetConfig+0x20e>
 8004f68:	b90a      	cbnz	r2, 8004f6e <UART_SetConfig+0x15e>
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	e057      	b.n	800501e <UART_SetConfig+0x20e>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004f6e:	2210      	movs	r2, #16
 8004f70:	e055      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f72:	2202      	movs	r2, #2
 8004f74:	e053      	b.n	800501e <UART_SetConfig+0x20e>
 8004f76:	2204      	movs	r2, #4
 8004f78:	e051      	b.n	800501e <UART_SetConfig+0x20e>
 8004f7a:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 8004f7e:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004f82:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8004f86:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004f8a:	d00f      	beq.n	8004fac <UART_SetConfig+0x19c>
 8004f8c:	d907      	bls.n	8004f9e <UART_SetConfig+0x18e>
 8004f8e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8004f92:	d009      	beq.n	8004fa8 <UART_SetConfig+0x198>
 8004f94:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8004f98:	d104      	bne.n	8004fa4 <UART_SetConfig+0x194>
 8004f9a:	2208      	movs	r2, #8
 8004f9c:	e03f      	b.n	800501e <UART_SetConfig+0x20e>
 8004f9e:	b90a      	cbnz	r2, 8004fa4 <UART_SetConfig+0x194>
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	e03c      	b.n	800501e <UART_SetConfig+0x20e>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004fa4:	2210      	movs	r2, #16
 8004fa6:	e03a      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fa8:	2202      	movs	r2, #2
 8004faa:	e038      	b.n	800501e <UART_SetConfig+0x20e>
 8004fac:	2204      	movs	r2, #4
 8004fae:	e036      	b.n	800501e <UART_SetConfig+0x20e>
 8004fb0:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8004fb4:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004fb8:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8004fbc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8004fc0:	d00f      	beq.n	8004fe2 <UART_SetConfig+0x1d2>
 8004fc2:	d907      	bls.n	8004fd4 <UART_SetConfig+0x1c4>
 8004fc4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004fc8:	d009      	beq.n	8004fde <UART_SetConfig+0x1ce>
 8004fca:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8004fce:	d104      	bne.n	8004fda <UART_SetConfig+0x1ca>
 8004fd0:	2208      	movs	r2, #8
 8004fd2:	e024      	b.n	800501e <UART_SetConfig+0x20e>
 8004fd4:	b90a      	cbnz	r2, 8004fda <UART_SetConfig+0x1ca>
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	e021      	b.n	800501e <UART_SetConfig+0x20e>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004fda:	2210      	movs	r2, #16
 8004fdc:	e01f      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fde:	2202      	movs	r2, #2
 8004fe0:	e01d      	b.n	800501e <UART_SetConfig+0x20e>
 8004fe2:	2204      	movs	r2, #4
 8004fe4:	e01b      	b.n	800501e <UART_SetConfig+0x20e>
 8004fe6:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 8004fea:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004fee:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8004ff2:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8004ff6:	d00f      	beq.n	8005018 <UART_SetConfig+0x208>
 8004ff8:	d907      	bls.n	800500a <UART_SetConfig+0x1fa>
 8004ffa:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004ffe:	d009      	beq.n	8005014 <UART_SetConfig+0x204>
 8005000:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8005004:	d104      	bne.n	8005010 <UART_SetConfig+0x200>
 8005006:	2208      	movs	r2, #8
 8005008:	e009      	b.n	800501e <UART_SetConfig+0x20e>
 800500a:	b90a      	cbnz	r2, 8005010 <UART_SetConfig+0x200>
 800500c:	2200      	movs	r2, #0
 800500e:	e006      	b.n	800501e <UART_SetConfig+0x20e>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8005010:	2210      	movs	r2, #16
 8005012:	e004      	b.n	800501e <UART_SetConfig+0x20e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005014:	2202      	movs	r2, #2
 8005016:	e002      	b.n	800501e <UART_SetConfig+0x20e>
 8005018:	2204      	movs	r2, #4
 800501a:	e000      	b.n	800501e <UART_SetConfig+0x20e>
 800501c:	2201      	movs	r2, #1

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800501e:	69e1      	ldr	r1, [r4, #28]
 8005020:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005024:	d00b      	beq.n	800503e <UART_SetConfig+0x22e>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8005026:	2a08      	cmp	r2, #8
 8005028:	f200 809b 	bhi.w	8005162 <UART_SetConfig+0x352>
 800502c:	e8df f002 	tbb	[pc, r2]
 8005030:	99796d61 	.word	0x99796d61
 8005034:	99999983 	.word	0x99999983
 8005038:	8f          	.byte	0x8f
 8005039:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800503a:	2200      	movs	r2, #0
 800503c:	e7ef      	b.n	800501e <UART_SetConfig+0x20e>
    switch (clocksource)
 800503e:	2a08      	cmp	r2, #8
 8005040:	d854      	bhi.n	80050ec <UART_SetConfig+0x2dc>
 8005042:	e8df f002 	tbb	[pc, r2]
 8005046:	1705      	.short	0x1705
 8005048:	533f5322 	.word	0x533f5322
 800504c:	5353      	.short	0x5353
 800504e:	4a          	.byte	0x4a
 800504f:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005050:	f7fe fe72 	bl	8003d38 <HAL_RCC_GetPCLK1Freq>
 8005054:	6862      	ldr	r2, [r4, #4]
 8005056:	0853      	lsrs	r3, r2, #1
 8005058:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800505c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005060:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8005062:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8005064:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005068:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800506c:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 800506e:	6822      	ldr	r2, [r4, #0]
 8005070:	60d3      	str	r3, [r2, #12]
    }
  }

  return ret;

}
 8005072:	bd10      	pop	{r4, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005074:	f7fe fe70 	bl	8003d58 <HAL_RCC_GetPCLK2Freq>
 8005078:	6862      	ldr	r2, [r4, #4]
 800507a:	0853      	lsrs	r3, r2, #1
 800507c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8005080:	fbb3 f3f2 	udiv	r3, r3, r2
 8005084:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8005086:	2000      	movs	r0, #0
      break;
 8005088:	e7ec      	b.n	8005064 <UART_SetConfig+0x254>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800508a:	6862      	ldr	r2, [r4, #4]
 800508c:	4b0c      	ldr	r3, [pc, #48]	; (80050c0 <UART_SetConfig+0x2b0>)
 800508e:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8005092:	fbb3 f3f2 	udiv	r3, r3, r2
 8005096:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8005098:	2000      	movs	r0, #0
      break;
 800509a:	e7e3      	b.n	8005064 <UART_SetConfig+0x254>
 800509c:	efff69f3 	.word	0xefff69f3
 80050a0:	40011000 	.word	0x40011000
 80050a4:	40004400 	.word	0x40004400
 80050a8:	40004800 	.word	0x40004800
 80050ac:	40004c00 	.word	0x40004c00
 80050b0:	40005000 	.word	0x40005000
 80050b4:	40011400 	.word	0x40011400
 80050b8:	40007800 	.word	0x40007800
 80050bc:	40007c00 	.word	0x40007c00
 80050c0:	01e84800 	.word	0x01e84800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80050c4:	f7fe fd2c 	bl	8003b20 <HAL_RCC_GetSysClockFreq>
 80050c8:	6862      	ldr	r2, [r4, #4]
 80050ca:	0853      	lsrs	r3, r2, #1
 80050cc:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80050d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80050d4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80050d6:	2000      	movs	r0, #0
      break;
 80050d8:	e7c4      	b.n	8005064 <UART_SetConfig+0x254>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80050da:	6862      	ldr	r2, [r4, #4]
 80050dc:	0853      	lsrs	r3, r2, #1
 80050de:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80050e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80050e6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80050e8:	2000      	movs	r0, #0
      break;
 80050ea:	e7bb      	b.n	8005064 <UART_SetConfig+0x254>
        ret = HAL_ERROR;
 80050ec:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	e7b8      	b.n	8005064 <UART_SetConfig+0x254>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80050f2:	f7fe fe21 	bl	8003d38 <HAL_RCC_GetPCLK1Freq>
 80050f6:	6863      	ldr	r3, [r4, #4]
 80050f8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80050fc:	fbb0 f0f3 	udiv	r0, r0, r3
 8005100:	6823      	ldr	r3, [r4, #0]
 8005102:	b280      	uxth	r0, r0
 8005104:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005106:	2000      	movs	r0, #0
      break;
 8005108:	e7b3      	b.n	8005072 <UART_SetConfig+0x262>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800510a:	f7fe fe25 	bl	8003d58 <HAL_RCC_GetPCLK2Freq>
 800510e:	6863      	ldr	r3, [r4, #4]
 8005110:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005114:	fbb0 f0f3 	udiv	r0, r0, r3
 8005118:	6823      	ldr	r3, [r4, #0]
 800511a:	b280      	uxth	r0, r0
 800511c:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800511e:	2000      	movs	r0, #0
      break;
 8005120:	e7a7      	b.n	8005072 <UART_SetConfig+0x262>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005122:	6861      	ldr	r1, [r4, #4]
 8005124:	4a10      	ldr	r2, [pc, #64]	; (8005168 <UART_SetConfig+0x358>)
 8005126:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 800512a:	fbb2 f2f1 	udiv	r2, r2, r1
 800512e:	b292      	uxth	r2, r2
 8005130:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005132:	2000      	movs	r0, #0
      break;
 8005134:	e79d      	b.n	8005072 <UART_SetConfig+0x262>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005136:	f7fe fcf3 	bl	8003b20 <HAL_RCC_GetSysClockFreq>
 800513a:	6863      	ldr	r3, [r4, #4]
 800513c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005140:	fbb0 f0f3 	udiv	r0, r0, r3
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	b280      	uxth	r0, r0
 8005148:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800514a:	2000      	movs	r0, #0
      break;
 800514c:	e791      	b.n	8005072 <UART_SetConfig+0x262>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800514e:	6861      	ldr	r1, [r4, #4]
 8005150:	084a      	lsrs	r2, r1, #1
 8005152:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8005156:	fbb2 f2f1 	udiv	r2, r2, r1
 800515a:	b292      	uxth	r2, r2
 800515c:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800515e:	2000      	movs	r0, #0
      break;
 8005160:	e787      	b.n	8005072 <UART_SetConfig+0x262>
        ret = HAL_ERROR;
 8005162:	2001      	movs	r0, #1
 8005164:	e785      	b.n	8005072 <UART_SetConfig+0x262>
 8005166:	bf00      	nop
 8005168:	00f42400 	.word	0x00f42400

0800516c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800516c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800516e:	f013 0f01 	tst.w	r3, #1
 8005172:	d006      	beq.n	8005182 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005174:	6802      	ldr	r2, [r0, #0]
 8005176:	6853      	ldr	r3, [r2, #4]
 8005178:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800517c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800517e:	430b      	orrs	r3, r1
 8005180:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005182:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005184:	f013 0f02 	tst.w	r3, #2
 8005188:	d006      	beq.n	8005198 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800518a:	6802      	ldr	r2, [r0, #0]
 800518c:	6853      	ldr	r3, [r2, #4]
 800518e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005192:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005194:	430b      	orrs	r3, r1
 8005196:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005198:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800519a:	f013 0f04 	tst.w	r3, #4
 800519e:	d006      	beq.n	80051ae <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051a0:	6802      	ldr	r2, [r0, #0]
 80051a2:	6853      	ldr	r3, [r2, #4]
 80051a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051a8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80051aa:	430b      	orrs	r3, r1
 80051ac:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051ae:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80051b0:	f013 0f08 	tst.w	r3, #8
 80051b4:	d006      	beq.n	80051c4 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80051b6:	6802      	ldr	r2, [r0, #0]
 80051b8:	6853      	ldr	r3, [r2, #4]
 80051ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80051be:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80051c0:	430b      	orrs	r3, r1
 80051c2:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80051c6:	f013 0f10 	tst.w	r3, #16
 80051ca:	d006      	beq.n	80051da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051cc:	6802      	ldr	r2, [r0, #0]
 80051ce:	6893      	ldr	r3, [r2, #8]
 80051d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051d4:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80051d6:	430b      	orrs	r3, r1
 80051d8:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051da:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80051dc:	f013 0f20 	tst.w	r3, #32
 80051e0:	d006      	beq.n	80051f0 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051e2:	6802      	ldr	r2, [r0, #0]
 80051e4:	6893      	ldr	r3, [r2, #8]
 80051e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051ea:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80051ec:	430b      	orrs	r3, r1
 80051ee:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80051f2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80051f6:	d00a      	beq.n	800520e <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051f8:	6802      	ldr	r2, [r0, #0]
 80051fa:	6853      	ldr	r3, [r2, #4]
 80051fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005200:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005202:	430b      	orrs	r3, r1
 8005204:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005206:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005208:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800520c:	d00b      	beq.n	8005226 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800520e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005210:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005214:	d006      	beq.n	8005224 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005216:	6802      	ldr	r2, [r0, #0]
 8005218:	6853      	ldr	r3, [r2, #4]
 800521a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800521e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005220:	430b      	orrs	r3, r1
 8005222:	6053      	str	r3, [r2, #4]
  }
}
 8005224:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005226:	6802      	ldr	r2, [r0, #0]
 8005228:	6853      	ldr	r3, [r2, #4]
 800522a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800522e:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8005230:	430b      	orrs	r3, r1
 8005232:	6053      	str	r3, [r2, #4]
 8005234:	e7eb      	b.n	800520e <UART_AdvFeatureConfig+0xa2>

08005236 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005236:	b510      	push	{r4, lr}
 8005238:	b082      	sub	sp, #8
 800523a:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800523c:	2300      	movs	r3, #0
 800523e:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005240:	f7fc fdb2 	bl	8001da8 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005244:	6822      	ldr	r2, [r4, #0]
 8005246:	6812      	ldr	r2, [r2, #0]
 8005248:	f012 0f08 	tst.w	r2, #8
 800524c:	d109      	bne.n	8005262 <UART_CheckIdleState+0x2c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800524e:	2320      	movs	r3, #32
 8005250:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8005254:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005258:	2000      	movs	r0, #0
 800525a:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

  return HAL_OK;
}
 800525e:	b002      	add	sp, #8
 8005260:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005262:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	4603      	mov	r3, r0
 800526a:	2200      	movs	r2, #0
 800526c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005270:	4620      	mov	r0, r4
 8005272:	f7ff fd32 	bl	8004cda <UART_WaitOnFlagUntilTimeout>
 8005276:	2800      	cmp	r0, #0
 8005278:	d0e9      	beq.n	800524e <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 800527a:	2003      	movs	r0, #3
 800527c:	e7ef      	b.n	800525e <UART_CheckIdleState+0x28>

0800527e <HAL_UART_Init>:
  if(huart == NULL)
 800527e:	b378      	cbz	r0, 80052e0 <HAL_UART_Init+0x62>
{
 8005280:	b510      	push	{r4, lr}
 8005282:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8005284:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8005288:	b30b      	cbz	r3, 80052ce <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800528a:	2324      	movs	r3, #36	; 0x24
 800528c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8005290:	6822      	ldr	r2, [r4, #0]
 8005292:	6813      	ldr	r3, [r2, #0]
 8005294:	f023 0301 	bic.w	r3, r3, #1
 8005298:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800529a:	4620      	mov	r0, r4
 800529c:	f7ff fdb8 	bl	8004e10 <UART_SetConfig>
 80052a0:	2801      	cmp	r0, #1
 80052a2:	d013      	beq.n	80052cc <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052a6:	b9bb      	cbnz	r3, 80052d8 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052a8:	6822      	ldr	r2, [r4, #0]
 80052aa:	6853      	ldr	r3, [r2, #4]
 80052ac:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80052b0:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052b2:	6822      	ldr	r2, [r4, #0]
 80052b4:	6893      	ldr	r3, [r2, #8]
 80052b6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80052ba:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80052bc:	6822      	ldr	r2, [r4, #0]
 80052be:	6813      	ldr	r3, [r2, #0]
 80052c0:	f043 0301 	orr.w	r3, r3, #1
 80052c4:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80052c6:	4620      	mov	r0, r4
 80052c8:	f7ff ffb5 	bl	8005236 <UART_CheckIdleState>
}
 80052cc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80052ce:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80052d2:	f001 ffbb 	bl	800724c <HAL_UART_MspInit>
 80052d6:	e7d8      	b.n	800528a <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80052d8:	4620      	mov	r0, r4
 80052da:	f7ff ff47 	bl	800516c <UART_AdvFeatureConfig>
 80052de:	e7e3      	b.n	80052a8 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 80052e0:	2001      	movs	r0, #1
}
 80052e2:	4770      	bx	lr

080052e4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80052e4:	b430      	push	{r4, r5}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 80052e6:	680b      	ldr	r3, [r1, #0]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d018      	beq.n	800531e <FMC_SDRAM_Init+0x3a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80052ec:	6803      	ldr	r3, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80052ee:	4a19      	ldr	r2, [pc, #100]	; (8005354 <FMC_SDRAM_Init+0x70>)
 80052f0:	401a      	ands	r2, r3
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80052f2:	684b      	ldr	r3, [r1, #4]
                        Init->RowBitsNumber      |\
 80052f4:	688c      	ldr	r4, [r1, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80052f6:	4323      	orrs	r3, r4
                        Init->MemoryDataWidth    |\
 80052f8:	68cc      	ldr	r4, [r1, #12]
                        Init->RowBitsNumber      |\
 80052fa:	4323      	orrs	r3, r4
                        Init->InternalBankNumber |\
 80052fc:	690c      	ldr	r4, [r1, #16]
                        Init->MemoryDataWidth    |\
 80052fe:	4323      	orrs	r3, r4
                        Init->CASLatency         |\
 8005300:	694c      	ldr	r4, [r1, #20]
                        Init->InternalBankNumber |\
 8005302:	4323      	orrs	r3, r4
                        Init->WriteProtection    |\
 8005304:	698c      	ldr	r4, [r1, #24]
                        Init->CASLatency         |\
 8005306:	4323      	orrs	r3, r4
                        Init->SDClockPeriod      |\
 8005308:	69cc      	ldr	r4, [r1, #28]
                        Init->WriteProtection    |\
 800530a:	4323      	orrs	r3, r4
                        Init->ReadBurst          |\
 800530c:	6a0c      	ldr	r4, [r1, #32]
                        Init->SDClockPeriod      |\
 800530e:	4323      	orrs	r3, r4
                        Init->ReadPipeDelay
 8005310:	6a49      	ldr	r1, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 8005312:	430b      	orrs	r3, r1
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005314:	4313      	orrs	r3, r2
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8005316:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8005318:	2000      	movs	r0, #0
 800531a:	bc30      	pop	{r4, r5}
 800531c:	4770      	bx	lr
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800531e:	6804      	ldr	r4, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8005320:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005324:	69cb      	ldr	r3, [r1, #28]
                        Init->ReadBurst          |\
 8005326:	6a0a      	ldr	r2, [r1, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005328:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800532a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 800532c:	431a      	orrs	r2, r3
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800532e:	4322      	orrs	r2, r4
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8005330:	6843      	ldr	r3, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8005332:	4c08      	ldr	r4, [pc, #32]	; (8005354 <FMC_SDRAM_Init+0x70>)
 8005334:	401c      	ands	r4, r3
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005336:	684b      	ldr	r3, [r1, #4]
                       Init->RowBitsNumber       |\
 8005338:	688d      	ldr	r5, [r1, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800533a:	432b      	orrs	r3, r5
                       Init->MemoryDataWidth     |\
 800533c:	68cd      	ldr	r5, [r1, #12]
                       Init->RowBitsNumber       |\
 800533e:	432b      	orrs	r3, r5
                       Init->InternalBankNumber  |\
 8005340:	690d      	ldr	r5, [r1, #16]
                       Init->MemoryDataWidth     |\
 8005342:	432b      	orrs	r3, r5
                       Init->CASLatency          |\
 8005344:	694d      	ldr	r5, [r1, #20]
                       Init->InternalBankNumber  |\
 8005346:	432b      	orrs	r3, r5
                       Init->WriteProtection);
 8005348:	6989      	ldr	r1, [r1, #24]
                       Init->CASLatency          |\
 800534a:	430b      	orrs	r3, r1
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800534c:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800534e:	6002      	str	r2, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8005350:	6043      	str	r3, [r0, #4]
 8005352:	e7e1      	b.n	8005318 <FMC_SDRAM_Init+0x34>
 8005354:	ffff8000 	.word	0xffff8000

08005358 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005358:	b430      	push	{r4, r5}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800535a:	2a01      	cmp	r2, #1
 800535c:	d021      	beq.n	80053a2 <FMC_SDRAM_Timing_Init+0x4a>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800535e:	6882      	ldr	r2, [r0, #8]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8005360:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005364:	680b      	ldr	r3, [r1, #0]
 8005366:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8005368:	684c      	ldr	r4, [r1, #4]
 800536a:	3c01      	subs	r4, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800536c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8005370:	688c      	ldr	r4, [r1, #8]
 8005372:	3c01      	subs	r4, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8005374:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8005378:	68cc      	ldr	r4, [r1, #12]
 800537a:	3c01      	subs	r4, #1
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800537c:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8005380:	690c      	ldr	r4, [r1, #16]
 8005382:	3c01      	subs	r4, #1
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8005384:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
                       (((Timing->RPDelay)-1) << 20)             |\
 8005388:	694c      	ldr	r4, [r1, #20]
 800538a:	3c01      	subs	r4, #1
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800538c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                       (((Timing->RCDDelay)-1) << 24));
 8005390:	6989      	ldr	r1, [r1, #24]
 8005392:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005394:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005398:	4313      	orrs	r3, r2
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800539a:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 800539c:	2000      	movs	r0, #0
 800539e:	bc30      	pop	{r4, r5}
 80053a0:	4770      	bx	lr
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80053a2:	6883      	ldr	r3, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80053a4:	4c11      	ldr	r4, [pc, #68]	; (80053ec <FMC_SDRAM_Timing_Init+0x94>)
 80053a6:	401c      	ands	r4, r3
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80053a8:	68ca      	ldr	r2, [r1, #12]
 80053aa:	1e55      	subs	r5, r2, #1
                        (((Timing->RPDelay)-1) << 20)); 
 80053ac:	694b      	ldr	r3, [r1, #20]
 80053ae:	1e5a      	subs	r2, r3, #1
 80053b0:	0512      	lsls	r2, r2, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80053b2:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 80053b6:	4322      	orrs	r2, r4
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80053b8:	68c4      	ldr	r4, [r0, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80053ba:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80053be:	680b      	ldr	r3, [r1, #0]
 80053c0:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 80053c2:	684d      	ldr	r5, [r1, #4]
 80053c4:	3d01      	subs	r5, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80053c6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 80053ca:	688d      	ldr	r5, [r1, #8]
 80053cc:	3d01      	subs	r5, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 80053ce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 80053d2:	690d      	ldr	r5, [r1, #16]
 80053d4:	3d01      	subs	r5, #1
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 80053d6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RCDDelay)-1) << 24));   
 80053da:	6989      	ldr	r1, [r1, #24]
 80053dc:	3901      	subs	r1, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80053de:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80053e2:	4323      	orrs	r3, r4
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80053e4:	6082      	str	r2, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80053e6:	60c3      	str	r3, [r0, #12]
 80053e8:	e7d8      	b.n	800539c <FMC_SDRAM_Timing_Init+0x44>
 80053ea:	bf00      	nop
 80053ec:	ff0f0fff 	.word	0xff0f0fff

080053f0 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80053f0:	b410      	push	{r4}
 80053f2:	b083      	sub	sp, #12
 80053f4:	4604      	mov	r4, r0
  __IO uint32_t tmpr = 0;
 80053f6:	2000      	movs	r0, #0
 80053f8:	9001      	str	r0, [sp, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80053fa:	680b      	ldr	r3, [r1, #0]
                    (Command->CommandTarget)                |\
 80053fc:	684a      	ldr	r2, [r1, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80053fe:	4313      	orrs	r3, r2
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8005400:	688a      	ldr	r2, [r1, #8]
 8005402:	3a01      	subs	r2, #1
                    (Command->CommandTarget)                |\
 8005404:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
                    ((Command->ModeRegisterDefinition) << 9)
 8005408:	68ca      	ldr	r2, [r1, #12]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800540a:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 800540e:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
 8005410:	9b01      	ldr	r3, [sp, #4]
 8005412:	6123      	str	r3, [r4, #16]
  
  return HAL_OK;  
}
 8005414:	b003      	add	sp, #12
 8005416:	f85d 4b04 	ldr.w	r4, [sp], #4
 800541a:	4770      	bx	lr

0800541c <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800541c:	6943      	ldr	r3, [r0, #20]
 800541e:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 8005422:	6141      	str	r1, [r0, #20]
  
  return HAL_OK;   
}
 8005424:	2000      	movs	r0, #0
 8005426:	4770      	bx	lr

08005428 <ft5336_Reset>:
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8005428:	4770      	bx	lr

0800542a <ft5336_TS_ITStatus>:
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
}
 800542a:	2000      	movs	r0, #0
 800542c:	4770      	bx	lr

0800542e <ft5336_TS_ClearIT>:
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
  /* Nothing to be done here for FT5336 */
}
 800542e:	4770      	bx	lr

08005430 <ft5336_Get_I2C_InitializedStatus>:
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
  return(ft5336_handle.i2cInitialized);
}
 8005430:	4b01      	ldr	r3, [pc, #4]	; (8005438 <ft5336_Get_I2C_InitializedStatus+0x8>)
 8005432:	7818      	ldrb	r0, [r3, #0]
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	20000328 	.word	0x20000328

0800543c <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 800543c:	b508      	push	{r3, lr}
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 800543e:	f7ff fff7 	bl	8005430 <ft5336_Get_I2C_InitializedStatus>
 8005442:	b100      	cbz	r0, 8005446 <ft5336_I2C_InitializeIfRequired+0xa>
    TS_IO_Init();

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
  }
}
 8005444:	bd08      	pop	{r3, pc}
    TS_IO_Init();
 8005446:	f000 fa09 	bl	800585c <TS_IO_Init>
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 800544a:	4b02      	ldr	r3, [pc, #8]	; (8005454 <ft5336_I2C_InitializeIfRequired+0x18>)
 800544c:	2201      	movs	r2, #1
 800544e:	701a      	strb	r2, [r3, #0]
}
 8005450:	e7f8      	b.n	8005444 <ft5336_I2C_InitializeIfRequired+0x8>
 8005452:	bf00      	nop
 8005454:	20000328 	.word	0x20000328

08005458 <ft5336_Init>:
{
 8005458:	b508      	push	{r3, lr}
  TS_IO_Delay(200);
 800545a:	20c8      	movs	r0, #200	; 0xc8
 800545c:	f000 fa2e 	bl	80058bc <TS_IO_Delay>
  ft5336_I2C_InitializeIfRequired();
 8005460:	f7ff ffec 	bl	800543c <ft5336_I2C_InitializeIfRequired>
}
 8005464:	bd08      	pop	{r3, pc}

08005466 <ft5336_ReadID>:
{
 8005466:	b570      	push	{r4, r5, r6, lr}
 8005468:	b082      	sub	sp, #8
 800546a:	4606      	mov	r6, r0
  volatile uint8_t ucReadId = 0;
 800546c:	2400      	movs	r4, #0
 800546e:	f88d 4007 	strb.w	r4, [sp, #7]
  ft5336_I2C_InitializeIfRequired();
 8005472:	f7ff ffe3 	bl	800543c <ft5336_I2C_InitializeIfRequired>
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8005476:	4625      	mov	r5, r4
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8005478:	e001      	b.n	800547e <ft5336_ReadID+0x18>
 800547a:	3401      	adds	r4, #1
 800547c:	b2e4      	uxtb	r4, r4
 800547e:	f085 0301 	eor.w	r3, r5, #1
 8005482:	2c02      	cmp	r4, #2
 8005484:	bf8c      	ite	hi
 8005486:	2300      	movhi	r3, #0
 8005488:	f003 0301 	andls.w	r3, r3, #1
 800548c:	b163      	cbz	r3, 80054a8 <ft5336_ReadID+0x42>
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800548e:	21a8      	movs	r1, #168	; 0xa8
 8005490:	b2f0      	uxtb	r0, r6
 8005492:	f000 f9fd 	bl	8005890 <TS_IO_Read>
 8005496:	f88d 0007 	strb.w	r0, [sp, #7]
    if(ucReadId == FT5336_ID_VALUE)
 800549a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	2b51      	cmp	r3, #81	; 0x51
 80054a2:	d1ea      	bne.n	800547a <ft5336_ReadID+0x14>
      bFoundDevice = 1;
 80054a4:	2501      	movs	r5, #1
 80054a6:	e7e8      	b.n	800547a <ft5336_ReadID+0x14>
  return (ucReadId);
 80054a8:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80054ac:	b002      	add	sp, #8
 80054ae:	bd70      	pop	{r4, r5, r6, pc}

080054b0 <ft5336_TS_DetectTouch>:
{
 80054b0:	b500      	push	{lr}
 80054b2:	b083      	sub	sp, #12
  volatile uint8_t nbTouch = 0;
 80054b4:	2300      	movs	r3, #0
 80054b6:	f88d 3007 	strb.w	r3, [sp, #7]
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80054ba:	2102      	movs	r1, #2
 80054bc:	b2c0      	uxtb	r0, r0
 80054be:	f000 f9e7 	bl	8005890 <TS_IO_Read>
 80054c2:	f88d 0007 	strb.w	r0, [sp, #7]
  nbTouch &= FT5336_TD_STAT_MASK;
 80054c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80054ca:	f003 030f 	and.w	r3, r3, #15
 80054ce:	f88d 3007 	strb.w	r3, [sp, #7]
  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80054d2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	2b05      	cmp	r3, #5
 80054da:	d902      	bls.n	80054e2 <ft5336_TS_DetectTouch+0x32>
    nbTouch = 0;
 80054dc:	2300      	movs	r3, #0
 80054de:	f88d 3007 	strb.w	r3, [sp, #7]
  ft5336_handle.currActiveTouchNb = nbTouch;
 80054e2:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80054e6:	4b04      	ldr	r3, [pc, #16]	; (80054f8 <ft5336_TS_DetectTouch+0x48>)
 80054e8:	705a      	strb	r2, [r3, #1]
  ft5336_handle.currActiveTouchIdx = 0;
 80054ea:	2200      	movs	r2, #0
 80054ec:	709a      	strb	r2, [r3, #2]
  return(nbTouch);
 80054ee:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80054f2:	b003      	add	sp, #12
 80054f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80054f8:	20000328 	.word	0x20000328

080054fc <ft5336_TS_GetXY>:
{
 80054fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005500:	b082      	sub	sp, #8
  volatile uint8_t ucReadData = 0;
 8005502:	2300      	movs	r3, #0
 8005504:	f88d 3007 	strb.w	r3, [sp, #7]
  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8005508:	4d4f      	ldr	r5, [pc, #316]	; (8005648 <ft5336_TS_GetXY+0x14c>)
 800550a:	78ab      	ldrb	r3, [r5, #2]
 800550c:	786c      	ldrb	r4, [r5, #1]
 800550e:	42a3      	cmp	r3, r4
 8005510:	f080 8096 	bcs.w	8005640 <ft5336_TS_GetXY+0x144>
    switch(ft5336_handle.currActiveTouchIdx)
 8005514:	2b09      	cmp	r3, #9
 8005516:	d806      	bhi.n	8005526 <ft5336_TS_GetXY+0x2a>
 8005518:	e8df f003 	tbb	[pc, r3]
 800551c:	1b130b53 	.word	0x1b130b53
 8005520:	3b332b23 	.word	0x3b332b23
 8005524:	4b43      	.short	0x4b43
  uint8_t regAddressYHigh = 0;
 8005526:	f04f 0800 	mov.w	r8, #0
  uint8_t regAddressYLow = 0;
 800552a:	46c1      	mov	r9, r8
  uint8_t regAddressXHigh = 0;
 800552c:	46c2      	mov	sl, r8
  uint8_t regAddressXLow = 0;
 800552e:	4643      	mov	r3, r8
 8005530:	e04e      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P2_YH_REG;
 8005532:	f04f 080b 	mov.w	r8, #11
      regAddressYLow  = FT5336_P2_YL_REG;
 8005536:	f04f 090c 	mov.w	r9, #12
      regAddressXHigh = FT5336_P2_XH_REG;
 800553a:	f04f 0a09 	mov.w	sl, #9
      regAddressXLow  = FT5336_P2_XL_REG;
 800553e:	230a      	movs	r3, #10
      break;
 8005540:	e046      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P3_YH_REG;
 8005542:	f04f 0811 	mov.w	r8, #17
      regAddressYLow  = FT5336_P3_YL_REG;
 8005546:	f04f 0912 	mov.w	r9, #18
      regAddressXHigh = FT5336_P3_XH_REG;
 800554a:	f04f 0a0f 	mov.w	sl, #15
      regAddressXLow  = FT5336_P3_XL_REG;
 800554e:	2310      	movs	r3, #16
      break;
 8005550:	e03e      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P4_YH_REG;
 8005552:	f04f 0817 	mov.w	r8, #23
      regAddressYLow  = FT5336_P4_YL_REG;
 8005556:	f04f 0918 	mov.w	r9, #24
      regAddressXHigh = FT5336_P4_XH_REG;
 800555a:	f04f 0a15 	mov.w	sl, #21
      regAddressXLow  = FT5336_P4_XL_REG;
 800555e:	2316      	movs	r3, #22
      break;
 8005560:	e036      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P5_YH_REG;
 8005562:	f04f 081d 	mov.w	r8, #29
      regAddressYLow  = FT5336_P5_YL_REG;
 8005566:	f04f 091e 	mov.w	r9, #30
      regAddressXHigh = FT5336_P5_XH_REG;
 800556a:	f04f 0a1b 	mov.w	sl, #27
      regAddressXLow  = FT5336_P5_XL_REG;
 800556e:	231c      	movs	r3, #28
      break;
 8005570:	e02e      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P6_YH_REG;
 8005572:	f04f 0823 	mov.w	r8, #35	; 0x23
      regAddressYLow  = FT5336_P6_YL_REG;
 8005576:	f04f 0924 	mov.w	r9, #36	; 0x24
      regAddressXHigh = FT5336_P6_XH_REG;
 800557a:	f04f 0a21 	mov.w	sl, #33	; 0x21
      regAddressXLow  = FT5336_P6_XL_REG;
 800557e:	2322      	movs	r3, #34	; 0x22
      break;
 8005580:	e026      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P7_YH_REG;
 8005582:	f04f 0829 	mov.w	r8, #41	; 0x29
      regAddressYLow  = FT5336_P7_YL_REG;
 8005586:	f04f 092a 	mov.w	r9, #42	; 0x2a
      regAddressXHigh = FT5336_P7_XH_REG;
 800558a:	f04f 0a27 	mov.w	sl, #39	; 0x27
      regAddressXLow  = FT5336_P7_XL_REG;
 800558e:	2328      	movs	r3, #40	; 0x28
      break;
 8005590:	e01e      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P8_YH_REG;
 8005592:	f04f 082f 	mov.w	r8, #47	; 0x2f
      regAddressYLow  = FT5336_P8_YL_REG;
 8005596:	f04f 0930 	mov.w	r9, #48	; 0x30
      regAddressXHigh = FT5336_P8_XH_REG;
 800559a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
      regAddressXLow  = FT5336_P8_XL_REG;
 800559e:	232e      	movs	r3, #46	; 0x2e
      break;
 80055a0:	e016      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P9_YH_REG;
 80055a2:	f04f 0835 	mov.w	r8, #53	; 0x35
      regAddressYLow  = FT5336_P9_YL_REG;
 80055a6:	f04f 0936 	mov.w	r9, #54	; 0x36
      regAddressXHigh = FT5336_P9_XH_REG;
 80055aa:	f04f 0a33 	mov.w	sl, #51	; 0x33
      regAddressXLow  = FT5336_P9_XL_REG;
 80055ae:	2334      	movs	r3, #52	; 0x34
      break;
 80055b0:	e00e      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P10_YH_REG;
 80055b2:	f04f 083b 	mov.w	r8, #59	; 0x3b
      regAddressYLow  = FT5336_P10_YL_REG;
 80055b6:	f04f 093c 	mov.w	r9, #60	; 0x3c
      regAddressXHigh = FT5336_P10_XH_REG;
 80055ba:	f04f 0a39 	mov.w	sl, #57	; 0x39
      regAddressXLow  = FT5336_P10_XL_REG;
 80055be:	233a      	movs	r3, #58	; 0x3a
      break;
 80055c0:	e006      	b.n	80055d0 <ft5336_TS_GetXY+0xd4>
      regAddressYHigh = FT5336_P1_YH_REG;
 80055c2:	f04f 0805 	mov.w	r8, #5
      regAddressYLow  = FT5336_P1_YL_REG;
 80055c6:	f04f 0906 	mov.w	r9, #6
      regAddressXHigh = FT5336_P1_XH_REG;
 80055ca:	f04f 0a03 	mov.w	sl, #3
      regAddressXLow  = FT5336_P1_XL_REG;
 80055ce:	2304      	movs	r3, #4
 80055d0:	4616      	mov	r6, r2
 80055d2:	460f      	mov	r7, r1
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 80055d4:	b2c4      	uxtb	r4, r0
 80055d6:	4619      	mov	r1, r3
 80055d8:	4620      	mov	r0, r4
 80055da:	f000 f959 	bl	8005890 <TS_IO_Read>
 80055de:	f88d 0007 	strb.w	r0, [sp, #7]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80055e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80055e6:	4d19      	ldr	r5, [pc, #100]	; (800564c <ft5336_TS_GetXY+0x150>)
 80055e8:	802b      	strh	r3, [r5, #0]
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80055ea:	4651      	mov	r1, sl
 80055ec:	4620      	mov	r0, r4
 80055ee:	f000 f94f 	bl	8005890 <TS_IO_Read>
 80055f2:	f88d 0007 	strb.w	r0, [sp, #7]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80055f6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80055fa:	021b      	lsls	r3, r3, #8
 80055fc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005600:	882a      	ldrh	r2, [r5, #0]
 8005602:	4313      	orrs	r3, r2
 8005604:	802b      	strh	r3, [r5, #0]
    *X = coord;
 8005606:	803b      	strh	r3, [r7, #0]
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8005608:	4649      	mov	r1, r9
 800560a:	4620      	mov	r0, r4
 800560c:	f000 f940 	bl	8005890 <TS_IO_Read>
 8005610:	f88d 0007 	strb.w	r0, [sp, #7]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8005614:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005618:	802b      	strh	r3, [r5, #0]
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 800561a:	4641      	mov	r1, r8
 800561c:	4620      	mov	r0, r4
 800561e:	f000 f937 	bl	8005890 <TS_IO_Read>
 8005622:	f88d 0007 	strb.w	r0, [sp, #7]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8005626:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800562a:	021b      	lsls	r3, r3, #8
 800562c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005630:	882a      	ldrh	r2, [r5, #0]
 8005632:	4313      	orrs	r3, r2
 8005634:	802b      	strh	r3, [r5, #0]
    *Y = coord;
 8005636:	8033      	strh	r3, [r6, #0]
    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8005638:	4a03      	ldr	r2, [pc, #12]	; (8005648 <ft5336_TS_GetXY+0x14c>)
 800563a:	7893      	ldrb	r3, [r2, #2]
 800563c:	3301      	adds	r3, #1
 800563e:	7093      	strb	r3, [r2, #2]
}
 8005640:	b002      	add	sp, #8
 8005642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005646:	bf00      	nop
 8005648:	20000328 	.word	0x20000328
 800564c:	20000326 	.word	0x20000326

08005650 <ft5336_TS_EnableIT>:
{
 8005650:	b508      	push	{r3, lr}
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8005652:	2201      	movs	r2, #1
 8005654:	21a4      	movs	r1, #164	; 0xa4
 8005656:	b2c0      	uxtb	r0, r0
 8005658:	f000 f908 	bl	800586c <TS_IO_Write>
}
 800565c:	bd08      	pop	{r3, pc}

0800565e <ft5336_TS_DisableIT>:
{
 800565e:	b508      	push	{r3, lr}
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8005660:	2200      	movs	r2, #0
 8005662:	21a4      	movs	r1, #164	; 0xa4
 8005664:	b2c0      	uxtb	r0, r0
 8005666:	f000 f901 	bl	800586c <TS_IO_Write>
}
 800566a:	bd08      	pop	{r3, pc}

0800566c <ft5336_TS_Start>:
{
 800566c:	b508      	push	{r3, lr}
  ft5336_TS_DisableIT(DeviceAddr);
 800566e:	f7ff fff6 	bl	800565e <ft5336_TS_DisableIT>
}
 8005672:	bd08      	pop	{r3, pc}

08005674 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8005674:	b570      	push	{r4, r5, r6, lr}
 8005676:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8005678:	4b44      	ldr	r3, [pc, #272]	; (800578c <I2Cx_MspInit+0x118>)
 800567a:	4283      	cmp	r3, r0
 800567c:	d043      	beq.n	8005706 <I2Cx_MspInit+0x92>
  {
    /* External, camera and Arduino connector I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800567e:	4c44      	ldr	r4, [pc, #272]	; (8005790 <I2Cx_MspInit+0x11c>)
 8005680:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005682:	f043 0302 	orr.w	r3, r3, #2
 8005686:	6323      	str	r3, [r4, #48]	; 0x30
 8005688:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800568a:	f003 0302 	and.w	r3, r3, #2
 800568e:	9303      	str	r3, [sp, #12]
 8005690:	9b03      	ldr	r3, [sp, #12]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8005692:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005696:	9305      	str	r3, [sp, #20]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8005698:	2312      	movs	r3, #18
 800569a:	9306      	str	r3, [sp, #24]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800569c:	2500      	movs	r5, #0
 800569e:	9507      	str	r5, [sp, #28]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80056a0:	2302      	movs	r3, #2
 80056a2:	9308      	str	r3, [sp, #32]
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80056a4:	2304      	movs	r3, #4
 80056a6:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80056a8:	4e3a      	ldr	r6, [pc, #232]	; (8005794 <I2Cx_MspInit+0x120>)
 80056aa:	a905      	add	r1, sp, #20
 80056ac:	4630      	mov	r0, r6
 80056ae:	f7fd f98f 	bl	80029d0 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80056b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056b6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80056b8:	a905      	add	r1, sp, #20
 80056ba:	4630      	mov	r0, r6
 80056bc:	f7fd f988 	bl	80029d0 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80056c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80056c6:	6423      	str	r3, [r4, #64]	; 0x40
 80056c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056ce:	9304      	str	r3, [sp, #16]
 80056d0:	9b04      	ldr	r3, [sp, #16]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80056d2:	6a23      	ldr	r3, [r4, #32]
 80056d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80056d8:	6223      	str	r3, [r4, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80056da:	6a23      	ldr	r3, [r4, #32]
 80056dc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80056e0:	6223      	str	r3, [r4, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80056e2:	462a      	mov	r2, r5
 80056e4:	210f      	movs	r1, #15
 80056e6:	201f      	movs	r0, #31
 80056e8:	f7fc fe16 	bl	8002318 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80056ec:	201f      	movs	r0, #31
 80056ee:	f7fc fe45 	bl	800237c <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80056f2:	462a      	mov	r2, r5
 80056f4:	210f      	movs	r1, #15
 80056f6:	2020      	movs	r0, #32
 80056f8:	f7fc fe0e 	bl	8002318 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80056fc:	2020      	movs	r0, #32
 80056fe:	f7fc fe3d 	bl	800237c <HAL_NVIC_EnableIRQ>
  }
}
 8005702:	b00a      	add	sp, #40	; 0x28
 8005704:	bd70      	pop	{r4, r5, r6, pc}
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8005706:	4c22      	ldr	r4, [pc, #136]	; (8005790 <I2Cx_MspInit+0x11c>)
 8005708:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800570a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800570e:	6323      	str	r3, [r4, #48]	; 0x30
 8005710:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005716:	9301      	str	r3, [sp, #4]
 8005718:	9b01      	ldr	r3, [sp, #4]
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 800571a:	2380      	movs	r3, #128	; 0x80
 800571c:	9305      	str	r3, [sp, #20]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800571e:	2312      	movs	r3, #18
 8005720:	9306      	str	r3, [sp, #24]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8005722:	2500      	movs	r5, #0
 8005724:	9507      	str	r5, [sp, #28]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005726:	2302      	movs	r3, #2
 8005728:	9308      	str	r3, [sp, #32]
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 800572a:	2304      	movs	r3, #4
 800572c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800572e:	4e1a      	ldr	r6, [pc, #104]	; (8005798 <I2Cx_MspInit+0x124>)
 8005730:	a905      	add	r1, sp, #20
 8005732:	4630      	mov	r0, r6
 8005734:	f7fd f94c 	bl	80029d0 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8005738:	f44f 7380 	mov.w	r3, #256	; 0x100
 800573c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800573e:	a905      	add	r1, sp, #20
 8005740:	4630      	mov	r0, r6
 8005742:	f7fd f945 	bl	80029d0 <HAL_GPIO_Init>
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8005746:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005748:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800574c:	6423      	str	r3, [r4, #64]	; 0x40
 800574e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005750:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005754:	9302      	str	r3, [sp, #8]
 8005756:	9b02      	ldr	r3, [sp, #8]
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8005758:	6a23      	ldr	r3, [r4, #32]
 800575a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800575e:	6223      	str	r3, [r4, #32]
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8005760:	6a23      	ldr	r3, [r4, #32]
 8005762:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005766:	6223      	str	r3, [r4, #32]
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8005768:	462a      	mov	r2, r5
 800576a:	210f      	movs	r1, #15
 800576c:	2048      	movs	r0, #72	; 0x48
 800576e:	f7fc fdd3 	bl	8002318 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8005772:	2048      	movs	r0, #72	; 0x48
 8005774:	f7fc fe02 	bl	800237c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8005778:	462a      	mov	r2, r5
 800577a:	210f      	movs	r1, #15
 800577c:	2049      	movs	r0, #73	; 0x49
 800577e:	f7fc fdcb 	bl	8002318 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8005782:	2049      	movs	r0, #73	; 0x49
 8005784:	f7fc fdfa 	bl	800237c <HAL_NVIC_EnableIRQ>
 8005788:	e7bb      	b.n	8005702 <I2Cx_MspInit+0x8e>
 800578a:	bf00      	nop
 800578c:	2000032c 	.word	0x2000032c
 8005790:	40023800 	.word	0x40023800
 8005794:	40020400 	.word	0x40020400
 8005798:	40021c00 	.word	0x40021c00

0800579c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800579c:	b510      	push	{r4, lr}
 800579e:	4604      	mov	r4, r0
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80057a0:	f7fd fda2 	bl	80032e8 <HAL_I2C_GetState>
 80057a4:	b9a0      	cbnz	r0, 80057d0 <I2Cx_Init+0x34>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80057a6:	4b0c      	ldr	r3, [pc, #48]	; (80057d8 <I2Cx_Init+0x3c>)
 80057a8:	429c      	cmp	r4, r3
 80057aa:	d012      	beq.n	80057d2 <I2Cx_Init+0x36>
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80057ac:	4b0b      	ldr	r3, [pc, #44]	; (80057dc <I2Cx_Init+0x40>)
 80057ae:	6023      	str	r3, [r4, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80057b0:	4b0b      	ldr	r3, [pc, #44]	; (80057e0 <I2Cx_Init+0x44>)
 80057b2:	6063      	str	r3, [r4, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80057b4:	2300      	movs	r3, #0
 80057b6:	60a3      	str	r3, [r4, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80057b8:	2201      	movs	r2, #1
 80057ba:	60e2      	str	r2, [r4, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80057bc:	6123      	str	r3, [r4, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80057be:	6163      	str	r3, [r4, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80057c0:	61e3      	str	r3, [r4, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80057c2:	6223      	str	r3, [r4, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80057c4:	4620      	mov	r0, r4
 80057c6:	f7ff ff55 	bl	8005674 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80057ca:	4620      	mov	r0, r4
 80057cc:	f7fd fb60 	bl	8002e90 <HAL_I2C_Init>
  }
}
 80057d0:	bd10      	pop	{r4, pc}
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80057d2:	4b04      	ldr	r3, [pc, #16]	; (80057e4 <I2Cx_Init+0x48>)
 80057d4:	6023      	str	r3, [r4, #0]
 80057d6:	e7eb      	b.n	80057b0 <I2Cx_Init+0x14>
 80057d8:	2000032c 	.word	0x2000032c
 80057dc:	40005400 	.word	0x40005400
 80057e0:	40912732 	.word	0x40912732
 80057e4:	40005c00 	.word	0x40005c00

080057e8 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80057e8:	b510      	push	{r4, lr}
 80057ea:	4604      	mov	r4, r0
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80057ec:	f7fd fbaf 	bl	8002f4e <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80057f0:	4620      	mov	r0, r4
 80057f2:	f7ff ffd3 	bl	800579c <I2Cx_Init>
}
 80057f6:	bd10      	pop	{r4, pc}

080057f8 <I2Cx_WriteMultiple>:
{
 80057f8:	b570      	push	{r4, r5, r6, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	4606      	mov	r6, r0
 80057fe:	460c      	mov	r4, r1
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8005800:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005804:	9102      	str	r1, [sp, #8]
 8005806:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800580a:	9101      	str	r1, [sp, #4]
 800580c:	9908      	ldr	r1, [sp, #32]
 800580e:	9100      	str	r1, [sp, #0]
 8005810:	4621      	mov	r1, r4
 8005812:	f7fd fbb5 	bl	8002f80 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 8005816:	4605      	mov	r5, r0
 8005818:	b910      	cbnz	r0, 8005820 <I2Cx_WriteMultiple+0x28>
}
 800581a:	4628      	mov	r0, r5
 800581c:	b004      	add	sp, #16
 800581e:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx_Error(i2c_handler, Addr);
 8005820:	4621      	mov	r1, r4
 8005822:	4630      	mov	r0, r6
 8005824:	f7ff ffe0 	bl	80057e8 <I2Cx_Error>
 8005828:	e7f7      	b.n	800581a <I2Cx_WriteMultiple+0x22>

0800582a <I2Cx_ReadMultiple>:
{
 800582a:	b570      	push	{r4, r5, r6, lr}
 800582c:	b084      	sub	sp, #16
 800582e:	4606      	mov	r6, r0
 8005830:	460c      	mov	r4, r1
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8005832:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005836:	9102      	str	r1, [sp, #8]
 8005838:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800583c:	9101      	str	r1, [sp, #4]
 800583e:	9908      	ldr	r1, [sp, #32]
 8005840:	9100      	str	r1, [sp, #0]
 8005842:	4621      	mov	r1, r4
 8005844:	f7fd fc74 	bl	8003130 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8005848:	4605      	mov	r5, r0
 800584a:	b910      	cbnz	r0, 8005852 <I2Cx_ReadMultiple+0x28>
}
 800584c:	4628      	mov	r0, r5
 800584e:	b004      	add	sp, #16
 8005850:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx_Error(i2c_handler, Addr);
 8005852:	4621      	mov	r1, r4
 8005854:	4630      	mov	r0, r6
 8005856:	f7ff ffc7 	bl	80057e8 <I2Cx_Error>
 800585a:	e7f7      	b.n	800584c <I2Cx_ReadMultiple+0x22>

0800585c <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 800585c:	b508      	push	{r3, lr}
  I2Cx_Init(&hI2cAudioHandler);
 800585e:	4802      	ldr	r0, [pc, #8]	; (8005868 <TS_IO_Init+0xc>)
 8005860:	f7ff ff9c 	bl	800579c <I2Cx_Init>
}
 8005864:	bd08      	pop	{r3, pc}
 8005866:	bf00      	nop
 8005868:	2000032c 	.word	0x2000032c

0800586c <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800586c:	b510      	push	{r4, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	ac04      	add	r4, sp, #16
 8005872:	f804 2d01 	strb.w	r2, [r4, #-1]!
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8005876:	2301      	movs	r3, #1
 8005878:	9301      	str	r3, [sp, #4]
 800587a:	9400      	str	r4, [sp, #0]
 800587c:	460a      	mov	r2, r1
 800587e:	4601      	mov	r1, r0
 8005880:	4802      	ldr	r0, [pc, #8]	; (800588c <TS_IO_Write+0x20>)
 8005882:	f7ff ffb9 	bl	80057f8 <I2Cx_WriteMultiple>
}
 8005886:	b004      	add	sp, #16
 8005888:	bd10      	pop	{r4, pc}
 800588a:	bf00      	nop
 800588c:	2000032c 	.word	0x2000032c

08005890 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8005890:	b500      	push	{lr}
 8005892:	b085      	sub	sp, #20
  uint8_t read_value = 0;
 8005894:	aa04      	add	r2, sp, #16
 8005896:	2300      	movs	r3, #0
 8005898:	f802 3d01 	strb.w	r3, [r2, #-1]!

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800589c:	2301      	movs	r3, #1
 800589e:	9301      	str	r3, [sp, #4]
 80058a0:	9200      	str	r2, [sp, #0]
 80058a2:	460a      	mov	r2, r1
 80058a4:	4601      	mov	r1, r0
 80058a6:	4804      	ldr	r0, [pc, #16]	; (80058b8 <TS_IO_Read+0x28>)
 80058a8:	f7ff ffbf 	bl	800582a <I2Cx_ReadMultiple>

  return read_value;
}
 80058ac:	f89d 000f 	ldrb.w	r0, [sp, #15]
 80058b0:	b005      	add	sp, #20
 80058b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80058b6:	bf00      	nop
 80058b8:	2000032c 	.word	0x2000032c

080058bc <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80058bc:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 80058be:	f7fc fa79 	bl	8001db4 <HAL_Delay>
}
 80058c2:	bd08      	pop	{r3, pc}

080058c4 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80058c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058c6:	b083      	sub	sp, #12
 80058c8:	4604      	mov	r4, r0
 80058ca:	460d      	mov	r5, r1
 80058cc:	4616      	mov	r6, r2
 80058ce:	461f      	mov	r7, r3
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 80058d0:	4b18      	ldr	r3, [pc, #96]	; (8005934 <LL_FillBuffer+0x70>)
 80058d2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80058d6:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80058d8:	4b17      	ldr	r3, [pc, #92]	; (8005938 <LL_FillBuffer+0x74>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a17      	ldr	r2, [pc, #92]	; (800593c <LL_FillBuffer+0x78>)
 80058de:	2134      	movs	r1, #52	; 0x34
 80058e0:	fb01 2303 	mla	r3, r1, r3, r2
 80058e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d00c      	beq.n	8005904 <LL_FillBuffer+0x40>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80058ea:	4b12      	ldr	r3, [pc, #72]	; (8005934 <LL_FillBuffer+0x70>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 80058f0:	4810      	ldr	r0, [pc, #64]	; (8005934 <LL_FillBuffer+0x70>)
 80058f2:	9b08      	ldr	r3, [sp, #32]
 80058f4:	60c3      	str	r3, [r0, #12]
  
  hDma2dHandler.Instance = DMA2D;
 80058f6:	4b12      	ldr	r3, [pc, #72]	; (8005940 <LL_FillBuffer+0x7c>)
 80058f8:	6003      	str	r3, [r0, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80058fa:	f7fc ff1d 	bl	8002738 <HAL_DMA2D_Init>
 80058fe:	b128      	cbz	r0, 800590c <LL_FillBuffer+0x48>
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
      }
    }
  } 
}
 8005900:	b003      	add	sp, #12
 8005902:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8005904:	4b0b      	ldr	r3, [pc, #44]	; (8005934 <LL_FillBuffer+0x70>)
 8005906:	2202      	movs	r2, #2
 8005908:	609a      	str	r2, [r3, #8]
 800590a:	e7f1      	b.n	80058f0 <LL_FillBuffer+0x2c>
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 800590c:	4621      	mov	r1, r4
 800590e:	4809      	ldr	r0, [pc, #36]	; (8005934 <LL_FillBuffer+0x70>)
 8005910:	f7fc fffc 	bl	800290c <HAL_DMA2D_ConfigLayer>
 8005914:	2800      	cmp	r0, #0
 8005916:	d1f3      	bne.n	8005900 <LL_FillBuffer+0x3c>
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8005918:	9700      	str	r7, [sp, #0]
 800591a:	4633      	mov	r3, r6
 800591c:	462a      	mov	r2, r5
 800591e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005920:	4804      	ldr	r0, [pc, #16]	; (8005934 <LL_FillBuffer+0x70>)
 8005922:	f7fc ff37 	bl	8002794 <HAL_DMA2D_Start>
 8005926:	2800      	cmp	r0, #0
 8005928:	d1ea      	bne.n	8005900 <LL_FillBuffer+0x3c>
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 800592a:	210a      	movs	r1, #10
 800592c:	4801      	ldr	r0, [pc, #4]	; (8005934 <LL_FillBuffer+0x70>)
 800592e:	f7fc ff4d 	bl	80027cc <HAL_DMA2D_PollForTransfer>
}
 8005932:	e7e5      	b.n	8005900 <LL_FillBuffer+0x3c>
 8005934:	20000394 	.word	0x20000394
 8005938:	20000378 	.word	0x20000378
 800593c:	20000534 	.word	0x20000534
 8005940:	4002b000 	.word	0x4002b000

08005944 <BSP_LCD_GetXSize>:
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8005944:	4b03      	ldr	r3, [pc, #12]	; (8005954 <BSP_LCD_GetXSize+0x10>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a03      	ldr	r2, [pc, #12]	; (8005958 <BSP_LCD_GetXSize+0x14>)
 800594a:	2134      	movs	r1, #52	; 0x34
 800594c:	fb01 2303 	mla	r3, r1, r3, r2
}
 8005950:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8005952:	4770      	bx	lr
 8005954:	20000378 	.word	0x20000378
 8005958:	20000534 	.word	0x20000534

0800595c <BSP_LCD_GetYSize>:
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 800595c:	4b03      	ldr	r3, [pc, #12]	; (800596c <BSP_LCD_GetYSize+0x10>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a03      	ldr	r2, [pc, #12]	; (8005970 <BSP_LCD_GetYSize+0x14>)
 8005962:	2134      	movs	r1, #52	; 0x34
 8005964:	fb01 2303 	mla	r3, r1, r3, r2
}
 8005968:	6e58      	ldr	r0, [r3, #100]	; 0x64
 800596a:	4770      	bx	lr
 800596c:	20000378 	.word	0x20000378
 8005970:	20000534 	.word	0x20000534

08005974 <BSP_LCD_LayerDefaultInit>:
{     
 8005974:	b570      	push	{r4, r5, r6, lr}
 8005976:	b08e      	sub	sp, #56	; 0x38
 8005978:	4605      	mov	r5, r0
 800597a:	460e      	mov	r6, r1
  layer_cfg.WindowX0 = 0;
 800597c:	2400      	movs	r4, #0
 800597e:	9401      	str	r4, [sp, #4]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8005980:	f7ff ffe0 	bl	8005944 <BSP_LCD_GetXSize>
 8005984:	9002      	str	r0, [sp, #8]
  layer_cfg.WindowY0 = 0;
 8005986:	9403      	str	r4, [sp, #12]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8005988:	f7ff ffe8 	bl	800595c <BSP_LCD_GetYSize>
 800598c:	9004      	str	r0, [sp, #16]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800598e:	9405      	str	r4, [sp, #20]
  layer_cfg.FBStartAdress = FB_Address;
 8005990:	960a      	str	r6, [sp, #40]	; 0x28
  layer_cfg.Alpha = 255;
 8005992:	23ff      	movs	r3, #255	; 0xff
 8005994:	9306      	str	r3, [sp, #24]
  layer_cfg.Alpha0 = 0;
 8005996:	9407      	str	r4, [sp, #28]
  layer_cfg.Backcolor.Blue = 0;
 8005998:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
  layer_cfg.Backcolor.Green = 0;
 800599c:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
  layer_cfg.Backcolor.Red = 0;
 80059a0:	f88d 4036 	strb.w	r4, [sp, #54]	; 0x36
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80059a4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80059a8:	9308      	str	r3, [sp, #32]
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80059aa:	2307      	movs	r3, #7
 80059ac:	9309      	str	r3, [sp, #36]	; 0x24
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 80059ae:	f7ff ffc9 	bl	8005944 <BSP_LCD_GetXSize>
 80059b2:	900b      	str	r0, [sp, #44]	; 0x2c
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 80059b4:	f7ff ffd2 	bl	800595c <BSP_LCD_GetYSize>
 80059b8:	900c      	str	r0, [sp, #48]	; 0x30
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 80059ba:	462a      	mov	r2, r5
 80059bc:	a901      	add	r1, sp, #4
 80059be:	480a      	ldr	r0, [pc, #40]	; (80059e8 <BSP_LCD_LayerDefaultInit+0x74>)
 80059c0:	f7fd fe54 	bl	800366c <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80059c4:	4a09      	ldr	r2, [pc, #36]	; (80059ec <BSP_LCD_LayerDefaultInit+0x78>)
 80059c6:	0068      	lsls	r0, r5, #1
 80059c8:	1941      	adds	r1, r0, r5
 80059ca:	008b      	lsls	r3, r1, #2
 80059cc:	4413      	add	r3, r2
 80059ce:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80059d2:	6059      	str	r1, [r3, #4]
  DrawProp[LayerIndex].pFont     = &Font24;
 80059d4:	4906      	ldr	r1, [pc, #24]	; (80059f0 <BSP_LCD_LayerDefaultInit+0x7c>)
 80059d6:	6099      	str	r1, [r3, #8]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80059d8:	4428      	add	r0, r5
 80059da:	0083      	lsls	r3, r0, #2
 80059dc:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
 80059e0:	50d1      	str	r1, [r2, r3]
}
 80059e2:	b00e      	add	sp, #56	; 0x38
 80059e4:	bd70      	pop	{r4, r5, r6, pc}
 80059e6:	bf00      	nop
 80059e8:	20000534 	.word	0x20000534
 80059ec:	2000037c 	.word	0x2000037c
 80059f0:	20000010 	.word	0x20000010

080059f4 <BSP_LCD_SelectLayer>:
  ActiveLayer = LayerIndex;
 80059f4:	4b01      	ldr	r3, [pc, #4]	; (80059fc <BSP_LCD_SelectLayer+0x8>)
 80059f6:	6018      	str	r0, [r3, #0]
} 
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	20000378 	.word	0x20000378

08005a00 <BSP_LCD_SetTextColor>:
  DrawProp[ActiveLayer].TextColor = Color;
 8005a00:	4b03      	ldr	r3, [pc, #12]	; (8005a10 <BSP_LCD_SetTextColor+0x10>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005a08:	009a      	lsls	r2, r3, #2
 8005a0a:	4b02      	ldr	r3, [pc, #8]	; (8005a14 <BSP_LCD_SetTextColor+0x14>)
 8005a0c:	5098      	str	r0, [r3, r2]
}
 8005a0e:	4770      	bx	lr
 8005a10:	20000378 	.word	0x20000378
 8005a14:	2000037c 	.word	0x2000037c

08005a18 <BSP_LCD_SetBackColor>:
  DrawProp[ActiveLayer].BackColor = Color;
 8005a18:	4b04      	ldr	r3, [pc, #16]	; (8005a2c <BSP_LCD_SetBackColor+0x14>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005a20:	009a      	lsls	r2, r3, #2
 8005a22:	4b03      	ldr	r3, [pc, #12]	; (8005a30 <BSP_LCD_SetBackColor+0x18>)
 8005a24:	4413      	add	r3, r2
 8005a26:	6058      	str	r0, [r3, #4]
}
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	20000378 	.word	0x20000378
 8005a30:	2000037c 	.word	0x2000037c

08005a34 <BSP_LCD_SetFont>:
  DrawProp[ActiveLayer].pFont = fonts;
 8005a34:	4b04      	ldr	r3, [pc, #16]	; (8005a48 <BSP_LCD_SetFont+0x14>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005a3c:	009a      	lsls	r2, r3, #2
 8005a3e:	4b03      	ldr	r3, [pc, #12]	; (8005a4c <BSP_LCD_SetFont+0x18>)
 8005a40:	4413      	add	r3, r2
 8005a42:	6098      	str	r0, [r3, #8]
}
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop
 8005a48:	20000378 	.word	0x20000378
 8005a4c:	2000037c 	.word	0x2000037c

08005a50 <BSP_LCD_Clear>:
{ 
 8005a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a52:	b083      	sub	sp, #12
 8005a54:	4607      	mov	r7, r0
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8005a56:	4b0b      	ldr	r3, [pc, #44]	; (8005a84 <BSP_LCD_Clear+0x34>)
 8005a58:	681c      	ldr	r4, [r3, #0]
 8005a5a:	4a0b      	ldr	r2, [pc, #44]	; (8005a88 <BSP_LCD_Clear+0x38>)
 8005a5c:	2334      	movs	r3, #52	; 0x34
 8005a5e:	fb03 2304 	mla	r3, r3, r4, r2
 8005a62:	6ddd      	ldr	r5, [r3, #92]	; 0x5c
 8005a64:	f7ff ff6e 	bl	8005944 <BSP_LCD_GetXSize>
 8005a68:	4606      	mov	r6, r0
 8005a6a:	f7ff ff77 	bl	800595c <BSP_LCD_GetYSize>
 8005a6e:	9701      	str	r7, [sp, #4]
 8005a70:	2300      	movs	r3, #0
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	4603      	mov	r3, r0
 8005a76:	4632      	mov	r2, r6
 8005a78:	4629      	mov	r1, r5
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f7ff ff22 	bl	80058c4 <LL_FillBuffer>
}
 8005a80:	b003      	add	sp, #12
 8005a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a84:	20000378 	.word	0x20000378
 8005a88:	20000534 	.word	0x20000534

08005a8c <BSP_LCD_DrawPixel>:
{
 8005a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a8e:	4606      	mov	r6, r0
 8005a90:	460c      	mov	r4, r1
 8005a92:	4615      	mov	r5, r2
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8005a94:	4b10      	ldr	r3, [pc, #64]	; (8005ad8 <BSP_LCD_DrawPixel+0x4c>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4910      	ldr	r1, [pc, #64]	; (8005adc <BSP_LCD_DrawPixel+0x50>)
 8005a9a:	2234      	movs	r2, #52	; 0x34
 8005a9c:	fb02 1203 	mla	r2, r2, r3, r1
 8005aa0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005aa2:	2a02      	cmp	r2, #2
 8005aa4:	d00b      	beq.n	8005abe <BSP_LCD_DrawPixel+0x32>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8005aa6:	4a0d      	ldr	r2, [pc, #52]	; (8005adc <BSP_LCD_DrawPixel+0x50>)
 8005aa8:	2134      	movs	r1, #52	; 0x34
 8005aaa:	fb01 2303 	mla	r3, r1, r3, r2
 8005aae:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8005ab0:	f7ff ff48 	bl	8005944 <BSP_LCD_GetXSize>
 8005ab4:	fb00 6004 	mla	r0, r0, r4, r6
 8005ab8:	f847 5020 	str.w	r5, [r7, r0, lsl #2]
}
 8005abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8005abe:	460a      	mov	r2, r1
 8005ac0:	2134      	movs	r1, #52	; 0x34
 8005ac2:	fb01 2303 	mla	r3, r1, r3, r2
 8005ac6:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8005ac8:	f7ff ff3c 	bl	8005944 <BSP_LCD_GetXSize>
 8005acc:	fb00 6004 	mla	r0, r0, r4, r6
 8005ad0:	b2ad      	uxth	r5, r5
 8005ad2:	f827 5010 	strh.w	r5, [r7, r0, lsl #1]
 8005ad6:	e7f1      	b.n	8005abc <BSP_LCD_DrawPixel+0x30>
 8005ad8:	20000378 	.word	0x20000378
 8005adc:	20000534 	.word	0x20000534

08005ae0 <DrawChar>:
{
 8005ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ae4:	b083      	sub	sp, #12
 8005ae6:	4681      	mov	r9, r0
 8005ae8:	460f      	mov	r7, r1
 8005aea:	9200      	str	r2, [sp, #0]
  height = DrawProp[ActiveLayer].pFont->Height;
 8005aec:	4b34      	ldr	r3, [pc, #208]	; (8005bc0 <DrawChar+0xe0>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005af4:	009a      	lsls	r2, r3, #2
 8005af6:	4b33      	ldr	r3, [pc, #204]	; (8005bc4 <DrawChar+0xe4>)
 8005af8:	4413      	add	r3, r2
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	88da      	ldrh	r2, [r3, #6]
 8005afe:	9201      	str	r2, [sp, #4]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8005b00:	889d      	ldrh	r5, [r3, #4]
  offset =  8 *((width + 7)/8) -  width ;
 8005b02:	f105 0b07 	add.w	fp, r5, #7
 8005b06:	ea4f 0beb 	mov.w	fp, fp, asr #3
 8005b0a:	ea4f 08cb 	mov.w	r8, fp, lsl #3
 8005b0e:	fa5f f888 	uxtb.w	r8, r8
 8005b12:	b2eb      	uxtb	r3, r5
 8005b14:	eba8 0803 	sub.w	r8, r8, r3
 8005b18:	fa5f f888 	uxtb.w	r8, r8
  for(i = 0; i < height; i++)
 8005b1c:	f04f 0a00 	mov.w	sl, #0
 8005b20:	e034      	b.n	8005b8c <DrawChar+0xac>
      line =  pchar[0];      
 8005b22:	9a00      	ldr	r2, [sp, #0]
 8005b24:	5cd6      	ldrb	r6, [r2, r3]
    for (j = 0; j < width; j++)
 8005b26:	2400      	movs	r4, #0
 8005b28:	e014      	b.n	8005b54 <DrawChar+0x74>
      line =  (pchar[0]<< 8) | pchar[1];      
 8005b2a:	9900      	ldr	r1, [sp, #0]
 8005b2c:	5ccb      	ldrb	r3, [r1, r3]
 8005b2e:	7856      	ldrb	r6, [r2, #1]
 8005b30:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
      break;
 8005b34:	e7f7      	b.n	8005b26 <DrawChar+0x46>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8005b36:	4b22      	ldr	r3, [pc, #136]	; (8005bc0 <DrawChar+0xe0>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005b3e:	009a      	lsls	r2, r3, #2
 8005b40:	4b20      	ldr	r3, [pc, #128]	; (8005bc4 <DrawChar+0xe4>)
 8005b42:	4413      	add	r3, r2
 8005b44:	eb09 0004 	add.w	r0, r9, r4
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	4639      	mov	r1, r7
 8005b4c:	b280      	uxth	r0, r0
 8005b4e:	f7ff ff9d 	bl	8005a8c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8005b52:	3401      	adds	r4, #1
 8005b54:	42a5      	cmp	r5, r4
 8005b56:	d915      	bls.n	8005b84 <DrawChar+0xa4>
      if(line & (1 << (width- j + offset- 1))) 
 8005b58:	1b2b      	subs	r3, r5, r4
 8005b5a:	4443      	add	r3, r8
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	2201      	movs	r2, #1
 8005b60:	fa02 f303 	lsl.w	r3, r2, r3
 8005b64:	4233      	tst	r3, r6
 8005b66:	d0e6      	beq.n	8005b36 <DrawChar+0x56>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8005b68:	4b15      	ldr	r3, [pc, #84]	; (8005bc0 <DrawChar+0xe0>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005b70:	009a      	lsls	r2, r3, #2
 8005b72:	eb09 0004 	add.w	r0, r9, r4
 8005b76:	4b13      	ldr	r3, [pc, #76]	; (8005bc4 <DrawChar+0xe4>)
 8005b78:	589a      	ldr	r2, [r3, r2]
 8005b7a:	4639      	mov	r1, r7
 8005b7c:	b280      	uxth	r0, r0
 8005b7e:	f7ff ff85 	bl	8005a8c <BSP_LCD_DrawPixel>
 8005b82:	e7e6      	b.n	8005b52 <DrawChar+0x72>
    Ypos++;
 8005b84:	3701      	adds	r7, #1
 8005b86:	b2bf      	uxth	r7, r7
  for(i = 0; i < height; i++)
 8005b88:	f10a 0a01 	add.w	sl, sl, #1
 8005b8c:	9b01      	ldr	r3, [sp, #4]
 8005b8e:	4553      	cmp	r3, sl
 8005b90:	d912      	bls.n	8005bb8 <DrawChar+0xd8>
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8005b92:	fb0a f30b 	mul.w	r3, sl, fp
 8005b96:	9a00      	ldr	r2, [sp, #0]
 8005b98:	441a      	add	r2, r3
    switch(((width + 7)/8))
 8005b9a:	f1bb 0f01 	cmp.w	fp, #1
 8005b9e:	d0c0      	beq.n	8005b22 <DrawChar+0x42>
 8005ba0:	f1bb 0f02 	cmp.w	fp, #2
 8005ba4:	d0c1      	beq.n	8005b2a <DrawChar+0x4a>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8005ba6:	9900      	ldr	r1, [sp, #0]
 8005ba8:	5ccb      	ldrb	r3, [r1, r3]
 8005baa:	7856      	ldrb	r6, [r2, #1]
 8005bac:	0236      	lsls	r6, r6, #8
 8005bae:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8005bb2:	7893      	ldrb	r3, [r2, #2]
 8005bb4:	431e      	orrs	r6, r3
      break;
 8005bb6:	e7b6      	b.n	8005b26 <DrawChar+0x46>
}
 8005bb8:	b003      	add	sp, #12
 8005bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bbe:	bf00      	nop
 8005bc0:	20000378 	.word	0x20000378
 8005bc4:	2000037c 	.word	0x2000037c

08005bc8 <BSP_LCD_DisplayChar>:
{
 8005bc8:	b538      	push	{r3, r4, r5, lr}
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8005bca:	4b0b      	ldr	r3, [pc, #44]	; (8005bf8 <BSP_LCD_DisplayChar+0x30>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005bd2:	009c      	lsls	r4, r3, #2
 8005bd4:	4b09      	ldr	r3, [pc, #36]	; (8005bfc <BSP_LCD_DisplayChar+0x34>)
 8005bd6:	4423      	add	r3, r4
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	681c      	ldr	r4, [r3, #0]
 8005bdc:	f1a2 0520 	sub.w	r5, r2, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8005be0:	88da      	ldrh	r2, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8005be2:	fb02 f205 	mul.w	r2, r2, r5
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8005be6:	889b      	ldrh	r3, [r3, #4]
 8005be8:	3307      	adds	r3, #7
 8005bea:	10db      	asrs	r3, r3, #3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8005bec:	fb03 4202 	mla	r2, r3, r2, r4
 8005bf0:	f7ff ff76 	bl	8005ae0 <DrawChar>
}
 8005bf4:	bd38      	pop	{r3, r4, r5, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20000378 	.word	0x20000378
 8005bfc:	2000037c 	.word	0x2000037c

08005c00 <BSP_LCD_DisplayStringAt>:
{
 8005c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c04:	4605      	mov	r5, r0
 8005c06:	4688      	mov	r8, r1
 8005c08:	4616      	mov	r6, r2
 8005c0a:	461f      	mov	r7, r3
  uint8_t  *ptr = Text;
 8005c0c:	4613      	mov	r3, r2
  uint32_t size = 0, xsize = 0; 
 8005c0e:	2400      	movs	r4, #0
  while (*ptr++) size ++ ;
 8005c10:	e001      	b.n	8005c16 <BSP_LCD_DisplayStringAt+0x16>
 8005c12:	3401      	adds	r4, #1
 8005c14:	4613      	mov	r3, r2
 8005c16:	1c5a      	adds	r2, r3, #1
 8005c18:	781b      	ldrb	r3, [r3, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1f9      	bne.n	8005c12 <BSP_LCD_DisplayStringAt+0x12>
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8005c1e:	f7ff fe91 	bl	8005944 <BSP_LCD_GetXSize>
 8005c22:	4b29      	ldr	r3, [pc, #164]	; (8005cc8 <BSP_LCD_DisplayStringAt+0xc8>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005c2a:	009a      	lsls	r2, r3, #2
 8005c2c:	4b27      	ldr	r3, [pc, #156]	; (8005ccc <BSP_LCD_DisplayStringAt+0xcc>)
 8005c2e:	4413      	add	r3, r2
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	889a      	ldrh	r2, [r3, #4]
 8005c34:	fbb0 f0f2 	udiv	r0, r0, r2
  switch (Mode)
 8005c38:	2f01      	cmp	r7, #1
 8005c3a:	d006      	beq.n	8005c4a <BSP_LCD_DisplayStringAt+0x4a>
 8005c3c:	2f02      	cmp	r7, #2
 8005c3e:	d00c      	beq.n	8005c5a <BSP_LCD_DisplayStringAt+0x5a>
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8005c40:	b22b      	sxth	r3, r5
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	dd3d      	ble.n	8005cc2 <BSP_LCD_DisplayStringAt+0xc2>
    ref_column = 1;
 8005c46:	2400      	movs	r4, #0
 8005c48:	e021      	b.n	8005c8e <BSP_LCD_DisplayStringAt+0x8e>
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8005c4a:	1b04      	subs	r4, r0, r4
 8005c4c:	fb04 f302 	mul.w	r3, r4, r2
 8005c50:	f3c3 034f 	ubfx	r3, r3, #1, #16
 8005c54:	441d      	add	r5, r3
 8005c56:	b2ad      	uxth	r5, r5
      break;
 8005c58:	e7f2      	b.n	8005c40 <BSP_LCD_DisplayStringAt+0x40>
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8005c5a:	1b03      	subs	r3, r0, r4
 8005c5c:	fb13 f302 	smulbb	r3, r3, r2
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	1b5d      	subs	r5, r3, r5
 8005c64:	b2ad      	uxth	r5, r5
      break;
 8005c66:	e7eb      	b.n	8005c40 <BSP_LCD_DisplayStringAt+0x40>
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8005c68:	463a      	mov	r2, r7
 8005c6a:	4641      	mov	r1, r8
 8005c6c:	4628      	mov	r0, r5
 8005c6e:	f7ff ffab 	bl	8005bc8 <BSP_LCD_DisplayChar>
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8005c72:	4b15      	ldr	r3, [pc, #84]	; (8005cc8 <BSP_LCD_DisplayStringAt+0xc8>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005c7a:	009a      	lsls	r2, r3, #2
 8005c7c:	4b13      	ldr	r3, [pc, #76]	; (8005ccc <BSP_LCD_DisplayStringAt+0xcc>)
 8005c7e:	4413      	add	r3, r2
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	889b      	ldrh	r3, [r3, #4]
 8005c84:	441d      	add	r5, r3
 8005c86:	b2ad      	uxth	r5, r5
    Text++;
 8005c88:	3601      	adds	r6, #1
    i++;
 8005c8a:	3401      	adds	r4, #1
 8005c8c:	b2a4      	uxth	r4, r4
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8005c8e:	7837      	ldrb	r7, [r6, #0]
 8005c90:	f7ff fe58 	bl	8005944 <BSP_LCD_GetXSize>
 8005c94:	4b0c      	ldr	r3, [pc, #48]	; (8005cc8 <BSP_LCD_DisplayStringAt+0xc8>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005c9c:	009a      	lsls	r2, r3, #2
 8005c9e:	4b0b      	ldr	r3, [pc, #44]	; (8005ccc <BSP_LCD_DisplayStringAt+0xcc>)
 8005ca0:	4413      	add	r3, r2
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	889b      	ldrh	r3, [r3, #4]
 8005ca6:	fb03 0014 	mls	r0, r3, r4, r0
 8005caa:	b280      	uxth	r0, r0
 8005cac:	4298      	cmp	r0, r3
 8005cae:	bf34      	ite	cc
 8005cb0:	2000      	movcc	r0, #0
 8005cb2:	2001      	movcs	r0, #1
 8005cb4:	2f00      	cmp	r7, #0
 8005cb6:	bf08      	it	eq
 8005cb8:	2000      	moveq	r0, #0
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	d1d4      	bne.n	8005c68 <BSP_LCD_DisplayStringAt+0x68>
}
 8005cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ref_column = 1;
 8005cc2:	2501      	movs	r5, #1
 8005cc4:	e7bf      	b.n	8005c46 <BSP_LCD_DisplayStringAt+0x46>
 8005cc6:	bf00      	nop
 8005cc8:	20000378 	.word	0x20000378
 8005ccc:	2000037c 	.word	0x2000037c

08005cd0 <BSP_LCD_DisplayOn>:
{
 8005cd0:	b508      	push	{r3, lr}
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8005cd2:	4b09      	ldr	r3, [pc, #36]	; (8005cf8 <BSP_LCD_DisplayOn+0x28>)
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	6993      	ldr	r3, [r2, #24]
 8005cd8:	f043 0301 	orr.w	r3, r3, #1
 8005cdc:	6193      	str	r3, [r2, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ce4:	4805      	ldr	r0, [pc, #20]	; (8005cfc <BSP_LCD_DisplayOn+0x2c>)
 8005ce6:	f7fc ff6a 	bl	8002bbe <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8005cea:	2201      	movs	r2, #1
 8005cec:	2108      	movs	r1, #8
 8005cee:	4804      	ldr	r0, [pc, #16]	; (8005d00 <BSP_LCD_DisplayOn+0x30>)
 8005cf0:	f7fc ff65 	bl	8002bbe <HAL_GPIO_WritePin>
}
 8005cf4:	bd08      	pop	{r3, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20000534 	.word	0x20000534
 8005cfc:	40022000 	.word	0x40022000
 8005d00:	40022800 	.word	0x40022800

08005d04 <BSP_LCD_MspInit>:
{
 8005d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d06:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_LTDC_CLK_ENABLE();
 8005d08:	4b4a      	ldr	r3, [pc, #296]	; (8005e34 <BSP_LCD_MspInit+0x130>)
 8005d0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d0c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005d10:	645a      	str	r2, [r3, #68]	; 0x44
 8005d12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d14:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8005d18:	9200      	str	r2, [sp, #0]
 8005d1a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8005d1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d1e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005d22:	631a      	str	r2, [r3, #48]	; 0x30
 8005d24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d26:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8005d2a:	9201      	str	r2, [sp, #4]
 8005d2c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005d2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d30:	f042 0210 	orr.w	r2, r2, #16
 8005d34:	631a      	str	r2, [r3, #48]	; 0x30
 8005d36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d38:	f002 0210 	and.w	r2, r2, #16
 8005d3c:	9202      	str	r2, [sp, #8]
 8005d3e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005d40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d46:	631a      	str	r2, [r3, #48]	; 0x30
 8005d48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d4a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8005d4e:	9203      	str	r2, [sp, #12]
 8005d50:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005d52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d58:	631a      	str	r2, [r3, #48]	; 0x30
 8005d5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d5c:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005d60:	9204      	str	r2, [sp, #16]
 8005d62:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8005d64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d6a:	631a      	str	r2, [r3, #48]	; 0x30
 8005d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d6e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005d72:	9205      	str	r2, [sp, #20]
 8005d74:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8005d76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d7c:	631a      	str	r2, [r3, #48]	; 0x30
 8005d7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d80:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8005d84:	9206      	str	r2, [sp, #24]
 8005d86:	9a06      	ldr	r2, [sp, #24]
  LCD_DISP_GPIO_CLK_ENABLE();
 8005d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d8e:	631a      	str	r2, [r3, #48]	; 0x30
 8005d90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d92:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005d96:	9207      	str	r2, [sp, #28]
 8005d98:	9a07      	ldr	r2, [sp, #28]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005d9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005da0:	631a      	str	r2, [r3, #48]	; 0x30
 8005da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da8:	9308      	str	r3, [sp, #32]
 8005daa:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8005dac:	2310      	movs	r3, #16
 8005dae:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005db0:	2402      	movs	r4, #2
 8005db2:	940a      	str	r4, [sp, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005db4:	2300      	movs	r3, #0
 8005db6:	930b      	str	r3, [sp, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8005db8:	940c      	str	r4, [sp, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8005dba:	250e      	movs	r5, #14
 8005dbc:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005dbe:	a909      	add	r1, sp, #36	; 0x24
 8005dc0:	481d      	ldr	r0, [pc, #116]	; (8005e38 <BSP_LCD_MspInit+0x134>)
 8005dc2:	f7fc fe05 	bl	80029d0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8005dc6:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8005dca:	9709      	str	r7, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005dcc:	940a      	str	r4, [sp, #40]	; 0x28
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8005dce:	2309      	movs	r3, #9
 8005dd0:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005dd2:	a909      	add	r1, sp, #36	; 0x24
 8005dd4:	4819      	ldr	r0, [pc, #100]	; (8005e3c <BSP_LCD_MspInit+0x138>)
 8005dd6:	f7fc fdfb 	bl	80029d0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8005dda:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 8005dde:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005de0:	940a      	str	r4, [sp, #40]	; 0x28
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8005de2:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8005de4:	4e16      	ldr	r6, [pc, #88]	; (8005e40 <BSP_LCD_MspInit+0x13c>)
 8005de6:	a909      	add	r1, sp, #36	; 0x24
 8005de8:	4630      	mov	r0, r6
 8005dea:	f7fc fdf1 	bl	80029d0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8005dee:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8005df2:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005df4:	940a      	str	r4, [sp, #40]	; 0x28
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8005df6:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8005df8:	a909      	add	r1, sp, #36	; 0x24
 8005dfa:	4812      	ldr	r0, [pc, #72]	; (8005e44 <BSP_LCD_MspInit+0x140>)
 8005dfc:	f7fc fde8 	bl	80029d0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8005e00:	23f7      	movs	r3, #247	; 0xf7
 8005e02:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005e04:	940a      	str	r4, [sp, #40]	; 0x28
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8005e06:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8005e08:	4c0f      	ldr	r4, [pc, #60]	; (8005e48 <BSP_LCD_MspInit+0x144>)
 8005e0a:	a909      	add	r1, sp, #36	; 0x24
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f7fc fddf 	bl	80029d0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8005e12:	9709      	str	r7, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005e14:	2501      	movs	r5, #1
 8005e16:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8005e18:	a909      	add	r1, sp, #36	; 0x24
 8005e1a:	4630      	mov	r0, r6
 8005e1c:	f7fc fdd8 	bl	80029d0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8005e20:	2308      	movs	r3, #8
 8005e22:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005e24:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8005e26:	a909      	add	r1, sp, #36	; 0x24
 8005e28:	4620      	mov	r0, r4
 8005e2a:	f7fc fdd1 	bl	80029d0 <HAL_GPIO_Init>
}
 8005e2e:	b00f      	add	sp, #60	; 0x3c
 8005e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e32:	bf00      	nop
 8005e34:	40023800 	.word	0x40023800
 8005e38:	40021000 	.word	0x40021000
 8005e3c:	40021800 	.word	0x40021800
 8005e40:	40022000 	.word	0x40022000
 8005e44:	40022400 	.word	0x40022400
 8005e48:	40022800 	.word	0x40022800

08005e4c <BSP_LCD_ClockConfig>:
{
 8005e4c:	b508      	push	{r3, lr}
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8005e4e:	4806      	ldr	r0, [pc, #24]	; (8005e68 <BSP_LCD_ClockConfig+0x1c>)
 8005e50:	2308      	movs	r3, #8
 8005e52:	6003      	str	r3, [r0, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8005e54:	23c0      	movs	r3, #192	; 0xc0
 8005e56:	6143      	str	r3, [r0, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8005e58:	2305      	movs	r3, #5
 8005e5a:	61c3      	str	r3, [r0, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8005e5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e60:	62c3      	str	r3, [r0, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8005e62:	f7fd ff89 	bl	8003d78 <HAL_RCCEx_PeriphCLKConfig>
}
 8005e66:	bd08      	pop	{r3, pc}
 8005e68:	200003d4 	.word	0x200003d4

08005e6c <BSP_LCD_Init>:
{    
 8005e6c:	b510      	push	{r4, lr}
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8005e6e:	4c25      	ldr	r4, [pc, #148]	; (8005f04 <BSP_LCD_Init+0x98>)
 8005e70:	2328      	movs	r3, #40	; 0x28
 8005e72:	6163      	str	r3, [r4, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8005e74:	2309      	movs	r3, #9
 8005e76:	61a3      	str	r3, [r4, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8005e78:	2335      	movs	r3, #53	; 0x35
 8005e7a:	61e3      	str	r3, [r4, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8005e7c:	230b      	movs	r3, #11
 8005e7e:	6223      	str	r3, [r4, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8005e80:	f240 131b 	movw	r3, #283	; 0x11b
 8005e84:	62a3      	str	r3, [r4, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8005e86:	f240 2315 	movw	r3, #533	; 0x215
 8005e8a:	6263      	str	r3, [r4, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8005e8c:	f240 131d 	movw	r3, #285	; 0x11d
 8005e90:	6323      	str	r3, [r4, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8005e92:	f240 2335 	movw	r3, #565	; 0x235
 8005e96:	62e3      	str	r3, [r4, #44]	; 0x2c
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8005e98:	2100      	movs	r1, #0
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	f7ff ffd6 	bl	8005e4c <BSP_LCD_ClockConfig>
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8005ea0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8005ea4:	6623      	str	r3, [r4, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8005ea6:	f44f 7388 	mov.w	r3, #272	; 0x110
 8005eaa:	6663      	str	r3, [r4, #100]	; 0x64
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8005eac:	2300      	movs	r3, #0
 8005eae:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8005eb2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8005eb6:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8005eba:	6063      	str	r3, [r4, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8005ebc:	60a3      	str	r3, [r4, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8005ebe:	60e3      	str	r3, [r4, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8005ec0:	6123      	str	r3, [r4, #16]
  hLtdcHandler.Instance = LTDC;
 8005ec2:	4b11      	ldr	r3, [pc, #68]	; (8005f08 <BSP_LCD_Init+0x9c>)
 8005ec4:	6023      	str	r3, [r4, #0]
  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8005ec6:	4620      	mov	r0, r4
 8005ec8:	f7fd fbfe 	bl	80036c8 <HAL_LTDC_GetState>
 8005ecc:	b1a0      	cbz	r0, 8005ef8 <BSP_LCD_Init+0x8c>
  HAL_LTDC_Init(&hLtdcHandler);
 8005ece:	480d      	ldr	r0, [pc, #52]	; (8005f04 <BSP_LCD_Init+0x98>)
 8005ed0:	f7fd fad8 	bl	8003484 <HAL_LTDC_Init>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005eda:	480c      	ldr	r0, [pc, #48]	; (8005f0c <BSP_LCD_Init+0xa0>)
 8005edc:	f7fc fe6f 	bl	8002bbe <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	2108      	movs	r1, #8
 8005ee4:	480a      	ldr	r0, [pc, #40]	; (8005f10 <BSP_LCD_Init+0xa4>)
 8005ee6:	f7fc fe6a 	bl	8002bbe <HAL_GPIO_WritePin>
  BSP_SDRAM_Init();
 8005eea:	f000 f921 	bl	8006130 <BSP_SDRAM_Init>
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8005eee:	4809      	ldr	r0, [pc, #36]	; (8005f14 <BSP_LCD_Init+0xa8>)
 8005ef0:	f7ff fda0 	bl	8005a34 <BSP_LCD_SetFont>
}
 8005ef4:	2000      	movs	r0, #0
 8005ef6:	bd10      	pop	{r4, pc}
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8005ef8:	2100      	movs	r1, #0
 8005efa:	4620      	mov	r0, r4
 8005efc:	f7ff ff02 	bl	8005d04 <BSP_LCD_MspInit>
 8005f00:	e7e5      	b.n	8005ece <BSP_LCD_Init+0x62>
 8005f02:	bf00      	nop
 8005f04:	20000534 	.word	0x20000534
 8005f08:	40016800 	.word	0x40016800
 8005f0c:	40022000 	.word	0x40022000
 8005f10:	40022800 	.word	0x40022800
 8005f14:	20000010 	.word	0x20000010

08005f18 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8005f18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005f1c:	b083      	sub	sp, #12
 8005f1e:	4681      	mov	r9, r0
  __IO uint32_t tmpmrd = 0;
 8005f20:	f04f 0800 	mov.w	r8, #0
 8005f24:	f8cd 8004 	str.w	r8, [sp, #4]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8005f28:	4c20      	ldr	r4, [pc, #128]	; (8005fac <BSP_SDRAM_Initialization_sequence+0x94>)
 8005f2a:	2601      	movs	r6, #1
 8005f2c:	6026      	str	r6, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005f2e:	2710      	movs	r7, #16
 8005f30:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8005f32:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8005f34:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005f38:	4d1d      	ldr	r5, [pc, #116]	; (8005fb0 <BSP_SDRAM_Initialization_sequence+0x98>)
 8005f3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f3e:	4621      	mov	r1, r4
 8005f40:	4628      	mov	r0, r5
 8005f42:	f7fe fa0e 	bl	8004362 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8005f46:	4630      	mov	r0, r6
 8005f48:	f7fb ff34 	bl	8001db4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8005f4c:	2302      	movs	r3, #2
 8005f4e:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005f50:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8005f52:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8005f54:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8005f58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	4628      	mov	r0, r5
 8005f60:	f7fe f9ff 	bl	8004362 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8005f64:	2303      	movs	r3, #3
 8005f66:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005f68:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 8;
 8005f6a:	2308      	movs	r3, #8
 8005f6c:	60a3      	str	r3, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8005f6e:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005f72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f76:	4621      	mov	r1, r4
 8005f78:	4628      	mov	r0, r5
 8005f7a:	f7fe f9f2 	bl	8004362 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8005f7e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8005f82:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8005f84:	2304      	movs	r3, #4
 8005f86:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005f88:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8005f8a:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8005f8c:	9b01      	ldr	r3, [sp, #4]
 8005f8e:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005f90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f94:	4621      	mov	r1, r4
 8005f96:	4628      	mov	r0, r5
 8005f98:	f7fe f9e3 	bl	8004362 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8005f9c:	4649      	mov	r1, r9
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	f7fe f9fc 	bl	800439c <HAL_SDRAM_ProgramRefreshRate>
}
 8005fa4:	b003      	add	sp, #12
 8005fa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005faa:	bf00      	nop
 8005fac:	20000458 	.word	0x20000458
 8005fb0:	200005dc 	.word	0x200005dc

08005fb4 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8005fb4:	b570      	push	{r4, r5, r6, lr}
 8005fb6:	b08e      	sub	sp, #56	; 0x38
 8005fb8:	4606      	mov	r6, r0
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005fba:	4b54      	ldr	r3, [pc, #336]	; (800610c <BSP_SDRAM_MspInit+0x158>)
 8005fbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fbe:	f042 0201 	orr.w	r2, r2, #1
 8005fc2:	639a      	str	r2, [r3, #56]	; 0x38
 8005fc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fc6:	f002 0201 	and.w	r2, r2, #1
 8005fca:	9201      	str	r2, [sp, #4]
 8005fcc:	9a01      	ldr	r2, [sp, #4]
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8005fce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fd0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005fd4:	631a      	str	r2, [r3, #48]	; 0x30
 8005fd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fd8:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8005fdc:	9202      	str	r2, [sp, #8]
 8005fde:	9a02      	ldr	r2, [sp, #8]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fe0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fe2:	f042 0204 	orr.w	r2, r2, #4
 8005fe6:	631a      	str	r2, [r3, #48]	; 0x30
 8005fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fea:	f002 0204 	and.w	r2, r2, #4
 8005fee:	9203      	str	r2, [sp, #12]
 8005ff0:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ff2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ff4:	f042 0208 	orr.w	r2, r2, #8
 8005ff8:	631a      	str	r2, [r3, #48]	; 0x30
 8005ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ffc:	f002 0208 	and.w	r2, r2, #8
 8006000:	9204      	str	r2, [sp, #16]
 8006002:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006004:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006006:	f042 0210 	orr.w	r2, r2, #16
 800600a:	631a      	str	r2, [r3, #48]	; 0x30
 800600c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800600e:	f002 0210 	and.w	r2, r2, #16
 8006012:	9205      	str	r2, [sp, #20]
 8006014:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006016:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006018:	f042 0220 	orr.w	r2, r2, #32
 800601c:	631a      	str	r2, [r3, #48]	; 0x30
 800601e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006020:	f002 0220 	and.w	r2, r2, #32
 8006024:	9206      	str	r2, [sp, #24]
 8006026:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006028:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800602a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800602e:	631a      	str	r2, [r3, #48]	; 0x30
 8006030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006032:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8006036:	9207      	str	r2, [sp, #28]
 8006038:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800603a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800603c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006040:	631a      	str	r2, [r3, #48]	; 0x30
 8006042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006048:	9308      	str	r3, [sp, #32]
 800604a:	9b08      	ldr	r3, [sp, #32]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800604c:	2302      	movs	r3, #2
 800604e:	930a      	str	r3, [sp, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8006050:	2201      	movs	r2, #1
 8006052:	920b      	str	r2, [sp, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8006054:	930c      	str	r3, [sp, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8006056:	230c      	movs	r3, #12
 8006058:	930d      	str	r3, [sp, #52]	; 0x34
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 800605a:	ac0e      	add	r4, sp, #56	; 0x38
 800605c:	2308      	movs	r3, #8
 800605e:	f844 3d14 	str.w	r3, [r4, #-20]!
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8006062:	4621      	mov	r1, r4
 8006064:	482a      	ldr	r0, [pc, #168]	; (8006110 <BSP_SDRAM_MspInit+0x15c>)
 8006066:	f7fc fcb3 	bl	80029d0 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 800606a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800606e:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8006070:	4621      	mov	r1, r4
 8006072:	4828      	ldr	r0, [pc, #160]	; (8006114 <BSP_SDRAM_MspInit+0x160>)
 8006074:	f7fc fcac 	bl	80029d0 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8006078:	f64f 7383 	movw	r3, #65411	; 0xff83
 800607c:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800607e:	4621      	mov	r1, r4
 8006080:	4825      	ldr	r0, [pc, #148]	; (8006118 <BSP_SDRAM_MspInit+0x164>)
 8006082:	f7fc fca5 	bl	80029d0 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8006086:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800608a:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800608c:	4621      	mov	r1, r4
 800608e:	4823      	ldr	r0, [pc, #140]	; (800611c <BSP_SDRAM_MspInit+0x168>)
 8006090:	f7fc fc9e 	bl	80029d0 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8006094:	f248 1333 	movw	r3, #33075	; 0x8133
 8006098:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800609a:	4621      	mov	r1, r4
 800609c:	4820      	ldr	r0, [pc, #128]	; (8006120 <BSP_SDRAM_MspInit+0x16c>)
 800609e:	f7fc fc97 	bl	80029d0 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 80060a2:	2328      	movs	r3, #40	; 0x28
 80060a4:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80060a6:	4621      	mov	r1, r4
 80060a8:	481e      	ldr	r0, [pc, #120]	; (8006124 <BSP_SDRAM_MspInit+0x170>)
 80060aa:	f7fc fc91 	bl	80029d0 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80060ae:	4c1e      	ldr	r4, [pc, #120]	; (8006128 <BSP_SDRAM_MspInit+0x174>)
 80060b0:	2500      	movs	r5, #0
 80060b2:	6065      	str	r5, [r4, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80060b4:	2380      	movs	r3, #128	; 0x80
 80060b6:	60a3      	str	r3, [r4, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80060b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80060bc:	60e3      	str	r3, [r4, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80060be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80060c2:	6123      	str	r3, [r4, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80060c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060c8:	6163      	str	r3, [r4, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80060ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80060ce:	61a3      	str	r3, [r4, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80060d0:	61e5      	str	r5, [r4, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80060d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80060d6:	6223      	str	r3, [r4, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80060d8:	6265      	str	r5, [r4, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80060da:	2303      	movs	r3, #3
 80060dc:	62a3      	str	r3, [r4, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80060de:	62e5      	str	r5, [r4, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80060e0:	6325      	str	r5, [r4, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80060e2:	4b12      	ldr	r3, [pc, #72]	; (800612c <BSP_SDRAM_MspInit+0x178>)
 80060e4:	6023      	str	r3, [r4, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80060e6:	6334      	str	r4, [r6, #48]	; 0x30
 80060e8:	63a6      	str	r6, [r4, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80060ea:	4620      	mov	r0, r4
 80060ec:	f7fc faaa 	bl	8002644 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80060f0:	4620      	mov	r0, r4
 80060f2:	f7fc fa41 	bl	8002578 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80060f6:	462a      	mov	r2, r5
 80060f8:	210f      	movs	r1, #15
 80060fa:	2038      	movs	r0, #56	; 0x38
 80060fc:	f7fc f90c 	bl	8002318 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8006100:	2038      	movs	r0, #56	; 0x38
 8006102:	f7fc f93b 	bl	800237c <HAL_NVIC_EnableIRQ>
}
 8006106:	b00e      	add	sp, #56	; 0x38
 8006108:	bd70      	pop	{r4, r5, r6, pc}
 800610a:	bf00      	nop
 800610c:	40023800 	.word	0x40023800
 8006110:	40020800 	.word	0x40020800
 8006114:	40020c00 	.word	0x40020c00
 8006118:	40021000 	.word	0x40021000
 800611c:	40021400 	.word	0x40021400
 8006120:	40021800 	.word	0x40021800
 8006124:	40021c00 	.word	0x40021c00
 8006128:	20000484 	.word	0x20000484
 800612c:	40026410 	.word	0x40026410

08006130 <BSP_SDRAM_Init>:
{ 
 8006130:	b538      	push	{r3, r4, r5, lr}
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8006132:	4c1b      	ldr	r4, [pc, #108]	; (80061a0 <BSP_SDRAM_Init+0x70>)
 8006134:	4b1b      	ldr	r3, [pc, #108]	; (80061a4 <BSP_SDRAM_Init+0x74>)
 8006136:	6023      	str	r3, [r4, #0]
  Timing.LoadToActiveDelay    = 2;
 8006138:	4d1b      	ldr	r5, [pc, #108]	; (80061a8 <BSP_SDRAM_Init+0x78>)
 800613a:	2302      	movs	r3, #2
 800613c:	602b      	str	r3, [r5, #0]
  Timing.ExitSelfRefreshDelay = 7;
 800613e:	2107      	movs	r1, #7
 8006140:	6069      	str	r1, [r5, #4]
  Timing.SelfRefreshTime      = 4;
 8006142:	2204      	movs	r2, #4
 8006144:	60aa      	str	r2, [r5, #8]
  Timing.RowCycleDelay        = 7;
 8006146:	60e9      	str	r1, [r5, #12]
  Timing.WriteRecoveryTime    = 2;
 8006148:	612b      	str	r3, [r5, #16]
  Timing.RPDelay              = 2;
 800614a:	616b      	str	r3, [r5, #20]
  Timing.RCDDelay             = 2;
 800614c:	61ab      	str	r3, [r5, #24]
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 800614e:	2100      	movs	r1, #0
 8006150:	6061      	str	r1, [r4, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8006152:	60a1      	str	r1, [r4, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8006154:	60e2      	str	r2, [r4, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8006156:	2310      	movs	r3, #16
 8006158:	6123      	str	r3, [r4, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800615a:	2340      	movs	r3, #64	; 0x40
 800615c:	6163      	str	r3, [r4, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800615e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006162:	61a3      	str	r3, [r4, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8006164:	61e1      	str	r1, [r4, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8006166:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800616a:	6223      	str	r3, [r4, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 800616c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006170:	6263      	str	r3, [r4, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8006172:	62a1      	str	r1, [r4, #40]	; 0x28
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8006174:	4620      	mov	r0, r4
 8006176:	f7ff ff1d 	bl	8005fb4 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800617a:	4629      	mov	r1, r5
 800617c:	4620      	mov	r0, r4
 800617e:	f7fe f8d1 	bl	8004324 <HAL_SDRAM_Init>
 8006182:	b948      	cbnz	r0, 8006198 <BSP_SDRAM_Init+0x68>
    sdramstatus = SDRAM_OK;
 8006184:	4b09      	ldr	r3, [pc, #36]	; (80061ac <BSP_SDRAM_Init+0x7c>)
 8006186:	2200      	movs	r2, #0
 8006188:	701a      	strb	r2, [r3, #0]
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800618a:	f240 6003 	movw	r0, #1539	; 0x603
 800618e:	f7ff fec3 	bl	8005f18 <BSP_SDRAM_Initialization_sequence>
}
 8006192:	4b06      	ldr	r3, [pc, #24]	; (80061ac <BSP_SDRAM_Init+0x7c>)
 8006194:	7818      	ldrb	r0, [r3, #0]
 8006196:	bd38      	pop	{r3, r4, r5, pc}
    sdramstatus = SDRAM_ERROR;
 8006198:	4b04      	ldr	r3, [pc, #16]	; (80061ac <BSP_SDRAM_Init+0x7c>)
 800619a:	2201      	movs	r2, #1
 800619c:	701a      	strb	r2, [r3, #0]
 800619e:	e7f4      	b.n	800618a <BSP_SDRAM_Init+0x5a>
 80061a0:	200005dc 	.word	0x200005dc
 80061a4:	a0000140 	.word	0xa0000140
 80061a8:	20000468 	.word	0x20000468
 80061ac:	20000040 	.word	0x20000040

080061b0 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 80061b0:	b510      	push	{r4, lr}
  uint8_t status = TS_OK;
  tsXBoundary = ts_SizeX;
 80061b2:	4b0d      	ldr	r3, [pc, #52]	; (80061e8 <BSP_TS_Init+0x38>)
 80061b4:	8018      	strh	r0, [r3, #0]
  tsYBoundary = ts_SizeY;
 80061b6:	4b0d      	ldr	r3, [pc, #52]	; (80061ec <BSP_TS_Init+0x3c>)
 80061b8:	8019      	strh	r1, [r3, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 80061ba:	4c0d      	ldr	r4, [pc, #52]	; (80061f0 <BSP_TS_Init+0x40>)
 80061bc:	6823      	ldr	r3, [r4, #0]
 80061be:	2070      	movs	r0, #112	; 0x70
 80061c0:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 80061c2:	6863      	ldr	r3, [r4, #4]
 80061c4:	2070      	movs	r0, #112	; 0x70
 80061c6:	4798      	blx	r3
 80061c8:	2851      	cmp	r0, #81	; 0x51
 80061ca:	d10b      	bne.n	80061e4 <BSP_TS_Init+0x34>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 80061cc:	4a09      	ldr	r2, [pc, #36]	; (80061f4 <BSP_TS_Init+0x44>)
 80061ce:	6014      	str	r4, [r2, #0]
    I2cAddress = TS_I2C_ADDRESS;
 80061d0:	2070      	movs	r0, #112	; 0x70
 80061d2:	4a09      	ldr	r2, [pc, #36]	; (80061f8 <BSP_TS_Init+0x48>)
 80061d4:	7010      	strb	r0, [r2, #0]
    tsOrientation = TS_SWAP_XY;
 80061d6:	4a09      	ldr	r2, [pc, #36]	; (80061fc <BSP_TS_Init+0x4c>)
 80061d8:	2108      	movs	r1, #8
 80061da:	7011      	strb	r1, [r2, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 80061dc:	68e3      	ldr	r3, [r4, #12]
 80061de:	4798      	blx	r3
  uint8_t status = TS_OK;
 80061e0:	2000      	movs	r0, #0
  {
    status = TS_DEVICE_NOT_FOUND;
  }

  return status;
}
 80061e2:	bd10      	pop	{r4, pc}
    status = TS_DEVICE_NOT_FOUND;
 80061e4:	2003      	movs	r0, #3
 80061e6:	e7fc      	b.n	80061e2 <BSP_TS_Init+0x32>
 80061e8:	200004ee 	.word	0x200004ee
 80061ec:	200004f0 	.word	0x200004f0
 80061f0:	20000018 	.word	0x20000018
 80061f4:	200004e8 	.word	0x200004e8
 80061f8:	200004e4 	.word	0x200004e4
 80061fc:	200004ec 	.word	0x200004ec

08006200 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006200:	b570      	push	{r4, r5, r6, lr}
 8006202:	b090      	sub	sp, #64	; 0x40
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006204:	2400      	movs	r4, #0
 8006206:	940b      	str	r4, [sp, #44]	; 0x2c
 8006208:	940c      	str	r4, [sp, #48]	; 0x30
 800620a:	940d      	str	r4, [sp, #52]	; 0x34
 800620c:	940e      	str	r4, [sp, #56]	; 0x38
 800620e:	940f      	str	r4, [sp, #60]	; 0x3c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006210:	4b3b      	ldr	r3, [pc, #236]	; (8006300 <MX_GPIO_Init+0x100>)
 8006212:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006214:	f042 0210 	orr.w	r2, r2, #16
 8006218:	631a      	str	r2, [r3, #48]	; 0x30
 800621a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800621c:	f002 0210 	and.w	r2, r2, #16
 8006220:	9201      	str	r2, [sp, #4]
 8006222:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006224:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006226:	f042 0202 	orr.w	r2, r2, #2
 800622a:	631a      	str	r2, [r3, #48]	; 0x30
 800622c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800622e:	f002 0202 	and.w	r2, r2, #2
 8006232:	9202      	str	r2, [sp, #8]
 8006234:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006236:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006238:	f042 0201 	orr.w	r2, r2, #1
 800623c:	631a      	str	r2, [r3, #48]	; 0x30
 800623e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006240:	f002 0201 	and.w	r2, r2, #1
 8006244:	9203      	str	r2, [sp, #12]
 8006246:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006248:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800624a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800624e:	631a      	str	r2, [r3, #48]	; 0x30
 8006250:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006252:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8006256:	9204      	str	r2, [sp, #16]
 8006258:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800625a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800625c:	f042 0208 	orr.w	r2, r2, #8
 8006260:	631a      	str	r2, [r3, #48]	; 0x30
 8006262:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006264:	f002 0208 	and.w	r2, r2, #8
 8006268:	9205      	str	r2, [sp, #20]
 800626a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800626c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800626e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006272:	631a      	str	r2, [r3, #48]	; 0x30
 8006274:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006276:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800627a:	9206      	str	r2, [sp, #24]
 800627c:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800627e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006280:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006284:	631a      	str	r2, [r3, #48]	; 0x30
 8006286:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006288:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 800628c:	9207      	str	r2, [sp, #28]
 800628e:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006290:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006292:	f042 0220 	orr.w	r2, r2, #32
 8006296:	631a      	str	r2, [r3, #48]	; 0x30
 8006298:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800629a:	f002 0220 	and.w	r2, r2, #32
 800629e:	9208      	str	r2, [sp, #32]
 80062a0:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80062a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80062a8:	631a      	str	r2, [r3, #48]	; 0x30
 80062aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062ac:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80062b0:	9209      	str	r2, [sp, #36]	; 0x24
 80062b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80062b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062ba:	631a      	str	r2, [r3, #48]	; 0x30
 80062bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062c2:	930a      	str	r3, [sp, #40]	; 0x28
 80062c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 80062c6:	4e0f      	ldr	r6, [pc, #60]	; (8006304 <MX_GPIO_Init+0x104>)
 80062c8:	4622      	mov	r2, r4
 80062ca:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 80062ce:	4630      	mov	r0, r6
 80062d0:	f7fc fc75 	bl	8002bbe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CE_Pin CSN_Pin */
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 80062d4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80062d8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062da:	2501      	movs	r5, #1
 80062dc:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062de:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062e0:	2303      	movs	r3, #3
 80062e2:	930e      	str	r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062e4:	a90b      	add	r1, sp, #44	; 0x2c
 80062e6:	4630      	mov	r0, r6
 80062e8:	f7fc fb72 	bl	80029d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 80062ec:	2305      	movs	r3, #5
 80062ee:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80062f0:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80062f2:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80062f4:	a90b      	add	r1, sp, #44	; 0x2c
 80062f6:	4804      	ldr	r0, [pc, #16]	; (8006308 <MX_GPIO_Init+0x108>)
 80062f8:	f7fc fb6a 	bl	80029d0 <HAL_GPIO_Init>

}
 80062fc:	b010      	add	sp, #64	; 0x40
 80062fe:	bd70      	pop	{r4, r5, r6, pc}
 8006300:	40023800 	.word	0x40023800
 8006304:	40020000 	.word	0x40020000
 8006308:	40022000 	.word	0x40022000

0800630c <MX_SPI2_Init>:
{
 800630c:	b508      	push	{r3, lr}
  hspi2.Instance = SPI2;
 800630e:	480e      	ldr	r0, [pc, #56]	; (8006348 <MX_SPI2_Init+0x3c>)
 8006310:	4b0e      	ldr	r3, [pc, #56]	; (800634c <MX_SPI2_Init+0x40>)
 8006312:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006314:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006318:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800631a:	2300      	movs	r3, #0
 800631c:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800631e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006322:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006324:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006326:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006328:	f44f 7200 	mov.w	r2, #512	; 0x200
 800632c:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800632e:	2220      	movs	r2, #32
 8006330:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006332:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006334:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006336:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8006338:	2207      	movs	r2, #7
 800633a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800633c:	6303      	str	r3, [r0, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800633e:	2308      	movs	r3, #8
 8006340:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006342:	f7fe f94a 	bl	80045da <HAL_SPI_Init>
}
 8006346:	bd08      	pop	{r3, pc}
 8006348:	20000610 	.word	0x20000610
 800634c:	40003800 	.word	0x40003800

08006350 <MX_USART1_UART_Init>:
{
 8006350:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8006352:	4809      	ldr	r0, [pc, #36]	; (8006378 <MX_USART1_UART_Init+0x28>)
 8006354:	4b09      	ldr	r3, [pc, #36]	; (800637c <MX_USART1_UART_Init+0x2c>)
 8006356:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8006358:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800635c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800635e:	2300      	movs	r3, #0
 8006360:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006362:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006364:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006366:	220c      	movs	r2, #12
 8006368:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800636a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800636c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800636e:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006370:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006372:	f7fe ff84 	bl	800527e <HAL_UART_Init>
}
 8006376:	bd08      	pop	{r3, pc}
 8006378:	20000804 	.word	0x20000804
 800637c:	40011000 	.word	0x40011000

08006380 <MX_ADC3_Init>:
{
 8006380:	b530      	push	{r4, r5, lr}
 8006382:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8006384:	2300      	movs	r3, #0
 8006386:	9300      	str	r3, [sp, #0]
 8006388:	9301      	str	r3, [sp, #4]
 800638a:	9302      	str	r3, [sp, #8]
 800638c:	9303      	str	r3, [sp, #12]
  hadc3.Instance = ADC3;
 800638e:	4c11      	ldr	r4, [pc, #68]	; (80063d4 <MX_ADC3_Init+0x54>)
 8006390:	4a11      	ldr	r2, [pc, #68]	; (80063d8 <MX_ADC3_Init+0x58>)
 8006392:	6022      	str	r2, [r4, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006394:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006398:	6062      	str	r2, [r4, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800639a:	60a3      	str	r3, [r4, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800639c:	6123      	str	r3, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800639e:	61a3      	str	r3, [r4, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80063a0:	f884 3020 	strb.w	r3, [r4, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80063a4:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80063a6:	4a0d      	ldr	r2, [pc, #52]	; (80063dc <MX_ADC3_Init+0x5c>)
 80063a8:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80063aa:	60e3      	str	r3, [r4, #12]
  hadc3.Init.NbrOfConversion = 1;
 80063ac:	2501      	movs	r5, #1
 80063ae:	61e5      	str	r5, [r4, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80063b0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80063b4:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80063b6:	4620      	mov	r0, r4
 80063b8:	f7fb fdaa 	bl	8001f10 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_8;
 80063bc:	2308      	movs	r3, #8
 80063be:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80063c0:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80063c2:	2303      	movs	r3, #3
 80063c4:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80063c6:	4669      	mov	r1, sp
 80063c8:	4620      	mov	r0, r4
 80063ca:	f7fb febd 	bl	8002148 <HAL_ADC_ConfigChannel>
}
 80063ce:	b005      	add	sp, #20
 80063d0:	bd30      	pop	{r4, r5, pc}
 80063d2:	bf00      	nop
 80063d4:	200007bc 	.word	0x200007bc
 80063d8:	40012200 	.word	0x40012200
 80063dc:	0f000001 	.word	0x0f000001

080063e0 <MX_CRC_Init>:
{
 80063e0:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 80063e2:	4806      	ldr	r0, [pc, #24]	; (80063fc <MX_CRC_Init+0x1c>)
 80063e4:	4b06      	ldr	r3, [pc, #24]	; (8006400 <MX_CRC_Init+0x20>)
 80063e6:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80063e8:	2300      	movs	r3, #0
 80063ea:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80063ec:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80063ee:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80063f0:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80063f2:	2301      	movs	r3, #1
 80063f4:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80063f6:	f7fb ffe5 	bl	80023c4 <HAL_CRC_Init>
}
 80063fa:	bd08      	pop	{r3, pc}
 80063fc:	20000694 	.word	0x20000694
 8006400:	40023000 	.word	0x40023000

08006404 <MX_DMA2D_Init>:
{
 8006404:	b510      	push	{r4, lr}
  hdma2d.Instance = DMA2D;
 8006406:	4c09      	ldr	r4, [pc, #36]	; (800642c <MX_DMA2D_Init+0x28>)
 8006408:	4b09      	ldr	r3, [pc, #36]	; (8006430 <MX_DMA2D_Init+0x2c>)
 800640a:	6023      	str	r3, [r4, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800640c:	2300      	movs	r3, #0
 800640e:	6063      	str	r3, [r4, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8006410:	60a3      	str	r3, [r4, #8]
  hdma2d.Init.OutputOffset = 0;
 8006412:	60e3      	str	r3, [r4, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8006414:	62a3      	str	r3, [r4, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8006416:	62e3      	str	r3, [r4, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8006418:	6323      	str	r3, [r4, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800641a:	6363      	str	r3, [r4, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800641c:	4620      	mov	r0, r4
 800641e:	f7fc f98b 	bl	8002738 <HAL_DMA2D_Init>
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8006422:	2101      	movs	r1, #1
 8006424:	4620      	mov	r0, r4
 8006426:	f7fc fa71 	bl	800290c <HAL_DMA2D_ConfigLayer>
}
 800642a:	bd10      	pop	{r4, pc}
 800642c:	2000089c 	.word	0x2000089c
 8006430:	4002b000 	.word	0x4002b000

08006434 <MX_FMC_Init>:
{
 8006434:	b500      	push	{lr}
 8006436:	b089      	sub	sp, #36	; 0x24
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8006438:	480e      	ldr	r0, [pc, #56]	; (8006474 <MX_FMC_Init+0x40>)
 800643a:	4b0f      	ldr	r3, [pc, #60]	; (8006478 <MX_FMC_Init+0x44>)
 800643c:	6003      	str	r3, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800643e:	2200      	movs	r2, #0
 8006440:	6042      	str	r2, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8006442:	6082      	str	r2, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 8006444:	60c2      	str	r2, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8006446:	2310      	movs	r3, #16
 8006448:	6103      	str	r3, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_2;
 800644a:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800644c:	2180      	movs	r1, #128	; 0x80
 800644e:	6181      	str	r1, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8006450:	61c2      	str	r2, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8006452:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8006454:	6242      	str	r2, [r0, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8006456:	6282      	str	r2, [r0, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 16;
 8006458:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 800645a:	9302      	str	r3, [sp, #8]
  SdramTiming.SelfRefreshTime = 16;
 800645c:	9303      	str	r3, [sp, #12]
  SdramTiming.RowCycleDelay = 16;
 800645e:	9304      	str	r3, [sp, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8006460:	9305      	str	r3, [sp, #20]
  SdramTiming.RPDelay = 16;
 8006462:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 16;
 8006464:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8006466:	a901      	add	r1, sp, #4
 8006468:	f7fd ff5c 	bl	8004324 <HAL_SDRAM_Init>
}
 800646c:	b009      	add	sp, #36	; 0x24
 800646e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006472:	bf00      	nop
 8006474:	200008dc 	.word	0x200008dc
 8006478:	a0000140 	.word	0xa0000140

0800647c <MX_LTDC_Init>:
{
 800647c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800647e:	b09b      	sub	sp, #108	; 0x6c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8006480:	2434      	movs	r4, #52	; 0x34
 8006482:	4622      	mov	r2, r4
 8006484:	2100      	movs	r1, #0
 8006486:	eb0d 0004 	add.w	r0, sp, r4
 800648a:	f000 fff0 	bl	800746e <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 800648e:	4622      	mov	r2, r4
 8006490:	2100      	movs	r1, #0
 8006492:	4668      	mov	r0, sp
 8006494:	f000 ffeb 	bl	800746e <memset>
  hltdc.Instance = LTDC;
 8006498:	4d2b      	ldr	r5, [pc, #172]	; (8006548 <MX_LTDC_Init+0xcc>)
 800649a:	4b2c      	ldr	r3, [pc, #176]	; (800654c <MX_LTDC_Init+0xd0>)
 800649c:	602b      	str	r3, [r5, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800649e:	2400      	movs	r4, #0
 80064a0:	606c      	str	r4, [r5, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80064a2:	60ac      	str	r4, [r5, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80064a4:	60ec      	str	r4, [r5, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80064a6:	612c      	str	r4, [r5, #16]
  hltdc.Init.HorizontalSync = 7;
 80064a8:	2307      	movs	r3, #7
 80064aa:	616b      	str	r3, [r5, #20]
  hltdc.Init.VerticalSync = 3;
 80064ac:	2303      	movs	r3, #3
 80064ae:	61ab      	str	r3, [r5, #24]
  hltdc.Init.AccumulatedHBP = 14;
 80064b0:	230e      	movs	r3, #14
 80064b2:	61eb      	str	r3, [r5, #28]
  hltdc.Init.AccumulatedVBP = 5;
 80064b4:	2605      	movs	r6, #5
 80064b6:	622e      	str	r6, [r5, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 80064b8:	f240 238e 	movw	r3, #654	; 0x28e
 80064bc:	626b      	str	r3, [r5, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 80064be:	f240 13e5 	movw	r3, #485	; 0x1e5
 80064c2:	62ab      	str	r3, [r5, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 80064c4:	f44f 7325 	mov.w	r3, #660	; 0x294
 80064c8:	62eb      	str	r3, [r5, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 80064ca:	f240 13e7 	movw	r3, #487	; 0x1e7
 80064ce:	632b      	str	r3, [r5, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80064d0:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80064d4:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80064d8:	f885 4036 	strb.w	r4, [r5, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80064dc:	4628      	mov	r0, r5
 80064de:	f7fc ffd1 	bl	8003484 <HAL_LTDC_Init>
  pLayerCfg.WindowX0 = 0;
 80064e2:	940d      	str	r4, [sp, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 80064e4:	940e      	str	r4, [sp, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 80064e6:	940f      	str	r4, [sp, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 80064e8:	9410      	str	r4, [sp, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80064ea:	9411      	str	r4, [sp, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 80064ec:	9412      	str	r4, [sp, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 80064ee:	9413      	str	r4, [sp, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80064f0:	f44f 6780 	mov.w	r7, #1024	; 0x400
 80064f4:	9714      	str	r7, [sp, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80064f6:	9615      	str	r6, [sp, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 80064f8:	9416      	str	r4, [sp, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 80064fa:	9417      	str	r4, [sp, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 80064fc:	9418      	str	r4, [sp, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80064fe:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8006502:	f88d 4065 	strb.w	r4, [sp, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8006506:	f88d 4066 	strb.w	r4, [sp, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800650a:	4622      	mov	r2, r4
 800650c:	a90d      	add	r1, sp, #52	; 0x34
 800650e:	4628      	mov	r0, r5
 8006510:	f7fd f8ac 	bl	800366c <HAL_LTDC_ConfigLayer>
  pLayerCfg1.WindowX0 = 0;
 8006514:	9400      	str	r4, [sp, #0]
  pLayerCfg1.WindowX1 = 0;
 8006516:	9401      	str	r4, [sp, #4]
  pLayerCfg1.WindowY0 = 0;
 8006518:	9402      	str	r4, [sp, #8]
  pLayerCfg1.WindowY1 = 0;
 800651a:	9403      	str	r4, [sp, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800651c:	9404      	str	r4, [sp, #16]
  pLayerCfg1.Alpha = 0;
 800651e:	9405      	str	r4, [sp, #20]
  pLayerCfg1.Alpha0 = 0;
 8006520:	9406      	str	r4, [sp, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8006522:	9707      	str	r7, [sp, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8006524:	9608      	str	r6, [sp, #32]
  pLayerCfg1.FBStartAdress = 0;
 8006526:	9409      	str	r4, [sp, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8006528:	940a      	str	r4, [sp, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 800652a:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 800652c:	f88d 4030 	strb.w	r4, [sp, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8006530:	f88d 4031 	strb.w	r4, [sp, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8006534:	f88d 4032 	strb.w	r4, [sp, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8006538:	2201      	movs	r2, #1
 800653a:	4669      	mov	r1, sp
 800653c:	4628      	mov	r0, r5
 800653e:	f7fd f895 	bl	800366c <HAL_LTDC_ConfigLayer>
}
 8006542:	b01b      	add	sp, #108	; 0x6c
 8006544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006546:	bf00      	nop
 8006548:	20000714 	.word	0x20000714
 800654c:	40016800 	.word	0x40016800

08006550 <SystemClock_Config>:
{
 8006550:	b570      	push	{r4, r5, r6, lr}
 8006552:	b0b4      	sub	sp, #208	; 0xd0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006554:	2230      	movs	r2, #48	; 0x30
 8006556:	2100      	movs	r1, #0
 8006558:	a828      	add	r0, sp, #160	; 0xa0
 800655a:	f000 ff88 	bl	800746e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800655e:	2400      	movs	r4, #0
 8006560:	9423      	str	r4, [sp, #140]	; 0x8c
 8006562:	9424      	str	r4, [sp, #144]	; 0x90
 8006564:	9425      	str	r4, [sp, #148]	; 0x94
 8006566:	9426      	str	r4, [sp, #152]	; 0x98
 8006568:	9427      	str	r4, [sp, #156]	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800656a:	2284      	movs	r2, #132	; 0x84
 800656c:	4621      	mov	r1, r4
 800656e:	a802      	add	r0, sp, #8
 8006570:	f000 ff7d 	bl	800746e <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8006574:	4b26      	ldr	r3, [pc, #152]	; (8006610 <SystemClock_Config+0xc0>)
 8006576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006578:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800657c:	641a      	str	r2, [r3, #64]	; 0x40
 800657e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006584:	9300      	str	r3, [sp, #0]
 8006586:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006588:	4b22      	ldr	r3, [pc, #136]	; (8006614 <SystemClock_Config+0xc4>)
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006590:	601a      	str	r2, [r3, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006598:	9301      	str	r3, [sp, #4]
 800659a:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800659c:	2601      	movs	r6, #1
 800659e:	9628      	str	r6, [sp, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80065a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80065a4:	9329      	str	r3, [sp, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80065a6:	2502      	movs	r5, #2
 80065a8:	952e      	str	r5, [sp, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80065aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80065ae:	932f      	str	r3, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 80065b0:	2319      	movs	r3, #25
 80065b2:	9330      	str	r3, [sp, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 432;
 80065b4:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80065b8:	9331      	str	r3, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80065ba:	9532      	str	r5, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80065bc:	2309      	movs	r3, #9
 80065be:	9333      	str	r3, [sp, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80065c0:	a828      	add	r0, sp, #160	; 0xa0
 80065c2:	f7fd f8c3 	bl	800374c <HAL_RCC_OscConfig>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80065c6:	f7fd f883 	bl	80036d0 <HAL_PWREx_EnableOverDrive>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80065ca:	230f      	movs	r3, #15
 80065cc:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80065ce:	9524      	str	r5, [sp, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80065d0:	9425      	str	r4, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80065d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80065d6:	9326      	str	r3, [sp, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80065d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065dc:	9327      	str	r3, [sp, #156]	; 0x9c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80065de:	2107      	movs	r1, #7
 80065e0:	a823      	add	r0, sp, #140	; 0x8c
 80065e2:	f7fd faf1 	bl	8003bc8 <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1;
 80065e6:	2348      	movs	r3, #72	; 0x48
 80065e8:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80065ea:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80065ee:	9307      	str	r3, [sp, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80065f0:	2305      	movs	r3, #5
 80065f2:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80065f4:	9508      	str	r5, [sp, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80065f6:	2303      	movs	r3, #3
 80065f8:	930a      	str	r3, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80065fa:	960c      	str	r6, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80065fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006600:	930d      	str	r3, [sp, #52]	; 0x34
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8006602:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006604:	a802      	add	r0, sp, #8
 8006606:	f7fd fbb7 	bl	8003d78 <HAL_RCCEx_PeriphCLKConfig>
}
 800660a:	b034      	add	sp, #208	; 0xd0
 800660c:	bd70      	pop	{r4, r5, r6, pc}
 800660e:	bf00      	nop
 8006610:	40023800 	.word	0x40023800
 8006614:	40007000 	.word	0x40007000

08006618 <packData>:

/* USER CODE BEGIN 4 */
void packData() {
 8006618:	b538      	push	{r3, r4, r5, lr}
 800661a:	ed2d 8b02 	vpush	{d8}

	//Reverse A2 and A3 as joystick is upside down
	A2 = 4096 - A2;
 800661e:	4a36      	ldr	r2, [pc, #216]	; (80066f8 <packData+0xe0>)
 8006620:	8813      	ldrh	r3, [r2, #0]
 8006622:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8006626:	b29b      	uxth	r3, r3
 8006628:	8013      	strh	r3, [r2, #0]
	A3 = 4096 - A3;
 800662a:	4934      	ldr	r1, [pc, #208]	; (80066fc <packData+0xe4>)
 800662c:	880a      	ldrh	r2, [r1, #0]
 800662e:	f5c2 5280 	rsb	r2, r2, #4096	; 0x1000
 8006632:	b292      	uxth	r2, r2
 8006634:	800a      	strh	r2, [r1, #0]

	//L Joystick X
	//First byte = first byte of A0
	TxData[0] = A0;
 8006636:	4932      	ldr	r1, [pc, #200]	; (8006700 <packData+0xe8>)
 8006638:	8808      	ldrh	r0, [r1, #0]
 800663a:	4932      	ldr	r1, [pc, #200]	; (8006704 <packData+0xec>)
 800663c:	7008      	strb	r0, [r1, #0]
	//Second bytes = last byte of A0
	TxData[1] = A0 >> 8;
 800663e:	0a00      	lsrs	r0, r0, #8
 8006640:	7048      	strb	r0, [r1, #1]

	//L Joystick Y
	TxData[2] = A1;
 8006642:	4831      	ldr	r0, [pc, #196]	; (8006708 <packData+0xf0>)
 8006644:	8800      	ldrh	r0, [r0, #0]
 8006646:	7088      	strb	r0, [r1, #2]
	//4th byte = last 8 bits of A1
	TxData[3] = A1 >> 8;
 8006648:	0a00      	lsrs	r0, r0, #8
 800664a:	70c8      	strb	r0, [r1, #3]

	//R Joystick X
	TxData[4] = A3;
 800664c:	710a      	strb	r2, [r1, #4]
	TxData[5] = A3 >> 8;
 800664e:	0a12      	lsrs	r2, r2, #8
 8006650:	714a      	strb	r2, [r1, #5]
	//R Joystick Y
	TxData[6] = A2;
 8006652:	718b      	strb	r3, [r1, #6]
	TxData[7] = A2 >> 8;
 8006654:	0a1b      	lsrs	r3, r3, #8
 8006656:	71cb      	strb	r3, [r1, #7]

	if (airmode) {
 8006658:	4b2c      	ldr	r3, [pc, #176]	; (800670c <packData+0xf4>)
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d147      	bne.n	80066f0 <packData+0xd8>
		TxData[8] = 0x01;
	} else {
		TxData[8] = 0x00;
 8006660:	4b28      	ldr	r3, [pc, #160]	; (8006704 <packData+0xec>)
 8006662:	2200      	movs	r2, #0
 8006664:	721a      	strb	r2, [r3, #8]
	}

	uint16_t roll_p_tx = round(roll_p * 100);
 8006666:	4b2a      	ldr	r3, [pc, #168]	; (8006710 <packData+0xf8>)
 8006668:	edd3 7a00 	vldr	s15, [r3]
 800666c:	ed9f 8a29 	vldr	s16, [pc, #164]	; 8006714 <packData+0xfc>
 8006670:	ee67 7a88 	vmul.f32	s15, s15, s16
 8006674:	ee17 0a90 	vmov	r0, s15
 8006678:	f7f9 ff86 	bl	8000588 <__aeabi_f2d>
 800667c:	ec41 0b10 	vmov	d0, r0, r1
 8006680:	f004 fc5e 	bl	800af40 <round>
 8006684:	ec51 0b10 	vmov	r0, r1, d0
 8006688:	f7fa faae 	bl	8000be8 <__aeabi_d2uiz>
 800668c:	b285      	uxth	r5, r0
	uint16_t roll_i_tx = round(roll_i * 100) ;
 800668e:	4b22      	ldr	r3, [pc, #136]	; (8006718 <packData+0x100>)
 8006690:	edd3 7a00 	vldr	s15, [r3]
 8006694:	ee67 7a88 	vmul.f32	s15, s15, s16
 8006698:	ee17 0a90 	vmov	r0, s15
 800669c:	f7f9 ff74 	bl	8000588 <__aeabi_f2d>
 80066a0:	ec41 0b10 	vmov	d0, r0, r1
 80066a4:	f004 fc4c 	bl	800af40 <round>
 80066a8:	ec51 0b10 	vmov	r0, r1, d0
 80066ac:	f7fa fa9c 	bl	8000be8 <__aeabi_d2uiz>
 80066b0:	b284      	uxth	r4, r0
	uint16_t roll_d_tx = round(roll_d * 100) ;
 80066b2:	4b1a      	ldr	r3, [pc, #104]	; (800671c <packData+0x104>)
 80066b4:	edd3 7a00 	vldr	s15, [r3]
 80066b8:	ee67 7a88 	vmul.f32	s15, s15, s16
 80066bc:	ee17 0a90 	vmov	r0, s15
 80066c0:	f7f9 ff62 	bl	8000588 <__aeabi_f2d>
 80066c4:	ec41 0b10 	vmov	d0, r0, r1
 80066c8:	f004 fc3a 	bl	800af40 <round>
 80066cc:	ec51 0b10 	vmov	r0, r1, d0
 80066d0:	f7fa fa8a 	bl	8000be8 <__aeabi_d2uiz>
 80066d4:	b280      	uxth	r0, r0

	TxData[9] = roll_p_tx;
 80066d6:	4b0b      	ldr	r3, [pc, #44]	; (8006704 <packData+0xec>)
 80066d8:	725d      	strb	r5, [r3, #9]
	TxData[10] = roll_p_tx >> 8;
 80066da:	0a2d      	lsrs	r5, r5, #8
 80066dc:	729d      	strb	r5, [r3, #10]

	TxData[11] = roll_i_tx;
 80066de:	72dc      	strb	r4, [r3, #11]
	TxData[12] = roll_i_tx >> 8;
 80066e0:	0a24      	lsrs	r4, r4, #8
 80066e2:	731c      	strb	r4, [r3, #12]

	TxData[13] = roll_d_tx;
 80066e4:	7358      	strb	r0, [r3, #13]
	TxData[14] = roll_d_tx >> 8;
 80066e6:	0a00      	lsrs	r0, r0, #8
 80066e8:	7398      	strb	r0, [r3, #14]

}
 80066ea:	ecbd 8b02 	vpop	{d8}
 80066ee:	bd38      	pop	{r3, r4, r5, pc}
		TxData[8] = 0x01;
 80066f0:	2201      	movs	r2, #1
 80066f2:	720a      	strb	r2, [r1, #8]
 80066f4:	e7b7      	b.n	8006666 <packData+0x4e>
 80066f6:	bf00      	nop
 80066f8:	20000898 	.word	0x20000898
 80066fc:	200006b8 	.word	0x200006b8
 8006700:	200006e8 	.word	0x200006e8
 8006704:	20000878 	.word	0x20000878
 8006708:	20000910 	.word	0x20000910
 800670c:	200004f2 	.word	0x200004f2
 8006710:	20000508 	.word	0x20000508
 8006714:	42c80000 	.word	0x42c80000
 8006718:	20000504 	.word	0x20000504
 800671c:	20000500 	.word	0x20000500

08006720 <unpackAckPayload>:

void unpackAckPayload() {

	//Check if this is packet 0 or packet 1
	if (AckPayload[0] == 0x00) {
 8006720:	4b0e      	ldr	r3, [pc, #56]	; (800675c <unpackAckPayload+0x3c>)
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	b9cb      	cbnz	r3, 800675a <unpackAckPayload+0x3a>

		droneBatteryLvl = (AckPayload[1] & 0xFF) | (AckPayload[2] << 8);
 8006726:	4a0d      	ldr	r2, [pc, #52]	; (800675c <unpackAckPayload+0x3c>)
 8006728:	7853      	ldrb	r3, [r2, #1]
 800672a:	7891      	ldrb	r1, [r2, #2]
 800672c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006730:	490b      	ldr	r1, [pc, #44]	; (8006760 <unpackAckPayload+0x40>)
 8006732:	600b      	str	r3, [r1, #0]
		int16_t roll_rx = (AckPayload[3] & 0xFF) | (AckPayload[4] << 8);
 8006734:	78d3      	ldrb	r3, [r2, #3]
 8006736:	7912      	ldrb	r2, [r2, #4]
 8006738:	0212      	lsls	r2, r2, #8
 800673a:	b212      	sxth	r2, r2
 800673c:	4313      	orrs	r3, r2
		roll = roll_rx / 100;
 800673e:	4a09      	ldr	r2, [pc, #36]	; (8006764 <unpackAckPayload+0x44>)
 8006740:	fb82 1203 	smull	r1, r2, r2, r3
 8006744:	17db      	asrs	r3, r3, #31
 8006746:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 800674a:	b21b      	sxth	r3, r3
 800674c:	ee07 3a90 	vmov	s15, r3
 8006750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006754:	4b04      	ldr	r3, [pc, #16]	; (8006768 <unpackAckPayload+0x48>)
 8006756:	edc3 7a00 	vstr	s15, [r3]
	//This is packet 1, only sent every
	if (AckPayload[0] == 0xFF) {

	}

}
 800675a:	4770      	bx	lr
 800675c:	20000674 	.word	0x20000674
 8006760:	20000050 	.word	0x20000050
 8006764:	51eb851f 	.word	0x51eb851f
 8006768:	200004fc 	.word	0x200004fc

0800676c <map>:



float map(int x, int in_min, int in_max, int out_min, int out_max) {
 800676c:	b410      	push	{r4}
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800676e:	1a40      	subs	r0, r0, r1
 8006770:	9c01      	ldr	r4, [sp, #4]
 8006772:	1ae4      	subs	r4, r4, r3
 8006774:	fb04 f000 	mul.w	r0, r4, r0
 8006778:	1a52      	subs	r2, r2, r1
 800677a:	fb90 f0f2 	sdiv	r0, r0, r2
 800677e:	18c3      	adds	r3, r0, r3
 8006780:	ee00 3a10 	vmov	s0, r3
}
 8006784:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8006788:	f85d 4b04 	ldr.w	r4, [sp], #4
 800678c:	4770      	bx	lr
	...

08006790 <main>:
{
 8006790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006792:	ed2d 8b02 	vpush	{d8}
 8006796:	b0b5      	sub	sp, #212	; 0xd4
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006798:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800679c:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80067a0:	4b77      	ldr	r3, [pc, #476]	; (8006980 <main+0x1f0>)
 80067a2:	2100      	movs	r1, #0
 80067a4:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80067a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80067ac:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80067b0:	695a      	ldr	r2, [r3, #20]
 80067b2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80067b6:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80067b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80067bc:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80067c0:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80067c4:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80067c8:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80067cc:	f3c4 314e 	ubfx	r1, r4, #13, #15
 80067d0:	e00f      	b.n	80067f2 <main+0x62>
      } while (ways-- != 0U);
 80067d2:	461a      	mov	r2, r3
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80067d4:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80067d8:	ea03 1341 	and.w	r3, r3, r1, lsl #5
 80067dc:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 80067e0:	4867      	ldr	r0, [pc, #412]	; (8006980 <main+0x1f0>)
 80067e2:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 80067e6:	1e53      	subs	r3, r2, #1
 80067e8:	2a00      	cmp	r2, #0
 80067ea:	d1f2      	bne.n	80067d2 <main+0x42>
    } while(sets-- != 0U);
 80067ec:	1e4b      	subs	r3, r1, #1
 80067ee:	b119      	cbz	r1, 80067f8 <main+0x68>
 80067f0:	4619      	mov	r1, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80067f2:	f3c4 02c9 	ubfx	r2, r4, #3, #10
 80067f6:	e7ed      	b.n	80067d4 <main+0x44>
 80067f8:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80067fc:	6943      	ldr	r3, [r0, #20]
 80067fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006802:	6143      	str	r3, [r0, #20]
 8006804:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006808:	f3bf 8f6f 	isb	sy
  HAL_Init();
 800680c:	f7fb faae 	bl	8001d6c <HAL_Init>
  SystemClock_Config();
 8006810:	f7ff fe9e 	bl	8006550 <SystemClock_Config>
  MX_GPIO_Init();
 8006814:	f7ff fcf4 	bl	8006200 <MX_GPIO_Init>
  MX_SPI2_Init();
 8006818:	f7ff fd78 	bl	800630c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800681c:	f7ff fd98 	bl	8006350 <MX_USART1_UART_Init>
  MX_ADC3_Init();
 8006820:	f7ff fdae 	bl	8006380 <MX_ADC3_Init>
  MX_CRC_Init();
 8006824:	f7ff fddc 	bl	80063e0 <MX_CRC_Init>
  MX_DMA2D_Init();
 8006828:	f7ff fdec 	bl	8006404 <MX_DMA2D_Init>
  MX_FMC_Init();
 800682c:	f7ff fe02 	bl	8006434 <MX_FMC_Init>
  MX_LTDC_Init();
 8006830:	f7ff fe24 	bl	800647c <MX_LTDC_Init>
	DWT_Init();
 8006834:	f7fb fa48 	bl	8001cc8 <DWT_Init>
	NRF24_begin(GPIOA, nrf_CSN_PIN, nrf_CE_PIN, hspi2);
 8006838:	4c52      	ldr	r4, [pc, #328]	; (8006984 <main+0x1f4>)
 800683a:	2560      	movs	r5, #96	; 0x60
 800683c:	462a      	mov	r2, r5
 800683e:	1d21      	adds	r1, r4, #4
 8006840:	4668      	mov	r0, sp
 8006842:	f000 fe09 	bl	8007458 <memcpy>
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800684c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006850:	484d      	ldr	r0, [pc, #308]	; (8006988 <main+0x1f8>)
 8006852:	f7fa fe61 	bl	8001518 <NRF24_begin>
	nrf24_DebugUART_Init(huart1);
 8006856:	4c4d      	ldr	r4, [pc, #308]	; (800698c <main+0x1fc>)
 8006858:	462a      	mov	r2, r5
 800685a:	f104 0110 	add.w	r1, r4, #16
 800685e:	4668      	mov	r0, sp
 8006860:	f000 fdfa 	bl	8007458 <memcpy>
 8006864:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006868:	f7fb fa1c 	bl	8001ca4 <nrf24_DebugUART_Init>
	NRF24_stopListening();
 800686c:	f7fa fc87 	bl	800117e <NRF24_stopListening>
	NRF24_openWritingPipe(TxpipeAddrs);
 8006870:	4b47      	ldr	r3, [pc, #284]	; (8006990 <main+0x200>)
 8006872:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006876:	f7fa fc8b 	bl	8001190 <NRF24_openWritingPipe>
	printRadioSettings();
 800687a:	f7fa ff23 	bl	80016c4 <printRadioSettings>
	for (int i = 0; i < 31; ++i) {
 800687e:	2300      	movs	r3, #0
 8006880:	e003      	b.n	800688a <main+0xfa>
		TxData[i] = 0;
 8006882:	4a44      	ldr	r2, [pc, #272]	; (8006994 <main+0x204>)
 8006884:	2100      	movs	r1, #0
 8006886:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < 31; ++i) {
 8006888:	3301      	adds	r3, #1
 800688a:	2b1e      	cmp	r3, #30
 800688c:	ddf9      	ble.n	8006882 <main+0xf2>
	BSP_SDRAM_Init(); /* Initializes the SDRAM device */
 800688e:	f7ff fc4f 	bl	8006130 <BSP_SDRAM_Init>
	__HAL_RCC_CRC_CLK_ENABLE(); /* Enable the CRC Module */
 8006892:	4b41      	ldr	r3, [pc, #260]	; (8006998 <main+0x208>)
 8006894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006896:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800689a:	631a      	str	r2, [r3, #48]	; 0x30
 800689c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800689e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80068a2:	931a      	str	r3, [sp, #104]	; 0x68
 80068a4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
	BSP_TS_Init(480, 272);
 80068a6:	f44f 7188 	mov.w	r1, #272	; 0x110
 80068aa:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80068ae:	f7ff fc7f 	bl	80061b0 <BSP_TS_Init>
	BSP_LCD_Init();
 80068b2:	f7ff fadb 	bl	8005e6c <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 80068b6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80068ba:	2000      	movs	r0, #0
 80068bc:	f7ff f85a 	bl	8005974 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_DisplayOn();
 80068c0:	f7ff fa06 	bl	8005cd0 <BSP_LCD_DisplayOn>
	BSP_LCD_SelectLayer(0);
 80068c4:	2000      	movs	r0, #0
 80068c6:	f7ff f895 	bl	80059f4 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 80068ca:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80068ce:	f7ff f8bf 	bl	8005a50 <BSP_LCD_Clear>
 80068d2:	e082      	b.n	80069da <main+0x24a>
			A0 = HAL_ADC_GetValue(&hadc3);
 80068d4:	4620      	mov	r0, r4
 80068d6:	f7fb fc34 	bl	8002142 <HAL_ADC_GetValue>
 80068da:	4b30      	ldr	r3, [pc, #192]	; (800699c <main+0x20c>)
 80068dc:	8018      	strh	r0, [r3, #0]
 80068de:	e08d      	b.n	80069fc <main+0x26c>
			A1 = HAL_ADC_GetValue(&hadc3);
 80068e0:	4620      	mov	r0, r4
 80068e2:	f7fb fc2e 	bl	8002142 <HAL_ADC_GetValue>
 80068e6:	4b2e      	ldr	r3, [pc, #184]	; (80069a0 <main+0x210>)
 80068e8:	8018      	strh	r0, [r3, #0]
 80068ea:	e098      	b.n	8006a1e <main+0x28e>
			A2 = HAL_ADC_GetValue(&hadc3);
 80068ec:	4620      	mov	r0, r4
 80068ee:	f7fb fc28 	bl	8002142 <HAL_ADC_GetValue>
 80068f2:	4b2c      	ldr	r3, [pc, #176]	; (80069a4 <main+0x214>)
 80068f4:	8018      	strh	r0, [r3, #0]
 80068f6:	e0a3      	b.n	8006a40 <main+0x2b0>
			A3 = HAL_ADC_GetValue(&hadc3);
 80068f8:	4620      	mov	r0, r4
 80068fa:	f7fb fc22 	bl	8002142 <HAL_ADC_GetValue>
 80068fe:	4b2a      	ldr	r3, [pc, #168]	; (80069a8 <main+0x218>)
 8006900:	8018      	strh	r0, [r3, #0]
 8006902:	e0ae      	b.n	8006a62 <main+0x2d2>
			airmode = 1;
 8006904:	4b29      	ldr	r3, [pc, #164]	; (80069ac <main+0x21c>)
 8006906:	2201      	movs	r2, #1
 8006908:	701a      	strb	r2, [r3, #0]
 800690a:	e0b4      	b.n	8006a76 <main+0x2e6>
			NRF24_read(AckPayload, 32);
 800690c:	4d28      	ldr	r5, [pc, #160]	; (80069b0 <main+0x220>)
 800690e:	2120      	movs	r1, #32
 8006910:	4628      	mov	r0, r5
 8006912:	f7fa fca6 	bl	8001262 <NRF24_read>
			HAL_UART_Transmit(&huart1,
 8006916:	4c1d      	ldr	r4, [pc, #116]	; (800698c <main+0x1fc>)
 8006918:	230a      	movs	r3, #10
 800691a:	221a      	movs	r2, #26
 800691c:	4925      	ldr	r1, [pc, #148]	; (80069b4 <main+0x224>)
 800691e:	4620      	mov	r0, r4
 8006920:	f7fe fa0c 	bl	8004d3c <HAL_UART_Transmit>
			sprintf(myDataack, "AckPayload:  %s \r\n", AckPayload);
 8006924:	462a      	mov	r2, r5
 8006926:	4924      	ldr	r1, [pc, #144]	; (80069b8 <main+0x228>)
 8006928:	a82c      	add	r0, sp, #176	; 0xb0
 800692a:	f001 fc21 	bl	8008170 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t *) myDataack, strlen(myDataack),
 800692e:	a82c      	add	r0, sp, #176	; 0xb0
 8006930:	f7f9 fc6e 	bl	8000210 <strlen>
 8006934:	230a      	movs	r3, #10
 8006936:	b282      	uxth	r2, r0
 8006938:	a92c      	add	r1, sp, #176	; 0xb0
 800693a:	4620      	mov	r0, r4
 800693c:	f7fe f9fe 	bl	8004d3c <HAL_UART_Transmit>
			connection = 1;
 8006940:	4b1e      	ldr	r3, [pc, #120]	; (80069bc <main+0x22c>)
 8006942:	2201      	movs	r2, #1
 8006944:	701a      	strb	r2, [r3, #0]
 8006946:	e0a6      	b.n	8006a96 <main+0x306>
			BSP_LCD_DisplayStringAt(100, 260, (uint8_t *) "OFF", LEFT_MODE);
 8006948:	2303      	movs	r3, #3
 800694a:	4a1d      	ldr	r2, [pc, #116]	; (80069c0 <main+0x230>)
 800694c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8006950:	2064      	movs	r0, #100	; 0x64
 8006952:	f7ff f955 	bl	8005c00 <BSP_LCD_DisplayStringAt>
 8006956:	e0de      	b.n	8006b16 <main+0x386>
			BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8006958:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800695c:	f7ff f85c 	bl	8005a18 <BSP_LCD_SetBackColor>
			BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8006960:	4818      	ldr	r0, [pc, #96]	; (80069c4 <main+0x234>)
 8006962:	f7ff f84d 	bl	8005a00 <BSP_LCD_SetTextColor>
			BSP_LCD_SetFont(&Font24);
 8006966:	4818      	ldr	r0, [pc, #96]	; (80069c8 <main+0x238>)
 8006968:	f7ff f864 	bl	8005a34 <BSP_LCD_SetFont>
			BSP_LCD_DisplayStringAt(0, 120,
 800696c:	2301      	movs	r3, #1
 800696e:	4a17      	ldr	r2, [pc, #92]	; (80069cc <main+0x23c>)
 8006970:	2178      	movs	r1, #120	; 0x78
 8006972:	2000      	movs	r0, #0
 8006974:	f7ff f944 	bl	8005c00 <BSP_LCD_DisplayStringAt>
			cleared = 0;
 8006978:	4b15      	ldr	r3, [pc, #84]	; (80069d0 <main+0x240>)
 800697a:	2200      	movs	r2, #0
 800697c:	701a      	strb	r2, [r3, #0]
 800697e:	e02c      	b.n	80069da <main+0x24a>
 8006980:	e000ed00 	.word	0xe000ed00
 8006984:	20000610 	.word	0x20000610
 8006988:	40020000 	.word	0x40020000
 800698c:	20000804 	.word	0x20000804
 8006990:	20000048 	.word	0x20000048
 8006994:	20000878 	.word	0x20000878
 8006998:	40023800 	.word	0x40023800
 800699c:	200006e8 	.word	0x200006e8
 80069a0:	20000910 	.word	0x20000910
 80069a4:	20000898 	.word	0x20000898
 80069a8:	200006b8 	.word	0x200006b8
 80069ac:	200004f2 	.word	0x200004f2
 80069b0:	20000674 	.word	0x20000674
 80069b4:	0800dad8 	.word	0x0800dad8
 80069b8:	0800daf4 	.word	0x0800daf4
 80069bc:	200004f4 	.word	0x200004f4
 80069c0:	0800db44 	.word	0x0800db44
 80069c4:	ffff0000 	.word	0xffff0000
 80069c8:	20000010 	.word	0x20000010
 80069cc:	0800db80 	.word	0x0800db80
 80069d0:	200004f3 	.word	0x200004f3
			cleared = 1;
 80069d4:	4bcb      	ldr	r3, [pc, #812]	; (8006d04 <main+0x574>)
 80069d6:	2201      	movs	r2, #1
 80069d8:	701a      	strb	r2, [r3, #0]
		sConfig.Channel = ADC_CHANNEL_0;
 80069da:	49cb      	ldr	r1, [pc, #812]	; (8006d08 <main+0x578>)
 80069dc:	2300      	movs	r3, #0
 80069de:	600b      	str	r3, [r1, #0]
		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 80069e0:	4cca      	ldr	r4, [pc, #808]	; (8006d0c <main+0x57c>)
 80069e2:	4620      	mov	r0, r4
 80069e4:	f7fb fbb0 	bl	8002148 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc3);
 80069e8:	4620      	mov	r0, r4
 80069ea:	f7fb fabd 	bl	8001f68 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc3, 5) == HAL_OK) {
 80069ee:	2105      	movs	r1, #5
 80069f0:	4620      	mov	r0, r4
 80069f2:	f7fb fb4b 	bl	800208c <HAL_ADC_PollForConversion>
 80069f6:	2800      	cmp	r0, #0
 80069f8:	f43f af6c 	beq.w	80068d4 <main+0x144>
		sConfig.Channel = ADC_CHANNEL_8;
 80069fc:	49c2      	ldr	r1, [pc, #776]	; (8006d08 <main+0x578>)
 80069fe:	2308      	movs	r3, #8
 8006a00:	600b      	str	r3, [r1, #0]
		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8006a02:	4cc2      	ldr	r4, [pc, #776]	; (8006d0c <main+0x57c>)
 8006a04:	4620      	mov	r0, r4
 8006a06:	f7fb fb9f 	bl	8002148 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc3);
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	f7fb faac 	bl	8001f68 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc3, 5) == HAL_OK) {
 8006a10:	2105      	movs	r1, #5
 8006a12:	4620      	mov	r0, r4
 8006a14:	f7fb fb3a 	bl	800208c <HAL_ADC_PollForConversion>
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	f43f af61 	beq.w	80068e0 <main+0x150>
		sConfig.Channel = ADC_CHANNEL_6;
 8006a1e:	49ba      	ldr	r1, [pc, #744]	; (8006d08 <main+0x578>)
 8006a20:	2306      	movs	r3, #6
 8006a22:	600b      	str	r3, [r1, #0]
		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8006a24:	4cb9      	ldr	r4, [pc, #740]	; (8006d0c <main+0x57c>)
 8006a26:	4620      	mov	r0, r4
 8006a28:	f7fb fb8e 	bl	8002148 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc3);
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	f7fb fa9b 	bl	8001f68 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc3, 5) == HAL_OK) {
 8006a32:	2105      	movs	r1, #5
 8006a34:	4620      	mov	r0, r4
 8006a36:	f7fb fb29 	bl	800208c <HAL_ADC_PollForConversion>
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	f43f af56 	beq.w	80068ec <main+0x15c>
		sConfig.Channel = ADC_CHANNEL_7;
 8006a40:	49b1      	ldr	r1, [pc, #708]	; (8006d08 <main+0x578>)
 8006a42:	2307      	movs	r3, #7
 8006a44:	600b      	str	r3, [r1, #0]
		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8006a46:	4cb1      	ldr	r4, [pc, #708]	; (8006d0c <main+0x57c>)
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f7fb fb7d 	bl	8002148 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc3);
 8006a4e:	4620      	mov	r0, r4
 8006a50:	f7fb fa8a 	bl	8001f68 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc3, 5) == HAL_OK) {
 8006a54:	2105      	movs	r1, #5
 8006a56:	4620      	mov	r0, r4
 8006a58:	f7fb fb18 	bl	800208c <HAL_ADC_PollForConversion>
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	f43f af4b 	beq.w	80068f8 <main+0x168>
		if (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_2) == GPIO_PIN_SET) {
 8006a62:	2104      	movs	r1, #4
 8006a64:	48aa      	ldr	r0, [pc, #680]	; (8006d10 <main+0x580>)
 8006a66:	f7fc f8a3 	bl	8002bb0 <HAL_GPIO_ReadPin>
 8006a6a:	2801      	cmp	r0, #1
 8006a6c:	f43f af4a 	beq.w	8006904 <main+0x174>
			airmode = 0;
 8006a70:	4ba8      	ldr	r3, [pc, #672]	; (8006d14 <main+0x584>)
 8006a72:	2200      	movs	r2, #0
 8006a74:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_2) == GPIO_PIN_SET) {
 8006a76:	2104      	movs	r1, #4
 8006a78:	48a5      	ldr	r0, [pc, #660]	; (8006d10 <main+0x580>)
 8006a7a:	f7fc f899 	bl	8002bb0 <HAL_GPIO_ReadPin>
		packData();
 8006a7e:	f7ff fdcb 	bl	8006618 <packData>
		if (NRF24_write(TxData, 32)) {
 8006a82:	2120      	movs	r1, #32
 8006a84:	48a4      	ldr	r0, [pc, #656]	; (8006d18 <main+0x588>)
 8006a86:	f7fa fccf 	bl	8001428 <NRF24_write>
 8006a8a:	2800      	cmp	r0, #0
 8006a8c:	f47f af3e 	bne.w	800690c <main+0x17c>
			connection = 0;
 8006a90:	4ba2      	ldr	r3, [pc, #648]	; (8006d1c <main+0x58c>)
 8006a92:	2200      	movs	r2, #0
 8006a94:	701a      	strb	r2, [r3, #0]
		unpackAckPayload();
 8006a96:	f7ff fe43 	bl	8006720 <unpackAckPayload>
		HAL_Delay(2);
 8006a9a:	2002      	movs	r0, #2
 8006a9c:	f7fb f98a 	bl	8001db4 <HAL_Delay>
		BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8006aa0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8006aa4:	f7fe ffb8 	bl	8005a18 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8006aa8:	489d      	ldr	r0, [pc, #628]	; (8006d20 <main+0x590>)
 8006aaa:	f7fe ffa9 	bl	8005a00 <BSP_LCD_SetTextColor>
		BSP_LCD_SetFont(&Font16);
 8006aae:	489d      	ldr	r0, [pc, #628]	; (8006d24 <main+0x594>)
 8006ab0:	f7fe ffc0 	bl	8005a34 <BSP_LCD_SetFont>
		BSP_LCD_DisplayStringAt(14, 60, (uint8_t *) "LONG.", LEFT_MODE);
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	4a9c      	ldr	r2, [pc, #624]	; (8006d28 <main+0x598>)
 8006ab8:	213c      	movs	r1, #60	; 0x3c
 8006aba:	200e      	movs	r0, #14
 8006abc:	f7ff f8a0 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(14, 100, (uint8_t *) "LAT.", LEFT_MODE);
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	4a9a      	ldr	r2, [pc, #616]	; (8006d2c <main+0x59c>)
 8006ac4:	2164      	movs	r1, #100	; 0x64
 8006ac6:	200e      	movs	r0, #14
 8006ac8:	f7ff f89a 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(14, 140, (uint8_t *) "SPEED.", LEFT_MODE);
 8006acc:	2303      	movs	r3, #3
 8006ace:	4a98      	ldr	r2, [pc, #608]	; (8006d30 <main+0x5a0>)
 8006ad0:	218c      	movs	r1, #140	; 0x8c
 8006ad2:	200e      	movs	r0, #14
 8006ad4:	f7ff f894 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(14, 180, (uint8_t *) "ALT.", LEFT_MODE);
 8006ad8:	2303      	movs	r3, #3
 8006ada:	4a96      	ldr	r2, [pc, #600]	; (8006d34 <main+0x5a4>)
 8006adc:	21b4      	movs	r1, #180	; 0xb4
 8006ade:	200e      	movs	r0, #14
 8006ae0:	f7ff f88e 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(14, 220, (uint8_t *) "THROTTLE ", LEFT_MODE);
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	4a94      	ldr	r2, [pc, #592]	; (8006d38 <main+0x5a8>)
 8006ae8:	21dc      	movs	r1, #220	; 0xdc
 8006aea:	200e      	movs	r0, #14
 8006aec:	f7ff f888 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(14, 260, (uint8_t *) "AIRMODE ", LEFT_MODE);
 8006af0:	2303      	movs	r3, #3
 8006af2:	4a92      	ldr	r2, [pc, #584]	; (8006d3c <main+0x5ac>)
 8006af4:	f44f 7182 	mov.w	r1, #260	; 0x104
 8006af8:	200e      	movs	r0, #14
 8006afa:	f7ff f881 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		if (airmode) {
 8006afe:	4b85      	ldr	r3, [pc, #532]	; (8006d14 <main+0x584>)
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f43f af20 	beq.w	8006948 <main+0x1b8>
			BSP_LCD_DisplayStringAt(100, 260, (uint8_t *) "ON ", LEFT_MODE);
 8006b08:	2303      	movs	r3, #3
 8006b0a:	4a8d      	ldr	r2, [pc, #564]	; (8006d40 <main+0x5b0>)
 8006b0c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8006b10:	2064      	movs	r0, #100	; 0x64
 8006b12:	f7ff f875 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(20, 60, (uint8_t *) "ROLL", RIGHT_MODE);
 8006b16:	2302      	movs	r3, #2
 8006b18:	4a8a      	ldr	r2, [pc, #552]	; (8006d44 <main+0x5b4>)
 8006b1a:	213c      	movs	r1, #60	; 0x3c
 8006b1c:	2014      	movs	r0, #20
 8006b1e:	f7ff f86f 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(20, 100, (uint8_t *) "PITCH", RIGHT_MODE);
 8006b22:	2302      	movs	r3, #2
 8006b24:	4a88      	ldr	r2, [pc, #544]	; (8006d48 <main+0x5b8>)
 8006b26:	2164      	movs	r1, #100	; 0x64
 8006b28:	2014      	movs	r0, #20
 8006b2a:	f7ff f869 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(20, 140, (uint8_t *) "YAW", RIGHT_MODE);
 8006b2e:	2302      	movs	r3, #2
 8006b30:	4a86      	ldr	r2, [pc, #536]	; (8006d4c <main+0x5bc>)
 8006b32:	218c      	movs	r1, #140	; 0x8c
 8006b34:	2014      	movs	r0, #20
 8006b36:	f7ff f863 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(20, 180, (uint8_t *) "P", RIGHT_MODE);
 8006b3a:	2302      	movs	r3, #2
 8006b3c:	4a84      	ldr	r2, [pc, #528]	; (8006d50 <main+0x5c0>)
 8006b3e:	21b4      	movs	r1, #180	; 0xb4
 8006b40:	2014      	movs	r0, #20
 8006b42:	f7ff f85d 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(20, 200, (uint8_t *) "I", RIGHT_MODE);
 8006b46:	2302      	movs	r3, #2
 8006b48:	4a82      	ldr	r2, [pc, #520]	; (8006d54 <main+0x5c4>)
 8006b4a:	21c8      	movs	r1, #200	; 0xc8
 8006b4c:	2014      	movs	r0, #20
 8006b4e:	f7ff f857 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(20, 220, (uint8_t *) "D", RIGHT_MODE);
 8006b52:	2302      	movs	r3, #2
 8006b54:	4a80      	ldr	r2, [pc, #512]	; (8006d58 <main+0x5c8>)
 8006b56:	21dc      	movs	r1, #220	; 0xdc
 8006b58:	2014      	movs	r0, #20
 8006b5a:	f7ff f851 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(120, 15, (uint8_t *) "QUAD", RIGHT_MODE);
 8006b5e:	2302      	movs	r3, #2
 8006b60:	4a7e      	ldr	r2, [pc, #504]	; (8006d5c <main+0x5cc>)
 8006b62:	210f      	movs	r1, #15
 8006b64:	2078      	movs	r0, #120	; 0x78
 8006b66:	f7ff f84b 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(longitude_str, sizeof(longitude_str), "%f", GPS.longitude);
 8006b6a:	4d7d      	ldr	r5, [pc, #500]	; (8006d60 <main+0x5d0>)
 8006b6c:	4c7d      	ldr	r4, [pc, #500]	; (8006d64 <main+0x5d4>)
 8006b6e:	6868      	ldr	r0, [r5, #4]
 8006b70:	f7f9 fd0a 	bl	8000588 <__aeabi_f2d>
 8006b74:	e9cd 0100 	strd	r0, r1, [sp]
 8006b78:	4622      	mov	r2, r4
 8006b7a:	2106      	movs	r1, #6
 8006b7c:	a820      	add	r0, sp, #128	; 0x80
 8006b7e:	f001 fac3 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(100, 60, (uint8_t *) longitude_str, LEFT_MODE);
 8006b82:	2303      	movs	r3, #3
 8006b84:	aa20      	add	r2, sp, #128	; 0x80
 8006b86:	213c      	movs	r1, #60	; 0x3c
 8006b88:	2064      	movs	r0, #100	; 0x64
 8006b8a:	f7ff f839 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(lattitude_str, sizeof(lattitude_str), "%f", GPS.latitude);
 8006b8e:	68a8      	ldr	r0, [r5, #8]
 8006b90:	f7f9 fcfa 	bl	8000588 <__aeabi_f2d>
 8006b94:	e9cd 0100 	strd	r0, r1, [sp]
 8006b98:	4622      	mov	r2, r4
 8006b9a:	2106      	movs	r1, #6
 8006b9c:	a822      	add	r0, sp, #136	; 0x88
 8006b9e:	f001 fab3 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(100, 100, (uint8_t *) lattitude_str, LEFT_MODE);
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	aa22      	add	r2, sp, #136	; 0x88
 8006ba6:	2164      	movs	r1, #100	; 0x64
 8006ba8:	4608      	mov	r0, r1
 8006baa:	f7ff f829 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(speed_str, sizeof(speed_str), "%f", GPS.speed);
 8006bae:	6828      	ldr	r0, [r5, #0]
 8006bb0:	f7f9 fcea 	bl	8000588 <__aeabi_f2d>
 8006bb4:	e9cd 0100 	strd	r0, r1, [sp]
 8006bb8:	4622      	mov	r2, r4
 8006bba:	2106      	movs	r1, #6
 8006bbc:	a824      	add	r0, sp, #144	; 0x90
 8006bbe:	f001 faa3 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(100, 140, (uint8_t *) speed_str, LEFT_MODE);
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	aa24      	add	r2, sp, #144	; 0x90
 8006bc6:	218c      	movs	r1, #140	; 0x8c
 8006bc8:	2064      	movs	r0, #100	; 0x64
 8006bca:	f7ff f819 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(alt_str, sizeof(alt_str), "%f", GPS.altitude);
 8006bce:	68e8      	ldr	r0, [r5, #12]
 8006bd0:	f7f9 fcda 	bl	8000588 <__aeabi_f2d>
 8006bd4:	e9cd 0100 	strd	r0, r1, [sp]
 8006bd8:	4622      	mov	r2, r4
 8006bda:	2106      	movs	r1, #6
 8006bdc:	a826      	add	r0, sp, #152	; 0x98
 8006bde:	f001 fa93 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(100, 180, (uint8_t *) alt_str, LEFT_MODE);
 8006be2:	2303      	movs	r3, #3
 8006be4:	aa26      	add	r2, sp, #152	; 0x98
 8006be6:	21b4      	movs	r1, #180	; 0xb4
 8006be8:	2064      	movs	r0, #100	; 0x64
 8006bea:	f7ff f809 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		int throttle = map(A1, 880, 3300, 0, 100);
 8006bee:	4b5e      	ldr	r3, [pc, #376]	; (8006d68 <main+0x5d8>)
 8006bf0:	8818      	ldrh	r0, [r3, #0]
 8006bf2:	2564      	movs	r5, #100	; 0x64
 8006bf4:	9500      	str	r5, [sp, #0]
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	f640 42e4 	movw	r2, #3300	; 0xce4
 8006bfc:	f44f 715c 	mov.w	r1, #880	; 0x370
 8006c00:	f7ff fdb4 	bl	800676c <map>
		snprintf(throttle_str, sizeof(throttle_str), "%d", throttle);
 8006c04:	4e59      	ldr	r6, [pc, #356]	; (8006d6c <main+0x5dc>)
 8006c06:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006c0a:	ee17 3a90 	vmov	r3, s15
 8006c0e:	4632      	mov	r2, r6
 8006c10:	2103      	movs	r1, #3
 8006c12:	a818      	add	r0, sp, #96	; 0x60
 8006c14:	f001 fa78 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(140, 220, (uint8_t *) throttle_str, LEFT_MODE);
 8006c18:	2303      	movs	r3, #3
 8006c1a:	aa18      	add	r2, sp, #96	; 0x60
 8006c1c:	21dc      	movs	r1, #220	; 0xdc
 8006c1e:	208c      	movs	r0, #140	; 0x8c
 8006c20:	f7fe ffee 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(roll_str, sizeof(roll_str), "%f", roll);
 8006c24:	4b52      	ldr	r3, [pc, #328]	; (8006d70 <main+0x5e0>)
 8006c26:	6818      	ldr	r0, [r3, #0]
 8006c28:	f7f9 fcae 	bl	8000588 <__aeabi_f2d>
 8006c2c:	e9cd 0100 	strd	r0, r1, [sp]
 8006c30:	4622      	mov	r2, r4
 8006c32:	2106      	movs	r1, #6
 8006c34:	a828      	add	r0, sp, #160	; 0xa0
 8006c36:	f001 fa67 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(320, 60, (uint8_t *) roll_str, LEFT_MODE);
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	aa28      	add	r2, sp, #160	; 0xa0
 8006c3e:	213c      	movs	r1, #60	; 0x3c
 8006c40:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8006c44:	f7fe ffdc 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(pitch_str, sizeof(pitch_str), "%f", pitch);
 8006c48:	4b4a      	ldr	r3, [pc, #296]	; (8006d74 <main+0x5e4>)
 8006c4a:	6818      	ldr	r0, [r3, #0]
 8006c4c:	f7f9 fc9c 	bl	8000588 <__aeabi_f2d>
 8006c50:	e9cd 0100 	strd	r0, r1, [sp]
 8006c54:	4622      	mov	r2, r4
 8006c56:	2106      	movs	r1, #6
 8006c58:	a82a      	add	r0, sp, #168	; 0xa8
 8006c5a:	f001 fa55 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(320, 100, (uint8_t *) pitch_str, LEFT_MODE);
 8006c5e:	2303      	movs	r3, #3
 8006c60:	aa2a      	add	r2, sp, #168	; 0xa8
 8006c62:	4629      	mov	r1, r5
 8006c64:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8006c68:	f7fe ffca 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(yaw_str, sizeof(yaw_str), "%f", yaw);
 8006c6c:	4b42      	ldr	r3, [pc, #264]	; (8006d78 <main+0x5e8>)
 8006c6e:	6818      	ldr	r0, [r3, #0]
 8006c70:	f7f9 fc8a 	bl	8000588 <__aeabi_f2d>
 8006c74:	e9cd 0100 	strd	r0, r1, [sp]
 8006c78:	4622      	mov	r2, r4
 8006c7a:	2106      	movs	r1, #6
 8006c7c:	a82c      	add	r0, sp, #176	; 0xb0
 8006c7e:	f001 fa43 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(320, 140, (uint8_t *) yaw_str, LEFT_MODE);
 8006c82:	2303      	movs	r3, #3
 8006c84:	aa2c      	add	r2, sp, #176	; 0xb0
 8006c86:	218c      	movs	r1, #140	; 0x8c
 8006c88:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8006c8c:	f7fe ffb8 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		int battery_pct = map(droneBatteryLvl, 0, 4096, 0, 100);
 8006c90:	4b3a      	ldr	r3, [pc, #232]	; (8006d7c <main+0x5ec>)
 8006c92:	681f      	ldr	r7, [r3, #0]
 8006c94:	9500      	str	r5, [sp, #0]
 8006c96:	2300      	movs	r3, #0
 8006c98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	4638      	mov	r0, r7
 8006ca0:	f7ff fd64 	bl	800676c <map>
 8006ca4:	eebd 8ac0 	vcvt.s32.f32	s16, s0
		float battery_voltage = map(droneBatteryLvl, 0, 4096, 12.6, 11.1);
 8006ca8:	230b      	movs	r3, #11
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	230c      	movs	r3, #12
 8006cae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006cb2:	2100      	movs	r1, #0
 8006cb4:	4638      	mov	r0, r7
 8006cb6:	f7ff fd59 	bl	800676c <map>
 8006cba:	ee10 5a10 	vmov	r5, s0
		snprintf(battery_lvl_str, sizeof(battery_lvl_str), "%d", battery_pct);
 8006cbe:	ee18 3a10 	vmov	r3, s16
 8006cc2:	4632      	mov	r2, r6
 8006cc4:	2103      	movs	r1, #3
 8006cc6:	a819      	add	r0, sp, #100	; 0x64
 8006cc8:	f001 fa1e 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(85, 15, (uint8_t *) battery_lvl_str,
 8006ccc:	2302      	movs	r3, #2
 8006cce:	aa19      	add	r2, sp, #100	; 0x64
 8006cd0:	210f      	movs	r1, #15
 8006cd2:	2055      	movs	r0, #85	; 0x55
 8006cd4:	f7fe ff94 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(battery_lvl_str2, sizeof(battery_lvl_str2), "%f V",
 8006cd8:	4628      	mov	r0, r5
 8006cda:	f7f9 fc55 	bl	8000588 <__aeabi_f2d>
 8006cde:	e9cd 0100 	strd	r0, r1, [sp]
 8006ce2:	4a27      	ldr	r2, [pc, #156]	; (8006d80 <main+0x5f0>)
 8006ce4:	2105      	movs	r1, #5
 8006ce6:	a81e      	add	r0, sp, #120	; 0x78
 8006ce8:	f001 fa0e 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(30, 15, (uint8_t *) battery_lvl_str2,
 8006cec:	2302      	movs	r3, #2
 8006cee:	aa1e      	add	r2, sp, #120	; 0x78
 8006cf0:	210f      	movs	r1, #15
 8006cf2:	201e      	movs	r0, #30
 8006cf4:	f7fe ff84 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(p_str, sizeof(p_str), "%f", roll_p);
 8006cf8:	4b22      	ldr	r3, [pc, #136]	; (8006d84 <main+0x5f4>)
 8006cfa:	6818      	ldr	r0, [r3, #0]
 8006cfc:	f7f9 fc44 	bl	8000588 <__aeabi_f2d>
 8006d00:	e042      	b.n	8006d88 <main+0x5f8>
 8006d02:	bf00      	nop
 8006d04:	200004f3 	.word	0x200004f3
 8006d08:	2000050c 	.word	0x2000050c
 8006d0c:	200007bc 	.word	0x200007bc
 8006d10:	40022000 	.word	0x40022000
 8006d14:	200004f2 	.word	0x200004f2
 8006d18:	20000878 	.word	0x20000878
 8006d1c:	200004f4 	.word	0x200004f4
 8006d20:	ffff0000 	.word	0xffff0000
 8006d24:	20000008 	.word	0x20000008
 8006d28:	0800db08 	.word	0x0800db08
 8006d2c:	0800db10 	.word	0x0800db10
 8006d30:	0800db18 	.word	0x0800db18
 8006d34:	0800db20 	.word	0x0800db20
 8006d38:	0800db28 	.word	0x0800db28
 8006d3c:	0800db34 	.word	0x0800db34
 8006d40:	0800db40 	.word	0x0800db40
 8006d44:	0800db48 	.word	0x0800db48
 8006d48:	0800db50 	.word	0x0800db50
 8006d4c:	0800db58 	.word	0x0800db58
 8006d50:	0800db5c 	.word	0x0800db5c
 8006d54:	0800db60 	.word	0x0800db60
 8006d58:	0800db64 	.word	0x0800db64
 8006d5c:	0800db68 	.word	0x0800db68
 8006d60:	200006f8 	.word	0x200006f8
 8006d64:	0800db70 	.word	0x0800db70
 8006d68:	20000910 	.word	0x20000910
 8006d6c:	0800db74 	.word	0x0800db74
 8006d70:	200004fc 	.word	0x200004fc
 8006d74:	200004f8 	.word	0x200004f8
 8006d78:	2000051c 	.word	0x2000051c
 8006d7c:	20000050 	.word	0x20000050
 8006d80:	0800db78 	.word	0x0800db78
 8006d84:	20000508 	.word	0x20000508
 8006d88:	e9cd 0100 	strd	r0, r1, [sp]
 8006d8c:	4622      	mov	r2, r4
 8006d8e:	2104      	movs	r1, #4
 8006d90:	a81b      	add	r0, sp, #108	; 0x6c
 8006d92:	f001 f9b9 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(40, 180, (uint8_t *) p_str, RIGHT_MODE);
 8006d96:	2302      	movs	r3, #2
 8006d98:	aa1b      	add	r2, sp, #108	; 0x6c
 8006d9a:	21b4      	movs	r1, #180	; 0xb4
 8006d9c:	2028      	movs	r0, #40	; 0x28
 8006d9e:	f7fe ff2f 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(i_str, sizeof(i_str), "%f", roll_i);
 8006da2:	4b18      	ldr	r3, [pc, #96]	; (8006e04 <main+0x674>)
 8006da4:	6818      	ldr	r0, [r3, #0]
 8006da6:	f7f9 fbef 	bl	8000588 <__aeabi_f2d>
 8006daa:	e9cd 0100 	strd	r0, r1, [sp]
 8006dae:	4622      	mov	r2, r4
 8006db0:	2104      	movs	r1, #4
 8006db2:	a81c      	add	r0, sp, #112	; 0x70
 8006db4:	f001 f9a8 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(40, 200, (uint8_t *) i_str, RIGHT_MODE);
 8006db8:	2302      	movs	r3, #2
 8006dba:	aa1c      	add	r2, sp, #112	; 0x70
 8006dbc:	21c8      	movs	r1, #200	; 0xc8
 8006dbe:	2028      	movs	r0, #40	; 0x28
 8006dc0:	f7fe ff1e 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		snprintf(d_str, sizeof(d_str), "%f", roll_d);
 8006dc4:	4b10      	ldr	r3, [pc, #64]	; (8006e08 <main+0x678>)
 8006dc6:	6818      	ldr	r0, [r3, #0]
 8006dc8:	f7f9 fbde 	bl	8000588 <__aeabi_f2d>
 8006dcc:	e9cd 0100 	strd	r0, r1, [sp]
 8006dd0:	4622      	mov	r2, r4
 8006dd2:	2104      	movs	r1, #4
 8006dd4:	a81d      	add	r0, sp, #116	; 0x74
 8006dd6:	f001 f997 	bl	8008108 <sniprintf>
		BSP_LCD_DisplayStringAt(40, 220, (uint8_t *) d_str, RIGHT_MODE);
 8006dda:	2302      	movs	r3, #2
 8006ddc:	aa1d      	add	r2, sp, #116	; 0x74
 8006dde:	21dc      	movs	r1, #220	; 0xdc
 8006de0:	2028      	movs	r0, #40	; 0x28
 8006de2:	f7fe ff0d 	bl	8005c00 <BSP_LCD_DisplayStringAt>
		if (!connection) {
 8006de6:	4b09      	ldr	r3, [pc, #36]	; (8006e0c <main+0x67c>)
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f43f adb4 	beq.w	8006958 <main+0x1c8>
			if (!cleared) {
 8006df0:	4b07      	ldr	r3, [pc, #28]	; (8006e10 <main+0x680>)
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f47f aded 	bne.w	80069d4 <main+0x244>
				BSP_LCD_Clear(LCD_COLOR_BLACK);
 8006dfa:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8006dfe:	f7fe fe27 	bl	8005a50 <BSP_LCD_Clear>
 8006e02:	e5e7      	b.n	80069d4 <main+0x244>
 8006e04:	20000504 	.word	0x20000504
 8006e08:	20000500 	.word	0x20000500
 8006e0c:	200004f4 	.word	0x200004f4
 8006e10:	200004f3 	.word	0x200004f3

08006e14 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8006e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e16:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8006e18:	2300      	movs	r3, #0
 8006e1a:	9301      	str	r3, [sp, #4]
 8006e1c:	9302      	str	r3, [sp, #8]
 8006e1e:	9303      	str	r3, [sp, #12]
 8006e20:	9304      	str	r3, [sp, #16]
 8006e22:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 8006e24:	4b25      	ldr	r3, [pc, #148]	; (8006ebc <HAL_FMC_MspInit+0xa8>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	b10b      	cbz	r3, 8006e2e <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8006e2a:	b007      	add	sp, #28
 8006e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 8006e2e:	4b23      	ldr	r3, [pc, #140]	; (8006ebc <HAL_FMC_MspInit+0xa8>)
 8006e30:	2201      	movs	r2, #1
 8006e32:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 8006e34:	4b22      	ldr	r3, [pc, #136]	; (8006ec0 <HAL_FMC_MspInit+0xac>)
 8006e36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e38:	f042 0201 	orr.w	r2, r2, #1
 8006e3c:	639a      	str	r2, [r3, #56]	; 0x38
 8006e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9 
 8006e48:	f64f 7383 	movw	r3, #65411	; 0xff83
 8006e4c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e4e:	2602      	movs	r6, #2
 8006e50:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e52:	2503      	movs	r5, #3
 8006e54:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006e56:	240c      	movs	r4, #12
 8006e58:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006e5a:	a901      	add	r1, sp, #4
 8006e5c:	4819      	ldr	r0, [pc, #100]	; (8006ec4 <HAL_FMC_MspInit+0xb0>)
 8006e5e:	f7fb fdb7 	bl	80029d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_0|GPIO_PIN_4;
 8006e62:	f248 1311 	movw	r3, #33041	; 0x8111
 8006e66:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e68:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e6a:	2700      	movs	r7, #0
 8006e6c:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e6e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006e70:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006e72:	a901      	add	r1, sp, #4
 8006e74:	4814      	ldr	r0, [pc, #80]	; (8006ec8 <HAL_FMC_MspInit+0xb4>)
 8006e76:	f7fb fdab 	bl	80029d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10 
 8006e7a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8006e7e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e80:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e82:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e84:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006e86:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e88:	a901      	add	r1, sp, #4
 8006e8a:	4810      	ldr	r0, [pc, #64]	; (8006ecc <HAL_FMC_MspInit+0xb8>)
 8006e8c:	f7fb fda0 	bl	80029d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8006e90:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8006e94:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e96:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e98:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e9a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006e9c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006e9e:	a901      	add	r1, sp, #4
 8006ea0:	480b      	ldr	r0, [pc, #44]	; (8006ed0 <HAL_FMC_MspInit+0xbc>)
 8006ea2:	f7fb fd95 	bl	80029d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2;
 8006ea6:	232c      	movs	r3, #44	; 0x2c
 8006ea8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006eaa:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006eac:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006eae:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006eb0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006eb2:	a901      	add	r1, sp, #4
 8006eb4:	4807      	ldr	r0, [pc, #28]	; (8006ed4 <HAL_FMC_MspInit+0xc0>)
 8006eb6:	f7fb fd8b 	bl	80029d0 <HAL_GPIO_Init>
 8006eba:	e7b6      	b.n	8006e2a <HAL_FMC_MspInit+0x16>
 8006ebc:	20000520 	.word	0x20000520
 8006ec0:	40023800 	.word	0x40023800
 8006ec4:	40021000 	.word	0x40021000
 8006ec8:	40021800 	.word	0x40021800
 8006ecc:	40020c00 	.word	0x40020c00
 8006ed0:	40021400 	.word	0x40021400
 8006ed4:	40021c00 	.word	0x40021c00

08006ed8 <HAL_MspInit>:
{
 8006ed8:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8006eda:	4b0a      	ldr	r3, [pc, #40]	; (8006f04 <HAL_MspInit+0x2c>)
 8006edc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ede:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006ee2:	641a      	str	r2, [r3, #64]	; 0x40
 8006ee4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ee6:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8006eea:	9200      	str	r2, [sp, #0]
 8006eec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006eee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ef0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ef4:	645a      	str	r2, [r3, #68]	; 0x44
 8006ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ef8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	9b01      	ldr	r3, [sp, #4]
}
 8006f00:	b002      	add	sp, #8
 8006f02:	4770      	bx	lr
 8006f04:	40023800 	.word	0x40023800

08006f08 <HAL_ADC_MspInit>:
{
 8006f08:	b510      	push	{r4, lr}
 8006f0a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	9303      	str	r3, [sp, #12]
 8006f10:	9304      	str	r3, [sp, #16]
 8006f12:	9305      	str	r3, [sp, #20]
 8006f14:	9306      	str	r3, [sp, #24]
 8006f16:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC3)
 8006f18:	6802      	ldr	r2, [r0, #0]
 8006f1a:	4b1a      	ldr	r3, [pc, #104]	; (8006f84 <HAL_ADC_MspInit+0x7c>)
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d001      	beq.n	8006f24 <HAL_ADC_MspInit+0x1c>
}
 8006f20:	b008      	add	sp, #32
 8006f22:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 8006f24:	f503 338b 	add.w	r3, r3, #71168	; 0x11600
 8006f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f2a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f2e:	645a      	str	r2, [r3, #68]	; 0x44
 8006f30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f32:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8006f36:	9200      	str	r2, [sp, #0]
 8006f38:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006f3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f3c:	f042 0220 	orr.w	r2, r2, #32
 8006f40:	631a      	str	r2, [r3, #48]	; 0x30
 8006f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f44:	f002 0220 	and.w	r2, r2, #32
 8006f48:	9201      	str	r2, [sp, #4]
 8006f4a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f4e:	f042 0201 	orr.w	r2, r2, #1
 8006f52:	631a      	str	r2, [r3, #48]	; 0x30
 8006f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	9302      	str	r3, [sp, #8]
 8006f5c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = A1_Pin|A2_Pin|A3_Pin;
 8006f5e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006f62:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006f64:	2403      	movs	r4, #3
 8006f66:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006f68:	a903      	add	r1, sp, #12
 8006f6a:	4807      	ldr	r0, [pc, #28]	; (8006f88 <HAL_ADC_MspInit+0x80>)
 8006f6c:	f7fb fd30 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = A0_Pin;
 8006f70:	2301      	movs	r3, #1
 8006f72:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006f74:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f76:	2300      	movs	r3, #0
 8006f78:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(A0_GPIO_Port, &GPIO_InitStruct);
 8006f7a:	a903      	add	r1, sp, #12
 8006f7c:	4803      	ldr	r0, [pc, #12]	; (8006f8c <HAL_ADC_MspInit+0x84>)
 8006f7e:	f7fb fd27 	bl	80029d0 <HAL_GPIO_Init>
}
 8006f82:	e7cd      	b.n	8006f20 <HAL_ADC_MspInit+0x18>
 8006f84:	40012200 	.word	0x40012200
 8006f88:	40021400 	.word	0x40021400
 8006f8c:	40020000 	.word	0x40020000

08006f90 <HAL_CRC_MspInit>:
  if(hcrc->Instance==CRC)
 8006f90:	6802      	ldr	r2, [r0, #0]
 8006f92:	4b09      	ldr	r3, [pc, #36]	; (8006fb8 <HAL_CRC_MspInit+0x28>)
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d000      	beq.n	8006f9a <HAL_CRC_MspInit+0xa>
 8006f98:	4770      	bx	lr
{
 8006f9a:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8006f9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fa2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006fa6:	631a      	str	r2, [r3, #48]	; 0x30
 8006fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006faa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006fae:	9301      	str	r3, [sp, #4]
 8006fb0:	9b01      	ldr	r3, [sp, #4]
}
 8006fb2:	b002      	add	sp, #8
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	40023000 	.word	0x40023000

08006fbc <HAL_DMA2D_MspInit>:
  if(hdma2d->Instance==DMA2D)
 8006fbc:	6802      	ldr	r2, [r0, #0]
 8006fbe:	4b09      	ldr	r3, [pc, #36]	; (8006fe4 <HAL_DMA2D_MspInit+0x28>)
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d000      	beq.n	8006fc6 <HAL_DMA2D_MspInit+0xa>
 8006fc4:	4770      	bx	lr
{
 8006fc6:	b082      	sub	sp, #8
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8006fc8:	f5a3 43f0 	sub.w	r3, r3, #30720	; 0x7800
 8006fcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fce:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006fd2:	631a      	str	r2, [r3, #48]	; 0x30
 8006fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fda:	9301      	str	r3, [sp, #4]
 8006fdc:	9b01      	ldr	r3, [sp, #4]
}
 8006fde:	b002      	add	sp, #8
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	4002b000 	.word	0x4002b000

08006fe8 <HAL_LTDC_MspInit>:
{
 8006fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fea:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fec:	2300      	movs	r3, #0
 8006fee:	9309      	str	r3, [sp, #36]	; 0x24
 8006ff0:	930a      	str	r3, [sp, #40]	; 0x28
 8006ff2:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ff4:	930c      	str	r3, [sp, #48]	; 0x30
 8006ff6:	930d      	str	r3, [sp, #52]	; 0x34
  if(hltdc->Instance==LTDC)
 8006ff8:	6802      	ldr	r2, [r0, #0]
 8006ffa:	4b66      	ldr	r3, [pc, #408]	; (8007194 <HAL_LTDC_MspInit+0x1ac>)
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d001      	beq.n	8007004 <HAL_LTDC_MspInit+0x1c>
}
 8007000:	b00f      	add	sp, #60	; 0x3c
 8007002:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_LTDC_CLK_ENABLE();
 8007004:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 8007008:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800700a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800700e:	645a      	str	r2, [r3, #68]	; 0x44
 8007010:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007012:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8007016:	9200      	str	r2, [sp, #0]
 8007018:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800701a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800701c:	f042 0202 	orr.w	r2, r2, #2
 8007020:	631a      	str	r2, [r3, #48]	; 0x30
 8007022:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007024:	f002 0202 	and.w	r2, r2, #2
 8007028:	9201      	str	r2, [sp, #4]
 800702a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800702c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800702e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007032:	631a      	str	r2, [r3, #48]	; 0x30
 8007034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007036:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800703a:	9202      	str	r2, [sp, #8]
 800703c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800703e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007040:	f042 0201 	orr.w	r2, r2, #1
 8007044:	631a      	str	r2, [r3, #48]	; 0x30
 8007046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007048:	f002 0201 	and.w	r2, r2, #1
 800704c:	9203      	str	r2, [sp, #12]
 800704e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8007050:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007052:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007056:	631a      	str	r2, [r3, #48]	; 0x30
 8007058:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800705a:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800705e:	9204      	str	r2, [sp, #16]
 8007060:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8007062:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007064:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007068:	631a      	str	r2, [r3, #48]	; 0x30
 800706a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800706c:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8007070:	9205      	str	r2, [sp, #20]
 8007072:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007074:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007076:	f042 0208 	orr.w	r2, r2, #8
 800707a:	631a      	str	r2, [r3, #48]	; 0x30
 800707c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800707e:	f002 0208 	and.w	r2, r2, #8
 8007082:	9206      	str	r2, [sp, #24]
 8007084:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007088:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800708c:	631a      	str	r2, [r3, #48]	; 0x30
 800708e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007090:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8007094:	9207      	str	r2, [sp, #28]
 8007096:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8007098:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800709a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800709e:	631a      	str	r2, [r3, #48]	; 0x30
 80070a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070a6:	9308      	str	r3, [sp, #32]
 80070a8:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80070aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80070ae:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070b0:	2502      	movs	r5, #2
 80070b2:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80070b4:	260e      	movs	r6, #14
 80070b6:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070b8:	a909      	add	r1, sp, #36	; 0x24
 80070ba:	4837      	ldr	r0, [pc, #220]	; (8007198 <HAL_LTDC_MspInit+0x1b0>)
 80070bc:	f7fb fc88 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_6;
 80070c0:	f44f 6304 	mov.w	r3, #2112	; 0x840
 80070c4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070c6:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070c8:	2400      	movs	r4, #0
 80070ca:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070cc:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80070ce:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80070d0:	4f32      	ldr	r7, [pc, #200]	; (800719c <HAL_LTDC_MspInit+0x1b4>)
 80070d2:	a909      	add	r1, sp, #36	; 0x24
 80070d4:	4638      	mov	r0, r7
 80070d6:	f7fb fc7b 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 80070da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80070de:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070e0:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070e2:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070e4:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80070e6:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070e8:	a909      	add	r1, sp, #36	; 0x24
 80070ea:	482d      	ldr	r0, [pc, #180]	; (80071a0 <HAL_LTDC_MspInit+0x1b8>)
 80070ec:	f7fb fc70 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_9 
 80070f0:	f244 6330 	movw	r3, #17968	; 0x4630
 80070f4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070f6:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070f8:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070fa:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80070fc:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80070fe:	a909      	add	r1, sp, #36	; 0x24
 8007100:	4828      	ldr	r0, [pc, #160]	; (80071a4 <HAL_LTDC_MspInit+0x1bc>)
 8007102:	f7fb fc65 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_1|GPIO_PIN_0;
 8007106:	2383      	movs	r3, #131	; 0x83
 8007108:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800710a:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800710c:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800710e:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007110:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8007112:	a909      	add	r1, sp, #36	; 0x24
 8007114:	4824      	ldr	r0, [pc, #144]	; (80071a8 <HAL_LTDC_MspInit+0x1c0>)
 8007116:	f7fb fc5b 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800711a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800711e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007120:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007122:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007124:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8007126:	2309      	movs	r3, #9
 8007128:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800712a:	a909      	add	r1, sp, #36	; 0x24
 800712c:	4638      	mov	r0, r7
 800712e:	f7fb fc4f 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007132:	2308      	movs	r3, #8
 8007134:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007136:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007138:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800713a:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800713c:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800713e:	a909      	add	r1, sp, #36	; 0x24
 8007140:	481a      	ldr	r0, [pc, #104]	; (80071ac <HAL_LTDC_MspInit+0x1c4>)
 8007142:	f7fb fc45 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_9;
 8007146:	f44f 4322 	mov.w	r3, #41472	; 0xa200
 800714a:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800714c:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800714e:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007150:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007152:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007154:	a909      	add	r1, sp, #36	; 0x24
 8007156:	4816      	ldr	r0, [pc, #88]	; (80071b0 <HAL_LTDC_MspInit+0x1c8>)
 8007158:	f7fb fc3a 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800715c:	2320      	movs	r3, #32
 800715e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007160:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007162:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007164:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007166:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8007168:	a909      	add	r1, sp, #36	; 0x24
 800716a:	4812      	ldr	r0, [pc, #72]	; (80071b4 <HAL_LTDC_MspInit+0x1cc>)
 800716c:	f7fb fc30 	bl	80029d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 8007170:	4622      	mov	r2, r4
 8007172:	4621      	mov	r1, r4
 8007174:	2058      	movs	r0, #88	; 0x58
 8007176:	f7fb f8cf 	bl	8002318 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800717a:	2058      	movs	r0, #88	; 0x58
 800717c:	f7fb f8fe 	bl	800237c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(LTDC_ER_IRQn, 0, 0);
 8007180:	4622      	mov	r2, r4
 8007182:	4621      	mov	r1, r4
 8007184:	2059      	movs	r0, #89	; 0x59
 8007186:	f7fb f8c7 	bl	8002318 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 800718a:	2059      	movs	r0, #89	; 0x59
 800718c:	f7fb f8f6 	bl	800237c <HAL_NVIC_EnableIRQ>
}
 8007190:	e736      	b.n	8007000 <HAL_LTDC_MspInit+0x18>
 8007192:	bf00      	nop
 8007194:	40016800 	.word	0x40016800
 8007198:	40020400 	.word	0x40020400
 800719c:	40021800 	.word	0x40021800
 80071a0:	40020000 	.word	0x40020000
 80071a4:	40022000 	.word	0x40022000
 80071a8:	40022800 	.word	0x40022800
 80071ac:	40020c00 	.word	0x40020c00
 80071b0:	40021c00 	.word	0x40021c00
 80071b4:	40022400 	.word	0x40022400

080071b8 <HAL_SPI_MspInit>:
{
 80071b8:	b570      	push	{r4, r5, r6, lr}
 80071ba:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071bc:	2300      	movs	r3, #0
 80071be:	9303      	str	r3, [sp, #12]
 80071c0:	9304      	str	r3, [sp, #16]
 80071c2:	9305      	str	r3, [sp, #20]
 80071c4:	9306      	str	r3, [sp, #24]
 80071c6:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI2)
 80071c8:	6802      	ldr	r2, [r0, #0]
 80071ca:	4b1d      	ldr	r3, [pc, #116]	; (8007240 <HAL_SPI_MspInit+0x88>)
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d001      	beq.n	80071d4 <HAL_SPI_MspInit+0x1c>
}
 80071d0:	b008      	add	sp, #32
 80071d2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 80071d4:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80071d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071de:	641a      	str	r2, [r3, #64]	; 0x40
 80071e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071e2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80071e6:	9200      	str	r2, [sp, #0]
 80071e8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80071ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071f0:	631a      	str	r2, [r3, #48]	; 0x30
 80071f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071f4:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80071f8:	9201      	str	r2, [sp, #4]
 80071fa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071fe:	f042 0202 	orr.w	r2, r2, #2
 8007202:	631a      	str	r2, [r3, #48]	; 0x30
 8007204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007206:	f003 0302 	and.w	r3, r3, #2
 800720a:	9302      	str	r3, [sp, #8]
 800720c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800720e:	2402      	movs	r4, #2
 8007210:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007212:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007214:	2603      	movs	r6, #3
 8007216:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007218:	2505      	movs	r5, #5
 800721a:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800721c:	a903      	add	r1, sp, #12
 800721e:	4809      	ldr	r0, [pc, #36]	; (8007244 <HAL_SPI_MspInit+0x8c>)
 8007220:	f7fb fbd6 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8007224:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007228:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800722a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800722c:	2300      	movs	r3, #0
 800722e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007230:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007232:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007234:	a903      	add	r1, sp, #12
 8007236:	4804      	ldr	r0, [pc, #16]	; (8007248 <HAL_SPI_MspInit+0x90>)
 8007238:	f7fb fbca 	bl	80029d0 <HAL_GPIO_Init>
}
 800723c:	e7c8      	b.n	80071d0 <HAL_SPI_MspInit+0x18>
 800723e:	bf00      	nop
 8007240:	40003800 	.word	0x40003800
 8007244:	40022000 	.word	0x40022000
 8007248:	40020400 	.word	0x40020400

0800724c <HAL_UART_MspInit>:
{
 800724c:	b570      	push	{r4, r5, r6, lr}
 800724e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007250:	2300      	movs	r3, #0
 8007252:	9303      	str	r3, [sp, #12]
 8007254:	9304      	str	r3, [sp, #16]
 8007256:	9305      	str	r3, [sp, #20]
 8007258:	9306      	str	r3, [sp, #24]
 800725a:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800725c:	6802      	ldr	r2, [r0, #0]
 800725e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007262:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 8007266:	429a      	cmp	r2, r3
 8007268:	d001      	beq.n	800726e <HAL_UART_MspInit+0x22>
}
 800726a:	b008      	add	sp, #32
 800726c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800726e:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8007272:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007274:	f042 0210 	orr.w	r2, r2, #16
 8007278:	645a      	str	r2, [r3, #68]	; 0x44
 800727a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800727c:	f002 0210 	and.w	r2, r2, #16
 8007280:	9200      	str	r2, [sp, #0]
 8007282:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007286:	f042 0202 	orr.w	r2, r2, #2
 800728a:	631a      	str	r2, [r3, #48]	; 0x30
 800728c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800728e:	f002 0202 	and.w	r2, r2, #2
 8007292:	9201      	str	r2, [sp, #4]
 8007294:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007296:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007298:	f042 0201 	orr.w	r2, r2, #1
 800729c:	631a      	str	r2, [r3, #48]	; 0x30
 800729e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a0:	f003 0301 	and.w	r3, r3, #1
 80072a4:	9302      	str	r3, [sp, #8]
 80072a6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80072a8:	2380      	movs	r3, #128	; 0x80
 80072aa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072ac:	2602      	movs	r6, #2
 80072ae:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072b0:	2503      	movs	r5, #3
 80072b2:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80072b4:	2407      	movs	r4, #7
 80072b6:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072b8:	a903      	add	r1, sp, #12
 80072ba:	4808      	ldr	r0, [pc, #32]	; (80072dc <HAL_UART_MspInit+0x90>)
 80072bc:	f7fb fb88 	bl	80029d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80072c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80072c4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072c6:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072c8:	2300      	movs	r3, #0
 80072ca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072cc:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80072ce:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072d0:	a903      	add	r1, sp, #12
 80072d2:	4803      	ldr	r0, [pc, #12]	; (80072e0 <HAL_UART_MspInit+0x94>)
 80072d4:	f7fb fb7c 	bl	80029d0 <HAL_GPIO_Init>
}
 80072d8:	e7c7      	b.n	800726a <HAL_UART_MspInit+0x1e>
 80072da:	bf00      	nop
 80072dc:	40020400 	.word	0x40020400
 80072e0:	40020000 	.word	0x40020000

080072e4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80072e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80072e6:	f7ff fd95 	bl	8006e14 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80072ea:	bd08      	pop	{r3, pc}

080072ec <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80072ec:	4770      	bx	lr

080072ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80072ee:	e7fe      	b.n	80072ee <HardFault_Handler>

080072f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80072f0:	e7fe      	b.n	80072f0 <MemManage_Handler>

080072f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80072f2:	e7fe      	b.n	80072f2 <BusFault_Handler>

080072f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80072f4:	e7fe      	b.n	80072f4 <UsageFault_Handler>

080072f6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80072f6:	4770      	bx	lr

080072f8 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80072f8:	4770      	bx	lr

080072fa <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80072fa:	4770      	bx	lr

080072fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80072fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80072fe:	f7fa fd47 	bl	8001d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007302:	bd08      	pop	{r3, pc}

08007304 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8007304:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8007306:	4802      	ldr	r0, [pc, #8]	; (8007310 <LTDC_IRQHandler+0xc>)
 8007308:	f7fc f93d 	bl	8003586 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800730c:	bd08      	pop	{r3, pc}
 800730e:	bf00      	nop
 8007310:	20000714 	.word	0x20000714

08007314 <LTDC_ER_IRQHandler>:

/**
  * @brief This function handles LTDC global error interrupt.
  */
void LTDC_ER_IRQHandler(void)
{
 8007314:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_ER_IRQn 0 */

  /* USER CODE END LTDC_ER_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8007316:	4802      	ldr	r0, [pc, #8]	; (8007320 <LTDC_ER_IRQHandler+0xc>)
 8007318:	f7fc f935 	bl	8003586 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_ER_IRQn 1 */

  /* USER CODE END LTDC_ER_IRQn 1 */
}
 800731c:	bd08      	pop	{r3, pc}
 800731e:	bf00      	nop
 8007320:	20000714 	.word	0x20000714

08007324 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007324:	b508      	push	{r3, lr}
 8007326:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007328:	4a0b      	ldr	r2, [pc, #44]	; (8007358 <_sbrk+0x34>)
 800732a:	6812      	ldr	r2, [r2, #0]
 800732c:	b142      	cbz	r2, 8007340 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 800732e:	4a0a      	ldr	r2, [pc, #40]	; (8007358 <_sbrk+0x34>)
 8007330:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8007332:	4403      	add	r3, r0
 8007334:	466a      	mov	r2, sp
 8007336:	4293      	cmp	r3, r2
 8007338:	d806      	bhi.n	8007348 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800733a:	4a07      	ldr	r2, [pc, #28]	; (8007358 <_sbrk+0x34>)
 800733c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800733e:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8007340:	4a05      	ldr	r2, [pc, #20]	; (8007358 <_sbrk+0x34>)
 8007342:	4906      	ldr	r1, [pc, #24]	; (800735c <_sbrk+0x38>)
 8007344:	6011      	str	r1, [r2, #0]
 8007346:	e7f2      	b.n	800732e <_sbrk+0xa>
		errno = ENOMEM;
 8007348:	f000 f85c 	bl	8007404 <__errno>
 800734c:	230c      	movs	r3, #12
 800734e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8007350:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007354:	e7f3      	b.n	800733e <_sbrk+0x1a>
 8007356:	bf00      	nop
 8007358:	20000524 	.word	0x20000524
 800735c:	20000918 	.word	0x20000918

08007360 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007360:	b410      	push	{r4}
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007362:	4a0f      	ldr	r2, [pc, #60]	; (80073a0 <SystemInit+0x40>)
 8007364:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007368:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800736c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007370:	4b0c      	ldr	r3, [pc, #48]	; (80073a4 <SystemInit+0x44>)
 8007372:	6819      	ldr	r1, [r3, #0]
 8007374:	f041 0101 	orr.w	r1, r1, #1
 8007378:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800737a:	2000      	movs	r0, #0
 800737c:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800737e:	681c      	ldr	r4, [r3, #0]
 8007380:	4909      	ldr	r1, [pc, #36]	; (80073a8 <SystemInit+0x48>)
 8007382:	4021      	ands	r1, r4
 8007384:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007386:	4909      	ldr	r1, [pc, #36]	; (80073ac <SystemInit+0x4c>)
 8007388:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800738a:	6819      	ldr	r1, [r3, #0]
 800738c:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8007390:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007392:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007394:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007398:	6093      	str	r3, [r2, #8]
#endif
}
 800739a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800739e:	4770      	bx	lr
 80073a0:	e000ed00 	.word	0xe000ed00
 80073a4:	40023800 	.word	0x40023800
 80073a8:	fef6ffff 	.word	0xfef6ffff
 80073ac:	24003010 	.word	0x24003010

080073b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80073b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80073e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80073b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80073b6:	e003      	b.n	80073c0 <LoopCopyDataInit>

080073b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80073b8:	4b0c      	ldr	r3, [pc, #48]	; (80073ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80073ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80073bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80073be:	3104      	adds	r1, #4

080073c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80073c0:	480b      	ldr	r0, [pc, #44]	; (80073f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80073c2:	4b0c      	ldr	r3, [pc, #48]	; (80073f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80073c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80073c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80073c8:	d3f6      	bcc.n	80073b8 <CopyDataInit>
  ldr  r2, =_sbss
 80073ca:	4a0b      	ldr	r2, [pc, #44]	; (80073f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80073cc:	e002      	b.n	80073d4 <LoopFillZerobss>

080073ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80073ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80073d0:	f842 3b04 	str.w	r3, [r2], #4

080073d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80073d4:	4b09      	ldr	r3, [pc, #36]	; (80073fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80073d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80073d8:	d3f9      	bcc.n	80073ce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80073da:	f7ff ffc1 	bl	8007360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80073de:	f000 f817 	bl	8007410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80073e2:	f7ff f9d5 	bl	8006790 <main>
  bx  lr    
 80073e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80073e8:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80073ec:	0800de78 	.word	0x0800de78
  ldr  r0, =_sdata
 80073f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80073f4:	20000228 	.word	0x20000228
  ldr  r2, =_sbss
 80073f8:	20000228 	.word	0x20000228
  ldr  r3, = _ebss
 80073fc:	20000918 	.word	0x20000918

08007400 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007400:	e7fe      	b.n	8007400 <ADC_IRQHandler>
	...

08007404 <__errno>:
 8007404:	4b01      	ldr	r3, [pc, #4]	; (800740c <__errno+0x8>)
 8007406:	6818      	ldr	r0, [r3, #0]
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	20000058 	.word	0x20000058

08007410 <__libc_init_array>:
 8007410:	b570      	push	{r4, r5, r6, lr}
 8007412:	4e0d      	ldr	r6, [pc, #52]	; (8007448 <__libc_init_array+0x38>)
 8007414:	4c0d      	ldr	r4, [pc, #52]	; (800744c <__libc_init_array+0x3c>)
 8007416:	1ba4      	subs	r4, r4, r6
 8007418:	10a4      	asrs	r4, r4, #2
 800741a:	2500      	movs	r5, #0
 800741c:	42a5      	cmp	r5, r4
 800741e:	d109      	bne.n	8007434 <__libc_init_array+0x24>
 8007420:	4e0b      	ldr	r6, [pc, #44]	; (8007450 <__libc_init_array+0x40>)
 8007422:	4c0c      	ldr	r4, [pc, #48]	; (8007454 <__libc_init_array+0x44>)
 8007424:	f003 fdd6 	bl	800afd4 <_init>
 8007428:	1ba4      	subs	r4, r4, r6
 800742a:	10a4      	asrs	r4, r4, #2
 800742c:	2500      	movs	r5, #0
 800742e:	42a5      	cmp	r5, r4
 8007430:	d105      	bne.n	800743e <__libc_init_array+0x2e>
 8007432:	bd70      	pop	{r4, r5, r6, pc}
 8007434:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007438:	4798      	blx	r3
 800743a:	3501      	adds	r5, #1
 800743c:	e7ee      	b.n	800741c <__libc_init_array+0xc>
 800743e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007442:	4798      	blx	r3
 8007444:	3501      	adds	r5, #1
 8007446:	e7f2      	b.n	800742e <__libc_init_array+0x1e>
 8007448:	0800de70 	.word	0x0800de70
 800744c:	0800de70 	.word	0x0800de70
 8007450:	0800de70 	.word	0x0800de70
 8007454:	0800de74 	.word	0x0800de74

08007458 <memcpy>:
 8007458:	b510      	push	{r4, lr}
 800745a:	1e43      	subs	r3, r0, #1
 800745c:	440a      	add	r2, r1
 800745e:	4291      	cmp	r1, r2
 8007460:	d100      	bne.n	8007464 <memcpy+0xc>
 8007462:	bd10      	pop	{r4, pc}
 8007464:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007468:	f803 4f01 	strb.w	r4, [r3, #1]!
 800746c:	e7f7      	b.n	800745e <memcpy+0x6>

0800746e <memset>:
 800746e:	4402      	add	r2, r0
 8007470:	4603      	mov	r3, r0
 8007472:	4293      	cmp	r3, r2
 8007474:	d100      	bne.n	8007478 <memset+0xa>
 8007476:	4770      	bx	lr
 8007478:	f803 1b01 	strb.w	r1, [r3], #1
 800747c:	e7f9      	b.n	8007472 <memset+0x4>

0800747e <__cvt>:
 800747e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007482:	ec55 4b10 	vmov	r4, r5, d0
 8007486:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007488:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800748c:	2d00      	cmp	r5, #0
 800748e:	460e      	mov	r6, r1
 8007490:	4691      	mov	r9, r2
 8007492:	4619      	mov	r1, r3
 8007494:	bfb8      	it	lt
 8007496:	4622      	movlt	r2, r4
 8007498:	462b      	mov	r3, r5
 800749a:	f027 0720 	bic.w	r7, r7, #32
 800749e:	bfbb      	ittet	lt
 80074a0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80074a4:	461d      	movlt	r5, r3
 80074a6:	2300      	movge	r3, #0
 80074a8:	232d      	movlt	r3, #45	; 0x2d
 80074aa:	bfb8      	it	lt
 80074ac:	4614      	movlt	r4, r2
 80074ae:	2f46      	cmp	r7, #70	; 0x46
 80074b0:	700b      	strb	r3, [r1, #0]
 80074b2:	d004      	beq.n	80074be <__cvt+0x40>
 80074b4:	2f45      	cmp	r7, #69	; 0x45
 80074b6:	d100      	bne.n	80074ba <__cvt+0x3c>
 80074b8:	3601      	adds	r6, #1
 80074ba:	2102      	movs	r1, #2
 80074bc:	e000      	b.n	80074c0 <__cvt+0x42>
 80074be:	2103      	movs	r1, #3
 80074c0:	ab03      	add	r3, sp, #12
 80074c2:	9301      	str	r3, [sp, #4]
 80074c4:	ab02      	add	r3, sp, #8
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	4632      	mov	r2, r6
 80074ca:	4653      	mov	r3, sl
 80074cc:	ec45 4b10 	vmov	d0, r4, r5
 80074d0:	f001 fdaa 	bl	8009028 <_dtoa_r>
 80074d4:	2f47      	cmp	r7, #71	; 0x47
 80074d6:	4680      	mov	r8, r0
 80074d8:	d102      	bne.n	80074e0 <__cvt+0x62>
 80074da:	f019 0f01 	tst.w	r9, #1
 80074de:	d026      	beq.n	800752e <__cvt+0xb0>
 80074e0:	2f46      	cmp	r7, #70	; 0x46
 80074e2:	eb08 0906 	add.w	r9, r8, r6
 80074e6:	d111      	bne.n	800750c <__cvt+0x8e>
 80074e8:	f898 3000 	ldrb.w	r3, [r8]
 80074ec:	2b30      	cmp	r3, #48	; 0x30
 80074ee:	d10a      	bne.n	8007506 <__cvt+0x88>
 80074f0:	2200      	movs	r2, #0
 80074f2:	2300      	movs	r3, #0
 80074f4:	4620      	mov	r0, r4
 80074f6:	4629      	mov	r1, r5
 80074f8:	f7f9 fb06 	bl	8000b08 <__aeabi_dcmpeq>
 80074fc:	b918      	cbnz	r0, 8007506 <__cvt+0x88>
 80074fe:	f1c6 0601 	rsb	r6, r6, #1
 8007502:	f8ca 6000 	str.w	r6, [sl]
 8007506:	f8da 3000 	ldr.w	r3, [sl]
 800750a:	4499      	add	r9, r3
 800750c:	2200      	movs	r2, #0
 800750e:	2300      	movs	r3, #0
 8007510:	4620      	mov	r0, r4
 8007512:	4629      	mov	r1, r5
 8007514:	f7f9 faf8 	bl	8000b08 <__aeabi_dcmpeq>
 8007518:	b938      	cbnz	r0, 800752a <__cvt+0xac>
 800751a:	2230      	movs	r2, #48	; 0x30
 800751c:	9b03      	ldr	r3, [sp, #12]
 800751e:	454b      	cmp	r3, r9
 8007520:	d205      	bcs.n	800752e <__cvt+0xb0>
 8007522:	1c59      	adds	r1, r3, #1
 8007524:	9103      	str	r1, [sp, #12]
 8007526:	701a      	strb	r2, [r3, #0]
 8007528:	e7f8      	b.n	800751c <__cvt+0x9e>
 800752a:	f8cd 900c 	str.w	r9, [sp, #12]
 800752e:	9b03      	ldr	r3, [sp, #12]
 8007530:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007532:	eba3 0308 	sub.w	r3, r3, r8
 8007536:	4640      	mov	r0, r8
 8007538:	6013      	str	r3, [r2, #0]
 800753a:	b004      	add	sp, #16
 800753c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007540 <__exponent>:
 8007540:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007542:	2900      	cmp	r1, #0
 8007544:	4604      	mov	r4, r0
 8007546:	bfba      	itte	lt
 8007548:	4249      	neglt	r1, r1
 800754a:	232d      	movlt	r3, #45	; 0x2d
 800754c:	232b      	movge	r3, #43	; 0x2b
 800754e:	2909      	cmp	r1, #9
 8007550:	f804 2b02 	strb.w	r2, [r4], #2
 8007554:	7043      	strb	r3, [r0, #1]
 8007556:	dd20      	ble.n	800759a <__exponent+0x5a>
 8007558:	f10d 0307 	add.w	r3, sp, #7
 800755c:	461f      	mov	r7, r3
 800755e:	260a      	movs	r6, #10
 8007560:	fb91 f5f6 	sdiv	r5, r1, r6
 8007564:	fb06 1115 	mls	r1, r6, r5, r1
 8007568:	3130      	adds	r1, #48	; 0x30
 800756a:	2d09      	cmp	r5, #9
 800756c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007570:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8007574:	4629      	mov	r1, r5
 8007576:	dc09      	bgt.n	800758c <__exponent+0x4c>
 8007578:	3130      	adds	r1, #48	; 0x30
 800757a:	3b02      	subs	r3, #2
 800757c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007580:	42bb      	cmp	r3, r7
 8007582:	4622      	mov	r2, r4
 8007584:	d304      	bcc.n	8007590 <__exponent+0x50>
 8007586:	1a10      	subs	r0, r2, r0
 8007588:	b003      	add	sp, #12
 800758a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800758c:	4613      	mov	r3, r2
 800758e:	e7e7      	b.n	8007560 <__exponent+0x20>
 8007590:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007594:	f804 2b01 	strb.w	r2, [r4], #1
 8007598:	e7f2      	b.n	8007580 <__exponent+0x40>
 800759a:	2330      	movs	r3, #48	; 0x30
 800759c:	4419      	add	r1, r3
 800759e:	7083      	strb	r3, [r0, #2]
 80075a0:	1d02      	adds	r2, r0, #4
 80075a2:	70c1      	strb	r1, [r0, #3]
 80075a4:	e7ef      	b.n	8007586 <__exponent+0x46>
	...

080075a8 <_printf_float>:
 80075a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ac:	b08d      	sub	sp, #52	; 0x34
 80075ae:	460c      	mov	r4, r1
 80075b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80075b4:	4616      	mov	r6, r2
 80075b6:	461f      	mov	r7, r3
 80075b8:	4605      	mov	r5, r0
 80075ba:	f002 fe19 	bl	800a1f0 <_localeconv_r>
 80075be:	6803      	ldr	r3, [r0, #0]
 80075c0:	9304      	str	r3, [sp, #16]
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7f8 fe24 	bl	8000210 <strlen>
 80075c8:	2300      	movs	r3, #0
 80075ca:	930a      	str	r3, [sp, #40]	; 0x28
 80075cc:	f8d8 3000 	ldr.w	r3, [r8]
 80075d0:	9005      	str	r0, [sp, #20]
 80075d2:	3307      	adds	r3, #7
 80075d4:	f023 0307 	bic.w	r3, r3, #7
 80075d8:	f103 0208 	add.w	r2, r3, #8
 80075dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80075e0:	f8d4 b000 	ldr.w	fp, [r4]
 80075e4:	f8c8 2000 	str.w	r2, [r8]
 80075e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80075f0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80075f4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80075f8:	9307      	str	r3, [sp, #28]
 80075fa:	f8cd 8018 	str.w	r8, [sp, #24]
 80075fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007602:	4ba7      	ldr	r3, [pc, #668]	; (80078a0 <_printf_float+0x2f8>)
 8007604:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007608:	f7f9 fab0 	bl	8000b6c <__aeabi_dcmpun>
 800760c:	bb70      	cbnz	r0, 800766c <_printf_float+0xc4>
 800760e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007612:	4ba3      	ldr	r3, [pc, #652]	; (80078a0 <_printf_float+0x2f8>)
 8007614:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007618:	f7f9 fa8a 	bl	8000b30 <__aeabi_dcmple>
 800761c:	bb30      	cbnz	r0, 800766c <_printf_float+0xc4>
 800761e:	2200      	movs	r2, #0
 8007620:	2300      	movs	r3, #0
 8007622:	4640      	mov	r0, r8
 8007624:	4649      	mov	r1, r9
 8007626:	f7f9 fa79 	bl	8000b1c <__aeabi_dcmplt>
 800762a:	b110      	cbz	r0, 8007632 <_printf_float+0x8a>
 800762c:	232d      	movs	r3, #45	; 0x2d
 800762e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007632:	4a9c      	ldr	r2, [pc, #624]	; (80078a4 <_printf_float+0x2fc>)
 8007634:	4b9c      	ldr	r3, [pc, #624]	; (80078a8 <_printf_float+0x300>)
 8007636:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800763a:	bf8c      	ite	hi
 800763c:	4690      	movhi	r8, r2
 800763e:	4698      	movls	r8, r3
 8007640:	2303      	movs	r3, #3
 8007642:	f02b 0204 	bic.w	r2, fp, #4
 8007646:	6123      	str	r3, [r4, #16]
 8007648:	6022      	str	r2, [r4, #0]
 800764a:	f04f 0900 	mov.w	r9, #0
 800764e:	9700      	str	r7, [sp, #0]
 8007650:	4633      	mov	r3, r6
 8007652:	aa0b      	add	r2, sp, #44	; 0x2c
 8007654:	4621      	mov	r1, r4
 8007656:	4628      	mov	r0, r5
 8007658:	f000 f9e6 	bl	8007a28 <_printf_common>
 800765c:	3001      	adds	r0, #1
 800765e:	f040 808d 	bne.w	800777c <_printf_float+0x1d4>
 8007662:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007666:	b00d      	add	sp, #52	; 0x34
 8007668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	4640      	mov	r0, r8
 8007672:	4649      	mov	r1, r9
 8007674:	f7f9 fa7a 	bl	8000b6c <__aeabi_dcmpun>
 8007678:	b110      	cbz	r0, 8007680 <_printf_float+0xd8>
 800767a:	4a8c      	ldr	r2, [pc, #560]	; (80078ac <_printf_float+0x304>)
 800767c:	4b8c      	ldr	r3, [pc, #560]	; (80078b0 <_printf_float+0x308>)
 800767e:	e7da      	b.n	8007636 <_printf_float+0x8e>
 8007680:	6861      	ldr	r1, [r4, #4]
 8007682:	1c4b      	adds	r3, r1, #1
 8007684:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007688:	a80a      	add	r0, sp, #40	; 0x28
 800768a:	d13e      	bne.n	800770a <_printf_float+0x162>
 800768c:	2306      	movs	r3, #6
 800768e:	6063      	str	r3, [r4, #4]
 8007690:	2300      	movs	r3, #0
 8007692:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007696:	ab09      	add	r3, sp, #36	; 0x24
 8007698:	9300      	str	r3, [sp, #0]
 800769a:	ec49 8b10 	vmov	d0, r8, r9
 800769e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80076a2:	6022      	str	r2, [r4, #0]
 80076a4:	f8cd a004 	str.w	sl, [sp, #4]
 80076a8:	6861      	ldr	r1, [r4, #4]
 80076aa:	4628      	mov	r0, r5
 80076ac:	f7ff fee7 	bl	800747e <__cvt>
 80076b0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80076b4:	2b47      	cmp	r3, #71	; 0x47
 80076b6:	4680      	mov	r8, r0
 80076b8:	d109      	bne.n	80076ce <_printf_float+0x126>
 80076ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076bc:	1cd8      	adds	r0, r3, #3
 80076be:	db02      	blt.n	80076c6 <_printf_float+0x11e>
 80076c0:	6862      	ldr	r2, [r4, #4]
 80076c2:	4293      	cmp	r3, r2
 80076c4:	dd47      	ble.n	8007756 <_printf_float+0x1ae>
 80076c6:	f1aa 0a02 	sub.w	sl, sl, #2
 80076ca:	fa5f fa8a 	uxtb.w	sl, sl
 80076ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80076d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076d4:	d824      	bhi.n	8007720 <_printf_float+0x178>
 80076d6:	3901      	subs	r1, #1
 80076d8:	4652      	mov	r2, sl
 80076da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80076de:	9109      	str	r1, [sp, #36]	; 0x24
 80076e0:	f7ff ff2e 	bl	8007540 <__exponent>
 80076e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076e6:	1813      	adds	r3, r2, r0
 80076e8:	2a01      	cmp	r2, #1
 80076ea:	4681      	mov	r9, r0
 80076ec:	6123      	str	r3, [r4, #16]
 80076ee:	dc02      	bgt.n	80076f6 <_printf_float+0x14e>
 80076f0:	6822      	ldr	r2, [r4, #0]
 80076f2:	07d1      	lsls	r1, r2, #31
 80076f4:	d501      	bpl.n	80076fa <_printf_float+0x152>
 80076f6:	3301      	adds	r3, #1
 80076f8:	6123      	str	r3, [r4, #16]
 80076fa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d0a5      	beq.n	800764e <_printf_float+0xa6>
 8007702:	232d      	movs	r3, #45	; 0x2d
 8007704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007708:	e7a1      	b.n	800764e <_printf_float+0xa6>
 800770a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800770e:	f000 8177 	beq.w	8007a00 <_printf_float+0x458>
 8007712:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007716:	d1bb      	bne.n	8007690 <_printf_float+0xe8>
 8007718:	2900      	cmp	r1, #0
 800771a:	d1b9      	bne.n	8007690 <_printf_float+0xe8>
 800771c:	2301      	movs	r3, #1
 800771e:	e7b6      	b.n	800768e <_printf_float+0xe6>
 8007720:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007724:	d119      	bne.n	800775a <_printf_float+0x1b2>
 8007726:	2900      	cmp	r1, #0
 8007728:	6863      	ldr	r3, [r4, #4]
 800772a:	dd0c      	ble.n	8007746 <_printf_float+0x19e>
 800772c:	6121      	str	r1, [r4, #16]
 800772e:	b913      	cbnz	r3, 8007736 <_printf_float+0x18e>
 8007730:	6822      	ldr	r2, [r4, #0]
 8007732:	07d2      	lsls	r2, r2, #31
 8007734:	d502      	bpl.n	800773c <_printf_float+0x194>
 8007736:	3301      	adds	r3, #1
 8007738:	440b      	add	r3, r1
 800773a:	6123      	str	r3, [r4, #16]
 800773c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800773e:	65a3      	str	r3, [r4, #88]	; 0x58
 8007740:	f04f 0900 	mov.w	r9, #0
 8007744:	e7d9      	b.n	80076fa <_printf_float+0x152>
 8007746:	b913      	cbnz	r3, 800774e <_printf_float+0x1a6>
 8007748:	6822      	ldr	r2, [r4, #0]
 800774a:	07d0      	lsls	r0, r2, #31
 800774c:	d501      	bpl.n	8007752 <_printf_float+0x1aa>
 800774e:	3302      	adds	r3, #2
 8007750:	e7f3      	b.n	800773a <_printf_float+0x192>
 8007752:	2301      	movs	r3, #1
 8007754:	e7f1      	b.n	800773a <_printf_float+0x192>
 8007756:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800775a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800775e:	4293      	cmp	r3, r2
 8007760:	db05      	blt.n	800776e <_printf_float+0x1c6>
 8007762:	6822      	ldr	r2, [r4, #0]
 8007764:	6123      	str	r3, [r4, #16]
 8007766:	07d1      	lsls	r1, r2, #31
 8007768:	d5e8      	bpl.n	800773c <_printf_float+0x194>
 800776a:	3301      	adds	r3, #1
 800776c:	e7e5      	b.n	800773a <_printf_float+0x192>
 800776e:	2b00      	cmp	r3, #0
 8007770:	bfd4      	ite	le
 8007772:	f1c3 0302 	rsble	r3, r3, #2
 8007776:	2301      	movgt	r3, #1
 8007778:	4413      	add	r3, r2
 800777a:	e7de      	b.n	800773a <_printf_float+0x192>
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	055a      	lsls	r2, r3, #21
 8007780:	d407      	bmi.n	8007792 <_printf_float+0x1ea>
 8007782:	6923      	ldr	r3, [r4, #16]
 8007784:	4642      	mov	r2, r8
 8007786:	4631      	mov	r1, r6
 8007788:	4628      	mov	r0, r5
 800778a:	47b8      	blx	r7
 800778c:	3001      	adds	r0, #1
 800778e:	d12b      	bne.n	80077e8 <_printf_float+0x240>
 8007790:	e767      	b.n	8007662 <_printf_float+0xba>
 8007792:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007796:	f240 80dc 	bls.w	8007952 <_printf_float+0x3aa>
 800779a:	2200      	movs	r2, #0
 800779c:	2300      	movs	r3, #0
 800779e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80077a2:	f7f9 f9b1 	bl	8000b08 <__aeabi_dcmpeq>
 80077a6:	2800      	cmp	r0, #0
 80077a8:	d033      	beq.n	8007812 <_printf_float+0x26a>
 80077aa:	2301      	movs	r3, #1
 80077ac:	4a41      	ldr	r2, [pc, #260]	; (80078b4 <_printf_float+0x30c>)
 80077ae:	4631      	mov	r1, r6
 80077b0:	4628      	mov	r0, r5
 80077b2:	47b8      	blx	r7
 80077b4:	3001      	adds	r0, #1
 80077b6:	f43f af54 	beq.w	8007662 <_printf_float+0xba>
 80077ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077be:	429a      	cmp	r2, r3
 80077c0:	db02      	blt.n	80077c8 <_printf_float+0x220>
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	07d8      	lsls	r0, r3, #31
 80077c6:	d50f      	bpl.n	80077e8 <_printf_float+0x240>
 80077c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077cc:	4631      	mov	r1, r6
 80077ce:	4628      	mov	r0, r5
 80077d0:	47b8      	blx	r7
 80077d2:	3001      	adds	r0, #1
 80077d4:	f43f af45 	beq.w	8007662 <_printf_float+0xba>
 80077d8:	f04f 0800 	mov.w	r8, #0
 80077dc:	f104 091a 	add.w	r9, r4, #26
 80077e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077e2:	3b01      	subs	r3, #1
 80077e4:	4543      	cmp	r3, r8
 80077e6:	dc09      	bgt.n	80077fc <_printf_float+0x254>
 80077e8:	6823      	ldr	r3, [r4, #0]
 80077ea:	079b      	lsls	r3, r3, #30
 80077ec:	f100 8103 	bmi.w	80079f6 <_printf_float+0x44e>
 80077f0:	68e0      	ldr	r0, [r4, #12]
 80077f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077f4:	4298      	cmp	r0, r3
 80077f6:	bfb8      	it	lt
 80077f8:	4618      	movlt	r0, r3
 80077fa:	e734      	b.n	8007666 <_printf_float+0xbe>
 80077fc:	2301      	movs	r3, #1
 80077fe:	464a      	mov	r2, r9
 8007800:	4631      	mov	r1, r6
 8007802:	4628      	mov	r0, r5
 8007804:	47b8      	blx	r7
 8007806:	3001      	adds	r0, #1
 8007808:	f43f af2b 	beq.w	8007662 <_printf_float+0xba>
 800780c:	f108 0801 	add.w	r8, r8, #1
 8007810:	e7e6      	b.n	80077e0 <_printf_float+0x238>
 8007812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007814:	2b00      	cmp	r3, #0
 8007816:	dc2b      	bgt.n	8007870 <_printf_float+0x2c8>
 8007818:	2301      	movs	r3, #1
 800781a:	4a26      	ldr	r2, [pc, #152]	; (80078b4 <_printf_float+0x30c>)
 800781c:	4631      	mov	r1, r6
 800781e:	4628      	mov	r0, r5
 8007820:	47b8      	blx	r7
 8007822:	3001      	adds	r0, #1
 8007824:	f43f af1d 	beq.w	8007662 <_printf_float+0xba>
 8007828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800782a:	b923      	cbnz	r3, 8007836 <_printf_float+0x28e>
 800782c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800782e:	b913      	cbnz	r3, 8007836 <_printf_float+0x28e>
 8007830:	6823      	ldr	r3, [r4, #0]
 8007832:	07d9      	lsls	r1, r3, #31
 8007834:	d5d8      	bpl.n	80077e8 <_printf_float+0x240>
 8007836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800783a:	4631      	mov	r1, r6
 800783c:	4628      	mov	r0, r5
 800783e:	47b8      	blx	r7
 8007840:	3001      	adds	r0, #1
 8007842:	f43f af0e 	beq.w	8007662 <_printf_float+0xba>
 8007846:	f04f 0900 	mov.w	r9, #0
 800784a:	f104 0a1a 	add.w	sl, r4, #26
 800784e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007850:	425b      	negs	r3, r3
 8007852:	454b      	cmp	r3, r9
 8007854:	dc01      	bgt.n	800785a <_printf_float+0x2b2>
 8007856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007858:	e794      	b.n	8007784 <_printf_float+0x1dc>
 800785a:	2301      	movs	r3, #1
 800785c:	4652      	mov	r2, sl
 800785e:	4631      	mov	r1, r6
 8007860:	4628      	mov	r0, r5
 8007862:	47b8      	blx	r7
 8007864:	3001      	adds	r0, #1
 8007866:	f43f aefc 	beq.w	8007662 <_printf_float+0xba>
 800786a:	f109 0901 	add.w	r9, r9, #1
 800786e:	e7ee      	b.n	800784e <_printf_float+0x2a6>
 8007870:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007872:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007874:	429a      	cmp	r2, r3
 8007876:	bfa8      	it	ge
 8007878:	461a      	movge	r2, r3
 800787a:	2a00      	cmp	r2, #0
 800787c:	4691      	mov	r9, r2
 800787e:	dd07      	ble.n	8007890 <_printf_float+0x2e8>
 8007880:	4613      	mov	r3, r2
 8007882:	4631      	mov	r1, r6
 8007884:	4642      	mov	r2, r8
 8007886:	4628      	mov	r0, r5
 8007888:	47b8      	blx	r7
 800788a:	3001      	adds	r0, #1
 800788c:	f43f aee9 	beq.w	8007662 <_printf_float+0xba>
 8007890:	f104 031a 	add.w	r3, r4, #26
 8007894:	f04f 0b00 	mov.w	fp, #0
 8007898:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800789c:	9306      	str	r3, [sp, #24]
 800789e:	e015      	b.n	80078cc <_printf_float+0x324>
 80078a0:	7fefffff 	.word	0x7fefffff
 80078a4:	0800dbb4 	.word	0x0800dbb4
 80078a8:	0800dbb0 	.word	0x0800dbb0
 80078ac:	0800dbbc 	.word	0x0800dbbc
 80078b0:	0800dbb8 	.word	0x0800dbb8
 80078b4:	0800dbc0 	.word	0x0800dbc0
 80078b8:	2301      	movs	r3, #1
 80078ba:	9a06      	ldr	r2, [sp, #24]
 80078bc:	4631      	mov	r1, r6
 80078be:	4628      	mov	r0, r5
 80078c0:	47b8      	blx	r7
 80078c2:	3001      	adds	r0, #1
 80078c4:	f43f aecd 	beq.w	8007662 <_printf_float+0xba>
 80078c8:	f10b 0b01 	add.w	fp, fp, #1
 80078cc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80078d0:	ebaa 0309 	sub.w	r3, sl, r9
 80078d4:	455b      	cmp	r3, fp
 80078d6:	dcef      	bgt.n	80078b8 <_printf_float+0x310>
 80078d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078dc:	429a      	cmp	r2, r3
 80078de:	44d0      	add	r8, sl
 80078e0:	db15      	blt.n	800790e <_printf_float+0x366>
 80078e2:	6823      	ldr	r3, [r4, #0]
 80078e4:	07da      	lsls	r2, r3, #31
 80078e6:	d412      	bmi.n	800790e <_printf_float+0x366>
 80078e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078ec:	eba3 020a 	sub.w	r2, r3, sl
 80078f0:	eba3 0a01 	sub.w	sl, r3, r1
 80078f4:	4592      	cmp	sl, r2
 80078f6:	bfa8      	it	ge
 80078f8:	4692      	movge	sl, r2
 80078fa:	f1ba 0f00 	cmp.w	sl, #0
 80078fe:	dc0e      	bgt.n	800791e <_printf_float+0x376>
 8007900:	f04f 0800 	mov.w	r8, #0
 8007904:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007908:	f104 091a 	add.w	r9, r4, #26
 800790c:	e019      	b.n	8007942 <_printf_float+0x39a>
 800790e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007912:	4631      	mov	r1, r6
 8007914:	4628      	mov	r0, r5
 8007916:	47b8      	blx	r7
 8007918:	3001      	adds	r0, #1
 800791a:	d1e5      	bne.n	80078e8 <_printf_float+0x340>
 800791c:	e6a1      	b.n	8007662 <_printf_float+0xba>
 800791e:	4653      	mov	r3, sl
 8007920:	4642      	mov	r2, r8
 8007922:	4631      	mov	r1, r6
 8007924:	4628      	mov	r0, r5
 8007926:	47b8      	blx	r7
 8007928:	3001      	adds	r0, #1
 800792a:	d1e9      	bne.n	8007900 <_printf_float+0x358>
 800792c:	e699      	b.n	8007662 <_printf_float+0xba>
 800792e:	2301      	movs	r3, #1
 8007930:	464a      	mov	r2, r9
 8007932:	4631      	mov	r1, r6
 8007934:	4628      	mov	r0, r5
 8007936:	47b8      	blx	r7
 8007938:	3001      	adds	r0, #1
 800793a:	f43f ae92 	beq.w	8007662 <_printf_float+0xba>
 800793e:	f108 0801 	add.w	r8, r8, #1
 8007942:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007946:	1a9b      	subs	r3, r3, r2
 8007948:	eba3 030a 	sub.w	r3, r3, sl
 800794c:	4543      	cmp	r3, r8
 800794e:	dcee      	bgt.n	800792e <_printf_float+0x386>
 8007950:	e74a      	b.n	80077e8 <_printf_float+0x240>
 8007952:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007954:	2a01      	cmp	r2, #1
 8007956:	dc01      	bgt.n	800795c <_printf_float+0x3b4>
 8007958:	07db      	lsls	r3, r3, #31
 800795a:	d53a      	bpl.n	80079d2 <_printf_float+0x42a>
 800795c:	2301      	movs	r3, #1
 800795e:	4642      	mov	r2, r8
 8007960:	4631      	mov	r1, r6
 8007962:	4628      	mov	r0, r5
 8007964:	47b8      	blx	r7
 8007966:	3001      	adds	r0, #1
 8007968:	f43f ae7b 	beq.w	8007662 <_printf_float+0xba>
 800796c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007970:	4631      	mov	r1, r6
 8007972:	4628      	mov	r0, r5
 8007974:	47b8      	blx	r7
 8007976:	3001      	adds	r0, #1
 8007978:	f108 0801 	add.w	r8, r8, #1
 800797c:	f43f ae71 	beq.w	8007662 <_printf_float+0xba>
 8007980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007982:	2200      	movs	r2, #0
 8007984:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8007988:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800798c:	2300      	movs	r3, #0
 800798e:	f7f9 f8bb 	bl	8000b08 <__aeabi_dcmpeq>
 8007992:	b9c8      	cbnz	r0, 80079c8 <_printf_float+0x420>
 8007994:	4653      	mov	r3, sl
 8007996:	4642      	mov	r2, r8
 8007998:	4631      	mov	r1, r6
 800799a:	4628      	mov	r0, r5
 800799c:	47b8      	blx	r7
 800799e:	3001      	adds	r0, #1
 80079a0:	d10e      	bne.n	80079c0 <_printf_float+0x418>
 80079a2:	e65e      	b.n	8007662 <_printf_float+0xba>
 80079a4:	2301      	movs	r3, #1
 80079a6:	4652      	mov	r2, sl
 80079a8:	4631      	mov	r1, r6
 80079aa:	4628      	mov	r0, r5
 80079ac:	47b8      	blx	r7
 80079ae:	3001      	adds	r0, #1
 80079b0:	f43f ae57 	beq.w	8007662 <_printf_float+0xba>
 80079b4:	f108 0801 	add.w	r8, r8, #1
 80079b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079ba:	3b01      	subs	r3, #1
 80079bc:	4543      	cmp	r3, r8
 80079be:	dcf1      	bgt.n	80079a4 <_printf_float+0x3fc>
 80079c0:	464b      	mov	r3, r9
 80079c2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80079c6:	e6de      	b.n	8007786 <_printf_float+0x1de>
 80079c8:	f04f 0800 	mov.w	r8, #0
 80079cc:	f104 0a1a 	add.w	sl, r4, #26
 80079d0:	e7f2      	b.n	80079b8 <_printf_float+0x410>
 80079d2:	2301      	movs	r3, #1
 80079d4:	e7df      	b.n	8007996 <_printf_float+0x3ee>
 80079d6:	2301      	movs	r3, #1
 80079d8:	464a      	mov	r2, r9
 80079da:	4631      	mov	r1, r6
 80079dc:	4628      	mov	r0, r5
 80079de:	47b8      	blx	r7
 80079e0:	3001      	adds	r0, #1
 80079e2:	f43f ae3e 	beq.w	8007662 <_printf_float+0xba>
 80079e6:	f108 0801 	add.w	r8, r8, #1
 80079ea:	68e3      	ldr	r3, [r4, #12]
 80079ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079ee:	1a9b      	subs	r3, r3, r2
 80079f0:	4543      	cmp	r3, r8
 80079f2:	dcf0      	bgt.n	80079d6 <_printf_float+0x42e>
 80079f4:	e6fc      	b.n	80077f0 <_printf_float+0x248>
 80079f6:	f04f 0800 	mov.w	r8, #0
 80079fa:	f104 0919 	add.w	r9, r4, #25
 80079fe:	e7f4      	b.n	80079ea <_printf_float+0x442>
 8007a00:	2900      	cmp	r1, #0
 8007a02:	f43f ae8b 	beq.w	800771c <_printf_float+0x174>
 8007a06:	2300      	movs	r3, #0
 8007a08:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007a0c:	ab09      	add	r3, sp, #36	; 0x24
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	ec49 8b10 	vmov	d0, r8, r9
 8007a14:	6022      	str	r2, [r4, #0]
 8007a16:	f8cd a004 	str.w	sl, [sp, #4]
 8007a1a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f7ff fd2d 	bl	800747e <__cvt>
 8007a24:	4680      	mov	r8, r0
 8007a26:	e648      	b.n	80076ba <_printf_float+0x112>

08007a28 <_printf_common>:
 8007a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a2c:	4691      	mov	r9, r2
 8007a2e:	461f      	mov	r7, r3
 8007a30:	688a      	ldr	r2, [r1, #8]
 8007a32:	690b      	ldr	r3, [r1, #16]
 8007a34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	bfb8      	it	lt
 8007a3c:	4613      	movlt	r3, r2
 8007a3e:	f8c9 3000 	str.w	r3, [r9]
 8007a42:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a46:	4606      	mov	r6, r0
 8007a48:	460c      	mov	r4, r1
 8007a4a:	b112      	cbz	r2, 8007a52 <_printf_common+0x2a>
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	f8c9 3000 	str.w	r3, [r9]
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	0699      	lsls	r1, r3, #26
 8007a56:	bf42      	ittt	mi
 8007a58:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007a5c:	3302      	addmi	r3, #2
 8007a5e:	f8c9 3000 	strmi.w	r3, [r9]
 8007a62:	6825      	ldr	r5, [r4, #0]
 8007a64:	f015 0506 	ands.w	r5, r5, #6
 8007a68:	d107      	bne.n	8007a7a <_printf_common+0x52>
 8007a6a:	f104 0a19 	add.w	sl, r4, #25
 8007a6e:	68e3      	ldr	r3, [r4, #12]
 8007a70:	f8d9 2000 	ldr.w	r2, [r9]
 8007a74:	1a9b      	subs	r3, r3, r2
 8007a76:	42ab      	cmp	r3, r5
 8007a78:	dc28      	bgt.n	8007acc <_printf_common+0xa4>
 8007a7a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007a7e:	6822      	ldr	r2, [r4, #0]
 8007a80:	3300      	adds	r3, #0
 8007a82:	bf18      	it	ne
 8007a84:	2301      	movne	r3, #1
 8007a86:	0692      	lsls	r2, r2, #26
 8007a88:	d42d      	bmi.n	8007ae6 <_printf_common+0xbe>
 8007a8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a8e:	4639      	mov	r1, r7
 8007a90:	4630      	mov	r0, r6
 8007a92:	47c0      	blx	r8
 8007a94:	3001      	adds	r0, #1
 8007a96:	d020      	beq.n	8007ada <_printf_common+0xb2>
 8007a98:	6823      	ldr	r3, [r4, #0]
 8007a9a:	68e5      	ldr	r5, [r4, #12]
 8007a9c:	f8d9 2000 	ldr.w	r2, [r9]
 8007aa0:	f003 0306 	and.w	r3, r3, #6
 8007aa4:	2b04      	cmp	r3, #4
 8007aa6:	bf08      	it	eq
 8007aa8:	1aad      	subeq	r5, r5, r2
 8007aaa:	68a3      	ldr	r3, [r4, #8]
 8007aac:	6922      	ldr	r2, [r4, #16]
 8007aae:	bf0c      	ite	eq
 8007ab0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ab4:	2500      	movne	r5, #0
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	bfc4      	itt	gt
 8007aba:	1a9b      	subgt	r3, r3, r2
 8007abc:	18ed      	addgt	r5, r5, r3
 8007abe:	f04f 0900 	mov.w	r9, #0
 8007ac2:	341a      	adds	r4, #26
 8007ac4:	454d      	cmp	r5, r9
 8007ac6:	d11a      	bne.n	8007afe <_printf_common+0xd6>
 8007ac8:	2000      	movs	r0, #0
 8007aca:	e008      	b.n	8007ade <_printf_common+0xb6>
 8007acc:	2301      	movs	r3, #1
 8007ace:	4652      	mov	r2, sl
 8007ad0:	4639      	mov	r1, r7
 8007ad2:	4630      	mov	r0, r6
 8007ad4:	47c0      	blx	r8
 8007ad6:	3001      	adds	r0, #1
 8007ad8:	d103      	bne.n	8007ae2 <_printf_common+0xba>
 8007ada:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ae2:	3501      	adds	r5, #1
 8007ae4:	e7c3      	b.n	8007a6e <_printf_common+0x46>
 8007ae6:	18e1      	adds	r1, r4, r3
 8007ae8:	1c5a      	adds	r2, r3, #1
 8007aea:	2030      	movs	r0, #48	; 0x30
 8007aec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007af0:	4422      	add	r2, r4
 8007af2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007af6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007afa:	3302      	adds	r3, #2
 8007afc:	e7c5      	b.n	8007a8a <_printf_common+0x62>
 8007afe:	2301      	movs	r3, #1
 8007b00:	4622      	mov	r2, r4
 8007b02:	4639      	mov	r1, r7
 8007b04:	4630      	mov	r0, r6
 8007b06:	47c0      	blx	r8
 8007b08:	3001      	adds	r0, #1
 8007b0a:	d0e6      	beq.n	8007ada <_printf_common+0xb2>
 8007b0c:	f109 0901 	add.w	r9, r9, #1
 8007b10:	e7d8      	b.n	8007ac4 <_printf_common+0x9c>
	...

08007b14 <_printf_i>:
 8007b14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b18:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007b1c:	460c      	mov	r4, r1
 8007b1e:	7e09      	ldrb	r1, [r1, #24]
 8007b20:	b085      	sub	sp, #20
 8007b22:	296e      	cmp	r1, #110	; 0x6e
 8007b24:	4617      	mov	r7, r2
 8007b26:	4606      	mov	r6, r0
 8007b28:	4698      	mov	r8, r3
 8007b2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b2c:	f000 80b3 	beq.w	8007c96 <_printf_i+0x182>
 8007b30:	d822      	bhi.n	8007b78 <_printf_i+0x64>
 8007b32:	2963      	cmp	r1, #99	; 0x63
 8007b34:	d036      	beq.n	8007ba4 <_printf_i+0x90>
 8007b36:	d80a      	bhi.n	8007b4e <_printf_i+0x3a>
 8007b38:	2900      	cmp	r1, #0
 8007b3a:	f000 80b9 	beq.w	8007cb0 <_printf_i+0x19c>
 8007b3e:	2958      	cmp	r1, #88	; 0x58
 8007b40:	f000 8083 	beq.w	8007c4a <_printf_i+0x136>
 8007b44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b48:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007b4c:	e032      	b.n	8007bb4 <_printf_i+0xa0>
 8007b4e:	2964      	cmp	r1, #100	; 0x64
 8007b50:	d001      	beq.n	8007b56 <_printf_i+0x42>
 8007b52:	2969      	cmp	r1, #105	; 0x69
 8007b54:	d1f6      	bne.n	8007b44 <_printf_i+0x30>
 8007b56:	6820      	ldr	r0, [r4, #0]
 8007b58:	6813      	ldr	r3, [r2, #0]
 8007b5a:	0605      	lsls	r5, r0, #24
 8007b5c:	f103 0104 	add.w	r1, r3, #4
 8007b60:	d52a      	bpl.n	8007bb8 <_printf_i+0xa4>
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	6011      	str	r1, [r2, #0]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	da03      	bge.n	8007b72 <_printf_i+0x5e>
 8007b6a:	222d      	movs	r2, #45	; 0x2d
 8007b6c:	425b      	negs	r3, r3
 8007b6e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007b72:	486f      	ldr	r0, [pc, #444]	; (8007d30 <_printf_i+0x21c>)
 8007b74:	220a      	movs	r2, #10
 8007b76:	e039      	b.n	8007bec <_printf_i+0xd8>
 8007b78:	2973      	cmp	r1, #115	; 0x73
 8007b7a:	f000 809d 	beq.w	8007cb8 <_printf_i+0x1a4>
 8007b7e:	d808      	bhi.n	8007b92 <_printf_i+0x7e>
 8007b80:	296f      	cmp	r1, #111	; 0x6f
 8007b82:	d020      	beq.n	8007bc6 <_printf_i+0xb2>
 8007b84:	2970      	cmp	r1, #112	; 0x70
 8007b86:	d1dd      	bne.n	8007b44 <_printf_i+0x30>
 8007b88:	6823      	ldr	r3, [r4, #0]
 8007b8a:	f043 0320 	orr.w	r3, r3, #32
 8007b8e:	6023      	str	r3, [r4, #0]
 8007b90:	e003      	b.n	8007b9a <_printf_i+0x86>
 8007b92:	2975      	cmp	r1, #117	; 0x75
 8007b94:	d017      	beq.n	8007bc6 <_printf_i+0xb2>
 8007b96:	2978      	cmp	r1, #120	; 0x78
 8007b98:	d1d4      	bne.n	8007b44 <_printf_i+0x30>
 8007b9a:	2378      	movs	r3, #120	; 0x78
 8007b9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ba0:	4864      	ldr	r0, [pc, #400]	; (8007d34 <_printf_i+0x220>)
 8007ba2:	e055      	b.n	8007c50 <_printf_i+0x13c>
 8007ba4:	6813      	ldr	r3, [r2, #0]
 8007ba6:	1d19      	adds	r1, r3, #4
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	6011      	str	r1, [r2, #0]
 8007bac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e08c      	b.n	8007cd2 <_printf_i+0x1be>
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6011      	str	r1, [r2, #0]
 8007bbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007bc0:	bf18      	it	ne
 8007bc2:	b21b      	sxthne	r3, r3
 8007bc4:	e7cf      	b.n	8007b66 <_printf_i+0x52>
 8007bc6:	6813      	ldr	r3, [r2, #0]
 8007bc8:	6825      	ldr	r5, [r4, #0]
 8007bca:	1d18      	adds	r0, r3, #4
 8007bcc:	6010      	str	r0, [r2, #0]
 8007bce:	0628      	lsls	r0, r5, #24
 8007bd0:	d501      	bpl.n	8007bd6 <_printf_i+0xc2>
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	e002      	b.n	8007bdc <_printf_i+0xc8>
 8007bd6:	0668      	lsls	r0, r5, #25
 8007bd8:	d5fb      	bpl.n	8007bd2 <_printf_i+0xbe>
 8007bda:	881b      	ldrh	r3, [r3, #0]
 8007bdc:	4854      	ldr	r0, [pc, #336]	; (8007d30 <_printf_i+0x21c>)
 8007bde:	296f      	cmp	r1, #111	; 0x6f
 8007be0:	bf14      	ite	ne
 8007be2:	220a      	movne	r2, #10
 8007be4:	2208      	moveq	r2, #8
 8007be6:	2100      	movs	r1, #0
 8007be8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007bec:	6865      	ldr	r5, [r4, #4]
 8007bee:	60a5      	str	r5, [r4, #8]
 8007bf0:	2d00      	cmp	r5, #0
 8007bf2:	f2c0 8095 	blt.w	8007d20 <_printf_i+0x20c>
 8007bf6:	6821      	ldr	r1, [r4, #0]
 8007bf8:	f021 0104 	bic.w	r1, r1, #4
 8007bfc:	6021      	str	r1, [r4, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d13d      	bne.n	8007c7e <_printf_i+0x16a>
 8007c02:	2d00      	cmp	r5, #0
 8007c04:	f040 808e 	bne.w	8007d24 <_printf_i+0x210>
 8007c08:	4665      	mov	r5, ip
 8007c0a:	2a08      	cmp	r2, #8
 8007c0c:	d10b      	bne.n	8007c26 <_printf_i+0x112>
 8007c0e:	6823      	ldr	r3, [r4, #0]
 8007c10:	07db      	lsls	r3, r3, #31
 8007c12:	d508      	bpl.n	8007c26 <_printf_i+0x112>
 8007c14:	6923      	ldr	r3, [r4, #16]
 8007c16:	6862      	ldr	r2, [r4, #4]
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	bfde      	ittt	le
 8007c1c:	2330      	movle	r3, #48	; 0x30
 8007c1e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c22:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007c26:	ebac 0305 	sub.w	r3, ip, r5
 8007c2a:	6123      	str	r3, [r4, #16]
 8007c2c:	f8cd 8000 	str.w	r8, [sp]
 8007c30:	463b      	mov	r3, r7
 8007c32:	aa03      	add	r2, sp, #12
 8007c34:	4621      	mov	r1, r4
 8007c36:	4630      	mov	r0, r6
 8007c38:	f7ff fef6 	bl	8007a28 <_printf_common>
 8007c3c:	3001      	adds	r0, #1
 8007c3e:	d14d      	bne.n	8007cdc <_printf_i+0x1c8>
 8007c40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c44:	b005      	add	sp, #20
 8007c46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c4a:	4839      	ldr	r0, [pc, #228]	; (8007d30 <_printf_i+0x21c>)
 8007c4c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007c50:	6813      	ldr	r3, [r2, #0]
 8007c52:	6821      	ldr	r1, [r4, #0]
 8007c54:	1d1d      	adds	r5, r3, #4
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	6015      	str	r5, [r2, #0]
 8007c5a:	060a      	lsls	r2, r1, #24
 8007c5c:	d50b      	bpl.n	8007c76 <_printf_i+0x162>
 8007c5e:	07ca      	lsls	r2, r1, #31
 8007c60:	bf44      	itt	mi
 8007c62:	f041 0120 	orrmi.w	r1, r1, #32
 8007c66:	6021      	strmi	r1, [r4, #0]
 8007c68:	b91b      	cbnz	r3, 8007c72 <_printf_i+0x15e>
 8007c6a:	6822      	ldr	r2, [r4, #0]
 8007c6c:	f022 0220 	bic.w	r2, r2, #32
 8007c70:	6022      	str	r2, [r4, #0]
 8007c72:	2210      	movs	r2, #16
 8007c74:	e7b7      	b.n	8007be6 <_printf_i+0xd2>
 8007c76:	064d      	lsls	r5, r1, #25
 8007c78:	bf48      	it	mi
 8007c7a:	b29b      	uxthmi	r3, r3
 8007c7c:	e7ef      	b.n	8007c5e <_printf_i+0x14a>
 8007c7e:	4665      	mov	r5, ip
 8007c80:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c84:	fb02 3311 	mls	r3, r2, r1, r3
 8007c88:	5cc3      	ldrb	r3, [r0, r3]
 8007c8a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007c8e:	460b      	mov	r3, r1
 8007c90:	2900      	cmp	r1, #0
 8007c92:	d1f5      	bne.n	8007c80 <_printf_i+0x16c>
 8007c94:	e7b9      	b.n	8007c0a <_printf_i+0xf6>
 8007c96:	6813      	ldr	r3, [r2, #0]
 8007c98:	6825      	ldr	r5, [r4, #0]
 8007c9a:	6961      	ldr	r1, [r4, #20]
 8007c9c:	1d18      	adds	r0, r3, #4
 8007c9e:	6010      	str	r0, [r2, #0]
 8007ca0:	0628      	lsls	r0, r5, #24
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	d501      	bpl.n	8007caa <_printf_i+0x196>
 8007ca6:	6019      	str	r1, [r3, #0]
 8007ca8:	e002      	b.n	8007cb0 <_printf_i+0x19c>
 8007caa:	066a      	lsls	r2, r5, #25
 8007cac:	d5fb      	bpl.n	8007ca6 <_printf_i+0x192>
 8007cae:	8019      	strh	r1, [r3, #0]
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	6123      	str	r3, [r4, #16]
 8007cb4:	4665      	mov	r5, ip
 8007cb6:	e7b9      	b.n	8007c2c <_printf_i+0x118>
 8007cb8:	6813      	ldr	r3, [r2, #0]
 8007cba:	1d19      	adds	r1, r3, #4
 8007cbc:	6011      	str	r1, [r2, #0]
 8007cbe:	681d      	ldr	r5, [r3, #0]
 8007cc0:	6862      	ldr	r2, [r4, #4]
 8007cc2:	2100      	movs	r1, #0
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	f7f8 faab 	bl	8000220 <memchr>
 8007cca:	b108      	cbz	r0, 8007cd0 <_printf_i+0x1bc>
 8007ccc:	1b40      	subs	r0, r0, r5
 8007cce:	6060      	str	r0, [r4, #4]
 8007cd0:	6863      	ldr	r3, [r4, #4]
 8007cd2:	6123      	str	r3, [r4, #16]
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cda:	e7a7      	b.n	8007c2c <_printf_i+0x118>
 8007cdc:	6923      	ldr	r3, [r4, #16]
 8007cde:	462a      	mov	r2, r5
 8007ce0:	4639      	mov	r1, r7
 8007ce2:	4630      	mov	r0, r6
 8007ce4:	47c0      	blx	r8
 8007ce6:	3001      	adds	r0, #1
 8007ce8:	d0aa      	beq.n	8007c40 <_printf_i+0x12c>
 8007cea:	6823      	ldr	r3, [r4, #0]
 8007cec:	079b      	lsls	r3, r3, #30
 8007cee:	d413      	bmi.n	8007d18 <_printf_i+0x204>
 8007cf0:	68e0      	ldr	r0, [r4, #12]
 8007cf2:	9b03      	ldr	r3, [sp, #12]
 8007cf4:	4298      	cmp	r0, r3
 8007cf6:	bfb8      	it	lt
 8007cf8:	4618      	movlt	r0, r3
 8007cfa:	e7a3      	b.n	8007c44 <_printf_i+0x130>
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	464a      	mov	r2, r9
 8007d00:	4639      	mov	r1, r7
 8007d02:	4630      	mov	r0, r6
 8007d04:	47c0      	blx	r8
 8007d06:	3001      	adds	r0, #1
 8007d08:	d09a      	beq.n	8007c40 <_printf_i+0x12c>
 8007d0a:	3501      	adds	r5, #1
 8007d0c:	68e3      	ldr	r3, [r4, #12]
 8007d0e:	9a03      	ldr	r2, [sp, #12]
 8007d10:	1a9b      	subs	r3, r3, r2
 8007d12:	42ab      	cmp	r3, r5
 8007d14:	dcf2      	bgt.n	8007cfc <_printf_i+0x1e8>
 8007d16:	e7eb      	b.n	8007cf0 <_printf_i+0x1dc>
 8007d18:	2500      	movs	r5, #0
 8007d1a:	f104 0919 	add.w	r9, r4, #25
 8007d1e:	e7f5      	b.n	8007d0c <_printf_i+0x1f8>
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1ac      	bne.n	8007c7e <_printf_i+0x16a>
 8007d24:	7803      	ldrb	r3, [r0, #0]
 8007d26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d2e:	e76c      	b.n	8007c0a <_printf_i+0xf6>
 8007d30:	0800dbc2 	.word	0x0800dbc2
 8007d34:	0800dbd3 	.word	0x0800dbd3

08007d38 <_scanf_float>:
 8007d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d3c:	469a      	mov	sl, r3
 8007d3e:	688b      	ldr	r3, [r1, #8]
 8007d40:	4616      	mov	r6, r2
 8007d42:	1e5a      	subs	r2, r3, #1
 8007d44:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007d48:	b087      	sub	sp, #28
 8007d4a:	bf83      	ittte	hi
 8007d4c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8007d50:	189b      	addhi	r3, r3, r2
 8007d52:	9301      	strhi	r3, [sp, #4]
 8007d54:	2300      	movls	r3, #0
 8007d56:	bf86      	itte	hi
 8007d58:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007d5c:	608b      	strhi	r3, [r1, #8]
 8007d5e:	9301      	strls	r3, [sp, #4]
 8007d60:	680b      	ldr	r3, [r1, #0]
 8007d62:	4688      	mov	r8, r1
 8007d64:	f04f 0b00 	mov.w	fp, #0
 8007d68:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007d6c:	f848 3b1c 	str.w	r3, [r8], #28
 8007d70:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8007d74:	4607      	mov	r7, r0
 8007d76:	460c      	mov	r4, r1
 8007d78:	4645      	mov	r5, r8
 8007d7a:	465a      	mov	r2, fp
 8007d7c:	46d9      	mov	r9, fp
 8007d7e:	f8cd b008 	str.w	fp, [sp, #8]
 8007d82:	68a1      	ldr	r1, [r4, #8]
 8007d84:	b181      	cbz	r1, 8007da8 <_scanf_float+0x70>
 8007d86:	6833      	ldr	r3, [r6, #0]
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	2b49      	cmp	r3, #73	; 0x49
 8007d8c:	d071      	beq.n	8007e72 <_scanf_float+0x13a>
 8007d8e:	d84d      	bhi.n	8007e2c <_scanf_float+0xf4>
 8007d90:	2b39      	cmp	r3, #57	; 0x39
 8007d92:	d840      	bhi.n	8007e16 <_scanf_float+0xde>
 8007d94:	2b31      	cmp	r3, #49	; 0x31
 8007d96:	f080 8088 	bcs.w	8007eaa <_scanf_float+0x172>
 8007d9a:	2b2d      	cmp	r3, #45	; 0x2d
 8007d9c:	f000 8090 	beq.w	8007ec0 <_scanf_float+0x188>
 8007da0:	d815      	bhi.n	8007dce <_scanf_float+0x96>
 8007da2:	2b2b      	cmp	r3, #43	; 0x2b
 8007da4:	f000 808c 	beq.w	8007ec0 <_scanf_float+0x188>
 8007da8:	f1b9 0f00 	cmp.w	r9, #0
 8007dac:	d003      	beq.n	8007db6 <_scanf_float+0x7e>
 8007dae:	6823      	ldr	r3, [r4, #0]
 8007db0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	3a01      	subs	r2, #1
 8007db8:	2a01      	cmp	r2, #1
 8007dba:	f200 80ea 	bhi.w	8007f92 <_scanf_float+0x25a>
 8007dbe:	4545      	cmp	r5, r8
 8007dc0:	f200 80dc 	bhi.w	8007f7c <_scanf_float+0x244>
 8007dc4:	2601      	movs	r6, #1
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	b007      	add	sp, #28
 8007dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dce:	2b2e      	cmp	r3, #46	; 0x2e
 8007dd0:	f000 809f 	beq.w	8007f12 <_scanf_float+0x1da>
 8007dd4:	2b30      	cmp	r3, #48	; 0x30
 8007dd6:	d1e7      	bne.n	8007da8 <_scanf_float+0x70>
 8007dd8:	6820      	ldr	r0, [r4, #0]
 8007dda:	f410 7f80 	tst.w	r0, #256	; 0x100
 8007dde:	d064      	beq.n	8007eaa <_scanf_float+0x172>
 8007de0:	9b01      	ldr	r3, [sp, #4]
 8007de2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8007de6:	6020      	str	r0, [r4, #0]
 8007de8:	f109 0901 	add.w	r9, r9, #1
 8007dec:	b11b      	cbz	r3, 8007df6 <_scanf_float+0xbe>
 8007dee:	3b01      	subs	r3, #1
 8007df0:	3101      	adds	r1, #1
 8007df2:	9301      	str	r3, [sp, #4]
 8007df4:	60a1      	str	r1, [r4, #8]
 8007df6:	68a3      	ldr	r3, [r4, #8]
 8007df8:	3b01      	subs	r3, #1
 8007dfa:	60a3      	str	r3, [r4, #8]
 8007dfc:	6923      	ldr	r3, [r4, #16]
 8007dfe:	3301      	adds	r3, #1
 8007e00:	6123      	str	r3, [r4, #16]
 8007e02:	6873      	ldr	r3, [r6, #4]
 8007e04:	3b01      	subs	r3, #1
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	6073      	str	r3, [r6, #4]
 8007e0a:	f340 80ac 	ble.w	8007f66 <_scanf_float+0x22e>
 8007e0e:	6833      	ldr	r3, [r6, #0]
 8007e10:	3301      	adds	r3, #1
 8007e12:	6033      	str	r3, [r6, #0]
 8007e14:	e7b5      	b.n	8007d82 <_scanf_float+0x4a>
 8007e16:	2b45      	cmp	r3, #69	; 0x45
 8007e18:	f000 8085 	beq.w	8007f26 <_scanf_float+0x1ee>
 8007e1c:	2b46      	cmp	r3, #70	; 0x46
 8007e1e:	d06a      	beq.n	8007ef6 <_scanf_float+0x1be>
 8007e20:	2b41      	cmp	r3, #65	; 0x41
 8007e22:	d1c1      	bne.n	8007da8 <_scanf_float+0x70>
 8007e24:	2a01      	cmp	r2, #1
 8007e26:	d1bf      	bne.n	8007da8 <_scanf_float+0x70>
 8007e28:	2202      	movs	r2, #2
 8007e2a:	e046      	b.n	8007eba <_scanf_float+0x182>
 8007e2c:	2b65      	cmp	r3, #101	; 0x65
 8007e2e:	d07a      	beq.n	8007f26 <_scanf_float+0x1ee>
 8007e30:	d818      	bhi.n	8007e64 <_scanf_float+0x12c>
 8007e32:	2b54      	cmp	r3, #84	; 0x54
 8007e34:	d066      	beq.n	8007f04 <_scanf_float+0x1cc>
 8007e36:	d811      	bhi.n	8007e5c <_scanf_float+0x124>
 8007e38:	2b4e      	cmp	r3, #78	; 0x4e
 8007e3a:	d1b5      	bne.n	8007da8 <_scanf_float+0x70>
 8007e3c:	2a00      	cmp	r2, #0
 8007e3e:	d146      	bne.n	8007ece <_scanf_float+0x196>
 8007e40:	f1b9 0f00 	cmp.w	r9, #0
 8007e44:	d145      	bne.n	8007ed2 <_scanf_float+0x19a>
 8007e46:	6821      	ldr	r1, [r4, #0]
 8007e48:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8007e4c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8007e50:	d13f      	bne.n	8007ed2 <_scanf_float+0x19a>
 8007e52:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007e56:	6021      	str	r1, [r4, #0]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	e02e      	b.n	8007eba <_scanf_float+0x182>
 8007e5c:	2b59      	cmp	r3, #89	; 0x59
 8007e5e:	d01e      	beq.n	8007e9e <_scanf_float+0x166>
 8007e60:	2b61      	cmp	r3, #97	; 0x61
 8007e62:	e7de      	b.n	8007e22 <_scanf_float+0xea>
 8007e64:	2b6e      	cmp	r3, #110	; 0x6e
 8007e66:	d0e9      	beq.n	8007e3c <_scanf_float+0x104>
 8007e68:	d815      	bhi.n	8007e96 <_scanf_float+0x15e>
 8007e6a:	2b66      	cmp	r3, #102	; 0x66
 8007e6c:	d043      	beq.n	8007ef6 <_scanf_float+0x1be>
 8007e6e:	2b69      	cmp	r3, #105	; 0x69
 8007e70:	d19a      	bne.n	8007da8 <_scanf_float+0x70>
 8007e72:	f1bb 0f00 	cmp.w	fp, #0
 8007e76:	d138      	bne.n	8007eea <_scanf_float+0x1b2>
 8007e78:	f1b9 0f00 	cmp.w	r9, #0
 8007e7c:	d197      	bne.n	8007dae <_scanf_float+0x76>
 8007e7e:	6821      	ldr	r1, [r4, #0]
 8007e80:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8007e84:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8007e88:	d195      	bne.n	8007db6 <_scanf_float+0x7e>
 8007e8a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007e8e:	6021      	str	r1, [r4, #0]
 8007e90:	f04f 0b01 	mov.w	fp, #1
 8007e94:	e011      	b.n	8007eba <_scanf_float+0x182>
 8007e96:	2b74      	cmp	r3, #116	; 0x74
 8007e98:	d034      	beq.n	8007f04 <_scanf_float+0x1cc>
 8007e9a:	2b79      	cmp	r3, #121	; 0x79
 8007e9c:	d184      	bne.n	8007da8 <_scanf_float+0x70>
 8007e9e:	f1bb 0f07 	cmp.w	fp, #7
 8007ea2:	d181      	bne.n	8007da8 <_scanf_float+0x70>
 8007ea4:	f04f 0b08 	mov.w	fp, #8
 8007ea8:	e007      	b.n	8007eba <_scanf_float+0x182>
 8007eaa:	eb12 0f0b 	cmn.w	r2, fp
 8007eae:	f47f af7b 	bne.w	8007da8 <_scanf_float+0x70>
 8007eb2:	6821      	ldr	r1, [r4, #0]
 8007eb4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8007eb8:	6021      	str	r1, [r4, #0]
 8007eba:	702b      	strb	r3, [r5, #0]
 8007ebc:	3501      	adds	r5, #1
 8007ebe:	e79a      	b.n	8007df6 <_scanf_float+0xbe>
 8007ec0:	6821      	ldr	r1, [r4, #0]
 8007ec2:	0608      	lsls	r0, r1, #24
 8007ec4:	f57f af70 	bpl.w	8007da8 <_scanf_float+0x70>
 8007ec8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007ecc:	e7f4      	b.n	8007eb8 <_scanf_float+0x180>
 8007ece:	2a02      	cmp	r2, #2
 8007ed0:	d047      	beq.n	8007f62 <_scanf_float+0x22a>
 8007ed2:	f1bb 0f01 	cmp.w	fp, #1
 8007ed6:	d003      	beq.n	8007ee0 <_scanf_float+0x1a8>
 8007ed8:	f1bb 0f04 	cmp.w	fp, #4
 8007edc:	f47f af64 	bne.w	8007da8 <_scanf_float+0x70>
 8007ee0:	f10b 0b01 	add.w	fp, fp, #1
 8007ee4:	fa5f fb8b 	uxtb.w	fp, fp
 8007ee8:	e7e7      	b.n	8007eba <_scanf_float+0x182>
 8007eea:	f1bb 0f03 	cmp.w	fp, #3
 8007eee:	d0f7      	beq.n	8007ee0 <_scanf_float+0x1a8>
 8007ef0:	f1bb 0f05 	cmp.w	fp, #5
 8007ef4:	e7f2      	b.n	8007edc <_scanf_float+0x1a4>
 8007ef6:	f1bb 0f02 	cmp.w	fp, #2
 8007efa:	f47f af55 	bne.w	8007da8 <_scanf_float+0x70>
 8007efe:	f04f 0b03 	mov.w	fp, #3
 8007f02:	e7da      	b.n	8007eba <_scanf_float+0x182>
 8007f04:	f1bb 0f06 	cmp.w	fp, #6
 8007f08:	f47f af4e 	bne.w	8007da8 <_scanf_float+0x70>
 8007f0c:	f04f 0b07 	mov.w	fp, #7
 8007f10:	e7d3      	b.n	8007eba <_scanf_float+0x182>
 8007f12:	6821      	ldr	r1, [r4, #0]
 8007f14:	0588      	lsls	r0, r1, #22
 8007f16:	f57f af47 	bpl.w	8007da8 <_scanf_float+0x70>
 8007f1a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8007f1e:	6021      	str	r1, [r4, #0]
 8007f20:	f8cd 9008 	str.w	r9, [sp, #8]
 8007f24:	e7c9      	b.n	8007eba <_scanf_float+0x182>
 8007f26:	6821      	ldr	r1, [r4, #0]
 8007f28:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8007f2c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8007f30:	d006      	beq.n	8007f40 <_scanf_float+0x208>
 8007f32:	0548      	lsls	r0, r1, #21
 8007f34:	f57f af38 	bpl.w	8007da8 <_scanf_float+0x70>
 8007f38:	f1b9 0f00 	cmp.w	r9, #0
 8007f3c:	f43f af3b 	beq.w	8007db6 <_scanf_float+0x7e>
 8007f40:	0588      	lsls	r0, r1, #22
 8007f42:	bf58      	it	pl
 8007f44:	9802      	ldrpl	r0, [sp, #8]
 8007f46:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007f4a:	bf58      	it	pl
 8007f4c:	eba9 0000 	subpl.w	r0, r9, r0
 8007f50:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8007f54:	bf58      	it	pl
 8007f56:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8007f5a:	6021      	str	r1, [r4, #0]
 8007f5c:	f04f 0900 	mov.w	r9, #0
 8007f60:	e7ab      	b.n	8007eba <_scanf_float+0x182>
 8007f62:	2203      	movs	r2, #3
 8007f64:	e7a9      	b.n	8007eba <_scanf_float+0x182>
 8007f66:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007f6a:	9205      	str	r2, [sp, #20]
 8007f6c:	4631      	mov	r1, r6
 8007f6e:	4638      	mov	r0, r7
 8007f70:	4798      	blx	r3
 8007f72:	9a05      	ldr	r2, [sp, #20]
 8007f74:	2800      	cmp	r0, #0
 8007f76:	f43f af04 	beq.w	8007d82 <_scanf_float+0x4a>
 8007f7a:	e715      	b.n	8007da8 <_scanf_float+0x70>
 8007f7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f80:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007f84:	4632      	mov	r2, r6
 8007f86:	4638      	mov	r0, r7
 8007f88:	4798      	blx	r3
 8007f8a:	6923      	ldr	r3, [r4, #16]
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	6123      	str	r3, [r4, #16]
 8007f90:	e715      	b.n	8007dbe <_scanf_float+0x86>
 8007f92:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8007f96:	2b06      	cmp	r3, #6
 8007f98:	d80a      	bhi.n	8007fb0 <_scanf_float+0x278>
 8007f9a:	f1bb 0f02 	cmp.w	fp, #2
 8007f9e:	d968      	bls.n	8008072 <_scanf_float+0x33a>
 8007fa0:	f1ab 0b03 	sub.w	fp, fp, #3
 8007fa4:	fa5f fb8b 	uxtb.w	fp, fp
 8007fa8:	eba5 0b0b 	sub.w	fp, r5, fp
 8007fac:	455d      	cmp	r5, fp
 8007fae:	d14b      	bne.n	8008048 <_scanf_float+0x310>
 8007fb0:	6823      	ldr	r3, [r4, #0]
 8007fb2:	05da      	lsls	r2, r3, #23
 8007fb4:	d51f      	bpl.n	8007ff6 <_scanf_float+0x2be>
 8007fb6:	055b      	lsls	r3, r3, #21
 8007fb8:	d468      	bmi.n	800808c <_scanf_float+0x354>
 8007fba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007fbe:	6923      	ldr	r3, [r4, #16]
 8007fc0:	2965      	cmp	r1, #101	; 0x65
 8007fc2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8007fc6:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8007fca:	6123      	str	r3, [r4, #16]
 8007fcc:	d00d      	beq.n	8007fea <_scanf_float+0x2b2>
 8007fce:	2945      	cmp	r1, #69	; 0x45
 8007fd0:	d00b      	beq.n	8007fea <_scanf_float+0x2b2>
 8007fd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fd6:	4632      	mov	r2, r6
 8007fd8:	4638      	mov	r0, r7
 8007fda:	4798      	blx	r3
 8007fdc:	6923      	ldr	r3, [r4, #16]
 8007fde:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	f1a5 0b02 	sub.w	fp, r5, #2
 8007fe8:	6123      	str	r3, [r4, #16]
 8007fea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fee:	4632      	mov	r2, r6
 8007ff0:	4638      	mov	r0, r7
 8007ff2:	4798      	blx	r3
 8007ff4:	465d      	mov	r5, fp
 8007ff6:	6826      	ldr	r6, [r4, #0]
 8007ff8:	f016 0610 	ands.w	r6, r6, #16
 8007ffc:	d17a      	bne.n	80080f4 <_scanf_float+0x3bc>
 8007ffe:	702e      	strb	r6, [r5, #0]
 8008000:	6823      	ldr	r3, [r4, #0]
 8008002:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800800a:	d142      	bne.n	8008092 <_scanf_float+0x35a>
 800800c:	9b02      	ldr	r3, [sp, #8]
 800800e:	eba9 0303 	sub.w	r3, r9, r3
 8008012:	425a      	negs	r2, r3
 8008014:	2b00      	cmp	r3, #0
 8008016:	d149      	bne.n	80080ac <_scanf_float+0x374>
 8008018:	2200      	movs	r2, #0
 800801a:	4641      	mov	r1, r8
 800801c:	4638      	mov	r0, r7
 800801e:	f000 fed7 	bl	8008dd0 <_strtod_r>
 8008022:	6825      	ldr	r5, [r4, #0]
 8008024:	f8da 3000 	ldr.w	r3, [sl]
 8008028:	f015 0f02 	tst.w	r5, #2
 800802c:	f103 0204 	add.w	r2, r3, #4
 8008030:	ec59 8b10 	vmov	r8, r9, d0
 8008034:	f8ca 2000 	str.w	r2, [sl]
 8008038:	d043      	beq.n	80080c2 <_scanf_float+0x38a>
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	e9c3 8900 	strd	r8, r9, [r3]
 8008040:	68e3      	ldr	r3, [r4, #12]
 8008042:	3301      	adds	r3, #1
 8008044:	60e3      	str	r3, [r4, #12]
 8008046:	e6be      	b.n	8007dc6 <_scanf_float+0x8e>
 8008048:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800804c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008050:	4632      	mov	r2, r6
 8008052:	4638      	mov	r0, r7
 8008054:	4798      	blx	r3
 8008056:	6923      	ldr	r3, [r4, #16]
 8008058:	3b01      	subs	r3, #1
 800805a:	6123      	str	r3, [r4, #16]
 800805c:	e7a6      	b.n	8007fac <_scanf_float+0x274>
 800805e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008062:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008066:	4632      	mov	r2, r6
 8008068:	4638      	mov	r0, r7
 800806a:	4798      	blx	r3
 800806c:	6923      	ldr	r3, [r4, #16]
 800806e:	3b01      	subs	r3, #1
 8008070:	6123      	str	r3, [r4, #16]
 8008072:	4545      	cmp	r5, r8
 8008074:	d8f3      	bhi.n	800805e <_scanf_float+0x326>
 8008076:	e6a5      	b.n	8007dc4 <_scanf_float+0x8c>
 8008078:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800807c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008080:	4632      	mov	r2, r6
 8008082:	4638      	mov	r0, r7
 8008084:	4798      	blx	r3
 8008086:	6923      	ldr	r3, [r4, #16]
 8008088:	3b01      	subs	r3, #1
 800808a:	6123      	str	r3, [r4, #16]
 800808c:	4545      	cmp	r5, r8
 800808e:	d8f3      	bhi.n	8008078 <_scanf_float+0x340>
 8008090:	e698      	b.n	8007dc4 <_scanf_float+0x8c>
 8008092:	9b03      	ldr	r3, [sp, #12]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d0bf      	beq.n	8008018 <_scanf_float+0x2e0>
 8008098:	9904      	ldr	r1, [sp, #16]
 800809a:	230a      	movs	r3, #10
 800809c:	4632      	mov	r2, r6
 800809e:	3101      	adds	r1, #1
 80080a0:	4638      	mov	r0, r7
 80080a2:	f000 ff21 	bl	8008ee8 <_strtol_r>
 80080a6:	9b03      	ldr	r3, [sp, #12]
 80080a8:	9d04      	ldr	r5, [sp, #16]
 80080aa:	1ac2      	subs	r2, r0, r3
 80080ac:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80080b0:	429d      	cmp	r5, r3
 80080b2:	bf28      	it	cs
 80080b4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80080b8:	490f      	ldr	r1, [pc, #60]	; (80080f8 <_scanf_float+0x3c0>)
 80080ba:	4628      	mov	r0, r5
 80080bc:	f000 f858 	bl	8008170 <siprintf>
 80080c0:	e7aa      	b.n	8008018 <_scanf_float+0x2e0>
 80080c2:	f015 0504 	ands.w	r5, r5, #4
 80080c6:	d1b8      	bne.n	800803a <_scanf_float+0x302>
 80080c8:	681f      	ldr	r7, [r3, #0]
 80080ca:	ee10 2a10 	vmov	r2, s0
 80080ce:	464b      	mov	r3, r9
 80080d0:	ee10 0a10 	vmov	r0, s0
 80080d4:	4649      	mov	r1, r9
 80080d6:	f7f8 fd49 	bl	8000b6c <__aeabi_dcmpun>
 80080da:	b128      	cbz	r0, 80080e8 <_scanf_float+0x3b0>
 80080dc:	4628      	mov	r0, r5
 80080de:	f000 f80d 	bl	80080fc <nanf>
 80080e2:	ed87 0a00 	vstr	s0, [r7]
 80080e6:	e7ab      	b.n	8008040 <_scanf_float+0x308>
 80080e8:	4640      	mov	r0, r8
 80080ea:	4649      	mov	r1, r9
 80080ec:	f7f8 fd9c 	bl	8000c28 <__aeabi_d2f>
 80080f0:	6038      	str	r0, [r7, #0]
 80080f2:	e7a5      	b.n	8008040 <_scanf_float+0x308>
 80080f4:	2600      	movs	r6, #0
 80080f6:	e666      	b.n	8007dc6 <_scanf_float+0x8e>
 80080f8:	0800dbe4 	.word	0x0800dbe4

080080fc <nanf>:
 80080fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008104 <nanf+0x8>
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	7fc00000 	.word	0x7fc00000

08008108 <sniprintf>:
 8008108:	b40c      	push	{r2, r3}
 800810a:	b530      	push	{r4, r5, lr}
 800810c:	4b17      	ldr	r3, [pc, #92]	; (800816c <sniprintf+0x64>)
 800810e:	1e0c      	subs	r4, r1, #0
 8008110:	b09d      	sub	sp, #116	; 0x74
 8008112:	681d      	ldr	r5, [r3, #0]
 8008114:	da08      	bge.n	8008128 <sniprintf+0x20>
 8008116:	238b      	movs	r3, #139	; 0x8b
 8008118:	602b      	str	r3, [r5, #0]
 800811a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800811e:	b01d      	add	sp, #116	; 0x74
 8008120:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008124:	b002      	add	sp, #8
 8008126:	4770      	bx	lr
 8008128:	f44f 7302 	mov.w	r3, #520	; 0x208
 800812c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008130:	bf14      	ite	ne
 8008132:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8008136:	4623      	moveq	r3, r4
 8008138:	9304      	str	r3, [sp, #16]
 800813a:	9307      	str	r3, [sp, #28]
 800813c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008140:	9002      	str	r0, [sp, #8]
 8008142:	9006      	str	r0, [sp, #24]
 8008144:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008148:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800814a:	ab21      	add	r3, sp, #132	; 0x84
 800814c:	a902      	add	r1, sp, #8
 800814e:	4628      	mov	r0, r5
 8008150:	9301      	str	r3, [sp, #4]
 8008152:	f002 fd85 	bl	800ac60 <_svfiprintf_r>
 8008156:	1c43      	adds	r3, r0, #1
 8008158:	bfbc      	itt	lt
 800815a:	238b      	movlt	r3, #139	; 0x8b
 800815c:	602b      	strlt	r3, [r5, #0]
 800815e:	2c00      	cmp	r4, #0
 8008160:	d0dd      	beq.n	800811e <sniprintf+0x16>
 8008162:	9b02      	ldr	r3, [sp, #8]
 8008164:	2200      	movs	r2, #0
 8008166:	701a      	strb	r2, [r3, #0]
 8008168:	e7d9      	b.n	800811e <sniprintf+0x16>
 800816a:	bf00      	nop
 800816c:	20000058 	.word	0x20000058

08008170 <siprintf>:
 8008170:	b40e      	push	{r1, r2, r3}
 8008172:	b500      	push	{lr}
 8008174:	b09c      	sub	sp, #112	; 0x70
 8008176:	ab1d      	add	r3, sp, #116	; 0x74
 8008178:	9002      	str	r0, [sp, #8]
 800817a:	9006      	str	r0, [sp, #24]
 800817c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008180:	4809      	ldr	r0, [pc, #36]	; (80081a8 <siprintf+0x38>)
 8008182:	9107      	str	r1, [sp, #28]
 8008184:	9104      	str	r1, [sp, #16]
 8008186:	4909      	ldr	r1, [pc, #36]	; (80081ac <siprintf+0x3c>)
 8008188:	f853 2b04 	ldr.w	r2, [r3], #4
 800818c:	9105      	str	r1, [sp, #20]
 800818e:	6800      	ldr	r0, [r0, #0]
 8008190:	9301      	str	r3, [sp, #4]
 8008192:	a902      	add	r1, sp, #8
 8008194:	f002 fd64 	bl	800ac60 <_svfiprintf_r>
 8008198:	9b02      	ldr	r3, [sp, #8]
 800819a:	2200      	movs	r2, #0
 800819c:	701a      	strb	r2, [r3, #0]
 800819e:	b01c      	add	sp, #112	; 0x70
 80081a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80081a4:	b003      	add	sp, #12
 80081a6:	4770      	bx	lr
 80081a8:	20000058 	.word	0x20000058
 80081ac:	ffff0208 	.word	0xffff0208

080081b0 <sulp>:
 80081b0:	b570      	push	{r4, r5, r6, lr}
 80081b2:	4604      	mov	r4, r0
 80081b4:	460d      	mov	r5, r1
 80081b6:	ec45 4b10 	vmov	d0, r4, r5
 80081ba:	4616      	mov	r6, r2
 80081bc:	f002 fb0c 	bl	800a7d8 <__ulp>
 80081c0:	ec51 0b10 	vmov	r0, r1, d0
 80081c4:	b17e      	cbz	r6, 80081e6 <sulp+0x36>
 80081c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80081ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	dd09      	ble.n	80081e6 <sulp+0x36>
 80081d2:	051b      	lsls	r3, r3, #20
 80081d4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80081d8:	2400      	movs	r4, #0
 80081da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80081de:	4622      	mov	r2, r4
 80081e0:	462b      	mov	r3, r5
 80081e2:	f7f8 fa29 	bl	8000638 <__aeabi_dmul>
 80081e6:	bd70      	pop	{r4, r5, r6, pc}

080081e8 <_strtod_l>:
 80081e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	461f      	mov	r7, r3
 80081ee:	b0a1      	sub	sp, #132	; 0x84
 80081f0:	2300      	movs	r3, #0
 80081f2:	4681      	mov	r9, r0
 80081f4:	4638      	mov	r0, r7
 80081f6:	460e      	mov	r6, r1
 80081f8:	9217      	str	r2, [sp, #92]	; 0x5c
 80081fa:	931c      	str	r3, [sp, #112]	; 0x70
 80081fc:	f001 fff5 	bl	800a1ea <__localeconv_l>
 8008200:	4680      	mov	r8, r0
 8008202:	6800      	ldr	r0, [r0, #0]
 8008204:	f7f8 f804 	bl	8000210 <strlen>
 8008208:	f04f 0a00 	mov.w	sl, #0
 800820c:	4604      	mov	r4, r0
 800820e:	f04f 0b00 	mov.w	fp, #0
 8008212:	961b      	str	r6, [sp, #108]	; 0x6c
 8008214:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008216:	781a      	ldrb	r2, [r3, #0]
 8008218:	2a0d      	cmp	r2, #13
 800821a:	d832      	bhi.n	8008282 <_strtod_l+0x9a>
 800821c:	2a09      	cmp	r2, #9
 800821e:	d236      	bcs.n	800828e <_strtod_l+0xa6>
 8008220:	2a00      	cmp	r2, #0
 8008222:	d03e      	beq.n	80082a2 <_strtod_l+0xba>
 8008224:	2300      	movs	r3, #0
 8008226:	930d      	str	r3, [sp, #52]	; 0x34
 8008228:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800822a:	782b      	ldrb	r3, [r5, #0]
 800822c:	2b30      	cmp	r3, #48	; 0x30
 800822e:	f040 80ac 	bne.w	800838a <_strtod_l+0x1a2>
 8008232:	786b      	ldrb	r3, [r5, #1]
 8008234:	2b58      	cmp	r3, #88	; 0x58
 8008236:	d001      	beq.n	800823c <_strtod_l+0x54>
 8008238:	2b78      	cmp	r3, #120	; 0x78
 800823a:	d167      	bne.n	800830c <_strtod_l+0x124>
 800823c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800823e:	9301      	str	r3, [sp, #4]
 8008240:	ab1c      	add	r3, sp, #112	; 0x70
 8008242:	9300      	str	r3, [sp, #0]
 8008244:	9702      	str	r7, [sp, #8]
 8008246:	ab1d      	add	r3, sp, #116	; 0x74
 8008248:	4a88      	ldr	r2, [pc, #544]	; (800846c <_strtod_l+0x284>)
 800824a:	a91b      	add	r1, sp, #108	; 0x6c
 800824c:	4648      	mov	r0, r9
 800824e:	f001 fcf2 	bl	8009c36 <__gethex>
 8008252:	f010 0407 	ands.w	r4, r0, #7
 8008256:	4606      	mov	r6, r0
 8008258:	d005      	beq.n	8008266 <_strtod_l+0x7e>
 800825a:	2c06      	cmp	r4, #6
 800825c:	d12b      	bne.n	80082b6 <_strtod_l+0xce>
 800825e:	3501      	adds	r5, #1
 8008260:	2300      	movs	r3, #0
 8008262:	951b      	str	r5, [sp, #108]	; 0x6c
 8008264:	930d      	str	r3, [sp, #52]	; 0x34
 8008266:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008268:	2b00      	cmp	r3, #0
 800826a:	f040 859a 	bne.w	8008da2 <_strtod_l+0xbba>
 800826e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008270:	b1e3      	cbz	r3, 80082ac <_strtod_l+0xc4>
 8008272:	4652      	mov	r2, sl
 8008274:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008278:	ec43 2b10 	vmov	d0, r2, r3
 800827c:	b021      	add	sp, #132	; 0x84
 800827e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008282:	2a2b      	cmp	r2, #43	; 0x2b
 8008284:	d015      	beq.n	80082b2 <_strtod_l+0xca>
 8008286:	2a2d      	cmp	r2, #45	; 0x2d
 8008288:	d004      	beq.n	8008294 <_strtod_l+0xac>
 800828a:	2a20      	cmp	r2, #32
 800828c:	d1ca      	bne.n	8008224 <_strtod_l+0x3c>
 800828e:	3301      	adds	r3, #1
 8008290:	931b      	str	r3, [sp, #108]	; 0x6c
 8008292:	e7bf      	b.n	8008214 <_strtod_l+0x2c>
 8008294:	2201      	movs	r2, #1
 8008296:	920d      	str	r2, [sp, #52]	; 0x34
 8008298:	1c5a      	adds	r2, r3, #1
 800829a:	921b      	str	r2, [sp, #108]	; 0x6c
 800829c:	785b      	ldrb	r3, [r3, #1]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d1c2      	bne.n	8008228 <_strtod_l+0x40>
 80082a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80082a4:	961b      	str	r6, [sp, #108]	; 0x6c
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	f040 8579 	bne.w	8008d9e <_strtod_l+0xbb6>
 80082ac:	4652      	mov	r2, sl
 80082ae:	465b      	mov	r3, fp
 80082b0:	e7e2      	b.n	8008278 <_strtod_l+0x90>
 80082b2:	2200      	movs	r2, #0
 80082b4:	e7ef      	b.n	8008296 <_strtod_l+0xae>
 80082b6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80082b8:	b13a      	cbz	r2, 80082ca <_strtod_l+0xe2>
 80082ba:	2135      	movs	r1, #53	; 0x35
 80082bc:	a81e      	add	r0, sp, #120	; 0x78
 80082be:	f002 fb83 	bl	800a9c8 <__copybits>
 80082c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80082c4:	4648      	mov	r0, r9
 80082c6:	f001 ffef 	bl	800a2a8 <_Bfree>
 80082ca:	3c01      	subs	r4, #1
 80082cc:	2c04      	cmp	r4, #4
 80082ce:	d806      	bhi.n	80082de <_strtod_l+0xf6>
 80082d0:	e8df f004 	tbb	[pc, r4]
 80082d4:	1714030a 	.word	0x1714030a
 80082d8:	0a          	.byte	0x0a
 80082d9:	00          	.byte	0x00
 80082da:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80082de:	0730      	lsls	r0, r6, #28
 80082e0:	d5c1      	bpl.n	8008266 <_strtod_l+0x7e>
 80082e2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80082e6:	e7be      	b.n	8008266 <_strtod_l+0x7e>
 80082e8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80082ec:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80082ee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80082f2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80082f6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80082fa:	e7f0      	b.n	80082de <_strtod_l+0xf6>
 80082fc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8008470 <_strtod_l+0x288>
 8008300:	e7ed      	b.n	80082de <_strtod_l+0xf6>
 8008302:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008306:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800830a:	e7e8      	b.n	80082de <_strtod_l+0xf6>
 800830c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800830e:	1c5a      	adds	r2, r3, #1
 8008310:	921b      	str	r2, [sp, #108]	; 0x6c
 8008312:	785b      	ldrb	r3, [r3, #1]
 8008314:	2b30      	cmp	r3, #48	; 0x30
 8008316:	d0f9      	beq.n	800830c <_strtod_l+0x124>
 8008318:	2b00      	cmp	r3, #0
 800831a:	d0a4      	beq.n	8008266 <_strtod_l+0x7e>
 800831c:	2301      	movs	r3, #1
 800831e:	2500      	movs	r5, #0
 8008320:	9306      	str	r3, [sp, #24]
 8008322:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008324:	9308      	str	r3, [sp, #32]
 8008326:	9507      	str	r5, [sp, #28]
 8008328:	9505      	str	r5, [sp, #20]
 800832a:	220a      	movs	r2, #10
 800832c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800832e:	7807      	ldrb	r7, [r0, #0]
 8008330:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008334:	b2d9      	uxtb	r1, r3
 8008336:	2909      	cmp	r1, #9
 8008338:	d929      	bls.n	800838e <_strtod_l+0x1a6>
 800833a:	4622      	mov	r2, r4
 800833c:	f8d8 1000 	ldr.w	r1, [r8]
 8008340:	f002 fd96 	bl	800ae70 <strncmp>
 8008344:	2800      	cmp	r0, #0
 8008346:	d031      	beq.n	80083ac <_strtod_l+0x1c4>
 8008348:	2000      	movs	r0, #0
 800834a:	9c05      	ldr	r4, [sp, #20]
 800834c:	9004      	str	r0, [sp, #16]
 800834e:	463b      	mov	r3, r7
 8008350:	4602      	mov	r2, r0
 8008352:	2b65      	cmp	r3, #101	; 0x65
 8008354:	d001      	beq.n	800835a <_strtod_l+0x172>
 8008356:	2b45      	cmp	r3, #69	; 0x45
 8008358:	d114      	bne.n	8008384 <_strtod_l+0x19c>
 800835a:	b924      	cbnz	r4, 8008366 <_strtod_l+0x17e>
 800835c:	b910      	cbnz	r0, 8008364 <_strtod_l+0x17c>
 800835e:	9b06      	ldr	r3, [sp, #24]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d09e      	beq.n	80082a2 <_strtod_l+0xba>
 8008364:	2400      	movs	r4, #0
 8008366:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008368:	1c73      	adds	r3, r6, #1
 800836a:	931b      	str	r3, [sp, #108]	; 0x6c
 800836c:	7873      	ldrb	r3, [r6, #1]
 800836e:	2b2b      	cmp	r3, #43	; 0x2b
 8008370:	d078      	beq.n	8008464 <_strtod_l+0x27c>
 8008372:	2b2d      	cmp	r3, #45	; 0x2d
 8008374:	d070      	beq.n	8008458 <_strtod_l+0x270>
 8008376:	f04f 0c00 	mov.w	ip, #0
 800837a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800837e:	2f09      	cmp	r7, #9
 8008380:	d97c      	bls.n	800847c <_strtod_l+0x294>
 8008382:	961b      	str	r6, [sp, #108]	; 0x6c
 8008384:	f04f 0e00 	mov.w	lr, #0
 8008388:	e09a      	b.n	80084c0 <_strtod_l+0x2d8>
 800838a:	2300      	movs	r3, #0
 800838c:	e7c7      	b.n	800831e <_strtod_l+0x136>
 800838e:	9905      	ldr	r1, [sp, #20]
 8008390:	2908      	cmp	r1, #8
 8008392:	bfdd      	ittte	le
 8008394:	9907      	ldrle	r1, [sp, #28]
 8008396:	fb02 3301 	mlale	r3, r2, r1, r3
 800839a:	9307      	strle	r3, [sp, #28]
 800839c:	fb02 3505 	mlagt	r5, r2, r5, r3
 80083a0:	9b05      	ldr	r3, [sp, #20]
 80083a2:	3001      	adds	r0, #1
 80083a4:	3301      	adds	r3, #1
 80083a6:	9305      	str	r3, [sp, #20]
 80083a8:	901b      	str	r0, [sp, #108]	; 0x6c
 80083aa:	e7bf      	b.n	800832c <_strtod_l+0x144>
 80083ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083ae:	191a      	adds	r2, r3, r4
 80083b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80083b2:	9a05      	ldr	r2, [sp, #20]
 80083b4:	5d1b      	ldrb	r3, [r3, r4]
 80083b6:	2a00      	cmp	r2, #0
 80083b8:	d037      	beq.n	800842a <_strtod_l+0x242>
 80083ba:	9c05      	ldr	r4, [sp, #20]
 80083bc:	4602      	mov	r2, r0
 80083be:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80083c2:	2909      	cmp	r1, #9
 80083c4:	d913      	bls.n	80083ee <_strtod_l+0x206>
 80083c6:	2101      	movs	r1, #1
 80083c8:	9104      	str	r1, [sp, #16]
 80083ca:	e7c2      	b.n	8008352 <_strtod_l+0x16a>
 80083cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083ce:	1c5a      	adds	r2, r3, #1
 80083d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80083d2:	785b      	ldrb	r3, [r3, #1]
 80083d4:	3001      	adds	r0, #1
 80083d6:	2b30      	cmp	r3, #48	; 0x30
 80083d8:	d0f8      	beq.n	80083cc <_strtod_l+0x1e4>
 80083da:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80083de:	2a08      	cmp	r2, #8
 80083e0:	f200 84e4 	bhi.w	8008dac <_strtod_l+0xbc4>
 80083e4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80083e6:	9208      	str	r2, [sp, #32]
 80083e8:	4602      	mov	r2, r0
 80083ea:	2000      	movs	r0, #0
 80083ec:	4604      	mov	r4, r0
 80083ee:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80083f2:	f100 0101 	add.w	r1, r0, #1
 80083f6:	d012      	beq.n	800841e <_strtod_l+0x236>
 80083f8:	440a      	add	r2, r1
 80083fa:	eb00 0c04 	add.w	ip, r0, r4
 80083fe:	4621      	mov	r1, r4
 8008400:	270a      	movs	r7, #10
 8008402:	458c      	cmp	ip, r1
 8008404:	d113      	bne.n	800842e <_strtod_l+0x246>
 8008406:	1821      	adds	r1, r4, r0
 8008408:	2908      	cmp	r1, #8
 800840a:	f104 0401 	add.w	r4, r4, #1
 800840e:	4404      	add	r4, r0
 8008410:	dc19      	bgt.n	8008446 <_strtod_l+0x25e>
 8008412:	9b07      	ldr	r3, [sp, #28]
 8008414:	210a      	movs	r1, #10
 8008416:	fb01 e303 	mla	r3, r1, r3, lr
 800841a:	9307      	str	r3, [sp, #28]
 800841c:	2100      	movs	r1, #0
 800841e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008420:	1c58      	adds	r0, r3, #1
 8008422:	901b      	str	r0, [sp, #108]	; 0x6c
 8008424:	785b      	ldrb	r3, [r3, #1]
 8008426:	4608      	mov	r0, r1
 8008428:	e7c9      	b.n	80083be <_strtod_l+0x1d6>
 800842a:	9805      	ldr	r0, [sp, #20]
 800842c:	e7d3      	b.n	80083d6 <_strtod_l+0x1ee>
 800842e:	2908      	cmp	r1, #8
 8008430:	f101 0101 	add.w	r1, r1, #1
 8008434:	dc03      	bgt.n	800843e <_strtod_l+0x256>
 8008436:	9b07      	ldr	r3, [sp, #28]
 8008438:	437b      	muls	r3, r7
 800843a:	9307      	str	r3, [sp, #28]
 800843c:	e7e1      	b.n	8008402 <_strtod_l+0x21a>
 800843e:	2910      	cmp	r1, #16
 8008440:	bfd8      	it	le
 8008442:	437d      	mulle	r5, r7
 8008444:	e7dd      	b.n	8008402 <_strtod_l+0x21a>
 8008446:	2c10      	cmp	r4, #16
 8008448:	bfdc      	itt	le
 800844a:	210a      	movle	r1, #10
 800844c:	fb01 e505 	mlale	r5, r1, r5, lr
 8008450:	e7e4      	b.n	800841c <_strtod_l+0x234>
 8008452:	2301      	movs	r3, #1
 8008454:	9304      	str	r3, [sp, #16]
 8008456:	e781      	b.n	800835c <_strtod_l+0x174>
 8008458:	f04f 0c01 	mov.w	ip, #1
 800845c:	1cb3      	adds	r3, r6, #2
 800845e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008460:	78b3      	ldrb	r3, [r6, #2]
 8008462:	e78a      	b.n	800837a <_strtod_l+0x192>
 8008464:	f04f 0c00 	mov.w	ip, #0
 8008468:	e7f8      	b.n	800845c <_strtod_l+0x274>
 800846a:	bf00      	nop
 800846c:	0800dbec 	.word	0x0800dbec
 8008470:	7ff00000 	.word	0x7ff00000
 8008474:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008476:	1c5f      	adds	r7, r3, #1
 8008478:	971b      	str	r7, [sp, #108]	; 0x6c
 800847a:	785b      	ldrb	r3, [r3, #1]
 800847c:	2b30      	cmp	r3, #48	; 0x30
 800847e:	d0f9      	beq.n	8008474 <_strtod_l+0x28c>
 8008480:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8008484:	2f08      	cmp	r7, #8
 8008486:	f63f af7d 	bhi.w	8008384 <_strtod_l+0x19c>
 800848a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800848e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008490:	930a      	str	r3, [sp, #40]	; 0x28
 8008492:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008494:	1c5f      	adds	r7, r3, #1
 8008496:	971b      	str	r7, [sp, #108]	; 0x6c
 8008498:	785b      	ldrb	r3, [r3, #1]
 800849a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800849e:	f1b8 0f09 	cmp.w	r8, #9
 80084a2:	d937      	bls.n	8008514 <_strtod_l+0x32c>
 80084a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80084a6:	1a7f      	subs	r7, r7, r1
 80084a8:	2f08      	cmp	r7, #8
 80084aa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80084ae:	dc37      	bgt.n	8008520 <_strtod_l+0x338>
 80084b0:	45be      	cmp	lr, r7
 80084b2:	bfa8      	it	ge
 80084b4:	46be      	movge	lr, r7
 80084b6:	f1bc 0f00 	cmp.w	ip, #0
 80084ba:	d001      	beq.n	80084c0 <_strtod_l+0x2d8>
 80084bc:	f1ce 0e00 	rsb	lr, lr, #0
 80084c0:	2c00      	cmp	r4, #0
 80084c2:	d151      	bne.n	8008568 <_strtod_l+0x380>
 80084c4:	2800      	cmp	r0, #0
 80084c6:	f47f aece 	bne.w	8008266 <_strtod_l+0x7e>
 80084ca:	9a06      	ldr	r2, [sp, #24]
 80084cc:	2a00      	cmp	r2, #0
 80084ce:	f47f aeca 	bne.w	8008266 <_strtod_l+0x7e>
 80084d2:	9a04      	ldr	r2, [sp, #16]
 80084d4:	2a00      	cmp	r2, #0
 80084d6:	f47f aee4 	bne.w	80082a2 <_strtod_l+0xba>
 80084da:	2b4e      	cmp	r3, #78	; 0x4e
 80084dc:	d027      	beq.n	800852e <_strtod_l+0x346>
 80084de:	dc21      	bgt.n	8008524 <_strtod_l+0x33c>
 80084e0:	2b49      	cmp	r3, #73	; 0x49
 80084e2:	f47f aede 	bne.w	80082a2 <_strtod_l+0xba>
 80084e6:	49a0      	ldr	r1, [pc, #640]	; (8008768 <_strtod_l+0x580>)
 80084e8:	a81b      	add	r0, sp, #108	; 0x6c
 80084ea:	f001 fdd7 	bl	800a09c <__match>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	f43f aed7 	beq.w	80082a2 <_strtod_l+0xba>
 80084f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80084f6:	499d      	ldr	r1, [pc, #628]	; (800876c <_strtod_l+0x584>)
 80084f8:	3b01      	subs	r3, #1
 80084fa:	a81b      	add	r0, sp, #108	; 0x6c
 80084fc:	931b      	str	r3, [sp, #108]	; 0x6c
 80084fe:	f001 fdcd 	bl	800a09c <__match>
 8008502:	b910      	cbnz	r0, 800850a <_strtod_l+0x322>
 8008504:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008506:	3301      	adds	r3, #1
 8008508:	931b      	str	r3, [sp, #108]	; 0x6c
 800850a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8008780 <_strtod_l+0x598>
 800850e:	f04f 0a00 	mov.w	sl, #0
 8008512:	e6a8      	b.n	8008266 <_strtod_l+0x7e>
 8008514:	210a      	movs	r1, #10
 8008516:	fb01 3e0e 	mla	lr, r1, lr, r3
 800851a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800851e:	e7b8      	b.n	8008492 <_strtod_l+0x2aa>
 8008520:	46be      	mov	lr, r7
 8008522:	e7c8      	b.n	80084b6 <_strtod_l+0x2ce>
 8008524:	2b69      	cmp	r3, #105	; 0x69
 8008526:	d0de      	beq.n	80084e6 <_strtod_l+0x2fe>
 8008528:	2b6e      	cmp	r3, #110	; 0x6e
 800852a:	f47f aeba 	bne.w	80082a2 <_strtod_l+0xba>
 800852e:	4990      	ldr	r1, [pc, #576]	; (8008770 <_strtod_l+0x588>)
 8008530:	a81b      	add	r0, sp, #108	; 0x6c
 8008532:	f001 fdb3 	bl	800a09c <__match>
 8008536:	2800      	cmp	r0, #0
 8008538:	f43f aeb3 	beq.w	80082a2 <_strtod_l+0xba>
 800853c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	2b28      	cmp	r3, #40	; 0x28
 8008542:	d10e      	bne.n	8008562 <_strtod_l+0x37a>
 8008544:	aa1e      	add	r2, sp, #120	; 0x78
 8008546:	498b      	ldr	r1, [pc, #556]	; (8008774 <_strtod_l+0x58c>)
 8008548:	a81b      	add	r0, sp, #108	; 0x6c
 800854a:	f001 fdbb 	bl	800a0c4 <__hexnan>
 800854e:	2805      	cmp	r0, #5
 8008550:	d107      	bne.n	8008562 <_strtod_l+0x37a>
 8008552:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008554:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8008558:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800855c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008560:	e681      	b.n	8008266 <_strtod_l+0x7e>
 8008562:	f8df b224 	ldr.w	fp, [pc, #548]	; 8008788 <_strtod_l+0x5a0>
 8008566:	e7d2      	b.n	800850e <_strtod_l+0x326>
 8008568:	ebae 0302 	sub.w	r3, lr, r2
 800856c:	9306      	str	r3, [sp, #24]
 800856e:	9b05      	ldr	r3, [sp, #20]
 8008570:	9807      	ldr	r0, [sp, #28]
 8008572:	2b00      	cmp	r3, #0
 8008574:	bf08      	it	eq
 8008576:	4623      	moveq	r3, r4
 8008578:	2c10      	cmp	r4, #16
 800857a:	9305      	str	r3, [sp, #20]
 800857c:	46a0      	mov	r8, r4
 800857e:	bfa8      	it	ge
 8008580:	f04f 0810 	movge.w	r8, #16
 8008584:	f7f7 ffde 	bl	8000544 <__aeabi_ui2d>
 8008588:	2c09      	cmp	r4, #9
 800858a:	4682      	mov	sl, r0
 800858c:	468b      	mov	fp, r1
 800858e:	dc13      	bgt.n	80085b8 <_strtod_l+0x3d0>
 8008590:	9b06      	ldr	r3, [sp, #24]
 8008592:	2b00      	cmp	r3, #0
 8008594:	f43f ae67 	beq.w	8008266 <_strtod_l+0x7e>
 8008598:	9b06      	ldr	r3, [sp, #24]
 800859a:	dd7a      	ble.n	8008692 <_strtod_l+0x4aa>
 800859c:	2b16      	cmp	r3, #22
 800859e:	dc61      	bgt.n	8008664 <_strtod_l+0x47c>
 80085a0:	4a75      	ldr	r2, [pc, #468]	; (8008778 <_strtod_l+0x590>)
 80085a2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80085a6:	e9de 0100 	ldrd	r0, r1, [lr]
 80085aa:	4652      	mov	r2, sl
 80085ac:	465b      	mov	r3, fp
 80085ae:	f7f8 f843 	bl	8000638 <__aeabi_dmul>
 80085b2:	4682      	mov	sl, r0
 80085b4:	468b      	mov	fp, r1
 80085b6:	e656      	b.n	8008266 <_strtod_l+0x7e>
 80085b8:	4b6f      	ldr	r3, [pc, #444]	; (8008778 <_strtod_l+0x590>)
 80085ba:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80085be:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80085c2:	f7f8 f839 	bl	8000638 <__aeabi_dmul>
 80085c6:	4606      	mov	r6, r0
 80085c8:	4628      	mov	r0, r5
 80085ca:	460f      	mov	r7, r1
 80085cc:	f7f7 ffba 	bl	8000544 <__aeabi_ui2d>
 80085d0:	4602      	mov	r2, r0
 80085d2:	460b      	mov	r3, r1
 80085d4:	4630      	mov	r0, r6
 80085d6:	4639      	mov	r1, r7
 80085d8:	f7f7 fe78 	bl	80002cc <__adddf3>
 80085dc:	2c0f      	cmp	r4, #15
 80085de:	4682      	mov	sl, r0
 80085e0:	468b      	mov	fp, r1
 80085e2:	ddd5      	ble.n	8008590 <_strtod_l+0x3a8>
 80085e4:	9b06      	ldr	r3, [sp, #24]
 80085e6:	eba4 0808 	sub.w	r8, r4, r8
 80085ea:	4498      	add	r8, r3
 80085ec:	f1b8 0f00 	cmp.w	r8, #0
 80085f0:	f340 8096 	ble.w	8008720 <_strtod_l+0x538>
 80085f4:	f018 030f 	ands.w	r3, r8, #15
 80085f8:	d00a      	beq.n	8008610 <_strtod_l+0x428>
 80085fa:	495f      	ldr	r1, [pc, #380]	; (8008778 <_strtod_l+0x590>)
 80085fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008600:	4652      	mov	r2, sl
 8008602:	465b      	mov	r3, fp
 8008604:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008608:	f7f8 f816 	bl	8000638 <__aeabi_dmul>
 800860c:	4682      	mov	sl, r0
 800860e:	468b      	mov	fp, r1
 8008610:	f038 080f 	bics.w	r8, r8, #15
 8008614:	d073      	beq.n	80086fe <_strtod_l+0x516>
 8008616:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800861a:	dd47      	ble.n	80086ac <_strtod_l+0x4c4>
 800861c:	2400      	movs	r4, #0
 800861e:	46a0      	mov	r8, r4
 8008620:	9407      	str	r4, [sp, #28]
 8008622:	9405      	str	r4, [sp, #20]
 8008624:	2322      	movs	r3, #34	; 0x22
 8008626:	f8df b158 	ldr.w	fp, [pc, #344]	; 8008780 <_strtod_l+0x598>
 800862a:	f8c9 3000 	str.w	r3, [r9]
 800862e:	f04f 0a00 	mov.w	sl, #0
 8008632:	9b07      	ldr	r3, [sp, #28]
 8008634:	2b00      	cmp	r3, #0
 8008636:	f43f ae16 	beq.w	8008266 <_strtod_l+0x7e>
 800863a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800863c:	4648      	mov	r0, r9
 800863e:	f001 fe33 	bl	800a2a8 <_Bfree>
 8008642:	9905      	ldr	r1, [sp, #20]
 8008644:	4648      	mov	r0, r9
 8008646:	f001 fe2f 	bl	800a2a8 <_Bfree>
 800864a:	4641      	mov	r1, r8
 800864c:	4648      	mov	r0, r9
 800864e:	f001 fe2b 	bl	800a2a8 <_Bfree>
 8008652:	9907      	ldr	r1, [sp, #28]
 8008654:	4648      	mov	r0, r9
 8008656:	f001 fe27 	bl	800a2a8 <_Bfree>
 800865a:	4621      	mov	r1, r4
 800865c:	4648      	mov	r0, r9
 800865e:	f001 fe23 	bl	800a2a8 <_Bfree>
 8008662:	e600      	b.n	8008266 <_strtod_l+0x7e>
 8008664:	9a06      	ldr	r2, [sp, #24]
 8008666:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800866a:	4293      	cmp	r3, r2
 800866c:	dbba      	blt.n	80085e4 <_strtod_l+0x3fc>
 800866e:	4d42      	ldr	r5, [pc, #264]	; (8008778 <_strtod_l+0x590>)
 8008670:	f1c4 040f 	rsb	r4, r4, #15
 8008674:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8008678:	4652      	mov	r2, sl
 800867a:	465b      	mov	r3, fp
 800867c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008680:	f7f7 ffda 	bl	8000638 <__aeabi_dmul>
 8008684:	9b06      	ldr	r3, [sp, #24]
 8008686:	1b1c      	subs	r4, r3, r4
 8008688:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800868c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008690:	e78d      	b.n	80085ae <_strtod_l+0x3c6>
 8008692:	f113 0f16 	cmn.w	r3, #22
 8008696:	dba5      	blt.n	80085e4 <_strtod_l+0x3fc>
 8008698:	4a37      	ldr	r2, [pc, #220]	; (8008778 <_strtod_l+0x590>)
 800869a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800869e:	e9d2 2300 	ldrd	r2, r3, [r2]
 80086a2:	4650      	mov	r0, sl
 80086a4:	4659      	mov	r1, fp
 80086a6:	f7f8 f8f1 	bl	800088c <__aeabi_ddiv>
 80086aa:	e782      	b.n	80085b2 <_strtod_l+0x3ca>
 80086ac:	2300      	movs	r3, #0
 80086ae:	4e33      	ldr	r6, [pc, #204]	; (800877c <_strtod_l+0x594>)
 80086b0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80086b4:	4650      	mov	r0, sl
 80086b6:	4659      	mov	r1, fp
 80086b8:	461d      	mov	r5, r3
 80086ba:	f1b8 0f01 	cmp.w	r8, #1
 80086be:	dc21      	bgt.n	8008704 <_strtod_l+0x51c>
 80086c0:	b10b      	cbz	r3, 80086c6 <_strtod_l+0x4de>
 80086c2:	4682      	mov	sl, r0
 80086c4:	468b      	mov	fp, r1
 80086c6:	4b2d      	ldr	r3, [pc, #180]	; (800877c <_strtod_l+0x594>)
 80086c8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80086cc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80086d0:	4652      	mov	r2, sl
 80086d2:	465b      	mov	r3, fp
 80086d4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80086d8:	f7f7 ffae 	bl	8000638 <__aeabi_dmul>
 80086dc:	4b28      	ldr	r3, [pc, #160]	; (8008780 <_strtod_l+0x598>)
 80086de:	460a      	mov	r2, r1
 80086e0:	400b      	ands	r3, r1
 80086e2:	4928      	ldr	r1, [pc, #160]	; (8008784 <_strtod_l+0x59c>)
 80086e4:	428b      	cmp	r3, r1
 80086e6:	4682      	mov	sl, r0
 80086e8:	d898      	bhi.n	800861c <_strtod_l+0x434>
 80086ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80086ee:	428b      	cmp	r3, r1
 80086f0:	bf86      	itte	hi
 80086f2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800878c <_strtod_l+0x5a4>
 80086f6:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80086fa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80086fe:	2300      	movs	r3, #0
 8008700:	9304      	str	r3, [sp, #16]
 8008702:	e077      	b.n	80087f4 <_strtod_l+0x60c>
 8008704:	f018 0f01 	tst.w	r8, #1
 8008708:	d006      	beq.n	8008718 <_strtod_l+0x530>
 800870a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800870e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008712:	f7f7 ff91 	bl	8000638 <__aeabi_dmul>
 8008716:	2301      	movs	r3, #1
 8008718:	3501      	adds	r5, #1
 800871a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800871e:	e7cc      	b.n	80086ba <_strtod_l+0x4d2>
 8008720:	d0ed      	beq.n	80086fe <_strtod_l+0x516>
 8008722:	f1c8 0800 	rsb	r8, r8, #0
 8008726:	f018 020f 	ands.w	r2, r8, #15
 800872a:	d00a      	beq.n	8008742 <_strtod_l+0x55a>
 800872c:	4b12      	ldr	r3, [pc, #72]	; (8008778 <_strtod_l+0x590>)
 800872e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008732:	4650      	mov	r0, sl
 8008734:	4659      	mov	r1, fp
 8008736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800873a:	f7f8 f8a7 	bl	800088c <__aeabi_ddiv>
 800873e:	4682      	mov	sl, r0
 8008740:	468b      	mov	fp, r1
 8008742:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008746:	d0da      	beq.n	80086fe <_strtod_l+0x516>
 8008748:	f1b8 0f1f 	cmp.w	r8, #31
 800874c:	dd20      	ble.n	8008790 <_strtod_l+0x5a8>
 800874e:	2400      	movs	r4, #0
 8008750:	46a0      	mov	r8, r4
 8008752:	9407      	str	r4, [sp, #28]
 8008754:	9405      	str	r4, [sp, #20]
 8008756:	2322      	movs	r3, #34	; 0x22
 8008758:	f04f 0a00 	mov.w	sl, #0
 800875c:	f04f 0b00 	mov.w	fp, #0
 8008760:	f8c9 3000 	str.w	r3, [r9]
 8008764:	e765      	b.n	8008632 <_strtod_l+0x44a>
 8008766:	bf00      	nop
 8008768:	0800dbb5 	.word	0x0800dbb5
 800876c:	0800dc43 	.word	0x0800dc43
 8008770:	0800dbbd 	.word	0x0800dbbd
 8008774:	0800dc00 	.word	0x0800dc00
 8008778:	0800dc80 	.word	0x0800dc80
 800877c:	0800dc58 	.word	0x0800dc58
 8008780:	7ff00000 	.word	0x7ff00000
 8008784:	7ca00000 	.word	0x7ca00000
 8008788:	fff80000 	.word	0xfff80000
 800878c:	7fefffff 	.word	0x7fefffff
 8008790:	f018 0310 	ands.w	r3, r8, #16
 8008794:	bf18      	it	ne
 8008796:	236a      	movne	r3, #106	; 0x6a
 8008798:	4da0      	ldr	r5, [pc, #640]	; (8008a1c <_strtod_l+0x834>)
 800879a:	9304      	str	r3, [sp, #16]
 800879c:	4650      	mov	r0, sl
 800879e:	4659      	mov	r1, fp
 80087a0:	2300      	movs	r3, #0
 80087a2:	f1b8 0f00 	cmp.w	r8, #0
 80087a6:	f300 810a 	bgt.w	80089be <_strtod_l+0x7d6>
 80087aa:	b10b      	cbz	r3, 80087b0 <_strtod_l+0x5c8>
 80087ac:	4682      	mov	sl, r0
 80087ae:	468b      	mov	fp, r1
 80087b0:	9b04      	ldr	r3, [sp, #16]
 80087b2:	b1bb      	cbz	r3, 80087e4 <_strtod_l+0x5fc>
 80087b4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80087b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80087bc:	2b00      	cmp	r3, #0
 80087be:	4659      	mov	r1, fp
 80087c0:	dd10      	ble.n	80087e4 <_strtod_l+0x5fc>
 80087c2:	2b1f      	cmp	r3, #31
 80087c4:	f340 8107 	ble.w	80089d6 <_strtod_l+0x7ee>
 80087c8:	2b34      	cmp	r3, #52	; 0x34
 80087ca:	bfde      	ittt	le
 80087cc:	3b20      	suble	r3, #32
 80087ce:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80087d2:	fa02 f303 	lslle.w	r3, r2, r3
 80087d6:	f04f 0a00 	mov.w	sl, #0
 80087da:	bfcc      	ite	gt
 80087dc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80087e0:	ea03 0b01 	andle.w	fp, r3, r1
 80087e4:	2200      	movs	r2, #0
 80087e6:	2300      	movs	r3, #0
 80087e8:	4650      	mov	r0, sl
 80087ea:	4659      	mov	r1, fp
 80087ec:	f7f8 f98c 	bl	8000b08 <__aeabi_dcmpeq>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d1ac      	bne.n	800874e <_strtod_l+0x566>
 80087f4:	9b07      	ldr	r3, [sp, #28]
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	9a05      	ldr	r2, [sp, #20]
 80087fa:	9908      	ldr	r1, [sp, #32]
 80087fc:	4623      	mov	r3, r4
 80087fe:	4648      	mov	r0, r9
 8008800:	f001 fda4 	bl	800a34c <__s2b>
 8008804:	9007      	str	r0, [sp, #28]
 8008806:	2800      	cmp	r0, #0
 8008808:	f43f af08 	beq.w	800861c <_strtod_l+0x434>
 800880c:	9a06      	ldr	r2, [sp, #24]
 800880e:	9b06      	ldr	r3, [sp, #24]
 8008810:	2a00      	cmp	r2, #0
 8008812:	f1c3 0300 	rsb	r3, r3, #0
 8008816:	bfa8      	it	ge
 8008818:	2300      	movge	r3, #0
 800881a:	930e      	str	r3, [sp, #56]	; 0x38
 800881c:	2400      	movs	r4, #0
 800881e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008822:	9316      	str	r3, [sp, #88]	; 0x58
 8008824:	46a0      	mov	r8, r4
 8008826:	9b07      	ldr	r3, [sp, #28]
 8008828:	4648      	mov	r0, r9
 800882a:	6859      	ldr	r1, [r3, #4]
 800882c:	f001 fd08 	bl	800a240 <_Balloc>
 8008830:	9005      	str	r0, [sp, #20]
 8008832:	2800      	cmp	r0, #0
 8008834:	f43f aef6 	beq.w	8008624 <_strtod_l+0x43c>
 8008838:	9b07      	ldr	r3, [sp, #28]
 800883a:	691a      	ldr	r2, [r3, #16]
 800883c:	3202      	adds	r2, #2
 800883e:	f103 010c 	add.w	r1, r3, #12
 8008842:	0092      	lsls	r2, r2, #2
 8008844:	300c      	adds	r0, #12
 8008846:	f7fe fe07 	bl	8007458 <memcpy>
 800884a:	aa1e      	add	r2, sp, #120	; 0x78
 800884c:	a91d      	add	r1, sp, #116	; 0x74
 800884e:	ec4b ab10 	vmov	d0, sl, fp
 8008852:	4648      	mov	r0, r9
 8008854:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008858:	f002 f834 	bl	800a8c4 <__d2b>
 800885c:	901c      	str	r0, [sp, #112]	; 0x70
 800885e:	2800      	cmp	r0, #0
 8008860:	f43f aee0 	beq.w	8008624 <_strtod_l+0x43c>
 8008864:	2101      	movs	r1, #1
 8008866:	4648      	mov	r0, r9
 8008868:	f001 fdfc 	bl	800a464 <__i2b>
 800886c:	4680      	mov	r8, r0
 800886e:	2800      	cmp	r0, #0
 8008870:	f43f aed8 	beq.w	8008624 <_strtod_l+0x43c>
 8008874:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8008876:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008878:	2e00      	cmp	r6, #0
 800887a:	bfab      	itete	ge
 800887c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800887e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008880:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008882:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8008884:	bfac      	ite	ge
 8008886:	18f7      	addge	r7, r6, r3
 8008888:	1b9d      	sublt	r5, r3, r6
 800888a:	9b04      	ldr	r3, [sp, #16]
 800888c:	1af6      	subs	r6, r6, r3
 800888e:	4416      	add	r6, r2
 8008890:	4b63      	ldr	r3, [pc, #396]	; (8008a20 <_strtod_l+0x838>)
 8008892:	3e01      	subs	r6, #1
 8008894:	429e      	cmp	r6, r3
 8008896:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800889a:	f280 80af 	bge.w	80089fc <_strtod_l+0x814>
 800889e:	1b9b      	subs	r3, r3, r6
 80088a0:	2b1f      	cmp	r3, #31
 80088a2:	eba2 0203 	sub.w	r2, r2, r3
 80088a6:	f04f 0101 	mov.w	r1, #1
 80088aa:	f300 809b 	bgt.w	80089e4 <_strtod_l+0x7fc>
 80088ae:	fa01 f303 	lsl.w	r3, r1, r3
 80088b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80088b4:	2300      	movs	r3, #0
 80088b6:	930a      	str	r3, [sp, #40]	; 0x28
 80088b8:	18be      	adds	r6, r7, r2
 80088ba:	9b04      	ldr	r3, [sp, #16]
 80088bc:	42b7      	cmp	r7, r6
 80088be:	4415      	add	r5, r2
 80088c0:	441d      	add	r5, r3
 80088c2:	463b      	mov	r3, r7
 80088c4:	bfa8      	it	ge
 80088c6:	4633      	movge	r3, r6
 80088c8:	42ab      	cmp	r3, r5
 80088ca:	bfa8      	it	ge
 80088cc:	462b      	movge	r3, r5
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	bfc2      	ittt	gt
 80088d2:	1af6      	subgt	r6, r6, r3
 80088d4:	1aed      	subgt	r5, r5, r3
 80088d6:	1aff      	subgt	r7, r7, r3
 80088d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088da:	b1bb      	cbz	r3, 800890c <_strtod_l+0x724>
 80088dc:	4641      	mov	r1, r8
 80088de:	461a      	mov	r2, r3
 80088e0:	4648      	mov	r0, r9
 80088e2:	f001 fe5f 	bl	800a5a4 <__pow5mult>
 80088e6:	4680      	mov	r8, r0
 80088e8:	2800      	cmp	r0, #0
 80088ea:	f43f ae9b 	beq.w	8008624 <_strtod_l+0x43c>
 80088ee:	4601      	mov	r1, r0
 80088f0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80088f2:	4648      	mov	r0, r9
 80088f4:	f001 fdbf 	bl	800a476 <__multiply>
 80088f8:	900c      	str	r0, [sp, #48]	; 0x30
 80088fa:	2800      	cmp	r0, #0
 80088fc:	f43f ae92 	beq.w	8008624 <_strtod_l+0x43c>
 8008900:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008902:	4648      	mov	r0, r9
 8008904:	f001 fcd0 	bl	800a2a8 <_Bfree>
 8008908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800890a:	931c      	str	r3, [sp, #112]	; 0x70
 800890c:	2e00      	cmp	r6, #0
 800890e:	dc7a      	bgt.n	8008a06 <_strtod_l+0x81e>
 8008910:	9b06      	ldr	r3, [sp, #24]
 8008912:	2b00      	cmp	r3, #0
 8008914:	dd08      	ble.n	8008928 <_strtod_l+0x740>
 8008916:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008918:	9905      	ldr	r1, [sp, #20]
 800891a:	4648      	mov	r0, r9
 800891c:	f001 fe42 	bl	800a5a4 <__pow5mult>
 8008920:	9005      	str	r0, [sp, #20]
 8008922:	2800      	cmp	r0, #0
 8008924:	f43f ae7e 	beq.w	8008624 <_strtod_l+0x43c>
 8008928:	2d00      	cmp	r5, #0
 800892a:	dd08      	ble.n	800893e <_strtod_l+0x756>
 800892c:	462a      	mov	r2, r5
 800892e:	9905      	ldr	r1, [sp, #20]
 8008930:	4648      	mov	r0, r9
 8008932:	f001 fe85 	bl	800a640 <__lshift>
 8008936:	9005      	str	r0, [sp, #20]
 8008938:	2800      	cmp	r0, #0
 800893a:	f43f ae73 	beq.w	8008624 <_strtod_l+0x43c>
 800893e:	2f00      	cmp	r7, #0
 8008940:	dd08      	ble.n	8008954 <_strtod_l+0x76c>
 8008942:	4641      	mov	r1, r8
 8008944:	463a      	mov	r2, r7
 8008946:	4648      	mov	r0, r9
 8008948:	f001 fe7a 	bl	800a640 <__lshift>
 800894c:	4680      	mov	r8, r0
 800894e:	2800      	cmp	r0, #0
 8008950:	f43f ae68 	beq.w	8008624 <_strtod_l+0x43c>
 8008954:	9a05      	ldr	r2, [sp, #20]
 8008956:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008958:	4648      	mov	r0, r9
 800895a:	f001 fedf 	bl	800a71c <__mdiff>
 800895e:	4604      	mov	r4, r0
 8008960:	2800      	cmp	r0, #0
 8008962:	f43f ae5f 	beq.w	8008624 <_strtod_l+0x43c>
 8008966:	68c3      	ldr	r3, [r0, #12]
 8008968:	930c      	str	r3, [sp, #48]	; 0x30
 800896a:	2300      	movs	r3, #0
 800896c:	60c3      	str	r3, [r0, #12]
 800896e:	4641      	mov	r1, r8
 8008970:	f001 feba 	bl	800a6e8 <__mcmp>
 8008974:	2800      	cmp	r0, #0
 8008976:	da55      	bge.n	8008a24 <_strtod_l+0x83c>
 8008978:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800897a:	b9e3      	cbnz	r3, 80089b6 <_strtod_l+0x7ce>
 800897c:	f1ba 0f00 	cmp.w	sl, #0
 8008980:	d119      	bne.n	80089b6 <_strtod_l+0x7ce>
 8008982:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008986:	b9b3      	cbnz	r3, 80089b6 <_strtod_l+0x7ce>
 8008988:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800898c:	0d1b      	lsrs	r3, r3, #20
 800898e:	051b      	lsls	r3, r3, #20
 8008990:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008994:	d90f      	bls.n	80089b6 <_strtod_l+0x7ce>
 8008996:	6963      	ldr	r3, [r4, #20]
 8008998:	b913      	cbnz	r3, 80089a0 <_strtod_l+0x7b8>
 800899a:	6923      	ldr	r3, [r4, #16]
 800899c:	2b01      	cmp	r3, #1
 800899e:	dd0a      	ble.n	80089b6 <_strtod_l+0x7ce>
 80089a0:	4621      	mov	r1, r4
 80089a2:	2201      	movs	r2, #1
 80089a4:	4648      	mov	r0, r9
 80089a6:	f001 fe4b 	bl	800a640 <__lshift>
 80089aa:	4641      	mov	r1, r8
 80089ac:	4604      	mov	r4, r0
 80089ae:	f001 fe9b 	bl	800a6e8 <__mcmp>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	dc67      	bgt.n	8008a86 <_strtod_l+0x89e>
 80089b6:	9b04      	ldr	r3, [sp, #16]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d171      	bne.n	8008aa0 <_strtod_l+0x8b8>
 80089bc:	e63d      	b.n	800863a <_strtod_l+0x452>
 80089be:	f018 0f01 	tst.w	r8, #1
 80089c2:	d004      	beq.n	80089ce <_strtod_l+0x7e6>
 80089c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80089c8:	f7f7 fe36 	bl	8000638 <__aeabi_dmul>
 80089cc:	2301      	movs	r3, #1
 80089ce:	ea4f 0868 	mov.w	r8, r8, asr #1
 80089d2:	3508      	adds	r5, #8
 80089d4:	e6e5      	b.n	80087a2 <_strtod_l+0x5ba>
 80089d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80089da:	fa02 f303 	lsl.w	r3, r2, r3
 80089de:	ea03 0a0a 	and.w	sl, r3, sl
 80089e2:	e6ff      	b.n	80087e4 <_strtod_l+0x5fc>
 80089e4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80089e8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80089ec:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80089f0:	36e2      	adds	r6, #226	; 0xe2
 80089f2:	fa01 f306 	lsl.w	r3, r1, r6
 80089f6:	930a      	str	r3, [sp, #40]	; 0x28
 80089f8:	910f      	str	r1, [sp, #60]	; 0x3c
 80089fa:	e75d      	b.n	80088b8 <_strtod_l+0x6d0>
 80089fc:	2300      	movs	r3, #0
 80089fe:	930a      	str	r3, [sp, #40]	; 0x28
 8008a00:	2301      	movs	r3, #1
 8008a02:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a04:	e758      	b.n	80088b8 <_strtod_l+0x6d0>
 8008a06:	4632      	mov	r2, r6
 8008a08:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008a0a:	4648      	mov	r0, r9
 8008a0c:	f001 fe18 	bl	800a640 <__lshift>
 8008a10:	901c      	str	r0, [sp, #112]	; 0x70
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f47f af7c 	bne.w	8008910 <_strtod_l+0x728>
 8008a18:	e604      	b.n	8008624 <_strtod_l+0x43c>
 8008a1a:	bf00      	nop
 8008a1c:	0800dc18 	.word	0x0800dc18
 8008a20:	fffffc02 	.word	0xfffffc02
 8008a24:	465d      	mov	r5, fp
 8008a26:	f040 8086 	bne.w	8008b36 <_strtod_l+0x94e>
 8008a2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a30:	b32a      	cbz	r2, 8008a7e <_strtod_l+0x896>
 8008a32:	4aaf      	ldr	r2, [pc, #700]	; (8008cf0 <_strtod_l+0xb08>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d153      	bne.n	8008ae0 <_strtod_l+0x8f8>
 8008a38:	9b04      	ldr	r3, [sp, #16]
 8008a3a:	4650      	mov	r0, sl
 8008a3c:	b1d3      	cbz	r3, 8008a74 <_strtod_l+0x88c>
 8008a3e:	4aad      	ldr	r2, [pc, #692]	; (8008cf4 <_strtod_l+0xb0c>)
 8008a40:	402a      	ands	r2, r5
 8008a42:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008a46:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008a4a:	d816      	bhi.n	8008a7a <_strtod_l+0x892>
 8008a4c:	0d12      	lsrs	r2, r2, #20
 8008a4e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008a52:	fa01 f303 	lsl.w	r3, r1, r3
 8008a56:	4298      	cmp	r0, r3
 8008a58:	d142      	bne.n	8008ae0 <_strtod_l+0x8f8>
 8008a5a:	4ba7      	ldr	r3, [pc, #668]	; (8008cf8 <_strtod_l+0xb10>)
 8008a5c:	429d      	cmp	r5, r3
 8008a5e:	d102      	bne.n	8008a66 <_strtod_l+0x87e>
 8008a60:	3001      	adds	r0, #1
 8008a62:	f43f addf 	beq.w	8008624 <_strtod_l+0x43c>
 8008a66:	4ba3      	ldr	r3, [pc, #652]	; (8008cf4 <_strtod_l+0xb0c>)
 8008a68:	402b      	ands	r3, r5
 8008a6a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008a6e:	f04f 0a00 	mov.w	sl, #0
 8008a72:	e7a0      	b.n	80089b6 <_strtod_l+0x7ce>
 8008a74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008a78:	e7ed      	b.n	8008a56 <_strtod_l+0x86e>
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	e7eb      	b.n	8008a56 <_strtod_l+0x86e>
 8008a7e:	bb7b      	cbnz	r3, 8008ae0 <_strtod_l+0x8f8>
 8008a80:	f1ba 0f00 	cmp.w	sl, #0
 8008a84:	d12c      	bne.n	8008ae0 <_strtod_l+0x8f8>
 8008a86:	9904      	ldr	r1, [sp, #16]
 8008a88:	4a9a      	ldr	r2, [pc, #616]	; (8008cf4 <_strtod_l+0xb0c>)
 8008a8a:	465b      	mov	r3, fp
 8008a8c:	b1f1      	cbz	r1, 8008acc <_strtod_l+0x8e4>
 8008a8e:	ea02 010b 	and.w	r1, r2, fp
 8008a92:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008a96:	dc19      	bgt.n	8008acc <_strtod_l+0x8e4>
 8008a98:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008a9c:	f77f ae5b 	ble.w	8008756 <_strtod_l+0x56e>
 8008aa0:	4a96      	ldr	r2, [pc, #600]	; (8008cfc <_strtod_l+0xb14>)
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8008aa8:	4650      	mov	r0, sl
 8008aaa:	4659      	mov	r1, fp
 8008aac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008ab0:	f7f7 fdc2 	bl	8000638 <__aeabi_dmul>
 8008ab4:	4682      	mov	sl, r0
 8008ab6:	468b      	mov	fp, r1
 8008ab8:	2900      	cmp	r1, #0
 8008aba:	f47f adbe 	bne.w	800863a <_strtod_l+0x452>
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	f47f adbb 	bne.w	800863a <_strtod_l+0x452>
 8008ac4:	2322      	movs	r3, #34	; 0x22
 8008ac6:	f8c9 3000 	str.w	r3, [r9]
 8008aca:	e5b6      	b.n	800863a <_strtod_l+0x452>
 8008acc:	4013      	ands	r3, r2
 8008ace:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008ad2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008ad6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008ada:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008ade:	e76a      	b.n	80089b6 <_strtod_l+0x7ce>
 8008ae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ae2:	b193      	cbz	r3, 8008b0a <_strtod_l+0x922>
 8008ae4:	422b      	tst	r3, r5
 8008ae6:	f43f af66 	beq.w	80089b6 <_strtod_l+0x7ce>
 8008aea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008aec:	9a04      	ldr	r2, [sp, #16]
 8008aee:	4650      	mov	r0, sl
 8008af0:	4659      	mov	r1, fp
 8008af2:	b173      	cbz	r3, 8008b12 <_strtod_l+0x92a>
 8008af4:	f7ff fb5c 	bl	80081b0 <sulp>
 8008af8:	4602      	mov	r2, r0
 8008afa:	460b      	mov	r3, r1
 8008afc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008b00:	f7f7 fbe4 	bl	80002cc <__adddf3>
 8008b04:	4682      	mov	sl, r0
 8008b06:	468b      	mov	fp, r1
 8008b08:	e755      	b.n	80089b6 <_strtod_l+0x7ce>
 8008b0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b0c:	ea13 0f0a 	tst.w	r3, sl
 8008b10:	e7e9      	b.n	8008ae6 <_strtod_l+0x8fe>
 8008b12:	f7ff fb4d 	bl	80081b0 <sulp>
 8008b16:	4602      	mov	r2, r0
 8008b18:	460b      	mov	r3, r1
 8008b1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008b1e:	f7f7 fbd3 	bl	80002c8 <__aeabi_dsub>
 8008b22:	2200      	movs	r2, #0
 8008b24:	2300      	movs	r3, #0
 8008b26:	4682      	mov	sl, r0
 8008b28:	468b      	mov	fp, r1
 8008b2a:	f7f7 ffed 	bl	8000b08 <__aeabi_dcmpeq>
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	f47f ae11 	bne.w	8008756 <_strtod_l+0x56e>
 8008b34:	e73f      	b.n	80089b6 <_strtod_l+0x7ce>
 8008b36:	4641      	mov	r1, r8
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f001 ff12 	bl	800a962 <__ratio>
 8008b3e:	ec57 6b10 	vmov	r6, r7, d0
 8008b42:	2200      	movs	r2, #0
 8008b44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008b48:	ee10 0a10 	vmov	r0, s0
 8008b4c:	4639      	mov	r1, r7
 8008b4e:	f7f7 ffef 	bl	8000b30 <__aeabi_dcmple>
 8008b52:	2800      	cmp	r0, #0
 8008b54:	d077      	beq.n	8008c46 <_strtod_l+0xa5e>
 8008b56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d04a      	beq.n	8008bf2 <_strtod_l+0xa0a>
 8008b5c:	4b68      	ldr	r3, [pc, #416]	; (8008d00 <_strtod_l+0xb18>)
 8008b5e:	2200      	movs	r2, #0
 8008b60:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008b64:	4f66      	ldr	r7, [pc, #408]	; (8008d00 <_strtod_l+0xb18>)
 8008b66:	2600      	movs	r6, #0
 8008b68:	4b62      	ldr	r3, [pc, #392]	; (8008cf4 <_strtod_l+0xb0c>)
 8008b6a:	402b      	ands	r3, r5
 8008b6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b70:	4b64      	ldr	r3, [pc, #400]	; (8008d04 <_strtod_l+0xb1c>)
 8008b72:	429a      	cmp	r2, r3
 8008b74:	f040 80ce 	bne.w	8008d14 <_strtod_l+0xb2c>
 8008b78:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008b7c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008b80:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8008b84:	ec4b ab10 	vmov	d0, sl, fp
 8008b88:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008b8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008b90:	f001 fe22 	bl	800a7d8 <__ulp>
 8008b94:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008b98:	ec53 2b10 	vmov	r2, r3, d0
 8008b9c:	f7f7 fd4c 	bl	8000638 <__aeabi_dmul>
 8008ba0:	4652      	mov	r2, sl
 8008ba2:	465b      	mov	r3, fp
 8008ba4:	f7f7 fb92 	bl	80002cc <__adddf3>
 8008ba8:	460b      	mov	r3, r1
 8008baa:	4952      	ldr	r1, [pc, #328]	; (8008cf4 <_strtod_l+0xb0c>)
 8008bac:	4a56      	ldr	r2, [pc, #344]	; (8008d08 <_strtod_l+0xb20>)
 8008bae:	4019      	ands	r1, r3
 8008bb0:	4291      	cmp	r1, r2
 8008bb2:	4682      	mov	sl, r0
 8008bb4:	d95b      	bls.n	8008c6e <_strtod_l+0xa86>
 8008bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bb8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d103      	bne.n	8008bc8 <_strtod_l+0x9e0>
 8008bc0:	9b08      	ldr	r3, [sp, #32]
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	f43f ad2e 	beq.w	8008624 <_strtod_l+0x43c>
 8008bc8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8008cf8 <_strtod_l+0xb10>
 8008bcc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008bd0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008bd2:	4648      	mov	r0, r9
 8008bd4:	f001 fb68 	bl	800a2a8 <_Bfree>
 8008bd8:	9905      	ldr	r1, [sp, #20]
 8008bda:	4648      	mov	r0, r9
 8008bdc:	f001 fb64 	bl	800a2a8 <_Bfree>
 8008be0:	4641      	mov	r1, r8
 8008be2:	4648      	mov	r0, r9
 8008be4:	f001 fb60 	bl	800a2a8 <_Bfree>
 8008be8:	4621      	mov	r1, r4
 8008bea:	4648      	mov	r0, r9
 8008bec:	f001 fb5c 	bl	800a2a8 <_Bfree>
 8008bf0:	e619      	b.n	8008826 <_strtod_l+0x63e>
 8008bf2:	f1ba 0f00 	cmp.w	sl, #0
 8008bf6:	d11a      	bne.n	8008c2e <_strtod_l+0xa46>
 8008bf8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008bfc:	b9eb      	cbnz	r3, 8008c3a <_strtod_l+0xa52>
 8008bfe:	2200      	movs	r2, #0
 8008c00:	4b3f      	ldr	r3, [pc, #252]	; (8008d00 <_strtod_l+0xb18>)
 8008c02:	4630      	mov	r0, r6
 8008c04:	4639      	mov	r1, r7
 8008c06:	f7f7 ff89 	bl	8000b1c <__aeabi_dcmplt>
 8008c0a:	b9c8      	cbnz	r0, 8008c40 <_strtod_l+0xa58>
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	4639      	mov	r1, r7
 8008c10:	2200      	movs	r2, #0
 8008c12:	4b3e      	ldr	r3, [pc, #248]	; (8008d0c <_strtod_l+0xb24>)
 8008c14:	f7f7 fd10 	bl	8000638 <__aeabi_dmul>
 8008c18:	4606      	mov	r6, r0
 8008c1a:	460f      	mov	r7, r1
 8008c1c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008c20:	9618      	str	r6, [sp, #96]	; 0x60
 8008c22:	9319      	str	r3, [sp, #100]	; 0x64
 8008c24:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8008c28:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008c2c:	e79c      	b.n	8008b68 <_strtod_l+0x980>
 8008c2e:	f1ba 0f01 	cmp.w	sl, #1
 8008c32:	d102      	bne.n	8008c3a <_strtod_l+0xa52>
 8008c34:	2d00      	cmp	r5, #0
 8008c36:	f43f ad8e 	beq.w	8008756 <_strtod_l+0x56e>
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	4b34      	ldr	r3, [pc, #208]	; (8008d10 <_strtod_l+0xb28>)
 8008c3e:	e78f      	b.n	8008b60 <_strtod_l+0x978>
 8008c40:	2600      	movs	r6, #0
 8008c42:	4f32      	ldr	r7, [pc, #200]	; (8008d0c <_strtod_l+0xb24>)
 8008c44:	e7ea      	b.n	8008c1c <_strtod_l+0xa34>
 8008c46:	4b31      	ldr	r3, [pc, #196]	; (8008d0c <_strtod_l+0xb24>)
 8008c48:	4630      	mov	r0, r6
 8008c4a:	4639      	mov	r1, r7
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	f7f7 fcf3 	bl	8000638 <__aeabi_dmul>
 8008c52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c54:	4606      	mov	r6, r0
 8008c56:	460f      	mov	r7, r1
 8008c58:	b933      	cbnz	r3, 8008c68 <_strtod_l+0xa80>
 8008c5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008c5e:	9010      	str	r0, [sp, #64]	; 0x40
 8008c60:	9311      	str	r3, [sp, #68]	; 0x44
 8008c62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008c66:	e7df      	b.n	8008c28 <_strtod_l+0xa40>
 8008c68:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008c6c:	e7f9      	b.n	8008c62 <_strtod_l+0xa7a>
 8008c6e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008c72:	9b04      	ldr	r3, [sp, #16]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d1ab      	bne.n	8008bd0 <_strtod_l+0x9e8>
 8008c78:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c7c:	0d1b      	lsrs	r3, r3, #20
 8008c7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c80:	051b      	lsls	r3, r3, #20
 8008c82:	429a      	cmp	r2, r3
 8008c84:	465d      	mov	r5, fp
 8008c86:	d1a3      	bne.n	8008bd0 <_strtod_l+0x9e8>
 8008c88:	4639      	mov	r1, r7
 8008c8a:	4630      	mov	r0, r6
 8008c8c:	f7f7 ff84 	bl	8000b98 <__aeabi_d2iz>
 8008c90:	f7f7 fc68 	bl	8000564 <__aeabi_i2d>
 8008c94:	460b      	mov	r3, r1
 8008c96:	4602      	mov	r2, r0
 8008c98:	4639      	mov	r1, r7
 8008c9a:	4630      	mov	r0, r6
 8008c9c:	f7f7 fb14 	bl	80002c8 <__aeabi_dsub>
 8008ca0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	460f      	mov	r7, r1
 8008ca6:	b933      	cbnz	r3, 8008cb6 <_strtod_l+0xace>
 8008ca8:	f1ba 0f00 	cmp.w	sl, #0
 8008cac:	d103      	bne.n	8008cb6 <_strtod_l+0xace>
 8008cae:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8008cb2:	2d00      	cmp	r5, #0
 8008cb4:	d06d      	beq.n	8008d92 <_strtod_l+0xbaa>
 8008cb6:	a30a      	add	r3, pc, #40	; (adr r3, 8008ce0 <_strtod_l+0xaf8>)
 8008cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cbc:	4630      	mov	r0, r6
 8008cbe:	4639      	mov	r1, r7
 8008cc0:	f7f7 ff2c 	bl	8000b1c <__aeabi_dcmplt>
 8008cc4:	2800      	cmp	r0, #0
 8008cc6:	f47f acb8 	bne.w	800863a <_strtod_l+0x452>
 8008cca:	a307      	add	r3, pc, #28	; (adr r3, 8008ce8 <_strtod_l+0xb00>)
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	4639      	mov	r1, r7
 8008cd4:	f7f7 ff40 	bl	8000b58 <__aeabi_dcmpgt>
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	f43f af79 	beq.w	8008bd0 <_strtod_l+0x9e8>
 8008cde:	e4ac      	b.n	800863a <_strtod_l+0x452>
 8008ce0:	94a03595 	.word	0x94a03595
 8008ce4:	3fdfffff 	.word	0x3fdfffff
 8008ce8:	35afe535 	.word	0x35afe535
 8008cec:	3fe00000 	.word	0x3fe00000
 8008cf0:	000fffff 	.word	0x000fffff
 8008cf4:	7ff00000 	.word	0x7ff00000
 8008cf8:	7fefffff 	.word	0x7fefffff
 8008cfc:	39500000 	.word	0x39500000
 8008d00:	3ff00000 	.word	0x3ff00000
 8008d04:	7fe00000 	.word	0x7fe00000
 8008d08:	7c9fffff 	.word	0x7c9fffff
 8008d0c:	3fe00000 	.word	0x3fe00000
 8008d10:	bff00000 	.word	0xbff00000
 8008d14:	9b04      	ldr	r3, [sp, #16]
 8008d16:	b333      	cbz	r3, 8008d66 <_strtod_l+0xb7e>
 8008d18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d1a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008d1e:	d822      	bhi.n	8008d66 <_strtod_l+0xb7e>
 8008d20:	a327      	add	r3, pc, #156	; (adr r3, 8008dc0 <_strtod_l+0xbd8>)
 8008d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d26:	4630      	mov	r0, r6
 8008d28:	4639      	mov	r1, r7
 8008d2a:	f7f7 ff01 	bl	8000b30 <__aeabi_dcmple>
 8008d2e:	b1a0      	cbz	r0, 8008d5a <_strtod_l+0xb72>
 8008d30:	4639      	mov	r1, r7
 8008d32:	4630      	mov	r0, r6
 8008d34:	f7f7 ff58 	bl	8000be8 <__aeabi_d2uiz>
 8008d38:	2800      	cmp	r0, #0
 8008d3a:	bf08      	it	eq
 8008d3c:	2001      	moveq	r0, #1
 8008d3e:	f7f7 fc01 	bl	8000544 <__aeabi_ui2d>
 8008d42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d44:	4606      	mov	r6, r0
 8008d46:	460f      	mov	r7, r1
 8008d48:	bb03      	cbnz	r3, 8008d8c <_strtod_l+0xba4>
 8008d4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d4e:	9012      	str	r0, [sp, #72]	; 0x48
 8008d50:	9313      	str	r3, [sp, #76]	; 0x4c
 8008d52:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008d56:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008d5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d5e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008d62:	1a9b      	subs	r3, r3, r2
 8008d64:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d66:	ed9d 0b08 	vldr	d0, [sp, #32]
 8008d6a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8008d6e:	f001 fd33 	bl	800a7d8 <__ulp>
 8008d72:	4650      	mov	r0, sl
 8008d74:	ec53 2b10 	vmov	r2, r3, d0
 8008d78:	4659      	mov	r1, fp
 8008d7a:	f7f7 fc5d 	bl	8000638 <__aeabi_dmul>
 8008d7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008d82:	f7f7 faa3 	bl	80002cc <__adddf3>
 8008d86:	4682      	mov	sl, r0
 8008d88:	468b      	mov	fp, r1
 8008d8a:	e772      	b.n	8008c72 <_strtod_l+0xa8a>
 8008d8c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8008d90:	e7df      	b.n	8008d52 <_strtod_l+0xb6a>
 8008d92:	a30d      	add	r3, pc, #52	; (adr r3, 8008dc8 <_strtod_l+0xbe0>)
 8008d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d98:	f7f7 fec0 	bl	8000b1c <__aeabi_dcmplt>
 8008d9c:	e79c      	b.n	8008cd8 <_strtod_l+0xaf0>
 8008d9e:	2300      	movs	r3, #0
 8008da0:	930d      	str	r3, [sp, #52]	; 0x34
 8008da2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008da4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008da6:	6013      	str	r3, [r2, #0]
 8008da8:	f7ff ba61 	b.w	800826e <_strtod_l+0x86>
 8008dac:	2b65      	cmp	r3, #101	; 0x65
 8008dae:	f04f 0200 	mov.w	r2, #0
 8008db2:	f43f ab4e 	beq.w	8008452 <_strtod_l+0x26a>
 8008db6:	2101      	movs	r1, #1
 8008db8:	4614      	mov	r4, r2
 8008dba:	9104      	str	r1, [sp, #16]
 8008dbc:	f7ff bacb 	b.w	8008356 <_strtod_l+0x16e>
 8008dc0:	ffc00000 	.word	0xffc00000
 8008dc4:	41dfffff 	.word	0x41dfffff
 8008dc8:	94a03595 	.word	0x94a03595
 8008dcc:	3fcfffff 	.word	0x3fcfffff

08008dd0 <_strtod_r>:
 8008dd0:	4b05      	ldr	r3, [pc, #20]	; (8008de8 <_strtod_r+0x18>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	b410      	push	{r4}
 8008dd6:	6a1b      	ldr	r3, [r3, #32]
 8008dd8:	4c04      	ldr	r4, [pc, #16]	; (8008dec <_strtod_r+0x1c>)
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	bf08      	it	eq
 8008dde:	4623      	moveq	r3, r4
 8008de0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008de4:	f7ff ba00 	b.w	80081e8 <_strtod_l>
 8008de8:	20000058 	.word	0x20000058
 8008dec:	200000bc 	.word	0x200000bc

08008df0 <_strtol_l.isra.0>:
 8008df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008df4:	4680      	mov	r8, r0
 8008df6:	4689      	mov	r9, r1
 8008df8:	4692      	mov	sl, r2
 8008dfa:	461e      	mov	r6, r3
 8008dfc:	460f      	mov	r7, r1
 8008dfe:	463d      	mov	r5, r7
 8008e00:	9808      	ldr	r0, [sp, #32]
 8008e02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e06:	f001 f9ed 	bl	800a1e4 <__locale_ctype_ptr_l>
 8008e0a:	4420      	add	r0, r4
 8008e0c:	7843      	ldrb	r3, [r0, #1]
 8008e0e:	f013 0308 	ands.w	r3, r3, #8
 8008e12:	d132      	bne.n	8008e7a <_strtol_l.isra.0+0x8a>
 8008e14:	2c2d      	cmp	r4, #45	; 0x2d
 8008e16:	d132      	bne.n	8008e7e <_strtol_l.isra.0+0x8e>
 8008e18:	787c      	ldrb	r4, [r7, #1]
 8008e1a:	1cbd      	adds	r5, r7, #2
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	2e00      	cmp	r6, #0
 8008e20:	d05d      	beq.n	8008ede <_strtol_l.isra.0+0xee>
 8008e22:	2e10      	cmp	r6, #16
 8008e24:	d109      	bne.n	8008e3a <_strtol_l.isra.0+0x4a>
 8008e26:	2c30      	cmp	r4, #48	; 0x30
 8008e28:	d107      	bne.n	8008e3a <_strtol_l.isra.0+0x4a>
 8008e2a:	782b      	ldrb	r3, [r5, #0]
 8008e2c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008e30:	2b58      	cmp	r3, #88	; 0x58
 8008e32:	d14f      	bne.n	8008ed4 <_strtol_l.isra.0+0xe4>
 8008e34:	786c      	ldrb	r4, [r5, #1]
 8008e36:	2610      	movs	r6, #16
 8008e38:	3502      	adds	r5, #2
 8008e3a:	2a00      	cmp	r2, #0
 8008e3c:	bf14      	ite	ne
 8008e3e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008e42:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008e46:	2700      	movs	r7, #0
 8008e48:	fbb1 fcf6 	udiv	ip, r1, r6
 8008e4c:	4638      	mov	r0, r7
 8008e4e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008e52:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008e56:	2b09      	cmp	r3, #9
 8008e58:	d817      	bhi.n	8008e8a <_strtol_l.isra.0+0x9a>
 8008e5a:	461c      	mov	r4, r3
 8008e5c:	42a6      	cmp	r6, r4
 8008e5e:	dd23      	ble.n	8008ea8 <_strtol_l.isra.0+0xb8>
 8008e60:	1c7b      	adds	r3, r7, #1
 8008e62:	d007      	beq.n	8008e74 <_strtol_l.isra.0+0x84>
 8008e64:	4584      	cmp	ip, r0
 8008e66:	d31c      	bcc.n	8008ea2 <_strtol_l.isra.0+0xb2>
 8008e68:	d101      	bne.n	8008e6e <_strtol_l.isra.0+0x7e>
 8008e6a:	45a6      	cmp	lr, r4
 8008e6c:	db19      	blt.n	8008ea2 <_strtol_l.isra.0+0xb2>
 8008e6e:	fb00 4006 	mla	r0, r0, r6, r4
 8008e72:	2701      	movs	r7, #1
 8008e74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e78:	e7eb      	b.n	8008e52 <_strtol_l.isra.0+0x62>
 8008e7a:	462f      	mov	r7, r5
 8008e7c:	e7bf      	b.n	8008dfe <_strtol_l.isra.0+0xe>
 8008e7e:	2c2b      	cmp	r4, #43	; 0x2b
 8008e80:	bf04      	itt	eq
 8008e82:	1cbd      	addeq	r5, r7, #2
 8008e84:	787c      	ldrbeq	r4, [r7, #1]
 8008e86:	461a      	mov	r2, r3
 8008e88:	e7c9      	b.n	8008e1e <_strtol_l.isra.0+0x2e>
 8008e8a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008e8e:	2b19      	cmp	r3, #25
 8008e90:	d801      	bhi.n	8008e96 <_strtol_l.isra.0+0xa6>
 8008e92:	3c37      	subs	r4, #55	; 0x37
 8008e94:	e7e2      	b.n	8008e5c <_strtol_l.isra.0+0x6c>
 8008e96:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008e9a:	2b19      	cmp	r3, #25
 8008e9c:	d804      	bhi.n	8008ea8 <_strtol_l.isra.0+0xb8>
 8008e9e:	3c57      	subs	r4, #87	; 0x57
 8008ea0:	e7dc      	b.n	8008e5c <_strtol_l.isra.0+0x6c>
 8008ea2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008ea6:	e7e5      	b.n	8008e74 <_strtol_l.isra.0+0x84>
 8008ea8:	1c7b      	adds	r3, r7, #1
 8008eaa:	d108      	bne.n	8008ebe <_strtol_l.isra.0+0xce>
 8008eac:	2322      	movs	r3, #34	; 0x22
 8008eae:	f8c8 3000 	str.w	r3, [r8]
 8008eb2:	4608      	mov	r0, r1
 8008eb4:	f1ba 0f00 	cmp.w	sl, #0
 8008eb8:	d107      	bne.n	8008eca <_strtol_l.isra.0+0xda>
 8008eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ebe:	b102      	cbz	r2, 8008ec2 <_strtol_l.isra.0+0xd2>
 8008ec0:	4240      	negs	r0, r0
 8008ec2:	f1ba 0f00 	cmp.w	sl, #0
 8008ec6:	d0f8      	beq.n	8008eba <_strtol_l.isra.0+0xca>
 8008ec8:	b10f      	cbz	r7, 8008ece <_strtol_l.isra.0+0xde>
 8008eca:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8008ece:	f8ca 9000 	str.w	r9, [sl]
 8008ed2:	e7f2      	b.n	8008eba <_strtol_l.isra.0+0xca>
 8008ed4:	2430      	movs	r4, #48	; 0x30
 8008ed6:	2e00      	cmp	r6, #0
 8008ed8:	d1af      	bne.n	8008e3a <_strtol_l.isra.0+0x4a>
 8008eda:	2608      	movs	r6, #8
 8008edc:	e7ad      	b.n	8008e3a <_strtol_l.isra.0+0x4a>
 8008ede:	2c30      	cmp	r4, #48	; 0x30
 8008ee0:	d0a3      	beq.n	8008e2a <_strtol_l.isra.0+0x3a>
 8008ee2:	260a      	movs	r6, #10
 8008ee4:	e7a9      	b.n	8008e3a <_strtol_l.isra.0+0x4a>
	...

08008ee8 <_strtol_r>:
 8008ee8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008eea:	4c06      	ldr	r4, [pc, #24]	; (8008f04 <_strtol_r+0x1c>)
 8008eec:	4d06      	ldr	r5, [pc, #24]	; (8008f08 <_strtol_r+0x20>)
 8008eee:	6824      	ldr	r4, [r4, #0]
 8008ef0:	6a24      	ldr	r4, [r4, #32]
 8008ef2:	2c00      	cmp	r4, #0
 8008ef4:	bf08      	it	eq
 8008ef6:	462c      	moveq	r4, r5
 8008ef8:	9400      	str	r4, [sp, #0]
 8008efa:	f7ff ff79 	bl	8008df0 <_strtol_l.isra.0>
 8008efe:	b003      	add	sp, #12
 8008f00:	bd30      	pop	{r4, r5, pc}
 8008f02:	bf00      	nop
 8008f04:	20000058 	.word	0x20000058
 8008f08:	200000bc 	.word	0x200000bc

08008f0c <quorem>:
 8008f0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f10:	6903      	ldr	r3, [r0, #16]
 8008f12:	690c      	ldr	r4, [r1, #16]
 8008f14:	42a3      	cmp	r3, r4
 8008f16:	4680      	mov	r8, r0
 8008f18:	f2c0 8082 	blt.w	8009020 <quorem+0x114>
 8008f1c:	3c01      	subs	r4, #1
 8008f1e:	f101 0714 	add.w	r7, r1, #20
 8008f22:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008f26:	f100 0614 	add.w	r6, r0, #20
 8008f2a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008f2e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008f32:	eb06 030c 	add.w	r3, r6, ip
 8008f36:	3501      	adds	r5, #1
 8008f38:	eb07 090c 	add.w	r9, r7, ip
 8008f3c:	9301      	str	r3, [sp, #4]
 8008f3e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008f42:	b395      	cbz	r5, 8008faa <quorem+0x9e>
 8008f44:	f04f 0a00 	mov.w	sl, #0
 8008f48:	4638      	mov	r0, r7
 8008f4a:	46b6      	mov	lr, r6
 8008f4c:	46d3      	mov	fp, sl
 8008f4e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008f52:	b293      	uxth	r3, r2
 8008f54:	fb05 a303 	mla	r3, r5, r3, sl
 8008f58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	ebab 0303 	sub.w	r3, fp, r3
 8008f62:	0c12      	lsrs	r2, r2, #16
 8008f64:	f8de b000 	ldr.w	fp, [lr]
 8008f68:	fb05 a202 	mla	r2, r5, r2, sl
 8008f6c:	fa13 f38b 	uxtah	r3, r3, fp
 8008f70:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008f74:	fa1f fb82 	uxth.w	fp, r2
 8008f78:	f8de 2000 	ldr.w	r2, [lr]
 8008f7c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008f80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f8a:	4581      	cmp	r9, r0
 8008f8c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008f90:	f84e 3b04 	str.w	r3, [lr], #4
 8008f94:	d2db      	bcs.n	8008f4e <quorem+0x42>
 8008f96:	f856 300c 	ldr.w	r3, [r6, ip]
 8008f9a:	b933      	cbnz	r3, 8008faa <quorem+0x9e>
 8008f9c:	9b01      	ldr	r3, [sp, #4]
 8008f9e:	3b04      	subs	r3, #4
 8008fa0:	429e      	cmp	r6, r3
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	d330      	bcc.n	8009008 <quorem+0xfc>
 8008fa6:	f8c8 4010 	str.w	r4, [r8, #16]
 8008faa:	4640      	mov	r0, r8
 8008fac:	f001 fb9c 	bl	800a6e8 <__mcmp>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	db25      	blt.n	8009000 <quorem+0xf4>
 8008fb4:	3501      	adds	r5, #1
 8008fb6:	4630      	mov	r0, r6
 8008fb8:	f04f 0c00 	mov.w	ip, #0
 8008fbc:	f857 2b04 	ldr.w	r2, [r7], #4
 8008fc0:	f8d0 e000 	ldr.w	lr, [r0]
 8008fc4:	b293      	uxth	r3, r2
 8008fc6:	ebac 0303 	sub.w	r3, ip, r3
 8008fca:	0c12      	lsrs	r2, r2, #16
 8008fcc:	fa13 f38e 	uxtah	r3, r3, lr
 8008fd0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008fd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008fde:	45b9      	cmp	r9, r7
 8008fe0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008fe4:	f840 3b04 	str.w	r3, [r0], #4
 8008fe8:	d2e8      	bcs.n	8008fbc <quorem+0xb0>
 8008fea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008fee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008ff2:	b92a      	cbnz	r2, 8009000 <quorem+0xf4>
 8008ff4:	3b04      	subs	r3, #4
 8008ff6:	429e      	cmp	r6, r3
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	d30b      	bcc.n	8009014 <quorem+0x108>
 8008ffc:	f8c8 4010 	str.w	r4, [r8, #16]
 8009000:	4628      	mov	r0, r5
 8009002:	b003      	add	sp, #12
 8009004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009008:	6812      	ldr	r2, [r2, #0]
 800900a:	3b04      	subs	r3, #4
 800900c:	2a00      	cmp	r2, #0
 800900e:	d1ca      	bne.n	8008fa6 <quorem+0x9a>
 8009010:	3c01      	subs	r4, #1
 8009012:	e7c5      	b.n	8008fa0 <quorem+0x94>
 8009014:	6812      	ldr	r2, [r2, #0]
 8009016:	3b04      	subs	r3, #4
 8009018:	2a00      	cmp	r2, #0
 800901a:	d1ef      	bne.n	8008ffc <quorem+0xf0>
 800901c:	3c01      	subs	r4, #1
 800901e:	e7ea      	b.n	8008ff6 <quorem+0xea>
 8009020:	2000      	movs	r0, #0
 8009022:	e7ee      	b.n	8009002 <quorem+0xf6>
 8009024:	0000      	movs	r0, r0
	...

08009028 <_dtoa_r>:
 8009028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800902c:	ec57 6b10 	vmov	r6, r7, d0
 8009030:	b097      	sub	sp, #92	; 0x5c
 8009032:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009034:	9106      	str	r1, [sp, #24]
 8009036:	4604      	mov	r4, r0
 8009038:	920b      	str	r2, [sp, #44]	; 0x2c
 800903a:	9312      	str	r3, [sp, #72]	; 0x48
 800903c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009040:	e9cd 6700 	strd	r6, r7, [sp]
 8009044:	b93d      	cbnz	r5, 8009056 <_dtoa_r+0x2e>
 8009046:	2010      	movs	r0, #16
 8009048:	f001 f8e0 	bl	800a20c <malloc>
 800904c:	6260      	str	r0, [r4, #36]	; 0x24
 800904e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009052:	6005      	str	r5, [r0, #0]
 8009054:	60c5      	str	r5, [r0, #12]
 8009056:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009058:	6819      	ldr	r1, [r3, #0]
 800905a:	b151      	cbz	r1, 8009072 <_dtoa_r+0x4a>
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	604a      	str	r2, [r1, #4]
 8009060:	2301      	movs	r3, #1
 8009062:	4093      	lsls	r3, r2
 8009064:	608b      	str	r3, [r1, #8]
 8009066:	4620      	mov	r0, r4
 8009068:	f001 f91e 	bl	800a2a8 <_Bfree>
 800906c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800906e:	2200      	movs	r2, #0
 8009070:	601a      	str	r2, [r3, #0]
 8009072:	1e3b      	subs	r3, r7, #0
 8009074:	bfbb      	ittet	lt
 8009076:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800907a:	9301      	strlt	r3, [sp, #4]
 800907c:	2300      	movge	r3, #0
 800907e:	2201      	movlt	r2, #1
 8009080:	bfac      	ite	ge
 8009082:	f8c8 3000 	strge.w	r3, [r8]
 8009086:	f8c8 2000 	strlt.w	r2, [r8]
 800908a:	4baf      	ldr	r3, [pc, #700]	; (8009348 <_dtoa_r+0x320>)
 800908c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009090:	ea33 0308 	bics.w	r3, r3, r8
 8009094:	d114      	bne.n	80090c0 <_dtoa_r+0x98>
 8009096:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009098:	f242 730f 	movw	r3, #9999	; 0x270f
 800909c:	6013      	str	r3, [r2, #0]
 800909e:	9b00      	ldr	r3, [sp, #0]
 80090a0:	b923      	cbnz	r3, 80090ac <_dtoa_r+0x84>
 80090a2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80090a6:	2800      	cmp	r0, #0
 80090a8:	f000 8542 	beq.w	8009b30 <_dtoa_r+0xb08>
 80090ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090ae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800935c <_dtoa_r+0x334>
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	f000 8544 	beq.w	8009b40 <_dtoa_r+0xb18>
 80090b8:	f10b 0303 	add.w	r3, fp, #3
 80090bc:	f000 bd3e 	b.w	8009b3c <_dtoa_r+0xb14>
 80090c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80090c4:	2200      	movs	r2, #0
 80090c6:	2300      	movs	r3, #0
 80090c8:	4630      	mov	r0, r6
 80090ca:	4639      	mov	r1, r7
 80090cc:	f7f7 fd1c 	bl	8000b08 <__aeabi_dcmpeq>
 80090d0:	4681      	mov	r9, r0
 80090d2:	b168      	cbz	r0, 80090f0 <_dtoa_r+0xc8>
 80090d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090d6:	2301      	movs	r3, #1
 80090d8:	6013      	str	r3, [r2, #0]
 80090da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f000 8524 	beq.w	8009b2a <_dtoa_r+0xb02>
 80090e2:	4b9a      	ldr	r3, [pc, #616]	; (800934c <_dtoa_r+0x324>)
 80090e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80090e6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80090ea:	6013      	str	r3, [r2, #0]
 80090ec:	f000 bd28 	b.w	8009b40 <_dtoa_r+0xb18>
 80090f0:	aa14      	add	r2, sp, #80	; 0x50
 80090f2:	a915      	add	r1, sp, #84	; 0x54
 80090f4:	ec47 6b10 	vmov	d0, r6, r7
 80090f8:	4620      	mov	r0, r4
 80090fa:	f001 fbe3 	bl	800a8c4 <__d2b>
 80090fe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009102:	9004      	str	r0, [sp, #16]
 8009104:	2d00      	cmp	r5, #0
 8009106:	d07c      	beq.n	8009202 <_dtoa_r+0x1da>
 8009108:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800910c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009110:	46b2      	mov	sl, r6
 8009112:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009116:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800911a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800911e:	2200      	movs	r2, #0
 8009120:	4b8b      	ldr	r3, [pc, #556]	; (8009350 <_dtoa_r+0x328>)
 8009122:	4650      	mov	r0, sl
 8009124:	4659      	mov	r1, fp
 8009126:	f7f7 f8cf 	bl	80002c8 <__aeabi_dsub>
 800912a:	a381      	add	r3, pc, #516	; (adr r3, 8009330 <_dtoa_r+0x308>)
 800912c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009130:	f7f7 fa82 	bl	8000638 <__aeabi_dmul>
 8009134:	a380      	add	r3, pc, #512	; (adr r3, 8009338 <_dtoa_r+0x310>)
 8009136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800913a:	f7f7 f8c7 	bl	80002cc <__adddf3>
 800913e:	4606      	mov	r6, r0
 8009140:	4628      	mov	r0, r5
 8009142:	460f      	mov	r7, r1
 8009144:	f7f7 fa0e 	bl	8000564 <__aeabi_i2d>
 8009148:	a37d      	add	r3, pc, #500	; (adr r3, 8009340 <_dtoa_r+0x318>)
 800914a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914e:	f7f7 fa73 	bl	8000638 <__aeabi_dmul>
 8009152:	4602      	mov	r2, r0
 8009154:	460b      	mov	r3, r1
 8009156:	4630      	mov	r0, r6
 8009158:	4639      	mov	r1, r7
 800915a:	f7f7 f8b7 	bl	80002cc <__adddf3>
 800915e:	4606      	mov	r6, r0
 8009160:	460f      	mov	r7, r1
 8009162:	f7f7 fd19 	bl	8000b98 <__aeabi_d2iz>
 8009166:	2200      	movs	r2, #0
 8009168:	4682      	mov	sl, r0
 800916a:	2300      	movs	r3, #0
 800916c:	4630      	mov	r0, r6
 800916e:	4639      	mov	r1, r7
 8009170:	f7f7 fcd4 	bl	8000b1c <__aeabi_dcmplt>
 8009174:	b148      	cbz	r0, 800918a <_dtoa_r+0x162>
 8009176:	4650      	mov	r0, sl
 8009178:	f7f7 f9f4 	bl	8000564 <__aeabi_i2d>
 800917c:	4632      	mov	r2, r6
 800917e:	463b      	mov	r3, r7
 8009180:	f7f7 fcc2 	bl	8000b08 <__aeabi_dcmpeq>
 8009184:	b908      	cbnz	r0, 800918a <_dtoa_r+0x162>
 8009186:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800918a:	f1ba 0f16 	cmp.w	sl, #22
 800918e:	d859      	bhi.n	8009244 <_dtoa_r+0x21c>
 8009190:	4970      	ldr	r1, [pc, #448]	; (8009354 <_dtoa_r+0x32c>)
 8009192:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009196:	e9dd 2300 	ldrd	r2, r3, [sp]
 800919a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800919e:	f7f7 fcdb 	bl	8000b58 <__aeabi_dcmpgt>
 80091a2:	2800      	cmp	r0, #0
 80091a4:	d050      	beq.n	8009248 <_dtoa_r+0x220>
 80091a6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80091aa:	2300      	movs	r3, #0
 80091ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80091ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091b0:	1b5d      	subs	r5, r3, r5
 80091b2:	f1b5 0801 	subs.w	r8, r5, #1
 80091b6:	bf49      	itett	mi
 80091b8:	f1c5 0301 	rsbmi	r3, r5, #1
 80091bc:	2300      	movpl	r3, #0
 80091be:	9305      	strmi	r3, [sp, #20]
 80091c0:	f04f 0800 	movmi.w	r8, #0
 80091c4:	bf58      	it	pl
 80091c6:	9305      	strpl	r3, [sp, #20]
 80091c8:	f1ba 0f00 	cmp.w	sl, #0
 80091cc:	db3e      	blt.n	800924c <_dtoa_r+0x224>
 80091ce:	2300      	movs	r3, #0
 80091d0:	44d0      	add	r8, sl
 80091d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80091d6:	9307      	str	r3, [sp, #28]
 80091d8:	9b06      	ldr	r3, [sp, #24]
 80091da:	2b09      	cmp	r3, #9
 80091dc:	f200 8090 	bhi.w	8009300 <_dtoa_r+0x2d8>
 80091e0:	2b05      	cmp	r3, #5
 80091e2:	bfc4      	itt	gt
 80091e4:	3b04      	subgt	r3, #4
 80091e6:	9306      	strgt	r3, [sp, #24]
 80091e8:	9b06      	ldr	r3, [sp, #24]
 80091ea:	f1a3 0302 	sub.w	r3, r3, #2
 80091ee:	bfcc      	ite	gt
 80091f0:	2500      	movgt	r5, #0
 80091f2:	2501      	movle	r5, #1
 80091f4:	2b03      	cmp	r3, #3
 80091f6:	f200 808f 	bhi.w	8009318 <_dtoa_r+0x2f0>
 80091fa:	e8df f003 	tbb	[pc, r3]
 80091fe:	7f7d      	.short	0x7f7d
 8009200:	7131      	.short	0x7131
 8009202:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009206:	441d      	add	r5, r3
 8009208:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800920c:	2820      	cmp	r0, #32
 800920e:	dd13      	ble.n	8009238 <_dtoa_r+0x210>
 8009210:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009214:	9b00      	ldr	r3, [sp, #0]
 8009216:	fa08 f800 	lsl.w	r8, r8, r0
 800921a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800921e:	fa23 f000 	lsr.w	r0, r3, r0
 8009222:	ea48 0000 	orr.w	r0, r8, r0
 8009226:	f7f7 f98d 	bl	8000544 <__aeabi_ui2d>
 800922a:	2301      	movs	r3, #1
 800922c:	4682      	mov	sl, r0
 800922e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009232:	3d01      	subs	r5, #1
 8009234:	9313      	str	r3, [sp, #76]	; 0x4c
 8009236:	e772      	b.n	800911e <_dtoa_r+0xf6>
 8009238:	9b00      	ldr	r3, [sp, #0]
 800923a:	f1c0 0020 	rsb	r0, r0, #32
 800923e:	fa03 f000 	lsl.w	r0, r3, r0
 8009242:	e7f0      	b.n	8009226 <_dtoa_r+0x1fe>
 8009244:	2301      	movs	r3, #1
 8009246:	e7b1      	b.n	80091ac <_dtoa_r+0x184>
 8009248:	900f      	str	r0, [sp, #60]	; 0x3c
 800924a:	e7b0      	b.n	80091ae <_dtoa_r+0x186>
 800924c:	9b05      	ldr	r3, [sp, #20]
 800924e:	eba3 030a 	sub.w	r3, r3, sl
 8009252:	9305      	str	r3, [sp, #20]
 8009254:	f1ca 0300 	rsb	r3, sl, #0
 8009258:	9307      	str	r3, [sp, #28]
 800925a:	2300      	movs	r3, #0
 800925c:	930e      	str	r3, [sp, #56]	; 0x38
 800925e:	e7bb      	b.n	80091d8 <_dtoa_r+0x1b0>
 8009260:	2301      	movs	r3, #1
 8009262:	930a      	str	r3, [sp, #40]	; 0x28
 8009264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009266:	2b00      	cmp	r3, #0
 8009268:	dd59      	ble.n	800931e <_dtoa_r+0x2f6>
 800926a:	9302      	str	r3, [sp, #8]
 800926c:	4699      	mov	r9, r3
 800926e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009270:	2200      	movs	r2, #0
 8009272:	6072      	str	r2, [r6, #4]
 8009274:	2204      	movs	r2, #4
 8009276:	f102 0014 	add.w	r0, r2, #20
 800927a:	4298      	cmp	r0, r3
 800927c:	6871      	ldr	r1, [r6, #4]
 800927e:	d953      	bls.n	8009328 <_dtoa_r+0x300>
 8009280:	4620      	mov	r0, r4
 8009282:	f000 ffdd 	bl	800a240 <_Balloc>
 8009286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009288:	6030      	str	r0, [r6, #0]
 800928a:	f1b9 0f0e 	cmp.w	r9, #14
 800928e:	f8d3 b000 	ldr.w	fp, [r3]
 8009292:	f200 80e6 	bhi.w	8009462 <_dtoa_r+0x43a>
 8009296:	2d00      	cmp	r5, #0
 8009298:	f000 80e3 	beq.w	8009462 <_dtoa_r+0x43a>
 800929c:	ed9d 7b00 	vldr	d7, [sp]
 80092a0:	f1ba 0f00 	cmp.w	sl, #0
 80092a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80092a8:	dd74      	ble.n	8009394 <_dtoa_r+0x36c>
 80092aa:	4a2a      	ldr	r2, [pc, #168]	; (8009354 <_dtoa_r+0x32c>)
 80092ac:	f00a 030f 	and.w	r3, sl, #15
 80092b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80092b4:	ed93 7b00 	vldr	d7, [r3]
 80092b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80092bc:	06f0      	lsls	r0, r6, #27
 80092be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80092c2:	d565      	bpl.n	8009390 <_dtoa_r+0x368>
 80092c4:	4b24      	ldr	r3, [pc, #144]	; (8009358 <_dtoa_r+0x330>)
 80092c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80092ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092ce:	f7f7 fadd 	bl	800088c <__aeabi_ddiv>
 80092d2:	e9cd 0100 	strd	r0, r1, [sp]
 80092d6:	f006 060f 	and.w	r6, r6, #15
 80092da:	2503      	movs	r5, #3
 80092dc:	4f1e      	ldr	r7, [pc, #120]	; (8009358 <_dtoa_r+0x330>)
 80092de:	e04c      	b.n	800937a <_dtoa_r+0x352>
 80092e0:	2301      	movs	r3, #1
 80092e2:	930a      	str	r3, [sp, #40]	; 0x28
 80092e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092e6:	4453      	add	r3, sl
 80092e8:	f103 0901 	add.w	r9, r3, #1
 80092ec:	9302      	str	r3, [sp, #8]
 80092ee:	464b      	mov	r3, r9
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	bfb8      	it	lt
 80092f4:	2301      	movlt	r3, #1
 80092f6:	e7ba      	b.n	800926e <_dtoa_r+0x246>
 80092f8:	2300      	movs	r3, #0
 80092fa:	e7b2      	b.n	8009262 <_dtoa_r+0x23a>
 80092fc:	2300      	movs	r3, #0
 80092fe:	e7f0      	b.n	80092e2 <_dtoa_r+0x2ba>
 8009300:	2501      	movs	r5, #1
 8009302:	2300      	movs	r3, #0
 8009304:	9306      	str	r3, [sp, #24]
 8009306:	950a      	str	r5, [sp, #40]	; 0x28
 8009308:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800930c:	9302      	str	r3, [sp, #8]
 800930e:	4699      	mov	r9, r3
 8009310:	2200      	movs	r2, #0
 8009312:	2312      	movs	r3, #18
 8009314:	920b      	str	r2, [sp, #44]	; 0x2c
 8009316:	e7aa      	b.n	800926e <_dtoa_r+0x246>
 8009318:	2301      	movs	r3, #1
 800931a:	930a      	str	r3, [sp, #40]	; 0x28
 800931c:	e7f4      	b.n	8009308 <_dtoa_r+0x2e0>
 800931e:	2301      	movs	r3, #1
 8009320:	9302      	str	r3, [sp, #8]
 8009322:	4699      	mov	r9, r3
 8009324:	461a      	mov	r2, r3
 8009326:	e7f5      	b.n	8009314 <_dtoa_r+0x2ec>
 8009328:	3101      	adds	r1, #1
 800932a:	6071      	str	r1, [r6, #4]
 800932c:	0052      	lsls	r2, r2, #1
 800932e:	e7a2      	b.n	8009276 <_dtoa_r+0x24e>
 8009330:	636f4361 	.word	0x636f4361
 8009334:	3fd287a7 	.word	0x3fd287a7
 8009338:	8b60c8b3 	.word	0x8b60c8b3
 800933c:	3fc68a28 	.word	0x3fc68a28
 8009340:	509f79fb 	.word	0x509f79fb
 8009344:	3fd34413 	.word	0x3fd34413
 8009348:	7ff00000 	.word	0x7ff00000
 800934c:	0800dbc1 	.word	0x0800dbc1
 8009350:	3ff80000 	.word	0x3ff80000
 8009354:	0800dc80 	.word	0x0800dc80
 8009358:	0800dc58 	.word	0x0800dc58
 800935c:	0800dc49 	.word	0x0800dc49
 8009360:	07f1      	lsls	r1, r6, #31
 8009362:	d508      	bpl.n	8009376 <_dtoa_r+0x34e>
 8009364:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009368:	e9d7 2300 	ldrd	r2, r3, [r7]
 800936c:	f7f7 f964 	bl	8000638 <__aeabi_dmul>
 8009370:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009374:	3501      	adds	r5, #1
 8009376:	1076      	asrs	r6, r6, #1
 8009378:	3708      	adds	r7, #8
 800937a:	2e00      	cmp	r6, #0
 800937c:	d1f0      	bne.n	8009360 <_dtoa_r+0x338>
 800937e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009382:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009386:	f7f7 fa81 	bl	800088c <__aeabi_ddiv>
 800938a:	e9cd 0100 	strd	r0, r1, [sp]
 800938e:	e01a      	b.n	80093c6 <_dtoa_r+0x39e>
 8009390:	2502      	movs	r5, #2
 8009392:	e7a3      	b.n	80092dc <_dtoa_r+0x2b4>
 8009394:	f000 80a0 	beq.w	80094d8 <_dtoa_r+0x4b0>
 8009398:	f1ca 0600 	rsb	r6, sl, #0
 800939c:	4b9f      	ldr	r3, [pc, #636]	; (800961c <_dtoa_r+0x5f4>)
 800939e:	4fa0      	ldr	r7, [pc, #640]	; (8009620 <_dtoa_r+0x5f8>)
 80093a0:	f006 020f 	and.w	r2, r6, #15
 80093a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80093b0:	f7f7 f942 	bl	8000638 <__aeabi_dmul>
 80093b4:	e9cd 0100 	strd	r0, r1, [sp]
 80093b8:	1136      	asrs	r6, r6, #4
 80093ba:	2300      	movs	r3, #0
 80093bc:	2502      	movs	r5, #2
 80093be:	2e00      	cmp	r6, #0
 80093c0:	d17f      	bne.n	80094c2 <_dtoa_r+0x49a>
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1e1      	bne.n	800938a <_dtoa_r+0x362>
 80093c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	f000 8087 	beq.w	80094dc <_dtoa_r+0x4b4>
 80093ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80093d2:	2200      	movs	r2, #0
 80093d4:	4b93      	ldr	r3, [pc, #588]	; (8009624 <_dtoa_r+0x5fc>)
 80093d6:	4630      	mov	r0, r6
 80093d8:	4639      	mov	r1, r7
 80093da:	f7f7 fb9f 	bl	8000b1c <__aeabi_dcmplt>
 80093de:	2800      	cmp	r0, #0
 80093e0:	d07c      	beq.n	80094dc <_dtoa_r+0x4b4>
 80093e2:	f1b9 0f00 	cmp.w	r9, #0
 80093e6:	d079      	beq.n	80094dc <_dtoa_r+0x4b4>
 80093e8:	9b02      	ldr	r3, [sp, #8]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	dd35      	ble.n	800945a <_dtoa_r+0x432>
 80093ee:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80093f2:	9308      	str	r3, [sp, #32]
 80093f4:	4639      	mov	r1, r7
 80093f6:	2200      	movs	r2, #0
 80093f8:	4b8b      	ldr	r3, [pc, #556]	; (8009628 <_dtoa_r+0x600>)
 80093fa:	4630      	mov	r0, r6
 80093fc:	f7f7 f91c 	bl	8000638 <__aeabi_dmul>
 8009400:	e9cd 0100 	strd	r0, r1, [sp]
 8009404:	9f02      	ldr	r7, [sp, #8]
 8009406:	3501      	adds	r5, #1
 8009408:	4628      	mov	r0, r5
 800940a:	f7f7 f8ab 	bl	8000564 <__aeabi_i2d>
 800940e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009412:	f7f7 f911 	bl	8000638 <__aeabi_dmul>
 8009416:	2200      	movs	r2, #0
 8009418:	4b84      	ldr	r3, [pc, #528]	; (800962c <_dtoa_r+0x604>)
 800941a:	f7f6 ff57 	bl	80002cc <__adddf3>
 800941e:	4605      	mov	r5, r0
 8009420:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009424:	2f00      	cmp	r7, #0
 8009426:	d15d      	bne.n	80094e4 <_dtoa_r+0x4bc>
 8009428:	2200      	movs	r2, #0
 800942a:	4b81      	ldr	r3, [pc, #516]	; (8009630 <_dtoa_r+0x608>)
 800942c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009430:	f7f6 ff4a 	bl	80002c8 <__aeabi_dsub>
 8009434:	462a      	mov	r2, r5
 8009436:	4633      	mov	r3, r6
 8009438:	e9cd 0100 	strd	r0, r1, [sp]
 800943c:	f7f7 fb8c 	bl	8000b58 <__aeabi_dcmpgt>
 8009440:	2800      	cmp	r0, #0
 8009442:	f040 8288 	bne.w	8009956 <_dtoa_r+0x92e>
 8009446:	462a      	mov	r2, r5
 8009448:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800944c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009450:	f7f7 fb64 	bl	8000b1c <__aeabi_dcmplt>
 8009454:	2800      	cmp	r0, #0
 8009456:	f040 827c 	bne.w	8009952 <_dtoa_r+0x92a>
 800945a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800945e:	e9cd 2300 	strd	r2, r3, [sp]
 8009462:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009464:	2b00      	cmp	r3, #0
 8009466:	f2c0 8150 	blt.w	800970a <_dtoa_r+0x6e2>
 800946a:	f1ba 0f0e 	cmp.w	sl, #14
 800946e:	f300 814c 	bgt.w	800970a <_dtoa_r+0x6e2>
 8009472:	4b6a      	ldr	r3, [pc, #424]	; (800961c <_dtoa_r+0x5f4>)
 8009474:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009478:	ed93 7b00 	vldr	d7, [r3]
 800947c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800947e:	2b00      	cmp	r3, #0
 8009480:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009484:	f280 80d8 	bge.w	8009638 <_dtoa_r+0x610>
 8009488:	f1b9 0f00 	cmp.w	r9, #0
 800948c:	f300 80d4 	bgt.w	8009638 <_dtoa_r+0x610>
 8009490:	f040 825e 	bne.w	8009950 <_dtoa_r+0x928>
 8009494:	2200      	movs	r2, #0
 8009496:	4b66      	ldr	r3, [pc, #408]	; (8009630 <_dtoa_r+0x608>)
 8009498:	ec51 0b17 	vmov	r0, r1, d7
 800949c:	f7f7 f8cc 	bl	8000638 <__aeabi_dmul>
 80094a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094a4:	f7f7 fb4e 	bl	8000b44 <__aeabi_dcmpge>
 80094a8:	464f      	mov	r7, r9
 80094aa:	464e      	mov	r6, r9
 80094ac:	2800      	cmp	r0, #0
 80094ae:	f040 8234 	bne.w	800991a <_dtoa_r+0x8f2>
 80094b2:	2331      	movs	r3, #49	; 0x31
 80094b4:	f10b 0501 	add.w	r5, fp, #1
 80094b8:	f88b 3000 	strb.w	r3, [fp]
 80094bc:	f10a 0a01 	add.w	sl, sl, #1
 80094c0:	e22f      	b.n	8009922 <_dtoa_r+0x8fa>
 80094c2:	07f2      	lsls	r2, r6, #31
 80094c4:	d505      	bpl.n	80094d2 <_dtoa_r+0x4aa>
 80094c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094ca:	f7f7 f8b5 	bl	8000638 <__aeabi_dmul>
 80094ce:	3501      	adds	r5, #1
 80094d0:	2301      	movs	r3, #1
 80094d2:	1076      	asrs	r6, r6, #1
 80094d4:	3708      	adds	r7, #8
 80094d6:	e772      	b.n	80093be <_dtoa_r+0x396>
 80094d8:	2502      	movs	r5, #2
 80094da:	e774      	b.n	80093c6 <_dtoa_r+0x39e>
 80094dc:	f8cd a020 	str.w	sl, [sp, #32]
 80094e0:	464f      	mov	r7, r9
 80094e2:	e791      	b.n	8009408 <_dtoa_r+0x3e0>
 80094e4:	4b4d      	ldr	r3, [pc, #308]	; (800961c <_dtoa_r+0x5f4>)
 80094e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80094ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80094ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d047      	beq.n	8009584 <_dtoa_r+0x55c>
 80094f4:	4602      	mov	r2, r0
 80094f6:	460b      	mov	r3, r1
 80094f8:	2000      	movs	r0, #0
 80094fa:	494e      	ldr	r1, [pc, #312]	; (8009634 <_dtoa_r+0x60c>)
 80094fc:	f7f7 f9c6 	bl	800088c <__aeabi_ddiv>
 8009500:	462a      	mov	r2, r5
 8009502:	4633      	mov	r3, r6
 8009504:	f7f6 fee0 	bl	80002c8 <__aeabi_dsub>
 8009508:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800950c:	465d      	mov	r5, fp
 800950e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009512:	f7f7 fb41 	bl	8000b98 <__aeabi_d2iz>
 8009516:	4606      	mov	r6, r0
 8009518:	f7f7 f824 	bl	8000564 <__aeabi_i2d>
 800951c:	4602      	mov	r2, r0
 800951e:	460b      	mov	r3, r1
 8009520:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009524:	f7f6 fed0 	bl	80002c8 <__aeabi_dsub>
 8009528:	3630      	adds	r6, #48	; 0x30
 800952a:	f805 6b01 	strb.w	r6, [r5], #1
 800952e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009532:	e9cd 0100 	strd	r0, r1, [sp]
 8009536:	f7f7 faf1 	bl	8000b1c <__aeabi_dcmplt>
 800953a:	2800      	cmp	r0, #0
 800953c:	d163      	bne.n	8009606 <_dtoa_r+0x5de>
 800953e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009542:	2000      	movs	r0, #0
 8009544:	4937      	ldr	r1, [pc, #220]	; (8009624 <_dtoa_r+0x5fc>)
 8009546:	f7f6 febf 	bl	80002c8 <__aeabi_dsub>
 800954a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800954e:	f7f7 fae5 	bl	8000b1c <__aeabi_dcmplt>
 8009552:	2800      	cmp	r0, #0
 8009554:	f040 80b7 	bne.w	80096c6 <_dtoa_r+0x69e>
 8009558:	eba5 030b 	sub.w	r3, r5, fp
 800955c:	429f      	cmp	r7, r3
 800955e:	f77f af7c 	ble.w	800945a <_dtoa_r+0x432>
 8009562:	2200      	movs	r2, #0
 8009564:	4b30      	ldr	r3, [pc, #192]	; (8009628 <_dtoa_r+0x600>)
 8009566:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800956a:	f7f7 f865 	bl	8000638 <__aeabi_dmul>
 800956e:	2200      	movs	r2, #0
 8009570:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009574:	4b2c      	ldr	r3, [pc, #176]	; (8009628 <_dtoa_r+0x600>)
 8009576:	e9dd 0100 	ldrd	r0, r1, [sp]
 800957a:	f7f7 f85d 	bl	8000638 <__aeabi_dmul>
 800957e:	e9cd 0100 	strd	r0, r1, [sp]
 8009582:	e7c4      	b.n	800950e <_dtoa_r+0x4e6>
 8009584:	462a      	mov	r2, r5
 8009586:	4633      	mov	r3, r6
 8009588:	f7f7 f856 	bl	8000638 <__aeabi_dmul>
 800958c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009590:	eb0b 0507 	add.w	r5, fp, r7
 8009594:	465e      	mov	r6, fp
 8009596:	e9dd 0100 	ldrd	r0, r1, [sp]
 800959a:	f7f7 fafd 	bl	8000b98 <__aeabi_d2iz>
 800959e:	4607      	mov	r7, r0
 80095a0:	f7f6 ffe0 	bl	8000564 <__aeabi_i2d>
 80095a4:	3730      	adds	r7, #48	; 0x30
 80095a6:	4602      	mov	r2, r0
 80095a8:	460b      	mov	r3, r1
 80095aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095ae:	f7f6 fe8b 	bl	80002c8 <__aeabi_dsub>
 80095b2:	f806 7b01 	strb.w	r7, [r6], #1
 80095b6:	42ae      	cmp	r6, r5
 80095b8:	e9cd 0100 	strd	r0, r1, [sp]
 80095bc:	f04f 0200 	mov.w	r2, #0
 80095c0:	d126      	bne.n	8009610 <_dtoa_r+0x5e8>
 80095c2:	4b1c      	ldr	r3, [pc, #112]	; (8009634 <_dtoa_r+0x60c>)
 80095c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80095c8:	f7f6 fe80 	bl	80002cc <__adddf3>
 80095cc:	4602      	mov	r2, r0
 80095ce:	460b      	mov	r3, r1
 80095d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095d4:	f7f7 fac0 	bl	8000b58 <__aeabi_dcmpgt>
 80095d8:	2800      	cmp	r0, #0
 80095da:	d174      	bne.n	80096c6 <_dtoa_r+0x69e>
 80095dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80095e0:	2000      	movs	r0, #0
 80095e2:	4914      	ldr	r1, [pc, #80]	; (8009634 <_dtoa_r+0x60c>)
 80095e4:	f7f6 fe70 	bl	80002c8 <__aeabi_dsub>
 80095e8:	4602      	mov	r2, r0
 80095ea:	460b      	mov	r3, r1
 80095ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095f0:	f7f7 fa94 	bl	8000b1c <__aeabi_dcmplt>
 80095f4:	2800      	cmp	r0, #0
 80095f6:	f43f af30 	beq.w	800945a <_dtoa_r+0x432>
 80095fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80095fe:	2b30      	cmp	r3, #48	; 0x30
 8009600:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8009604:	d002      	beq.n	800960c <_dtoa_r+0x5e4>
 8009606:	f8dd a020 	ldr.w	sl, [sp, #32]
 800960a:	e04a      	b.n	80096a2 <_dtoa_r+0x67a>
 800960c:	4615      	mov	r5, r2
 800960e:	e7f4      	b.n	80095fa <_dtoa_r+0x5d2>
 8009610:	4b05      	ldr	r3, [pc, #20]	; (8009628 <_dtoa_r+0x600>)
 8009612:	f7f7 f811 	bl	8000638 <__aeabi_dmul>
 8009616:	e9cd 0100 	strd	r0, r1, [sp]
 800961a:	e7bc      	b.n	8009596 <_dtoa_r+0x56e>
 800961c:	0800dc80 	.word	0x0800dc80
 8009620:	0800dc58 	.word	0x0800dc58
 8009624:	3ff00000 	.word	0x3ff00000
 8009628:	40240000 	.word	0x40240000
 800962c:	401c0000 	.word	0x401c0000
 8009630:	40140000 	.word	0x40140000
 8009634:	3fe00000 	.word	0x3fe00000
 8009638:	e9dd 6700 	ldrd	r6, r7, [sp]
 800963c:	465d      	mov	r5, fp
 800963e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009642:	4630      	mov	r0, r6
 8009644:	4639      	mov	r1, r7
 8009646:	f7f7 f921 	bl	800088c <__aeabi_ddiv>
 800964a:	f7f7 faa5 	bl	8000b98 <__aeabi_d2iz>
 800964e:	4680      	mov	r8, r0
 8009650:	f7f6 ff88 	bl	8000564 <__aeabi_i2d>
 8009654:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009658:	f7f6 ffee 	bl	8000638 <__aeabi_dmul>
 800965c:	4602      	mov	r2, r0
 800965e:	460b      	mov	r3, r1
 8009660:	4630      	mov	r0, r6
 8009662:	4639      	mov	r1, r7
 8009664:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009668:	f7f6 fe2e 	bl	80002c8 <__aeabi_dsub>
 800966c:	f805 6b01 	strb.w	r6, [r5], #1
 8009670:	eba5 060b 	sub.w	r6, r5, fp
 8009674:	45b1      	cmp	r9, r6
 8009676:	4602      	mov	r2, r0
 8009678:	460b      	mov	r3, r1
 800967a:	d139      	bne.n	80096f0 <_dtoa_r+0x6c8>
 800967c:	f7f6 fe26 	bl	80002cc <__adddf3>
 8009680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009684:	4606      	mov	r6, r0
 8009686:	460f      	mov	r7, r1
 8009688:	f7f7 fa66 	bl	8000b58 <__aeabi_dcmpgt>
 800968c:	b9c8      	cbnz	r0, 80096c2 <_dtoa_r+0x69a>
 800968e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009692:	4630      	mov	r0, r6
 8009694:	4639      	mov	r1, r7
 8009696:	f7f7 fa37 	bl	8000b08 <__aeabi_dcmpeq>
 800969a:	b110      	cbz	r0, 80096a2 <_dtoa_r+0x67a>
 800969c:	f018 0f01 	tst.w	r8, #1
 80096a0:	d10f      	bne.n	80096c2 <_dtoa_r+0x69a>
 80096a2:	9904      	ldr	r1, [sp, #16]
 80096a4:	4620      	mov	r0, r4
 80096a6:	f000 fdff 	bl	800a2a8 <_Bfree>
 80096aa:	2300      	movs	r3, #0
 80096ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80096ae:	702b      	strb	r3, [r5, #0]
 80096b0:	f10a 0301 	add.w	r3, sl, #1
 80096b4:	6013      	str	r3, [r2, #0]
 80096b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	f000 8241 	beq.w	8009b40 <_dtoa_r+0xb18>
 80096be:	601d      	str	r5, [r3, #0]
 80096c0:	e23e      	b.n	8009b40 <_dtoa_r+0xb18>
 80096c2:	f8cd a020 	str.w	sl, [sp, #32]
 80096c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80096ca:	2a39      	cmp	r2, #57	; 0x39
 80096cc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80096d0:	d108      	bne.n	80096e4 <_dtoa_r+0x6bc>
 80096d2:	459b      	cmp	fp, r3
 80096d4:	d10a      	bne.n	80096ec <_dtoa_r+0x6c4>
 80096d6:	9b08      	ldr	r3, [sp, #32]
 80096d8:	3301      	adds	r3, #1
 80096da:	9308      	str	r3, [sp, #32]
 80096dc:	2330      	movs	r3, #48	; 0x30
 80096de:	f88b 3000 	strb.w	r3, [fp]
 80096e2:	465b      	mov	r3, fp
 80096e4:	781a      	ldrb	r2, [r3, #0]
 80096e6:	3201      	adds	r2, #1
 80096e8:	701a      	strb	r2, [r3, #0]
 80096ea:	e78c      	b.n	8009606 <_dtoa_r+0x5de>
 80096ec:	461d      	mov	r5, r3
 80096ee:	e7ea      	b.n	80096c6 <_dtoa_r+0x69e>
 80096f0:	2200      	movs	r2, #0
 80096f2:	4b9b      	ldr	r3, [pc, #620]	; (8009960 <_dtoa_r+0x938>)
 80096f4:	f7f6 ffa0 	bl	8000638 <__aeabi_dmul>
 80096f8:	2200      	movs	r2, #0
 80096fa:	2300      	movs	r3, #0
 80096fc:	4606      	mov	r6, r0
 80096fe:	460f      	mov	r7, r1
 8009700:	f7f7 fa02 	bl	8000b08 <__aeabi_dcmpeq>
 8009704:	2800      	cmp	r0, #0
 8009706:	d09a      	beq.n	800963e <_dtoa_r+0x616>
 8009708:	e7cb      	b.n	80096a2 <_dtoa_r+0x67a>
 800970a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800970c:	2a00      	cmp	r2, #0
 800970e:	f000 808b 	beq.w	8009828 <_dtoa_r+0x800>
 8009712:	9a06      	ldr	r2, [sp, #24]
 8009714:	2a01      	cmp	r2, #1
 8009716:	dc6e      	bgt.n	80097f6 <_dtoa_r+0x7ce>
 8009718:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800971a:	2a00      	cmp	r2, #0
 800971c:	d067      	beq.n	80097ee <_dtoa_r+0x7c6>
 800971e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009722:	9f07      	ldr	r7, [sp, #28]
 8009724:	9d05      	ldr	r5, [sp, #20]
 8009726:	9a05      	ldr	r2, [sp, #20]
 8009728:	2101      	movs	r1, #1
 800972a:	441a      	add	r2, r3
 800972c:	4620      	mov	r0, r4
 800972e:	9205      	str	r2, [sp, #20]
 8009730:	4498      	add	r8, r3
 8009732:	f000 fe97 	bl	800a464 <__i2b>
 8009736:	4606      	mov	r6, r0
 8009738:	2d00      	cmp	r5, #0
 800973a:	dd0c      	ble.n	8009756 <_dtoa_r+0x72e>
 800973c:	f1b8 0f00 	cmp.w	r8, #0
 8009740:	dd09      	ble.n	8009756 <_dtoa_r+0x72e>
 8009742:	4545      	cmp	r5, r8
 8009744:	9a05      	ldr	r2, [sp, #20]
 8009746:	462b      	mov	r3, r5
 8009748:	bfa8      	it	ge
 800974a:	4643      	movge	r3, r8
 800974c:	1ad2      	subs	r2, r2, r3
 800974e:	9205      	str	r2, [sp, #20]
 8009750:	1aed      	subs	r5, r5, r3
 8009752:	eba8 0803 	sub.w	r8, r8, r3
 8009756:	9b07      	ldr	r3, [sp, #28]
 8009758:	b1eb      	cbz	r3, 8009796 <_dtoa_r+0x76e>
 800975a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800975c:	2b00      	cmp	r3, #0
 800975e:	d067      	beq.n	8009830 <_dtoa_r+0x808>
 8009760:	b18f      	cbz	r7, 8009786 <_dtoa_r+0x75e>
 8009762:	4631      	mov	r1, r6
 8009764:	463a      	mov	r2, r7
 8009766:	4620      	mov	r0, r4
 8009768:	f000 ff1c 	bl	800a5a4 <__pow5mult>
 800976c:	9a04      	ldr	r2, [sp, #16]
 800976e:	4601      	mov	r1, r0
 8009770:	4606      	mov	r6, r0
 8009772:	4620      	mov	r0, r4
 8009774:	f000 fe7f 	bl	800a476 <__multiply>
 8009778:	9904      	ldr	r1, [sp, #16]
 800977a:	9008      	str	r0, [sp, #32]
 800977c:	4620      	mov	r0, r4
 800977e:	f000 fd93 	bl	800a2a8 <_Bfree>
 8009782:	9b08      	ldr	r3, [sp, #32]
 8009784:	9304      	str	r3, [sp, #16]
 8009786:	9b07      	ldr	r3, [sp, #28]
 8009788:	1bda      	subs	r2, r3, r7
 800978a:	d004      	beq.n	8009796 <_dtoa_r+0x76e>
 800978c:	9904      	ldr	r1, [sp, #16]
 800978e:	4620      	mov	r0, r4
 8009790:	f000 ff08 	bl	800a5a4 <__pow5mult>
 8009794:	9004      	str	r0, [sp, #16]
 8009796:	2101      	movs	r1, #1
 8009798:	4620      	mov	r0, r4
 800979a:	f000 fe63 	bl	800a464 <__i2b>
 800979e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097a0:	4607      	mov	r7, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	f000 81d0 	beq.w	8009b48 <_dtoa_r+0xb20>
 80097a8:	461a      	mov	r2, r3
 80097aa:	4601      	mov	r1, r0
 80097ac:	4620      	mov	r0, r4
 80097ae:	f000 fef9 	bl	800a5a4 <__pow5mult>
 80097b2:	9b06      	ldr	r3, [sp, #24]
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	4607      	mov	r7, r0
 80097b8:	dc40      	bgt.n	800983c <_dtoa_r+0x814>
 80097ba:	9b00      	ldr	r3, [sp, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d139      	bne.n	8009834 <_dtoa_r+0x80c>
 80097c0:	9b01      	ldr	r3, [sp, #4]
 80097c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d136      	bne.n	8009838 <_dtoa_r+0x810>
 80097ca:	9b01      	ldr	r3, [sp, #4]
 80097cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80097d0:	0d1b      	lsrs	r3, r3, #20
 80097d2:	051b      	lsls	r3, r3, #20
 80097d4:	b12b      	cbz	r3, 80097e2 <_dtoa_r+0x7ba>
 80097d6:	9b05      	ldr	r3, [sp, #20]
 80097d8:	3301      	adds	r3, #1
 80097da:	9305      	str	r3, [sp, #20]
 80097dc:	f108 0801 	add.w	r8, r8, #1
 80097e0:	2301      	movs	r3, #1
 80097e2:	9307      	str	r3, [sp, #28]
 80097e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d12a      	bne.n	8009840 <_dtoa_r+0x818>
 80097ea:	2001      	movs	r0, #1
 80097ec:	e030      	b.n	8009850 <_dtoa_r+0x828>
 80097ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80097f4:	e795      	b.n	8009722 <_dtoa_r+0x6fa>
 80097f6:	9b07      	ldr	r3, [sp, #28]
 80097f8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80097fc:	42bb      	cmp	r3, r7
 80097fe:	bfbf      	itttt	lt
 8009800:	9b07      	ldrlt	r3, [sp, #28]
 8009802:	9707      	strlt	r7, [sp, #28]
 8009804:	1afa      	sublt	r2, r7, r3
 8009806:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009808:	bfbb      	ittet	lt
 800980a:	189b      	addlt	r3, r3, r2
 800980c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800980e:	1bdf      	subge	r7, r3, r7
 8009810:	2700      	movlt	r7, #0
 8009812:	f1b9 0f00 	cmp.w	r9, #0
 8009816:	bfb5      	itete	lt
 8009818:	9b05      	ldrlt	r3, [sp, #20]
 800981a:	9d05      	ldrge	r5, [sp, #20]
 800981c:	eba3 0509 	sublt.w	r5, r3, r9
 8009820:	464b      	movge	r3, r9
 8009822:	bfb8      	it	lt
 8009824:	2300      	movlt	r3, #0
 8009826:	e77e      	b.n	8009726 <_dtoa_r+0x6fe>
 8009828:	9f07      	ldr	r7, [sp, #28]
 800982a:	9d05      	ldr	r5, [sp, #20]
 800982c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800982e:	e783      	b.n	8009738 <_dtoa_r+0x710>
 8009830:	9a07      	ldr	r2, [sp, #28]
 8009832:	e7ab      	b.n	800978c <_dtoa_r+0x764>
 8009834:	2300      	movs	r3, #0
 8009836:	e7d4      	b.n	80097e2 <_dtoa_r+0x7ba>
 8009838:	9b00      	ldr	r3, [sp, #0]
 800983a:	e7d2      	b.n	80097e2 <_dtoa_r+0x7ba>
 800983c:	2300      	movs	r3, #0
 800983e:	9307      	str	r3, [sp, #28]
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8009846:	6918      	ldr	r0, [r3, #16]
 8009848:	f000 fdbe 	bl	800a3c8 <__hi0bits>
 800984c:	f1c0 0020 	rsb	r0, r0, #32
 8009850:	4440      	add	r0, r8
 8009852:	f010 001f 	ands.w	r0, r0, #31
 8009856:	d047      	beq.n	80098e8 <_dtoa_r+0x8c0>
 8009858:	f1c0 0320 	rsb	r3, r0, #32
 800985c:	2b04      	cmp	r3, #4
 800985e:	dd3b      	ble.n	80098d8 <_dtoa_r+0x8b0>
 8009860:	9b05      	ldr	r3, [sp, #20]
 8009862:	f1c0 001c 	rsb	r0, r0, #28
 8009866:	4403      	add	r3, r0
 8009868:	9305      	str	r3, [sp, #20]
 800986a:	4405      	add	r5, r0
 800986c:	4480      	add	r8, r0
 800986e:	9b05      	ldr	r3, [sp, #20]
 8009870:	2b00      	cmp	r3, #0
 8009872:	dd05      	ble.n	8009880 <_dtoa_r+0x858>
 8009874:	461a      	mov	r2, r3
 8009876:	9904      	ldr	r1, [sp, #16]
 8009878:	4620      	mov	r0, r4
 800987a:	f000 fee1 	bl	800a640 <__lshift>
 800987e:	9004      	str	r0, [sp, #16]
 8009880:	f1b8 0f00 	cmp.w	r8, #0
 8009884:	dd05      	ble.n	8009892 <_dtoa_r+0x86a>
 8009886:	4639      	mov	r1, r7
 8009888:	4642      	mov	r2, r8
 800988a:	4620      	mov	r0, r4
 800988c:	f000 fed8 	bl	800a640 <__lshift>
 8009890:	4607      	mov	r7, r0
 8009892:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009894:	b353      	cbz	r3, 80098ec <_dtoa_r+0x8c4>
 8009896:	4639      	mov	r1, r7
 8009898:	9804      	ldr	r0, [sp, #16]
 800989a:	f000 ff25 	bl	800a6e8 <__mcmp>
 800989e:	2800      	cmp	r0, #0
 80098a0:	da24      	bge.n	80098ec <_dtoa_r+0x8c4>
 80098a2:	2300      	movs	r3, #0
 80098a4:	220a      	movs	r2, #10
 80098a6:	9904      	ldr	r1, [sp, #16]
 80098a8:	4620      	mov	r0, r4
 80098aa:	f000 fd14 	bl	800a2d6 <__multadd>
 80098ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098b0:	9004      	str	r0, [sp, #16]
 80098b2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	f000 814d 	beq.w	8009b56 <_dtoa_r+0xb2e>
 80098bc:	2300      	movs	r3, #0
 80098be:	4631      	mov	r1, r6
 80098c0:	220a      	movs	r2, #10
 80098c2:	4620      	mov	r0, r4
 80098c4:	f000 fd07 	bl	800a2d6 <__multadd>
 80098c8:	9b02      	ldr	r3, [sp, #8]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	4606      	mov	r6, r0
 80098ce:	dc4f      	bgt.n	8009970 <_dtoa_r+0x948>
 80098d0:	9b06      	ldr	r3, [sp, #24]
 80098d2:	2b02      	cmp	r3, #2
 80098d4:	dd4c      	ble.n	8009970 <_dtoa_r+0x948>
 80098d6:	e011      	b.n	80098fc <_dtoa_r+0x8d4>
 80098d8:	d0c9      	beq.n	800986e <_dtoa_r+0x846>
 80098da:	9a05      	ldr	r2, [sp, #20]
 80098dc:	331c      	adds	r3, #28
 80098de:	441a      	add	r2, r3
 80098e0:	9205      	str	r2, [sp, #20]
 80098e2:	441d      	add	r5, r3
 80098e4:	4498      	add	r8, r3
 80098e6:	e7c2      	b.n	800986e <_dtoa_r+0x846>
 80098e8:	4603      	mov	r3, r0
 80098ea:	e7f6      	b.n	80098da <_dtoa_r+0x8b2>
 80098ec:	f1b9 0f00 	cmp.w	r9, #0
 80098f0:	dc38      	bgt.n	8009964 <_dtoa_r+0x93c>
 80098f2:	9b06      	ldr	r3, [sp, #24]
 80098f4:	2b02      	cmp	r3, #2
 80098f6:	dd35      	ble.n	8009964 <_dtoa_r+0x93c>
 80098f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80098fc:	9b02      	ldr	r3, [sp, #8]
 80098fe:	b963      	cbnz	r3, 800991a <_dtoa_r+0x8f2>
 8009900:	4639      	mov	r1, r7
 8009902:	2205      	movs	r2, #5
 8009904:	4620      	mov	r0, r4
 8009906:	f000 fce6 	bl	800a2d6 <__multadd>
 800990a:	4601      	mov	r1, r0
 800990c:	4607      	mov	r7, r0
 800990e:	9804      	ldr	r0, [sp, #16]
 8009910:	f000 feea 	bl	800a6e8 <__mcmp>
 8009914:	2800      	cmp	r0, #0
 8009916:	f73f adcc 	bgt.w	80094b2 <_dtoa_r+0x48a>
 800991a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800991c:	465d      	mov	r5, fp
 800991e:	ea6f 0a03 	mvn.w	sl, r3
 8009922:	f04f 0900 	mov.w	r9, #0
 8009926:	4639      	mov	r1, r7
 8009928:	4620      	mov	r0, r4
 800992a:	f000 fcbd 	bl	800a2a8 <_Bfree>
 800992e:	2e00      	cmp	r6, #0
 8009930:	f43f aeb7 	beq.w	80096a2 <_dtoa_r+0x67a>
 8009934:	f1b9 0f00 	cmp.w	r9, #0
 8009938:	d005      	beq.n	8009946 <_dtoa_r+0x91e>
 800993a:	45b1      	cmp	r9, r6
 800993c:	d003      	beq.n	8009946 <_dtoa_r+0x91e>
 800993e:	4649      	mov	r1, r9
 8009940:	4620      	mov	r0, r4
 8009942:	f000 fcb1 	bl	800a2a8 <_Bfree>
 8009946:	4631      	mov	r1, r6
 8009948:	4620      	mov	r0, r4
 800994a:	f000 fcad 	bl	800a2a8 <_Bfree>
 800994e:	e6a8      	b.n	80096a2 <_dtoa_r+0x67a>
 8009950:	2700      	movs	r7, #0
 8009952:	463e      	mov	r6, r7
 8009954:	e7e1      	b.n	800991a <_dtoa_r+0x8f2>
 8009956:	f8dd a020 	ldr.w	sl, [sp, #32]
 800995a:	463e      	mov	r6, r7
 800995c:	e5a9      	b.n	80094b2 <_dtoa_r+0x48a>
 800995e:	bf00      	nop
 8009960:	40240000 	.word	0x40240000
 8009964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009966:	f8cd 9008 	str.w	r9, [sp, #8]
 800996a:	2b00      	cmp	r3, #0
 800996c:	f000 80fa 	beq.w	8009b64 <_dtoa_r+0xb3c>
 8009970:	2d00      	cmp	r5, #0
 8009972:	dd05      	ble.n	8009980 <_dtoa_r+0x958>
 8009974:	4631      	mov	r1, r6
 8009976:	462a      	mov	r2, r5
 8009978:	4620      	mov	r0, r4
 800997a:	f000 fe61 	bl	800a640 <__lshift>
 800997e:	4606      	mov	r6, r0
 8009980:	9b07      	ldr	r3, [sp, #28]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d04c      	beq.n	8009a20 <_dtoa_r+0x9f8>
 8009986:	6871      	ldr	r1, [r6, #4]
 8009988:	4620      	mov	r0, r4
 800998a:	f000 fc59 	bl	800a240 <_Balloc>
 800998e:	6932      	ldr	r2, [r6, #16]
 8009990:	3202      	adds	r2, #2
 8009992:	4605      	mov	r5, r0
 8009994:	0092      	lsls	r2, r2, #2
 8009996:	f106 010c 	add.w	r1, r6, #12
 800999a:	300c      	adds	r0, #12
 800999c:	f7fd fd5c 	bl	8007458 <memcpy>
 80099a0:	2201      	movs	r2, #1
 80099a2:	4629      	mov	r1, r5
 80099a4:	4620      	mov	r0, r4
 80099a6:	f000 fe4b 	bl	800a640 <__lshift>
 80099aa:	9b00      	ldr	r3, [sp, #0]
 80099ac:	f8cd b014 	str.w	fp, [sp, #20]
 80099b0:	f003 0301 	and.w	r3, r3, #1
 80099b4:	46b1      	mov	r9, r6
 80099b6:	9307      	str	r3, [sp, #28]
 80099b8:	4606      	mov	r6, r0
 80099ba:	4639      	mov	r1, r7
 80099bc:	9804      	ldr	r0, [sp, #16]
 80099be:	f7ff faa5 	bl	8008f0c <quorem>
 80099c2:	4649      	mov	r1, r9
 80099c4:	4605      	mov	r5, r0
 80099c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80099ca:	9804      	ldr	r0, [sp, #16]
 80099cc:	f000 fe8c 	bl	800a6e8 <__mcmp>
 80099d0:	4632      	mov	r2, r6
 80099d2:	9000      	str	r0, [sp, #0]
 80099d4:	4639      	mov	r1, r7
 80099d6:	4620      	mov	r0, r4
 80099d8:	f000 fea0 	bl	800a71c <__mdiff>
 80099dc:	68c3      	ldr	r3, [r0, #12]
 80099de:	4602      	mov	r2, r0
 80099e0:	bb03      	cbnz	r3, 8009a24 <_dtoa_r+0x9fc>
 80099e2:	4601      	mov	r1, r0
 80099e4:	9008      	str	r0, [sp, #32]
 80099e6:	9804      	ldr	r0, [sp, #16]
 80099e8:	f000 fe7e 	bl	800a6e8 <__mcmp>
 80099ec:	9a08      	ldr	r2, [sp, #32]
 80099ee:	4603      	mov	r3, r0
 80099f0:	4611      	mov	r1, r2
 80099f2:	4620      	mov	r0, r4
 80099f4:	9308      	str	r3, [sp, #32]
 80099f6:	f000 fc57 	bl	800a2a8 <_Bfree>
 80099fa:	9b08      	ldr	r3, [sp, #32]
 80099fc:	b9a3      	cbnz	r3, 8009a28 <_dtoa_r+0xa00>
 80099fe:	9a06      	ldr	r2, [sp, #24]
 8009a00:	b992      	cbnz	r2, 8009a28 <_dtoa_r+0xa00>
 8009a02:	9a07      	ldr	r2, [sp, #28]
 8009a04:	b982      	cbnz	r2, 8009a28 <_dtoa_r+0xa00>
 8009a06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009a0a:	d029      	beq.n	8009a60 <_dtoa_r+0xa38>
 8009a0c:	9b00      	ldr	r3, [sp, #0]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	dd01      	ble.n	8009a16 <_dtoa_r+0x9ee>
 8009a12:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009a16:	9b05      	ldr	r3, [sp, #20]
 8009a18:	1c5d      	adds	r5, r3, #1
 8009a1a:	f883 8000 	strb.w	r8, [r3]
 8009a1e:	e782      	b.n	8009926 <_dtoa_r+0x8fe>
 8009a20:	4630      	mov	r0, r6
 8009a22:	e7c2      	b.n	80099aa <_dtoa_r+0x982>
 8009a24:	2301      	movs	r3, #1
 8009a26:	e7e3      	b.n	80099f0 <_dtoa_r+0x9c8>
 8009a28:	9a00      	ldr	r2, [sp, #0]
 8009a2a:	2a00      	cmp	r2, #0
 8009a2c:	db04      	blt.n	8009a38 <_dtoa_r+0xa10>
 8009a2e:	d125      	bne.n	8009a7c <_dtoa_r+0xa54>
 8009a30:	9a06      	ldr	r2, [sp, #24]
 8009a32:	bb1a      	cbnz	r2, 8009a7c <_dtoa_r+0xa54>
 8009a34:	9a07      	ldr	r2, [sp, #28]
 8009a36:	bb0a      	cbnz	r2, 8009a7c <_dtoa_r+0xa54>
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	ddec      	ble.n	8009a16 <_dtoa_r+0x9ee>
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	9904      	ldr	r1, [sp, #16]
 8009a40:	4620      	mov	r0, r4
 8009a42:	f000 fdfd 	bl	800a640 <__lshift>
 8009a46:	4639      	mov	r1, r7
 8009a48:	9004      	str	r0, [sp, #16]
 8009a4a:	f000 fe4d 	bl	800a6e8 <__mcmp>
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	dc03      	bgt.n	8009a5a <_dtoa_r+0xa32>
 8009a52:	d1e0      	bne.n	8009a16 <_dtoa_r+0x9ee>
 8009a54:	f018 0f01 	tst.w	r8, #1
 8009a58:	d0dd      	beq.n	8009a16 <_dtoa_r+0x9ee>
 8009a5a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009a5e:	d1d8      	bne.n	8009a12 <_dtoa_r+0x9ea>
 8009a60:	9b05      	ldr	r3, [sp, #20]
 8009a62:	9a05      	ldr	r2, [sp, #20]
 8009a64:	1c5d      	adds	r5, r3, #1
 8009a66:	2339      	movs	r3, #57	; 0x39
 8009a68:	7013      	strb	r3, [r2, #0]
 8009a6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009a6e:	2b39      	cmp	r3, #57	; 0x39
 8009a70:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8009a74:	d04f      	beq.n	8009b16 <_dtoa_r+0xaee>
 8009a76:	3301      	adds	r3, #1
 8009a78:	7013      	strb	r3, [r2, #0]
 8009a7a:	e754      	b.n	8009926 <_dtoa_r+0x8fe>
 8009a7c:	9a05      	ldr	r2, [sp, #20]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	f102 0501 	add.w	r5, r2, #1
 8009a84:	dd06      	ble.n	8009a94 <_dtoa_r+0xa6c>
 8009a86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009a8a:	d0e9      	beq.n	8009a60 <_dtoa_r+0xa38>
 8009a8c:	f108 0801 	add.w	r8, r8, #1
 8009a90:	9b05      	ldr	r3, [sp, #20]
 8009a92:	e7c2      	b.n	8009a1a <_dtoa_r+0x9f2>
 8009a94:	9a02      	ldr	r2, [sp, #8]
 8009a96:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009a9a:	eba5 030b 	sub.w	r3, r5, fp
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d021      	beq.n	8009ae6 <_dtoa_r+0xabe>
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	220a      	movs	r2, #10
 8009aa6:	9904      	ldr	r1, [sp, #16]
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	f000 fc14 	bl	800a2d6 <__multadd>
 8009aae:	45b1      	cmp	r9, r6
 8009ab0:	9004      	str	r0, [sp, #16]
 8009ab2:	f04f 0300 	mov.w	r3, #0
 8009ab6:	f04f 020a 	mov.w	r2, #10
 8009aba:	4649      	mov	r1, r9
 8009abc:	4620      	mov	r0, r4
 8009abe:	d105      	bne.n	8009acc <_dtoa_r+0xaa4>
 8009ac0:	f000 fc09 	bl	800a2d6 <__multadd>
 8009ac4:	4681      	mov	r9, r0
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	9505      	str	r5, [sp, #20]
 8009aca:	e776      	b.n	80099ba <_dtoa_r+0x992>
 8009acc:	f000 fc03 	bl	800a2d6 <__multadd>
 8009ad0:	4631      	mov	r1, r6
 8009ad2:	4681      	mov	r9, r0
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	220a      	movs	r2, #10
 8009ad8:	4620      	mov	r0, r4
 8009ada:	f000 fbfc 	bl	800a2d6 <__multadd>
 8009ade:	4606      	mov	r6, r0
 8009ae0:	e7f2      	b.n	8009ac8 <_dtoa_r+0xaa0>
 8009ae2:	f04f 0900 	mov.w	r9, #0
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	9904      	ldr	r1, [sp, #16]
 8009aea:	4620      	mov	r0, r4
 8009aec:	f000 fda8 	bl	800a640 <__lshift>
 8009af0:	4639      	mov	r1, r7
 8009af2:	9004      	str	r0, [sp, #16]
 8009af4:	f000 fdf8 	bl	800a6e8 <__mcmp>
 8009af8:	2800      	cmp	r0, #0
 8009afa:	dcb6      	bgt.n	8009a6a <_dtoa_r+0xa42>
 8009afc:	d102      	bne.n	8009b04 <_dtoa_r+0xadc>
 8009afe:	f018 0f01 	tst.w	r8, #1
 8009b02:	d1b2      	bne.n	8009a6a <_dtoa_r+0xa42>
 8009b04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b08:	2b30      	cmp	r3, #48	; 0x30
 8009b0a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8009b0e:	f47f af0a 	bne.w	8009926 <_dtoa_r+0x8fe>
 8009b12:	4615      	mov	r5, r2
 8009b14:	e7f6      	b.n	8009b04 <_dtoa_r+0xadc>
 8009b16:	4593      	cmp	fp, r2
 8009b18:	d105      	bne.n	8009b26 <_dtoa_r+0xafe>
 8009b1a:	2331      	movs	r3, #49	; 0x31
 8009b1c:	f10a 0a01 	add.w	sl, sl, #1
 8009b20:	f88b 3000 	strb.w	r3, [fp]
 8009b24:	e6ff      	b.n	8009926 <_dtoa_r+0x8fe>
 8009b26:	4615      	mov	r5, r2
 8009b28:	e79f      	b.n	8009a6a <_dtoa_r+0xa42>
 8009b2a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009b90 <_dtoa_r+0xb68>
 8009b2e:	e007      	b.n	8009b40 <_dtoa_r+0xb18>
 8009b30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b32:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009b94 <_dtoa_r+0xb6c>
 8009b36:	b11b      	cbz	r3, 8009b40 <_dtoa_r+0xb18>
 8009b38:	f10b 0308 	add.w	r3, fp, #8
 8009b3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009b3e:	6013      	str	r3, [r2, #0]
 8009b40:	4658      	mov	r0, fp
 8009b42:	b017      	add	sp, #92	; 0x5c
 8009b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b48:	9b06      	ldr	r3, [sp, #24]
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	f77f ae35 	ble.w	80097ba <_dtoa_r+0x792>
 8009b50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b52:	9307      	str	r3, [sp, #28]
 8009b54:	e649      	b.n	80097ea <_dtoa_r+0x7c2>
 8009b56:	9b02      	ldr	r3, [sp, #8]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	dc03      	bgt.n	8009b64 <_dtoa_r+0xb3c>
 8009b5c:	9b06      	ldr	r3, [sp, #24]
 8009b5e:	2b02      	cmp	r3, #2
 8009b60:	f73f aecc 	bgt.w	80098fc <_dtoa_r+0x8d4>
 8009b64:	465d      	mov	r5, fp
 8009b66:	4639      	mov	r1, r7
 8009b68:	9804      	ldr	r0, [sp, #16]
 8009b6a:	f7ff f9cf 	bl	8008f0c <quorem>
 8009b6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009b72:	f805 8b01 	strb.w	r8, [r5], #1
 8009b76:	9a02      	ldr	r2, [sp, #8]
 8009b78:	eba5 030b 	sub.w	r3, r5, fp
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	ddb0      	ble.n	8009ae2 <_dtoa_r+0xaba>
 8009b80:	2300      	movs	r3, #0
 8009b82:	220a      	movs	r2, #10
 8009b84:	9904      	ldr	r1, [sp, #16]
 8009b86:	4620      	mov	r0, r4
 8009b88:	f000 fba5 	bl	800a2d6 <__multadd>
 8009b8c:	9004      	str	r0, [sp, #16]
 8009b8e:	e7ea      	b.n	8009b66 <_dtoa_r+0xb3e>
 8009b90:	0800dbc0 	.word	0x0800dbc0
 8009b94:	0800dc40 	.word	0x0800dc40

08009b98 <rshift>:
 8009b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b9a:	6906      	ldr	r6, [r0, #16]
 8009b9c:	114b      	asrs	r3, r1, #5
 8009b9e:	429e      	cmp	r6, r3
 8009ba0:	f100 0414 	add.w	r4, r0, #20
 8009ba4:	dd30      	ble.n	8009c08 <rshift+0x70>
 8009ba6:	f011 011f 	ands.w	r1, r1, #31
 8009baa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8009bae:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009bb2:	d108      	bne.n	8009bc6 <rshift+0x2e>
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	42b2      	cmp	r2, r6
 8009bb8:	460b      	mov	r3, r1
 8009bba:	d211      	bcs.n	8009be0 <rshift+0x48>
 8009bbc:	f852 3b04 	ldr.w	r3, [r2], #4
 8009bc0:	f841 3b04 	str.w	r3, [r1], #4
 8009bc4:	e7f7      	b.n	8009bb6 <rshift+0x1e>
 8009bc6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8009bca:	f1c1 0c20 	rsb	ip, r1, #32
 8009bce:	40cd      	lsrs	r5, r1
 8009bd0:	3204      	adds	r2, #4
 8009bd2:	4623      	mov	r3, r4
 8009bd4:	42b2      	cmp	r2, r6
 8009bd6:	4617      	mov	r7, r2
 8009bd8:	d30c      	bcc.n	8009bf4 <rshift+0x5c>
 8009bda:	601d      	str	r5, [r3, #0]
 8009bdc:	b105      	cbz	r5, 8009be0 <rshift+0x48>
 8009bde:	3304      	adds	r3, #4
 8009be0:	1b1a      	subs	r2, r3, r4
 8009be2:	42a3      	cmp	r3, r4
 8009be4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009be8:	bf08      	it	eq
 8009bea:	2300      	moveq	r3, #0
 8009bec:	6102      	str	r2, [r0, #16]
 8009bee:	bf08      	it	eq
 8009bf0:	6143      	streq	r3, [r0, #20]
 8009bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bf4:	683f      	ldr	r7, [r7, #0]
 8009bf6:	fa07 f70c 	lsl.w	r7, r7, ip
 8009bfa:	433d      	orrs	r5, r7
 8009bfc:	f843 5b04 	str.w	r5, [r3], #4
 8009c00:	f852 5b04 	ldr.w	r5, [r2], #4
 8009c04:	40cd      	lsrs	r5, r1
 8009c06:	e7e5      	b.n	8009bd4 <rshift+0x3c>
 8009c08:	4623      	mov	r3, r4
 8009c0a:	e7e9      	b.n	8009be0 <rshift+0x48>

08009c0c <__hexdig_fun>:
 8009c0c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009c10:	2b09      	cmp	r3, #9
 8009c12:	d802      	bhi.n	8009c1a <__hexdig_fun+0xe>
 8009c14:	3820      	subs	r0, #32
 8009c16:	b2c0      	uxtb	r0, r0
 8009c18:	4770      	bx	lr
 8009c1a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009c1e:	2b05      	cmp	r3, #5
 8009c20:	d801      	bhi.n	8009c26 <__hexdig_fun+0x1a>
 8009c22:	3847      	subs	r0, #71	; 0x47
 8009c24:	e7f7      	b.n	8009c16 <__hexdig_fun+0xa>
 8009c26:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009c2a:	2b05      	cmp	r3, #5
 8009c2c:	d801      	bhi.n	8009c32 <__hexdig_fun+0x26>
 8009c2e:	3827      	subs	r0, #39	; 0x27
 8009c30:	e7f1      	b.n	8009c16 <__hexdig_fun+0xa>
 8009c32:	2000      	movs	r0, #0
 8009c34:	4770      	bx	lr

08009c36 <__gethex>:
 8009c36:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c3a:	b08b      	sub	sp, #44	; 0x2c
 8009c3c:	468a      	mov	sl, r1
 8009c3e:	9002      	str	r0, [sp, #8]
 8009c40:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009c42:	9306      	str	r3, [sp, #24]
 8009c44:	4690      	mov	r8, r2
 8009c46:	f000 fad0 	bl	800a1ea <__localeconv_l>
 8009c4a:	6803      	ldr	r3, [r0, #0]
 8009c4c:	9303      	str	r3, [sp, #12]
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7f6 fade 	bl	8000210 <strlen>
 8009c54:	9b03      	ldr	r3, [sp, #12]
 8009c56:	9001      	str	r0, [sp, #4]
 8009c58:	4403      	add	r3, r0
 8009c5a:	f04f 0b00 	mov.w	fp, #0
 8009c5e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009c62:	9307      	str	r3, [sp, #28]
 8009c64:	f8da 3000 	ldr.w	r3, [sl]
 8009c68:	3302      	adds	r3, #2
 8009c6a:	461f      	mov	r7, r3
 8009c6c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009c70:	2830      	cmp	r0, #48	; 0x30
 8009c72:	d06c      	beq.n	8009d4e <__gethex+0x118>
 8009c74:	f7ff ffca 	bl	8009c0c <__hexdig_fun>
 8009c78:	4604      	mov	r4, r0
 8009c7a:	2800      	cmp	r0, #0
 8009c7c:	d16a      	bne.n	8009d54 <__gethex+0x11e>
 8009c7e:	9a01      	ldr	r2, [sp, #4]
 8009c80:	9903      	ldr	r1, [sp, #12]
 8009c82:	4638      	mov	r0, r7
 8009c84:	f001 f8f4 	bl	800ae70 <strncmp>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d166      	bne.n	8009d5a <__gethex+0x124>
 8009c8c:	9b01      	ldr	r3, [sp, #4]
 8009c8e:	5cf8      	ldrb	r0, [r7, r3]
 8009c90:	18fe      	adds	r6, r7, r3
 8009c92:	f7ff ffbb 	bl	8009c0c <__hexdig_fun>
 8009c96:	2800      	cmp	r0, #0
 8009c98:	d062      	beq.n	8009d60 <__gethex+0x12a>
 8009c9a:	4633      	mov	r3, r6
 8009c9c:	7818      	ldrb	r0, [r3, #0]
 8009c9e:	2830      	cmp	r0, #48	; 0x30
 8009ca0:	461f      	mov	r7, r3
 8009ca2:	f103 0301 	add.w	r3, r3, #1
 8009ca6:	d0f9      	beq.n	8009c9c <__gethex+0x66>
 8009ca8:	f7ff ffb0 	bl	8009c0c <__hexdig_fun>
 8009cac:	fab0 f580 	clz	r5, r0
 8009cb0:	096d      	lsrs	r5, r5, #5
 8009cb2:	4634      	mov	r4, r6
 8009cb4:	f04f 0b01 	mov.w	fp, #1
 8009cb8:	463a      	mov	r2, r7
 8009cba:	4616      	mov	r6, r2
 8009cbc:	3201      	adds	r2, #1
 8009cbe:	7830      	ldrb	r0, [r6, #0]
 8009cc0:	f7ff ffa4 	bl	8009c0c <__hexdig_fun>
 8009cc4:	2800      	cmp	r0, #0
 8009cc6:	d1f8      	bne.n	8009cba <__gethex+0x84>
 8009cc8:	9a01      	ldr	r2, [sp, #4]
 8009cca:	9903      	ldr	r1, [sp, #12]
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f001 f8cf 	bl	800ae70 <strncmp>
 8009cd2:	b950      	cbnz	r0, 8009cea <__gethex+0xb4>
 8009cd4:	b954      	cbnz	r4, 8009cec <__gethex+0xb6>
 8009cd6:	9b01      	ldr	r3, [sp, #4]
 8009cd8:	18f4      	adds	r4, r6, r3
 8009cda:	4622      	mov	r2, r4
 8009cdc:	4616      	mov	r6, r2
 8009cde:	3201      	adds	r2, #1
 8009ce0:	7830      	ldrb	r0, [r6, #0]
 8009ce2:	f7ff ff93 	bl	8009c0c <__hexdig_fun>
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	d1f8      	bne.n	8009cdc <__gethex+0xa6>
 8009cea:	b10c      	cbz	r4, 8009cf0 <__gethex+0xba>
 8009cec:	1ba4      	subs	r4, r4, r6
 8009cee:	00a4      	lsls	r4, r4, #2
 8009cf0:	7833      	ldrb	r3, [r6, #0]
 8009cf2:	2b50      	cmp	r3, #80	; 0x50
 8009cf4:	d001      	beq.n	8009cfa <__gethex+0xc4>
 8009cf6:	2b70      	cmp	r3, #112	; 0x70
 8009cf8:	d140      	bne.n	8009d7c <__gethex+0x146>
 8009cfa:	7873      	ldrb	r3, [r6, #1]
 8009cfc:	2b2b      	cmp	r3, #43	; 0x2b
 8009cfe:	d031      	beq.n	8009d64 <__gethex+0x12e>
 8009d00:	2b2d      	cmp	r3, #45	; 0x2d
 8009d02:	d033      	beq.n	8009d6c <__gethex+0x136>
 8009d04:	1c71      	adds	r1, r6, #1
 8009d06:	f04f 0900 	mov.w	r9, #0
 8009d0a:	7808      	ldrb	r0, [r1, #0]
 8009d0c:	f7ff ff7e 	bl	8009c0c <__hexdig_fun>
 8009d10:	1e43      	subs	r3, r0, #1
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	2b18      	cmp	r3, #24
 8009d16:	d831      	bhi.n	8009d7c <__gethex+0x146>
 8009d18:	f1a0 0210 	sub.w	r2, r0, #16
 8009d1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009d20:	f7ff ff74 	bl	8009c0c <__hexdig_fun>
 8009d24:	1e43      	subs	r3, r0, #1
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	2b18      	cmp	r3, #24
 8009d2a:	d922      	bls.n	8009d72 <__gethex+0x13c>
 8009d2c:	f1b9 0f00 	cmp.w	r9, #0
 8009d30:	d000      	beq.n	8009d34 <__gethex+0xfe>
 8009d32:	4252      	negs	r2, r2
 8009d34:	4414      	add	r4, r2
 8009d36:	f8ca 1000 	str.w	r1, [sl]
 8009d3a:	b30d      	cbz	r5, 8009d80 <__gethex+0x14a>
 8009d3c:	f1bb 0f00 	cmp.w	fp, #0
 8009d40:	bf0c      	ite	eq
 8009d42:	2706      	moveq	r7, #6
 8009d44:	2700      	movne	r7, #0
 8009d46:	4638      	mov	r0, r7
 8009d48:	b00b      	add	sp, #44	; 0x2c
 8009d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d4e:	f10b 0b01 	add.w	fp, fp, #1
 8009d52:	e78a      	b.n	8009c6a <__gethex+0x34>
 8009d54:	2500      	movs	r5, #0
 8009d56:	462c      	mov	r4, r5
 8009d58:	e7ae      	b.n	8009cb8 <__gethex+0x82>
 8009d5a:	463e      	mov	r6, r7
 8009d5c:	2501      	movs	r5, #1
 8009d5e:	e7c7      	b.n	8009cf0 <__gethex+0xba>
 8009d60:	4604      	mov	r4, r0
 8009d62:	e7fb      	b.n	8009d5c <__gethex+0x126>
 8009d64:	f04f 0900 	mov.w	r9, #0
 8009d68:	1cb1      	adds	r1, r6, #2
 8009d6a:	e7ce      	b.n	8009d0a <__gethex+0xd4>
 8009d6c:	f04f 0901 	mov.w	r9, #1
 8009d70:	e7fa      	b.n	8009d68 <__gethex+0x132>
 8009d72:	230a      	movs	r3, #10
 8009d74:	fb03 0202 	mla	r2, r3, r2, r0
 8009d78:	3a10      	subs	r2, #16
 8009d7a:	e7cf      	b.n	8009d1c <__gethex+0xe6>
 8009d7c:	4631      	mov	r1, r6
 8009d7e:	e7da      	b.n	8009d36 <__gethex+0x100>
 8009d80:	1bf3      	subs	r3, r6, r7
 8009d82:	3b01      	subs	r3, #1
 8009d84:	4629      	mov	r1, r5
 8009d86:	2b07      	cmp	r3, #7
 8009d88:	dc49      	bgt.n	8009e1e <__gethex+0x1e8>
 8009d8a:	9802      	ldr	r0, [sp, #8]
 8009d8c:	f000 fa58 	bl	800a240 <_Balloc>
 8009d90:	9b01      	ldr	r3, [sp, #4]
 8009d92:	f100 0914 	add.w	r9, r0, #20
 8009d96:	f04f 0b00 	mov.w	fp, #0
 8009d9a:	f1c3 0301 	rsb	r3, r3, #1
 8009d9e:	4605      	mov	r5, r0
 8009da0:	f8cd 9010 	str.w	r9, [sp, #16]
 8009da4:	46da      	mov	sl, fp
 8009da6:	9308      	str	r3, [sp, #32]
 8009da8:	42b7      	cmp	r7, r6
 8009daa:	d33b      	bcc.n	8009e24 <__gethex+0x1ee>
 8009dac:	9804      	ldr	r0, [sp, #16]
 8009dae:	f840 ab04 	str.w	sl, [r0], #4
 8009db2:	eba0 0009 	sub.w	r0, r0, r9
 8009db6:	1080      	asrs	r0, r0, #2
 8009db8:	6128      	str	r0, [r5, #16]
 8009dba:	0147      	lsls	r7, r0, #5
 8009dbc:	4650      	mov	r0, sl
 8009dbe:	f000 fb03 	bl	800a3c8 <__hi0bits>
 8009dc2:	f8d8 6000 	ldr.w	r6, [r8]
 8009dc6:	1a3f      	subs	r7, r7, r0
 8009dc8:	42b7      	cmp	r7, r6
 8009dca:	dd64      	ble.n	8009e96 <__gethex+0x260>
 8009dcc:	1bbf      	subs	r7, r7, r6
 8009dce:	4639      	mov	r1, r7
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	f000 fe13 	bl	800a9fc <__any_on>
 8009dd6:	4682      	mov	sl, r0
 8009dd8:	b178      	cbz	r0, 8009dfa <__gethex+0x1c4>
 8009dda:	1e7b      	subs	r3, r7, #1
 8009ddc:	1159      	asrs	r1, r3, #5
 8009dde:	f003 021f 	and.w	r2, r3, #31
 8009de2:	f04f 0a01 	mov.w	sl, #1
 8009de6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009dea:	fa0a f202 	lsl.w	r2, sl, r2
 8009dee:	420a      	tst	r2, r1
 8009df0:	d003      	beq.n	8009dfa <__gethex+0x1c4>
 8009df2:	4553      	cmp	r3, sl
 8009df4:	dc46      	bgt.n	8009e84 <__gethex+0x24e>
 8009df6:	f04f 0a02 	mov.w	sl, #2
 8009dfa:	4639      	mov	r1, r7
 8009dfc:	4628      	mov	r0, r5
 8009dfe:	f7ff fecb 	bl	8009b98 <rshift>
 8009e02:	443c      	add	r4, r7
 8009e04:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e08:	42a3      	cmp	r3, r4
 8009e0a:	da52      	bge.n	8009eb2 <__gethex+0x27c>
 8009e0c:	4629      	mov	r1, r5
 8009e0e:	9802      	ldr	r0, [sp, #8]
 8009e10:	f000 fa4a 	bl	800a2a8 <_Bfree>
 8009e14:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e16:	2300      	movs	r3, #0
 8009e18:	6013      	str	r3, [r2, #0]
 8009e1a:	27a3      	movs	r7, #163	; 0xa3
 8009e1c:	e793      	b.n	8009d46 <__gethex+0x110>
 8009e1e:	3101      	adds	r1, #1
 8009e20:	105b      	asrs	r3, r3, #1
 8009e22:	e7b0      	b.n	8009d86 <__gethex+0x150>
 8009e24:	1e73      	subs	r3, r6, #1
 8009e26:	9305      	str	r3, [sp, #20]
 8009e28:	9a07      	ldr	r2, [sp, #28]
 8009e2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d018      	beq.n	8009e64 <__gethex+0x22e>
 8009e32:	f1bb 0f20 	cmp.w	fp, #32
 8009e36:	d107      	bne.n	8009e48 <__gethex+0x212>
 8009e38:	9b04      	ldr	r3, [sp, #16]
 8009e3a:	f8c3 a000 	str.w	sl, [r3]
 8009e3e:	3304      	adds	r3, #4
 8009e40:	f04f 0a00 	mov.w	sl, #0
 8009e44:	9304      	str	r3, [sp, #16]
 8009e46:	46d3      	mov	fp, sl
 8009e48:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009e4c:	f7ff fede 	bl	8009c0c <__hexdig_fun>
 8009e50:	f000 000f 	and.w	r0, r0, #15
 8009e54:	fa00 f00b 	lsl.w	r0, r0, fp
 8009e58:	ea4a 0a00 	orr.w	sl, sl, r0
 8009e5c:	f10b 0b04 	add.w	fp, fp, #4
 8009e60:	9b05      	ldr	r3, [sp, #20]
 8009e62:	e00d      	b.n	8009e80 <__gethex+0x24a>
 8009e64:	9b05      	ldr	r3, [sp, #20]
 8009e66:	9a08      	ldr	r2, [sp, #32]
 8009e68:	4413      	add	r3, r2
 8009e6a:	42bb      	cmp	r3, r7
 8009e6c:	d3e1      	bcc.n	8009e32 <__gethex+0x1fc>
 8009e6e:	4618      	mov	r0, r3
 8009e70:	9a01      	ldr	r2, [sp, #4]
 8009e72:	9903      	ldr	r1, [sp, #12]
 8009e74:	9309      	str	r3, [sp, #36]	; 0x24
 8009e76:	f000 fffb 	bl	800ae70 <strncmp>
 8009e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	d1d8      	bne.n	8009e32 <__gethex+0x1fc>
 8009e80:	461e      	mov	r6, r3
 8009e82:	e791      	b.n	8009da8 <__gethex+0x172>
 8009e84:	1eb9      	subs	r1, r7, #2
 8009e86:	4628      	mov	r0, r5
 8009e88:	f000 fdb8 	bl	800a9fc <__any_on>
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	d0b2      	beq.n	8009df6 <__gethex+0x1c0>
 8009e90:	f04f 0a03 	mov.w	sl, #3
 8009e94:	e7b1      	b.n	8009dfa <__gethex+0x1c4>
 8009e96:	da09      	bge.n	8009eac <__gethex+0x276>
 8009e98:	1bf7      	subs	r7, r6, r7
 8009e9a:	4629      	mov	r1, r5
 8009e9c:	463a      	mov	r2, r7
 8009e9e:	9802      	ldr	r0, [sp, #8]
 8009ea0:	f000 fbce 	bl	800a640 <__lshift>
 8009ea4:	1be4      	subs	r4, r4, r7
 8009ea6:	4605      	mov	r5, r0
 8009ea8:	f100 0914 	add.w	r9, r0, #20
 8009eac:	f04f 0a00 	mov.w	sl, #0
 8009eb0:	e7a8      	b.n	8009e04 <__gethex+0x1ce>
 8009eb2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009eb6:	42a0      	cmp	r0, r4
 8009eb8:	dd6a      	ble.n	8009f90 <__gethex+0x35a>
 8009eba:	1b04      	subs	r4, r0, r4
 8009ebc:	42a6      	cmp	r6, r4
 8009ebe:	dc2e      	bgt.n	8009f1e <__gethex+0x2e8>
 8009ec0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ec4:	2b02      	cmp	r3, #2
 8009ec6:	d022      	beq.n	8009f0e <__gethex+0x2d8>
 8009ec8:	2b03      	cmp	r3, #3
 8009eca:	d024      	beq.n	8009f16 <__gethex+0x2e0>
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d115      	bne.n	8009efc <__gethex+0x2c6>
 8009ed0:	42a6      	cmp	r6, r4
 8009ed2:	d113      	bne.n	8009efc <__gethex+0x2c6>
 8009ed4:	2e01      	cmp	r6, #1
 8009ed6:	dc0b      	bgt.n	8009ef0 <__gethex+0x2ba>
 8009ed8:	9a06      	ldr	r2, [sp, #24]
 8009eda:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009ede:	6013      	str	r3, [r2, #0]
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	612b      	str	r3, [r5, #16]
 8009ee4:	f8c9 3000 	str.w	r3, [r9]
 8009ee8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009eea:	2762      	movs	r7, #98	; 0x62
 8009eec:	601d      	str	r5, [r3, #0]
 8009eee:	e72a      	b.n	8009d46 <__gethex+0x110>
 8009ef0:	1e71      	subs	r1, r6, #1
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	f000 fd82 	bl	800a9fc <__any_on>
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	d1ed      	bne.n	8009ed8 <__gethex+0x2a2>
 8009efc:	4629      	mov	r1, r5
 8009efe:	9802      	ldr	r0, [sp, #8]
 8009f00:	f000 f9d2 	bl	800a2a8 <_Bfree>
 8009f04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009f06:	2300      	movs	r3, #0
 8009f08:	6013      	str	r3, [r2, #0]
 8009f0a:	2750      	movs	r7, #80	; 0x50
 8009f0c:	e71b      	b.n	8009d46 <__gethex+0x110>
 8009f0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d0e1      	beq.n	8009ed8 <__gethex+0x2a2>
 8009f14:	e7f2      	b.n	8009efc <__gethex+0x2c6>
 8009f16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d1dd      	bne.n	8009ed8 <__gethex+0x2a2>
 8009f1c:	e7ee      	b.n	8009efc <__gethex+0x2c6>
 8009f1e:	1e67      	subs	r7, r4, #1
 8009f20:	f1ba 0f00 	cmp.w	sl, #0
 8009f24:	d131      	bne.n	8009f8a <__gethex+0x354>
 8009f26:	b127      	cbz	r7, 8009f32 <__gethex+0x2fc>
 8009f28:	4639      	mov	r1, r7
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	f000 fd66 	bl	800a9fc <__any_on>
 8009f30:	4682      	mov	sl, r0
 8009f32:	117a      	asrs	r2, r7, #5
 8009f34:	2301      	movs	r3, #1
 8009f36:	f007 071f 	and.w	r7, r7, #31
 8009f3a:	fa03 f707 	lsl.w	r7, r3, r7
 8009f3e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009f42:	4621      	mov	r1, r4
 8009f44:	421f      	tst	r7, r3
 8009f46:	4628      	mov	r0, r5
 8009f48:	bf18      	it	ne
 8009f4a:	f04a 0a02 	orrne.w	sl, sl, #2
 8009f4e:	1b36      	subs	r6, r6, r4
 8009f50:	f7ff fe22 	bl	8009b98 <rshift>
 8009f54:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009f58:	2702      	movs	r7, #2
 8009f5a:	f1ba 0f00 	cmp.w	sl, #0
 8009f5e:	d048      	beq.n	8009ff2 <__gethex+0x3bc>
 8009f60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f64:	2b02      	cmp	r3, #2
 8009f66:	d015      	beq.n	8009f94 <__gethex+0x35e>
 8009f68:	2b03      	cmp	r3, #3
 8009f6a:	d017      	beq.n	8009f9c <__gethex+0x366>
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d109      	bne.n	8009f84 <__gethex+0x34e>
 8009f70:	f01a 0f02 	tst.w	sl, #2
 8009f74:	d006      	beq.n	8009f84 <__gethex+0x34e>
 8009f76:	f8d9 3000 	ldr.w	r3, [r9]
 8009f7a:	ea4a 0a03 	orr.w	sl, sl, r3
 8009f7e:	f01a 0f01 	tst.w	sl, #1
 8009f82:	d10e      	bne.n	8009fa2 <__gethex+0x36c>
 8009f84:	f047 0710 	orr.w	r7, r7, #16
 8009f88:	e033      	b.n	8009ff2 <__gethex+0x3bc>
 8009f8a:	f04f 0a01 	mov.w	sl, #1
 8009f8e:	e7d0      	b.n	8009f32 <__gethex+0x2fc>
 8009f90:	2701      	movs	r7, #1
 8009f92:	e7e2      	b.n	8009f5a <__gethex+0x324>
 8009f94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f96:	f1c3 0301 	rsb	r3, r3, #1
 8009f9a:	9315      	str	r3, [sp, #84]	; 0x54
 8009f9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d0f0      	beq.n	8009f84 <__gethex+0x34e>
 8009fa2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009fa6:	f105 0314 	add.w	r3, r5, #20
 8009faa:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8009fae:	eb03 010a 	add.w	r1, r3, sl
 8009fb2:	f04f 0c00 	mov.w	ip, #0
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fbc:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8009fc0:	d01c      	beq.n	8009ffc <__gethex+0x3c6>
 8009fc2:	3201      	adds	r2, #1
 8009fc4:	6002      	str	r2, [r0, #0]
 8009fc6:	2f02      	cmp	r7, #2
 8009fc8:	f105 0314 	add.w	r3, r5, #20
 8009fcc:	d138      	bne.n	800a040 <__gethex+0x40a>
 8009fce:	f8d8 2000 	ldr.w	r2, [r8]
 8009fd2:	3a01      	subs	r2, #1
 8009fd4:	42b2      	cmp	r2, r6
 8009fd6:	d10a      	bne.n	8009fee <__gethex+0x3b8>
 8009fd8:	1171      	asrs	r1, r6, #5
 8009fda:	2201      	movs	r2, #1
 8009fdc:	f006 061f 	and.w	r6, r6, #31
 8009fe0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009fe4:	fa02 f606 	lsl.w	r6, r2, r6
 8009fe8:	421e      	tst	r6, r3
 8009fea:	bf18      	it	ne
 8009fec:	4617      	movne	r7, r2
 8009fee:	f047 0720 	orr.w	r7, r7, #32
 8009ff2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ff4:	601d      	str	r5, [r3, #0]
 8009ff6:	9b06      	ldr	r3, [sp, #24]
 8009ff8:	601c      	str	r4, [r3, #0]
 8009ffa:	e6a4      	b.n	8009d46 <__gethex+0x110>
 8009ffc:	4299      	cmp	r1, r3
 8009ffe:	f843 cc04 	str.w	ip, [r3, #-4]
 800a002:	d8d8      	bhi.n	8009fb6 <__gethex+0x380>
 800a004:	68ab      	ldr	r3, [r5, #8]
 800a006:	4599      	cmp	r9, r3
 800a008:	db12      	blt.n	800a030 <__gethex+0x3fa>
 800a00a:	6869      	ldr	r1, [r5, #4]
 800a00c:	9802      	ldr	r0, [sp, #8]
 800a00e:	3101      	adds	r1, #1
 800a010:	f000 f916 	bl	800a240 <_Balloc>
 800a014:	692a      	ldr	r2, [r5, #16]
 800a016:	3202      	adds	r2, #2
 800a018:	f105 010c 	add.w	r1, r5, #12
 800a01c:	4683      	mov	fp, r0
 800a01e:	0092      	lsls	r2, r2, #2
 800a020:	300c      	adds	r0, #12
 800a022:	f7fd fa19 	bl	8007458 <memcpy>
 800a026:	4629      	mov	r1, r5
 800a028:	9802      	ldr	r0, [sp, #8]
 800a02a:	f000 f93d 	bl	800a2a8 <_Bfree>
 800a02e:	465d      	mov	r5, fp
 800a030:	692b      	ldr	r3, [r5, #16]
 800a032:	1c5a      	adds	r2, r3, #1
 800a034:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a038:	612a      	str	r2, [r5, #16]
 800a03a:	2201      	movs	r2, #1
 800a03c:	615a      	str	r2, [r3, #20]
 800a03e:	e7c2      	b.n	8009fc6 <__gethex+0x390>
 800a040:	692a      	ldr	r2, [r5, #16]
 800a042:	454a      	cmp	r2, r9
 800a044:	dd0b      	ble.n	800a05e <__gethex+0x428>
 800a046:	2101      	movs	r1, #1
 800a048:	4628      	mov	r0, r5
 800a04a:	f7ff fda5 	bl	8009b98 <rshift>
 800a04e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a052:	3401      	adds	r4, #1
 800a054:	42a3      	cmp	r3, r4
 800a056:	f6ff aed9 	blt.w	8009e0c <__gethex+0x1d6>
 800a05a:	2701      	movs	r7, #1
 800a05c:	e7c7      	b.n	8009fee <__gethex+0x3b8>
 800a05e:	f016 061f 	ands.w	r6, r6, #31
 800a062:	d0fa      	beq.n	800a05a <__gethex+0x424>
 800a064:	449a      	add	sl, r3
 800a066:	f1c6 0620 	rsb	r6, r6, #32
 800a06a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a06e:	f000 f9ab 	bl	800a3c8 <__hi0bits>
 800a072:	42b0      	cmp	r0, r6
 800a074:	dbe7      	blt.n	800a046 <__gethex+0x410>
 800a076:	e7f0      	b.n	800a05a <__gethex+0x424>

0800a078 <L_shift>:
 800a078:	f1c2 0208 	rsb	r2, r2, #8
 800a07c:	0092      	lsls	r2, r2, #2
 800a07e:	b570      	push	{r4, r5, r6, lr}
 800a080:	f1c2 0620 	rsb	r6, r2, #32
 800a084:	6843      	ldr	r3, [r0, #4]
 800a086:	6804      	ldr	r4, [r0, #0]
 800a088:	fa03 f506 	lsl.w	r5, r3, r6
 800a08c:	432c      	orrs	r4, r5
 800a08e:	40d3      	lsrs	r3, r2
 800a090:	6004      	str	r4, [r0, #0]
 800a092:	f840 3f04 	str.w	r3, [r0, #4]!
 800a096:	4288      	cmp	r0, r1
 800a098:	d3f4      	bcc.n	800a084 <L_shift+0xc>
 800a09a:	bd70      	pop	{r4, r5, r6, pc}

0800a09c <__match>:
 800a09c:	b530      	push	{r4, r5, lr}
 800a09e:	6803      	ldr	r3, [r0, #0]
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0a6:	b914      	cbnz	r4, 800a0ae <__match+0x12>
 800a0a8:	6003      	str	r3, [r0, #0]
 800a0aa:	2001      	movs	r0, #1
 800a0ac:	bd30      	pop	{r4, r5, pc}
 800a0ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a0b6:	2d19      	cmp	r5, #25
 800a0b8:	bf98      	it	ls
 800a0ba:	3220      	addls	r2, #32
 800a0bc:	42a2      	cmp	r2, r4
 800a0be:	d0f0      	beq.n	800a0a2 <__match+0x6>
 800a0c0:	2000      	movs	r0, #0
 800a0c2:	e7f3      	b.n	800a0ac <__match+0x10>

0800a0c4 <__hexnan>:
 800a0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c8:	680b      	ldr	r3, [r1, #0]
 800a0ca:	6801      	ldr	r1, [r0, #0]
 800a0cc:	115f      	asrs	r7, r3, #5
 800a0ce:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800a0d2:	f013 031f 	ands.w	r3, r3, #31
 800a0d6:	b087      	sub	sp, #28
 800a0d8:	bf18      	it	ne
 800a0da:	3704      	addne	r7, #4
 800a0dc:	2500      	movs	r5, #0
 800a0de:	1f3e      	subs	r6, r7, #4
 800a0e0:	4682      	mov	sl, r0
 800a0e2:	4690      	mov	r8, r2
 800a0e4:	9301      	str	r3, [sp, #4]
 800a0e6:	f847 5c04 	str.w	r5, [r7, #-4]
 800a0ea:	46b1      	mov	r9, r6
 800a0ec:	4634      	mov	r4, r6
 800a0ee:	9502      	str	r5, [sp, #8]
 800a0f0:	46ab      	mov	fp, r5
 800a0f2:	784a      	ldrb	r2, [r1, #1]
 800a0f4:	1c4b      	adds	r3, r1, #1
 800a0f6:	9303      	str	r3, [sp, #12]
 800a0f8:	b342      	cbz	r2, 800a14c <__hexnan+0x88>
 800a0fa:	4610      	mov	r0, r2
 800a0fc:	9105      	str	r1, [sp, #20]
 800a0fe:	9204      	str	r2, [sp, #16]
 800a100:	f7ff fd84 	bl	8009c0c <__hexdig_fun>
 800a104:	2800      	cmp	r0, #0
 800a106:	d143      	bne.n	800a190 <__hexnan+0xcc>
 800a108:	9a04      	ldr	r2, [sp, #16]
 800a10a:	9905      	ldr	r1, [sp, #20]
 800a10c:	2a20      	cmp	r2, #32
 800a10e:	d818      	bhi.n	800a142 <__hexnan+0x7e>
 800a110:	9b02      	ldr	r3, [sp, #8]
 800a112:	459b      	cmp	fp, r3
 800a114:	dd13      	ble.n	800a13e <__hexnan+0x7a>
 800a116:	454c      	cmp	r4, r9
 800a118:	d206      	bcs.n	800a128 <__hexnan+0x64>
 800a11a:	2d07      	cmp	r5, #7
 800a11c:	dc04      	bgt.n	800a128 <__hexnan+0x64>
 800a11e:	462a      	mov	r2, r5
 800a120:	4649      	mov	r1, r9
 800a122:	4620      	mov	r0, r4
 800a124:	f7ff ffa8 	bl	800a078 <L_shift>
 800a128:	4544      	cmp	r4, r8
 800a12a:	d944      	bls.n	800a1b6 <__hexnan+0xf2>
 800a12c:	2300      	movs	r3, #0
 800a12e:	f1a4 0904 	sub.w	r9, r4, #4
 800a132:	f844 3c04 	str.w	r3, [r4, #-4]
 800a136:	f8cd b008 	str.w	fp, [sp, #8]
 800a13a:	464c      	mov	r4, r9
 800a13c:	461d      	mov	r5, r3
 800a13e:	9903      	ldr	r1, [sp, #12]
 800a140:	e7d7      	b.n	800a0f2 <__hexnan+0x2e>
 800a142:	2a29      	cmp	r2, #41	; 0x29
 800a144:	d14a      	bne.n	800a1dc <__hexnan+0x118>
 800a146:	3102      	adds	r1, #2
 800a148:	f8ca 1000 	str.w	r1, [sl]
 800a14c:	f1bb 0f00 	cmp.w	fp, #0
 800a150:	d044      	beq.n	800a1dc <__hexnan+0x118>
 800a152:	454c      	cmp	r4, r9
 800a154:	d206      	bcs.n	800a164 <__hexnan+0xa0>
 800a156:	2d07      	cmp	r5, #7
 800a158:	dc04      	bgt.n	800a164 <__hexnan+0xa0>
 800a15a:	462a      	mov	r2, r5
 800a15c:	4649      	mov	r1, r9
 800a15e:	4620      	mov	r0, r4
 800a160:	f7ff ff8a 	bl	800a078 <L_shift>
 800a164:	4544      	cmp	r4, r8
 800a166:	d928      	bls.n	800a1ba <__hexnan+0xf6>
 800a168:	4643      	mov	r3, r8
 800a16a:	f854 2b04 	ldr.w	r2, [r4], #4
 800a16e:	f843 2b04 	str.w	r2, [r3], #4
 800a172:	42a6      	cmp	r6, r4
 800a174:	d2f9      	bcs.n	800a16a <__hexnan+0xa6>
 800a176:	2200      	movs	r2, #0
 800a178:	f843 2b04 	str.w	r2, [r3], #4
 800a17c:	429e      	cmp	r6, r3
 800a17e:	d2fb      	bcs.n	800a178 <__hexnan+0xb4>
 800a180:	6833      	ldr	r3, [r6, #0]
 800a182:	b91b      	cbnz	r3, 800a18c <__hexnan+0xc8>
 800a184:	4546      	cmp	r6, r8
 800a186:	d127      	bne.n	800a1d8 <__hexnan+0x114>
 800a188:	2301      	movs	r3, #1
 800a18a:	6033      	str	r3, [r6, #0]
 800a18c:	2005      	movs	r0, #5
 800a18e:	e026      	b.n	800a1de <__hexnan+0x11a>
 800a190:	3501      	adds	r5, #1
 800a192:	2d08      	cmp	r5, #8
 800a194:	f10b 0b01 	add.w	fp, fp, #1
 800a198:	dd06      	ble.n	800a1a8 <__hexnan+0xe4>
 800a19a:	4544      	cmp	r4, r8
 800a19c:	d9cf      	bls.n	800a13e <__hexnan+0x7a>
 800a19e:	2300      	movs	r3, #0
 800a1a0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1a4:	2501      	movs	r5, #1
 800a1a6:	3c04      	subs	r4, #4
 800a1a8:	6822      	ldr	r2, [r4, #0]
 800a1aa:	f000 000f 	and.w	r0, r0, #15
 800a1ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a1b2:	6020      	str	r0, [r4, #0]
 800a1b4:	e7c3      	b.n	800a13e <__hexnan+0x7a>
 800a1b6:	2508      	movs	r5, #8
 800a1b8:	e7c1      	b.n	800a13e <__hexnan+0x7a>
 800a1ba:	9b01      	ldr	r3, [sp, #4]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d0df      	beq.n	800a180 <__hexnan+0xbc>
 800a1c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a1c4:	f1c3 0320 	rsb	r3, r3, #32
 800a1c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a1cc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a1d0:	401a      	ands	r2, r3
 800a1d2:	f847 2c04 	str.w	r2, [r7, #-4]
 800a1d6:	e7d3      	b.n	800a180 <__hexnan+0xbc>
 800a1d8:	3e04      	subs	r6, #4
 800a1da:	e7d1      	b.n	800a180 <__hexnan+0xbc>
 800a1dc:	2004      	movs	r0, #4
 800a1de:	b007      	add	sp, #28
 800a1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1e4 <__locale_ctype_ptr_l>:
 800a1e4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a1e8:	4770      	bx	lr

0800a1ea <__localeconv_l>:
 800a1ea:	30f0      	adds	r0, #240	; 0xf0
 800a1ec:	4770      	bx	lr
	...

0800a1f0 <_localeconv_r>:
 800a1f0:	4b04      	ldr	r3, [pc, #16]	; (800a204 <_localeconv_r+0x14>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	6a18      	ldr	r0, [r3, #32]
 800a1f6:	4b04      	ldr	r3, [pc, #16]	; (800a208 <_localeconv_r+0x18>)
 800a1f8:	2800      	cmp	r0, #0
 800a1fa:	bf08      	it	eq
 800a1fc:	4618      	moveq	r0, r3
 800a1fe:	30f0      	adds	r0, #240	; 0xf0
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	20000058 	.word	0x20000058
 800a208:	200000bc 	.word	0x200000bc

0800a20c <malloc>:
 800a20c:	4b02      	ldr	r3, [pc, #8]	; (800a218 <malloc+0xc>)
 800a20e:	4601      	mov	r1, r0
 800a210:	6818      	ldr	r0, [r3, #0]
 800a212:	f000 bc71 	b.w	800aaf8 <_malloc_r>
 800a216:	bf00      	nop
 800a218:	20000058 	.word	0x20000058

0800a21c <__ascii_mbtowc>:
 800a21c:	b082      	sub	sp, #8
 800a21e:	b901      	cbnz	r1, 800a222 <__ascii_mbtowc+0x6>
 800a220:	a901      	add	r1, sp, #4
 800a222:	b142      	cbz	r2, 800a236 <__ascii_mbtowc+0x1a>
 800a224:	b14b      	cbz	r3, 800a23a <__ascii_mbtowc+0x1e>
 800a226:	7813      	ldrb	r3, [r2, #0]
 800a228:	600b      	str	r3, [r1, #0]
 800a22a:	7812      	ldrb	r2, [r2, #0]
 800a22c:	1c10      	adds	r0, r2, #0
 800a22e:	bf18      	it	ne
 800a230:	2001      	movne	r0, #1
 800a232:	b002      	add	sp, #8
 800a234:	4770      	bx	lr
 800a236:	4610      	mov	r0, r2
 800a238:	e7fb      	b.n	800a232 <__ascii_mbtowc+0x16>
 800a23a:	f06f 0001 	mvn.w	r0, #1
 800a23e:	e7f8      	b.n	800a232 <__ascii_mbtowc+0x16>

0800a240 <_Balloc>:
 800a240:	b570      	push	{r4, r5, r6, lr}
 800a242:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a244:	4604      	mov	r4, r0
 800a246:	460e      	mov	r6, r1
 800a248:	b93d      	cbnz	r5, 800a25a <_Balloc+0x1a>
 800a24a:	2010      	movs	r0, #16
 800a24c:	f7ff ffde 	bl	800a20c <malloc>
 800a250:	6260      	str	r0, [r4, #36]	; 0x24
 800a252:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a256:	6005      	str	r5, [r0, #0]
 800a258:	60c5      	str	r5, [r0, #12]
 800a25a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a25c:	68eb      	ldr	r3, [r5, #12]
 800a25e:	b183      	cbz	r3, 800a282 <_Balloc+0x42>
 800a260:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a268:	b9b8      	cbnz	r0, 800a29a <_Balloc+0x5a>
 800a26a:	2101      	movs	r1, #1
 800a26c:	fa01 f506 	lsl.w	r5, r1, r6
 800a270:	1d6a      	adds	r2, r5, #5
 800a272:	0092      	lsls	r2, r2, #2
 800a274:	4620      	mov	r0, r4
 800a276:	f000 fbe2 	bl	800aa3e <_calloc_r>
 800a27a:	b160      	cbz	r0, 800a296 <_Balloc+0x56>
 800a27c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a280:	e00e      	b.n	800a2a0 <_Balloc+0x60>
 800a282:	2221      	movs	r2, #33	; 0x21
 800a284:	2104      	movs	r1, #4
 800a286:	4620      	mov	r0, r4
 800a288:	f000 fbd9 	bl	800aa3e <_calloc_r>
 800a28c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a28e:	60e8      	str	r0, [r5, #12]
 800a290:	68db      	ldr	r3, [r3, #12]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d1e4      	bne.n	800a260 <_Balloc+0x20>
 800a296:	2000      	movs	r0, #0
 800a298:	bd70      	pop	{r4, r5, r6, pc}
 800a29a:	6802      	ldr	r2, [r0, #0]
 800a29c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a2a6:	e7f7      	b.n	800a298 <_Balloc+0x58>

0800a2a8 <_Bfree>:
 800a2a8:	b570      	push	{r4, r5, r6, lr}
 800a2aa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a2ac:	4606      	mov	r6, r0
 800a2ae:	460d      	mov	r5, r1
 800a2b0:	b93c      	cbnz	r4, 800a2c2 <_Bfree+0x1a>
 800a2b2:	2010      	movs	r0, #16
 800a2b4:	f7ff ffaa 	bl	800a20c <malloc>
 800a2b8:	6270      	str	r0, [r6, #36]	; 0x24
 800a2ba:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a2be:	6004      	str	r4, [r0, #0]
 800a2c0:	60c4      	str	r4, [r0, #12]
 800a2c2:	b13d      	cbz	r5, 800a2d4 <_Bfree+0x2c>
 800a2c4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a2c6:	686a      	ldr	r2, [r5, #4]
 800a2c8:	68db      	ldr	r3, [r3, #12]
 800a2ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a2ce:	6029      	str	r1, [r5, #0]
 800a2d0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a2d4:	bd70      	pop	{r4, r5, r6, pc}

0800a2d6 <__multadd>:
 800a2d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2da:	690d      	ldr	r5, [r1, #16]
 800a2dc:	461f      	mov	r7, r3
 800a2de:	4606      	mov	r6, r0
 800a2e0:	460c      	mov	r4, r1
 800a2e2:	f101 0c14 	add.w	ip, r1, #20
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	f8dc 0000 	ldr.w	r0, [ip]
 800a2ec:	b281      	uxth	r1, r0
 800a2ee:	fb02 7101 	mla	r1, r2, r1, r7
 800a2f2:	0c0f      	lsrs	r7, r1, #16
 800a2f4:	0c00      	lsrs	r0, r0, #16
 800a2f6:	fb02 7000 	mla	r0, r2, r0, r7
 800a2fa:	b289      	uxth	r1, r1
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a302:	429d      	cmp	r5, r3
 800a304:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a308:	f84c 1b04 	str.w	r1, [ip], #4
 800a30c:	dcec      	bgt.n	800a2e8 <__multadd+0x12>
 800a30e:	b1d7      	cbz	r7, 800a346 <__multadd+0x70>
 800a310:	68a3      	ldr	r3, [r4, #8]
 800a312:	42ab      	cmp	r3, r5
 800a314:	dc12      	bgt.n	800a33c <__multadd+0x66>
 800a316:	6861      	ldr	r1, [r4, #4]
 800a318:	4630      	mov	r0, r6
 800a31a:	3101      	adds	r1, #1
 800a31c:	f7ff ff90 	bl	800a240 <_Balloc>
 800a320:	6922      	ldr	r2, [r4, #16]
 800a322:	3202      	adds	r2, #2
 800a324:	f104 010c 	add.w	r1, r4, #12
 800a328:	4680      	mov	r8, r0
 800a32a:	0092      	lsls	r2, r2, #2
 800a32c:	300c      	adds	r0, #12
 800a32e:	f7fd f893 	bl	8007458 <memcpy>
 800a332:	4621      	mov	r1, r4
 800a334:	4630      	mov	r0, r6
 800a336:	f7ff ffb7 	bl	800a2a8 <_Bfree>
 800a33a:	4644      	mov	r4, r8
 800a33c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a340:	3501      	adds	r5, #1
 800a342:	615f      	str	r7, [r3, #20]
 800a344:	6125      	str	r5, [r4, #16]
 800a346:	4620      	mov	r0, r4
 800a348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a34c <__s2b>:
 800a34c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a350:	460c      	mov	r4, r1
 800a352:	4615      	mov	r5, r2
 800a354:	461f      	mov	r7, r3
 800a356:	2209      	movs	r2, #9
 800a358:	3308      	adds	r3, #8
 800a35a:	4606      	mov	r6, r0
 800a35c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a360:	2100      	movs	r1, #0
 800a362:	2201      	movs	r2, #1
 800a364:	429a      	cmp	r2, r3
 800a366:	db20      	blt.n	800a3aa <__s2b+0x5e>
 800a368:	4630      	mov	r0, r6
 800a36a:	f7ff ff69 	bl	800a240 <_Balloc>
 800a36e:	9b08      	ldr	r3, [sp, #32]
 800a370:	6143      	str	r3, [r0, #20]
 800a372:	2d09      	cmp	r5, #9
 800a374:	f04f 0301 	mov.w	r3, #1
 800a378:	6103      	str	r3, [r0, #16]
 800a37a:	dd19      	ble.n	800a3b0 <__s2b+0x64>
 800a37c:	f104 0809 	add.w	r8, r4, #9
 800a380:	46c1      	mov	r9, r8
 800a382:	442c      	add	r4, r5
 800a384:	f819 3b01 	ldrb.w	r3, [r9], #1
 800a388:	4601      	mov	r1, r0
 800a38a:	3b30      	subs	r3, #48	; 0x30
 800a38c:	220a      	movs	r2, #10
 800a38e:	4630      	mov	r0, r6
 800a390:	f7ff ffa1 	bl	800a2d6 <__multadd>
 800a394:	45a1      	cmp	r9, r4
 800a396:	d1f5      	bne.n	800a384 <__s2b+0x38>
 800a398:	eb08 0405 	add.w	r4, r8, r5
 800a39c:	3c08      	subs	r4, #8
 800a39e:	1b2d      	subs	r5, r5, r4
 800a3a0:	1963      	adds	r3, r4, r5
 800a3a2:	42bb      	cmp	r3, r7
 800a3a4:	db07      	blt.n	800a3b6 <__s2b+0x6a>
 800a3a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3aa:	0052      	lsls	r2, r2, #1
 800a3ac:	3101      	adds	r1, #1
 800a3ae:	e7d9      	b.n	800a364 <__s2b+0x18>
 800a3b0:	340a      	adds	r4, #10
 800a3b2:	2509      	movs	r5, #9
 800a3b4:	e7f3      	b.n	800a39e <__s2b+0x52>
 800a3b6:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a3ba:	4601      	mov	r1, r0
 800a3bc:	3b30      	subs	r3, #48	; 0x30
 800a3be:	220a      	movs	r2, #10
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	f7ff ff88 	bl	800a2d6 <__multadd>
 800a3c6:	e7eb      	b.n	800a3a0 <__s2b+0x54>

0800a3c8 <__hi0bits>:
 800a3c8:	0c02      	lsrs	r2, r0, #16
 800a3ca:	0412      	lsls	r2, r2, #16
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	b9b2      	cbnz	r2, 800a3fe <__hi0bits+0x36>
 800a3d0:	0403      	lsls	r3, r0, #16
 800a3d2:	2010      	movs	r0, #16
 800a3d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a3d8:	bf04      	itt	eq
 800a3da:	021b      	lsleq	r3, r3, #8
 800a3dc:	3008      	addeq	r0, #8
 800a3de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a3e2:	bf04      	itt	eq
 800a3e4:	011b      	lsleq	r3, r3, #4
 800a3e6:	3004      	addeq	r0, #4
 800a3e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a3ec:	bf04      	itt	eq
 800a3ee:	009b      	lsleq	r3, r3, #2
 800a3f0:	3002      	addeq	r0, #2
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	db06      	blt.n	800a404 <__hi0bits+0x3c>
 800a3f6:	005b      	lsls	r3, r3, #1
 800a3f8:	d503      	bpl.n	800a402 <__hi0bits+0x3a>
 800a3fa:	3001      	adds	r0, #1
 800a3fc:	4770      	bx	lr
 800a3fe:	2000      	movs	r0, #0
 800a400:	e7e8      	b.n	800a3d4 <__hi0bits+0xc>
 800a402:	2020      	movs	r0, #32
 800a404:	4770      	bx	lr

0800a406 <__lo0bits>:
 800a406:	6803      	ldr	r3, [r0, #0]
 800a408:	f013 0207 	ands.w	r2, r3, #7
 800a40c:	4601      	mov	r1, r0
 800a40e:	d00b      	beq.n	800a428 <__lo0bits+0x22>
 800a410:	07da      	lsls	r2, r3, #31
 800a412:	d423      	bmi.n	800a45c <__lo0bits+0x56>
 800a414:	0798      	lsls	r0, r3, #30
 800a416:	bf49      	itett	mi
 800a418:	085b      	lsrmi	r3, r3, #1
 800a41a:	089b      	lsrpl	r3, r3, #2
 800a41c:	2001      	movmi	r0, #1
 800a41e:	600b      	strmi	r3, [r1, #0]
 800a420:	bf5c      	itt	pl
 800a422:	600b      	strpl	r3, [r1, #0]
 800a424:	2002      	movpl	r0, #2
 800a426:	4770      	bx	lr
 800a428:	b298      	uxth	r0, r3
 800a42a:	b9a8      	cbnz	r0, 800a458 <__lo0bits+0x52>
 800a42c:	0c1b      	lsrs	r3, r3, #16
 800a42e:	2010      	movs	r0, #16
 800a430:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a434:	bf04      	itt	eq
 800a436:	0a1b      	lsreq	r3, r3, #8
 800a438:	3008      	addeq	r0, #8
 800a43a:	071a      	lsls	r2, r3, #28
 800a43c:	bf04      	itt	eq
 800a43e:	091b      	lsreq	r3, r3, #4
 800a440:	3004      	addeq	r0, #4
 800a442:	079a      	lsls	r2, r3, #30
 800a444:	bf04      	itt	eq
 800a446:	089b      	lsreq	r3, r3, #2
 800a448:	3002      	addeq	r0, #2
 800a44a:	07da      	lsls	r2, r3, #31
 800a44c:	d402      	bmi.n	800a454 <__lo0bits+0x4e>
 800a44e:	085b      	lsrs	r3, r3, #1
 800a450:	d006      	beq.n	800a460 <__lo0bits+0x5a>
 800a452:	3001      	adds	r0, #1
 800a454:	600b      	str	r3, [r1, #0]
 800a456:	4770      	bx	lr
 800a458:	4610      	mov	r0, r2
 800a45a:	e7e9      	b.n	800a430 <__lo0bits+0x2a>
 800a45c:	2000      	movs	r0, #0
 800a45e:	4770      	bx	lr
 800a460:	2020      	movs	r0, #32
 800a462:	4770      	bx	lr

0800a464 <__i2b>:
 800a464:	b510      	push	{r4, lr}
 800a466:	460c      	mov	r4, r1
 800a468:	2101      	movs	r1, #1
 800a46a:	f7ff fee9 	bl	800a240 <_Balloc>
 800a46e:	2201      	movs	r2, #1
 800a470:	6144      	str	r4, [r0, #20]
 800a472:	6102      	str	r2, [r0, #16]
 800a474:	bd10      	pop	{r4, pc}

0800a476 <__multiply>:
 800a476:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a47a:	4614      	mov	r4, r2
 800a47c:	690a      	ldr	r2, [r1, #16]
 800a47e:	6923      	ldr	r3, [r4, #16]
 800a480:	429a      	cmp	r2, r3
 800a482:	bfb8      	it	lt
 800a484:	460b      	movlt	r3, r1
 800a486:	4688      	mov	r8, r1
 800a488:	bfbc      	itt	lt
 800a48a:	46a0      	movlt	r8, r4
 800a48c:	461c      	movlt	r4, r3
 800a48e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a492:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a496:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a49a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a49e:	eb07 0609 	add.w	r6, r7, r9
 800a4a2:	42b3      	cmp	r3, r6
 800a4a4:	bfb8      	it	lt
 800a4a6:	3101      	addlt	r1, #1
 800a4a8:	f7ff feca 	bl	800a240 <_Balloc>
 800a4ac:	f100 0514 	add.w	r5, r0, #20
 800a4b0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a4b4:	462b      	mov	r3, r5
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	4573      	cmp	r3, lr
 800a4ba:	d316      	bcc.n	800a4ea <__multiply+0x74>
 800a4bc:	f104 0214 	add.w	r2, r4, #20
 800a4c0:	f108 0114 	add.w	r1, r8, #20
 800a4c4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a4c8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a4cc:	9300      	str	r3, [sp, #0]
 800a4ce:	9b00      	ldr	r3, [sp, #0]
 800a4d0:	9201      	str	r2, [sp, #4]
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d80c      	bhi.n	800a4f0 <__multiply+0x7a>
 800a4d6:	2e00      	cmp	r6, #0
 800a4d8:	dd03      	ble.n	800a4e2 <__multiply+0x6c>
 800a4da:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d05d      	beq.n	800a59e <__multiply+0x128>
 800a4e2:	6106      	str	r6, [r0, #16]
 800a4e4:	b003      	add	sp, #12
 800a4e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ea:	f843 2b04 	str.w	r2, [r3], #4
 800a4ee:	e7e3      	b.n	800a4b8 <__multiply+0x42>
 800a4f0:	f8b2 b000 	ldrh.w	fp, [r2]
 800a4f4:	f1bb 0f00 	cmp.w	fp, #0
 800a4f8:	d023      	beq.n	800a542 <__multiply+0xcc>
 800a4fa:	4689      	mov	r9, r1
 800a4fc:	46ac      	mov	ip, r5
 800a4fe:	f04f 0800 	mov.w	r8, #0
 800a502:	f859 4b04 	ldr.w	r4, [r9], #4
 800a506:	f8dc a000 	ldr.w	sl, [ip]
 800a50a:	b2a3      	uxth	r3, r4
 800a50c:	fa1f fa8a 	uxth.w	sl, sl
 800a510:	fb0b a303 	mla	r3, fp, r3, sl
 800a514:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a518:	f8dc 4000 	ldr.w	r4, [ip]
 800a51c:	4443      	add	r3, r8
 800a51e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a522:	fb0b 840a 	mla	r4, fp, sl, r8
 800a526:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a52a:	46e2      	mov	sl, ip
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a532:	454f      	cmp	r7, r9
 800a534:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a538:	f84a 3b04 	str.w	r3, [sl], #4
 800a53c:	d82b      	bhi.n	800a596 <__multiply+0x120>
 800a53e:	f8cc 8004 	str.w	r8, [ip, #4]
 800a542:	9b01      	ldr	r3, [sp, #4]
 800a544:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a548:	3204      	adds	r2, #4
 800a54a:	f1ba 0f00 	cmp.w	sl, #0
 800a54e:	d020      	beq.n	800a592 <__multiply+0x11c>
 800a550:	682b      	ldr	r3, [r5, #0]
 800a552:	4689      	mov	r9, r1
 800a554:	46a8      	mov	r8, r5
 800a556:	f04f 0b00 	mov.w	fp, #0
 800a55a:	f8b9 c000 	ldrh.w	ip, [r9]
 800a55e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a562:	fb0a 440c 	mla	r4, sl, ip, r4
 800a566:	445c      	add	r4, fp
 800a568:	46c4      	mov	ip, r8
 800a56a:	b29b      	uxth	r3, r3
 800a56c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a570:	f84c 3b04 	str.w	r3, [ip], #4
 800a574:	f859 3b04 	ldr.w	r3, [r9], #4
 800a578:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a57c:	0c1b      	lsrs	r3, r3, #16
 800a57e:	fb0a b303 	mla	r3, sl, r3, fp
 800a582:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a586:	454f      	cmp	r7, r9
 800a588:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a58c:	d805      	bhi.n	800a59a <__multiply+0x124>
 800a58e:	f8c8 3004 	str.w	r3, [r8, #4]
 800a592:	3504      	adds	r5, #4
 800a594:	e79b      	b.n	800a4ce <__multiply+0x58>
 800a596:	46d4      	mov	ip, sl
 800a598:	e7b3      	b.n	800a502 <__multiply+0x8c>
 800a59a:	46e0      	mov	r8, ip
 800a59c:	e7dd      	b.n	800a55a <__multiply+0xe4>
 800a59e:	3e01      	subs	r6, #1
 800a5a0:	e799      	b.n	800a4d6 <__multiply+0x60>
	...

0800a5a4 <__pow5mult>:
 800a5a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a8:	4615      	mov	r5, r2
 800a5aa:	f012 0203 	ands.w	r2, r2, #3
 800a5ae:	4606      	mov	r6, r0
 800a5b0:	460f      	mov	r7, r1
 800a5b2:	d007      	beq.n	800a5c4 <__pow5mult+0x20>
 800a5b4:	3a01      	subs	r2, #1
 800a5b6:	4c21      	ldr	r4, [pc, #132]	; (800a63c <__pow5mult+0x98>)
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5be:	f7ff fe8a 	bl	800a2d6 <__multadd>
 800a5c2:	4607      	mov	r7, r0
 800a5c4:	10ad      	asrs	r5, r5, #2
 800a5c6:	d035      	beq.n	800a634 <__pow5mult+0x90>
 800a5c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a5ca:	b93c      	cbnz	r4, 800a5dc <__pow5mult+0x38>
 800a5cc:	2010      	movs	r0, #16
 800a5ce:	f7ff fe1d 	bl	800a20c <malloc>
 800a5d2:	6270      	str	r0, [r6, #36]	; 0x24
 800a5d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a5d8:	6004      	str	r4, [r0, #0]
 800a5da:	60c4      	str	r4, [r0, #12]
 800a5dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a5e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a5e4:	b94c      	cbnz	r4, 800a5fa <__pow5mult+0x56>
 800a5e6:	f240 2171 	movw	r1, #625	; 0x271
 800a5ea:	4630      	mov	r0, r6
 800a5ec:	f7ff ff3a 	bl	800a464 <__i2b>
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a5f6:	4604      	mov	r4, r0
 800a5f8:	6003      	str	r3, [r0, #0]
 800a5fa:	f04f 0800 	mov.w	r8, #0
 800a5fe:	07eb      	lsls	r3, r5, #31
 800a600:	d50a      	bpl.n	800a618 <__pow5mult+0x74>
 800a602:	4639      	mov	r1, r7
 800a604:	4622      	mov	r2, r4
 800a606:	4630      	mov	r0, r6
 800a608:	f7ff ff35 	bl	800a476 <__multiply>
 800a60c:	4639      	mov	r1, r7
 800a60e:	4681      	mov	r9, r0
 800a610:	4630      	mov	r0, r6
 800a612:	f7ff fe49 	bl	800a2a8 <_Bfree>
 800a616:	464f      	mov	r7, r9
 800a618:	106d      	asrs	r5, r5, #1
 800a61a:	d00b      	beq.n	800a634 <__pow5mult+0x90>
 800a61c:	6820      	ldr	r0, [r4, #0]
 800a61e:	b938      	cbnz	r0, 800a630 <__pow5mult+0x8c>
 800a620:	4622      	mov	r2, r4
 800a622:	4621      	mov	r1, r4
 800a624:	4630      	mov	r0, r6
 800a626:	f7ff ff26 	bl	800a476 <__multiply>
 800a62a:	6020      	str	r0, [r4, #0]
 800a62c:	f8c0 8000 	str.w	r8, [r0]
 800a630:	4604      	mov	r4, r0
 800a632:	e7e4      	b.n	800a5fe <__pow5mult+0x5a>
 800a634:	4638      	mov	r0, r7
 800a636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a63a:	bf00      	nop
 800a63c:	0800dd48 	.word	0x0800dd48

0800a640 <__lshift>:
 800a640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a644:	460c      	mov	r4, r1
 800a646:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a64a:	6923      	ldr	r3, [r4, #16]
 800a64c:	6849      	ldr	r1, [r1, #4]
 800a64e:	eb0a 0903 	add.w	r9, sl, r3
 800a652:	68a3      	ldr	r3, [r4, #8]
 800a654:	4607      	mov	r7, r0
 800a656:	4616      	mov	r6, r2
 800a658:	f109 0501 	add.w	r5, r9, #1
 800a65c:	42ab      	cmp	r3, r5
 800a65e:	db32      	blt.n	800a6c6 <__lshift+0x86>
 800a660:	4638      	mov	r0, r7
 800a662:	f7ff fded 	bl	800a240 <_Balloc>
 800a666:	2300      	movs	r3, #0
 800a668:	4680      	mov	r8, r0
 800a66a:	f100 0114 	add.w	r1, r0, #20
 800a66e:	461a      	mov	r2, r3
 800a670:	4553      	cmp	r3, sl
 800a672:	db2b      	blt.n	800a6cc <__lshift+0x8c>
 800a674:	6920      	ldr	r0, [r4, #16]
 800a676:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a67a:	f104 0314 	add.w	r3, r4, #20
 800a67e:	f016 021f 	ands.w	r2, r6, #31
 800a682:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a686:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a68a:	d025      	beq.n	800a6d8 <__lshift+0x98>
 800a68c:	f1c2 0e20 	rsb	lr, r2, #32
 800a690:	2000      	movs	r0, #0
 800a692:	681e      	ldr	r6, [r3, #0]
 800a694:	468a      	mov	sl, r1
 800a696:	4096      	lsls	r6, r2
 800a698:	4330      	orrs	r0, r6
 800a69a:	f84a 0b04 	str.w	r0, [sl], #4
 800a69e:	f853 0b04 	ldr.w	r0, [r3], #4
 800a6a2:	459c      	cmp	ip, r3
 800a6a4:	fa20 f00e 	lsr.w	r0, r0, lr
 800a6a8:	d814      	bhi.n	800a6d4 <__lshift+0x94>
 800a6aa:	6048      	str	r0, [r1, #4]
 800a6ac:	b108      	cbz	r0, 800a6b2 <__lshift+0x72>
 800a6ae:	f109 0502 	add.w	r5, r9, #2
 800a6b2:	3d01      	subs	r5, #1
 800a6b4:	4638      	mov	r0, r7
 800a6b6:	f8c8 5010 	str.w	r5, [r8, #16]
 800a6ba:	4621      	mov	r1, r4
 800a6bc:	f7ff fdf4 	bl	800a2a8 <_Bfree>
 800a6c0:	4640      	mov	r0, r8
 800a6c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6c6:	3101      	adds	r1, #1
 800a6c8:	005b      	lsls	r3, r3, #1
 800a6ca:	e7c7      	b.n	800a65c <__lshift+0x1c>
 800a6cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	e7cd      	b.n	800a670 <__lshift+0x30>
 800a6d4:	4651      	mov	r1, sl
 800a6d6:	e7dc      	b.n	800a692 <__lshift+0x52>
 800a6d8:	3904      	subs	r1, #4
 800a6da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6de:	f841 2f04 	str.w	r2, [r1, #4]!
 800a6e2:	459c      	cmp	ip, r3
 800a6e4:	d8f9      	bhi.n	800a6da <__lshift+0x9a>
 800a6e6:	e7e4      	b.n	800a6b2 <__lshift+0x72>

0800a6e8 <__mcmp>:
 800a6e8:	6903      	ldr	r3, [r0, #16]
 800a6ea:	690a      	ldr	r2, [r1, #16]
 800a6ec:	1a9b      	subs	r3, r3, r2
 800a6ee:	b530      	push	{r4, r5, lr}
 800a6f0:	d10c      	bne.n	800a70c <__mcmp+0x24>
 800a6f2:	0092      	lsls	r2, r2, #2
 800a6f4:	3014      	adds	r0, #20
 800a6f6:	3114      	adds	r1, #20
 800a6f8:	1884      	adds	r4, r0, r2
 800a6fa:	4411      	add	r1, r2
 800a6fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a700:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a704:	4295      	cmp	r5, r2
 800a706:	d003      	beq.n	800a710 <__mcmp+0x28>
 800a708:	d305      	bcc.n	800a716 <__mcmp+0x2e>
 800a70a:	2301      	movs	r3, #1
 800a70c:	4618      	mov	r0, r3
 800a70e:	bd30      	pop	{r4, r5, pc}
 800a710:	42a0      	cmp	r0, r4
 800a712:	d3f3      	bcc.n	800a6fc <__mcmp+0x14>
 800a714:	e7fa      	b.n	800a70c <__mcmp+0x24>
 800a716:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a71a:	e7f7      	b.n	800a70c <__mcmp+0x24>

0800a71c <__mdiff>:
 800a71c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a720:	460d      	mov	r5, r1
 800a722:	4607      	mov	r7, r0
 800a724:	4611      	mov	r1, r2
 800a726:	4628      	mov	r0, r5
 800a728:	4614      	mov	r4, r2
 800a72a:	f7ff ffdd 	bl	800a6e8 <__mcmp>
 800a72e:	1e06      	subs	r6, r0, #0
 800a730:	d108      	bne.n	800a744 <__mdiff+0x28>
 800a732:	4631      	mov	r1, r6
 800a734:	4638      	mov	r0, r7
 800a736:	f7ff fd83 	bl	800a240 <_Balloc>
 800a73a:	2301      	movs	r3, #1
 800a73c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a744:	bfa4      	itt	ge
 800a746:	4623      	movge	r3, r4
 800a748:	462c      	movge	r4, r5
 800a74a:	4638      	mov	r0, r7
 800a74c:	6861      	ldr	r1, [r4, #4]
 800a74e:	bfa6      	itte	ge
 800a750:	461d      	movge	r5, r3
 800a752:	2600      	movge	r6, #0
 800a754:	2601      	movlt	r6, #1
 800a756:	f7ff fd73 	bl	800a240 <_Balloc>
 800a75a:	692b      	ldr	r3, [r5, #16]
 800a75c:	60c6      	str	r6, [r0, #12]
 800a75e:	6926      	ldr	r6, [r4, #16]
 800a760:	f105 0914 	add.w	r9, r5, #20
 800a764:	f104 0214 	add.w	r2, r4, #20
 800a768:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a76c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a770:	f100 0514 	add.w	r5, r0, #20
 800a774:	f04f 0e00 	mov.w	lr, #0
 800a778:	f852 ab04 	ldr.w	sl, [r2], #4
 800a77c:	f859 4b04 	ldr.w	r4, [r9], #4
 800a780:	fa1e f18a 	uxtah	r1, lr, sl
 800a784:	b2a3      	uxth	r3, r4
 800a786:	1ac9      	subs	r1, r1, r3
 800a788:	0c23      	lsrs	r3, r4, #16
 800a78a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a78e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a792:	b289      	uxth	r1, r1
 800a794:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a798:	45c8      	cmp	r8, r9
 800a79a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a79e:	4694      	mov	ip, r2
 800a7a0:	f845 3b04 	str.w	r3, [r5], #4
 800a7a4:	d8e8      	bhi.n	800a778 <__mdiff+0x5c>
 800a7a6:	45bc      	cmp	ip, r7
 800a7a8:	d304      	bcc.n	800a7b4 <__mdiff+0x98>
 800a7aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a7ae:	b183      	cbz	r3, 800a7d2 <__mdiff+0xb6>
 800a7b0:	6106      	str	r6, [r0, #16]
 800a7b2:	e7c5      	b.n	800a740 <__mdiff+0x24>
 800a7b4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a7b8:	fa1e f381 	uxtah	r3, lr, r1
 800a7bc:	141a      	asrs	r2, r3, #16
 800a7be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a7c2:	b29b      	uxth	r3, r3
 800a7c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7c8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a7cc:	f845 3b04 	str.w	r3, [r5], #4
 800a7d0:	e7e9      	b.n	800a7a6 <__mdiff+0x8a>
 800a7d2:	3e01      	subs	r6, #1
 800a7d4:	e7e9      	b.n	800a7aa <__mdiff+0x8e>
	...

0800a7d8 <__ulp>:
 800a7d8:	4b12      	ldr	r3, [pc, #72]	; (800a824 <__ulp+0x4c>)
 800a7da:	ee10 2a90 	vmov	r2, s1
 800a7de:	401a      	ands	r2, r3
 800a7e0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	dd04      	ble.n	800a7f2 <__ulp+0x1a>
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	ec41 0b10 	vmov	d0, r0, r1
 800a7f0:	4770      	bx	lr
 800a7f2:	425b      	negs	r3, r3
 800a7f4:	151b      	asrs	r3, r3, #20
 800a7f6:	2b13      	cmp	r3, #19
 800a7f8:	f04f 0000 	mov.w	r0, #0
 800a7fc:	f04f 0100 	mov.w	r1, #0
 800a800:	dc04      	bgt.n	800a80c <__ulp+0x34>
 800a802:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a806:	fa42 f103 	asr.w	r1, r2, r3
 800a80a:	e7ef      	b.n	800a7ec <__ulp+0x14>
 800a80c:	3b14      	subs	r3, #20
 800a80e:	2b1e      	cmp	r3, #30
 800a810:	f04f 0201 	mov.w	r2, #1
 800a814:	bfda      	itte	le
 800a816:	f1c3 031f 	rsble	r3, r3, #31
 800a81a:	fa02 f303 	lslle.w	r3, r2, r3
 800a81e:	4613      	movgt	r3, r2
 800a820:	4618      	mov	r0, r3
 800a822:	e7e3      	b.n	800a7ec <__ulp+0x14>
 800a824:	7ff00000 	.word	0x7ff00000

0800a828 <__b2d>:
 800a828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a82a:	6905      	ldr	r5, [r0, #16]
 800a82c:	f100 0714 	add.w	r7, r0, #20
 800a830:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a834:	1f2e      	subs	r6, r5, #4
 800a836:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a83a:	4620      	mov	r0, r4
 800a83c:	f7ff fdc4 	bl	800a3c8 <__hi0bits>
 800a840:	f1c0 0320 	rsb	r3, r0, #32
 800a844:	280a      	cmp	r0, #10
 800a846:	600b      	str	r3, [r1, #0]
 800a848:	f8df c074 	ldr.w	ip, [pc, #116]	; 800a8c0 <__b2d+0x98>
 800a84c:	dc14      	bgt.n	800a878 <__b2d+0x50>
 800a84e:	f1c0 0e0b 	rsb	lr, r0, #11
 800a852:	fa24 f10e 	lsr.w	r1, r4, lr
 800a856:	42b7      	cmp	r7, r6
 800a858:	ea41 030c 	orr.w	r3, r1, ip
 800a85c:	bf34      	ite	cc
 800a85e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a862:	2100      	movcs	r1, #0
 800a864:	3015      	adds	r0, #21
 800a866:	fa04 f000 	lsl.w	r0, r4, r0
 800a86a:	fa21 f10e 	lsr.w	r1, r1, lr
 800a86e:	ea40 0201 	orr.w	r2, r0, r1
 800a872:	ec43 2b10 	vmov	d0, r2, r3
 800a876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a878:	42b7      	cmp	r7, r6
 800a87a:	bf3a      	itte	cc
 800a87c:	f1a5 0608 	subcc.w	r6, r5, #8
 800a880:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a884:	2100      	movcs	r1, #0
 800a886:	380b      	subs	r0, #11
 800a888:	d015      	beq.n	800a8b6 <__b2d+0x8e>
 800a88a:	4084      	lsls	r4, r0
 800a88c:	f1c0 0520 	rsb	r5, r0, #32
 800a890:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800a894:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800a898:	42be      	cmp	r6, r7
 800a89a:	fa21 fc05 	lsr.w	ip, r1, r5
 800a89e:	ea44 030c 	orr.w	r3, r4, ip
 800a8a2:	bf8c      	ite	hi
 800a8a4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a8a8:	2400      	movls	r4, #0
 800a8aa:	fa01 f000 	lsl.w	r0, r1, r0
 800a8ae:	40ec      	lsrs	r4, r5
 800a8b0:	ea40 0204 	orr.w	r2, r0, r4
 800a8b4:	e7dd      	b.n	800a872 <__b2d+0x4a>
 800a8b6:	ea44 030c 	orr.w	r3, r4, ip
 800a8ba:	460a      	mov	r2, r1
 800a8bc:	e7d9      	b.n	800a872 <__b2d+0x4a>
 800a8be:	bf00      	nop
 800a8c0:	3ff00000 	.word	0x3ff00000

0800a8c4 <__d2b>:
 800a8c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a8c8:	460e      	mov	r6, r1
 800a8ca:	2101      	movs	r1, #1
 800a8cc:	ec59 8b10 	vmov	r8, r9, d0
 800a8d0:	4615      	mov	r5, r2
 800a8d2:	f7ff fcb5 	bl	800a240 <_Balloc>
 800a8d6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a8da:	4607      	mov	r7, r0
 800a8dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8e0:	bb34      	cbnz	r4, 800a930 <__d2b+0x6c>
 800a8e2:	9301      	str	r3, [sp, #4]
 800a8e4:	f1b8 0300 	subs.w	r3, r8, #0
 800a8e8:	d027      	beq.n	800a93a <__d2b+0x76>
 800a8ea:	a802      	add	r0, sp, #8
 800a8ec:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a8f0:	f7ff fd89 	bl	800a406 <__lo0bits>
 800a8f4:	9900      	ldr	r1, [sp, #0]
 800a8f6:	b1f0      	cbz	r0, 800a936 <__d2b+0x72>
 800a8f8:	9a01      	ldr	r2, [sp, #4]
 800a8fa:	f1c0 0320 	rsb	r3, r0, #32
 800a8fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a902:	430b      	orrs	r3, r1
 800a904:	40c2      	lsrs	r2, r0
 800a906:	617b      	str	r3, [r7, #20]
 800a908:	9201      	str	r2, [sp, #4]
 800a90a:	9b01      	ldr	r3, [sp, #4]
 800a90c:	61bb      	str	r3, [r7, #24]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	bf14      	ite	ne
 800a912:	2102      	movne	r1, #2
 800a914:	2101      	moveq	r1, #1
 800a916:	6139      	str	r1, [r7, #16]
 800a918:	b1c4      	cbz	r4, 800a94c <__d2b+0x88>
 800a91a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a91e:	4404      	add	r4, r0
 800a920:	6034      	str	r4, [r6, #0]
 800a922:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a926:	6028      	str	r0, [r5, #0]
 800a928:	4638      	mov	r0, r7
 800a92a:	b003      	add	sp, #12
 800a92c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a930:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a934:	e7d5      	b.n	800a8e2 <__d2b+0x1e>
 800a936:	6179      	str	r1, [r7, #20]
 800a938:	e7e7      	b.n	800a90a <__d2b+0x46>
 800a93a:	a801      	add	r0, sp, #4
 800a93c:	f7ff fd63 	bl	800a406 <__lo0bits>
 800a940:	9b01      	ldr	r3, [sp, #4]
 800a942:	617b      	str	r3, [r7, #20]
 800a944:	2101      	movs	r1, #1
 800a946:	6139      	str	r1, [r7, #16]
 800a948:	3020      	adds	r0, #32
 800a94a:	e7e5      	b.n	800a918 <__d2b+0x54>
 800a94c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a950:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a954:	6030      	str	r0, [r6, #0]
 800a956:	6918      	ldr	r0, [r3, #16]
 800a958:	f7ff fd36 	bl	800a3c8 <__hi0bits>
 800a95c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a960:	e7e1      	b.n	800a926 <__d2b+0x62>

0800a962 <__ratio>:
 800a962:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a966:	4688      	mov	r8, r1
 800a968:	4669      	mov	r1, sp
 800a96a:	4681      	mov	r9, r0
 800a96c:	f7ff ff5c 	bl	800a828 <__b2d>
 800a970:	a901      	add	r1, sp, #4
 800a972:	4640      	mov	r0, r8
 800a974:	ec57 6b10 	vmov	r6, r7, d0
 800a978:	f7ff ff56 	bl	800a828 <__b2d>
 800a97c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a980:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a984:	eba3 0c02 	sub.w	ip, r3, r2
 800a988:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a98c:	1a9b      	subs	r3, r3, r2
 800a98e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a992:	ec5b ab10 	vmov	sl, fp, d0
 800a996:	2b00      	cmp	r3, #0
 800a998:	bfce      	itee	gt
 800a99a:	463a      	movgt	r2, r7
 800a99c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a9a0:	465a      	movle	r2, fp
 800a9a2:	4659      	mov	r1, fp
 800a9a4:	463d      	mov	r5, r7
 800a9a6:	bfd4      	ite	le
 800a9a8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800a9ac:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800a9b0:	4630      	mov	r0, r6
 800a9b2:	ee10 2a10 	vmov	r2, s0
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	f7f5 ff67 	bl	800088c <__aeabi_ddiv>
 800a9be:	ec41 0b10 	vmov	d0, r0, r1
 800a9c2:	b003      	add	sp, #12
 800a9c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a9c8 <__copybits>:
 800a9c8:	3901      	subs	r1, #1
 800a9ca:	b510      	push	{r4, lr}
 800a9cc:	1149      	asrs	r1, r1, #5
 800a9ce:	6914      	ldr	r4, [r2, #16]
 800a9d0:	3101      	adds	r1, #1
 800a9d2:	f102 0314 	add.w	r3, r2, #20
 800a9d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a9da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a9de:	42a3      	cmp	r3, r4
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	d303      	bcc.n	800a9ec <__copybits+0x24>
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	428a      	cmp	r2, r1
 800a9e8:	d305      	bcc.n	800a9f6 <__copybits+0x2e>
 800a9ea:	bd10      	pop	{r4, pc}
 800a9ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9f0:	f840 2b04 	str.w	r2, [r0], #4
 800a9f4:	e7f3      	b.n	800a9de <__copybits+0x16>
 800a9f6:	f842 3b04 	str.w	r3, [r2], #4
 800a9fa:	e7f4      	b.n	800a9e6 <__copybits+0x1e>

0800a9fc <__any_on>:
 800a9fc:	f100 0214 	add.w	r2, r0, #20
 800aa00:	6900      	ldr	r0, [r0, #16]
 800aa02:	114b      	asrs	r3, r1, #5
 800aa04:	4298      	cmp	r0, r3
 800aa06:	b510      	push	{r4, lr}
 800aa08:	db11      	blt.n	800aa2e <__any_on+0x32>
 800aa0a:	dd0a      	ble.n	800aa22 <__any_on+0x26>
 800aa0c:	f011 011f 	ands.w	r1, r1, #31
 800aa10:	d007      	beq.n	800aa22 <__any_on+0x26>
 800aa12:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aa16:	fa24 f001 	lsr.w	r0, r4, r1
 800aa1a:	fa00 f101 	lsl.w	r1, r0, r1
 800aa1e:	428c      	cmp	r4, r1
 800aa20:	d10b      	bne.n	800aa3a <__any_on+0x3e>
 800aa22:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aa26:	4293      	cmp	r3, r2
 800aa28:	d803      	bhi.n	800aa32 <__any_on+0x36>
 800aa2a:	2000      	movs	r0, #0
 800aa2c:	bd10      	pop	{r4, pc}
 800aa2e:	4603      	mov	r3, r0
 800aa30:	e7f7      	b.n	800aa22 <__any_on+0x26>
 800aa32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa36:	2900      	cmp	r1, #0
 800aa38:	d0f5      	beq.n	800aa26 <__any_on+0x2a>
 800aa3a:	2001      	movs	r0, #1
 800aa3c:	e7f6      	b.n	800aa2c <__any_on+0x30>

0800aa3e <_calloc_r>:
 800aa3e:	b538      	push	{r3, r4, r5, lr}
 800aa40:	fb02 f401 	mul.w	r4, r2, r1
 800aa44:	4621      	mov	r1, r4
 800aa46:	f000 f857 	bl	800aaf8 <_malloc_r>
 800aa4a:	4605      	mov	r5, r0
 800aa4c:	b118      	cbz	r0, 800aa56 <_calloc_r+0x18>
 800aa4e:	4622      	mov	r2, r4
 800aa50:	2100      	movs	r1, #0
 800aa52:	f7fc fd0c 	bl	800746e <memset>
 800aa56:	4628      	mov	r0, r5
 800aa58:	bd38      	pop	{r3, r4, r5, pc}
	...

0800aa5c <_free_r>:
 800aa5c:	b538      	push	{r3, r4, r5, lr}
 800aa5e:	4605      	mov	r5, r0
 800aa60:	2900      	cmp	r1, #0
 800aa62:	d045      	beq.n	800aaf0 <_free_r+0x94>
 800aa64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa68:	1f0c      	subs	r4, r1, #4
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	bfb8      	it	lt
 800aa6e:	18e4      	addlt	r4, r4, r3
 800aa70:	f000 fa36 	bl	800aee0 <__malloc_lock>
 800aa74:	4a1f      	ldr	r2, [pc, #124]	; (800aaf4 <_free_r+0x98>)
 800aa76:	6813      	ldr	r3, [r2, #0]
 800aa78:	4610      	mov	r0, r2
 800aa7a:	b933      	cbnz	r3, 800aa8a <_free_r+0x2e>
 800aa7c:	6063      	str	r3, [r4, #4]
 800aa7e:	6014      	str	r4, [r2, #0]
 800aa80:	4628      	mov	r0, r5
 800aa82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa86:	f000 ba2c 	b.w	800aee2 <__malloc_unlock>
 800aa8a:	42a3      	cmp	r3, r4
 800aa8c:	d90c      	bls.n	800aaa8 <_free_r+0x4c>
 800aa8e:	6821      	ldr	r1, [r4, #0]
 800aa90:	1862      	adds	r2, r4, r1
 800aa92:	4293      	cmp	r3, r2
 800aa94:	bf04      	itt	eq
 800aa96:	681a      	ldreq	r2, [r3, #0]
 800aa98:	685b      	ldreq	r3, [r3, #4]
 800aa9a:	6063      	str	r3, [r4, #4]
 800aa9c:	bf04      	itt	eq
 800aa9e:	1852      	addeq	r2, r2, r1
 800aaa0:	6022      	streq	r2, [r4, #0]
 800aaa2:	6004      	str	r4, [r0, #0]
 800aaa4:	e7ec      	b.n	800aa80 <_free_r+0x24>
 800aaa6:	4613      	mov	r3, r2
 800aaa8:	685a      	ldr	r2, [r3, #4]
 800aaaa:	b10a      	cbz	r2, 800aab0 <_free_r+0x54>
 800aaac:	42a2      	cmp	r2, r4
 800aaae:	d9fa      	bls.n	800aaa6 <_free_r+0x4a>
 800aab0:	6819      	ldr	r1, [r3, #0]
 800aab2:	1858      	adds	r0, r3, r1
 800aab4:	42a0      	cmp	r0, r4
 800aab6:	d10b      	bne.n	800aad0 <_free_r+0x74>
 800aab8:	6820      	ldr	r0, [r4, #0]
 800aaba:	4401      	add	r1, r0
 800aabc:	1858      	adds	r0, r3, r1
 800aabe:	4282      	cmp	r2, r0
 800aac0:	6019      	str	r1, [r3, #0]
 800aac2:	d1dd      	bne.n	800aa80 <_free_r+0x24>
 800aac4:	6810      	ldr	r0, [r2, #0]
 800aac6:	6852      	ldr	r2, [r2, #4]
 800aac8:	605a      	str	r2, [r3, #4]
 800aaca:	4401      	add	r1, r0
 800aacc:	6019      	str	r1, [r3, #0]
 800aace:	e7d7      	b.n	800aa80 <_free_r+0x24>
 800aad0:	d902      	bls.n	800aad8 <_free_r+0x7c>
 800aad2:	230c      	movs	r3, #12
 800aad4:	602b      	str	r3, [r5, #0]
 800aad6:	e7d3      	b.n	800aa80 <_free_r+0x24>
 800aad8:	6820      	ldr	r0, [r4, #0]
 800aada:	1821      	adds	r1, r4, r0
 800aadc:	428a      	cmp	r2, r1
 800aade:	bf04      	itt	eq
 800aae0:	6811      	ldreq	r1, [r2, #0]
 800aae2:	6852      	ldreq	r2, [r2, #4]
 800aae4:	6062      	str	r2, [r4, #4]
 800aae6:	bf04      	itt	eq
 800aae8:	1809      	addeq	r1, r1, r0
 800aaea:	6021      	streq	r1, [r4, #0]
 800aaec:	605c      	str	r4, [r3, #4]
 800aaee:	e7c7      	b.n	800aa80 <_free_r+0x24>
 800aaf0:	bd38      	pop	{r3, r4, r5, pc}
 800aaf2:	bf00      	nop
 800aaf4:	20000528 	.word	0x20000528

0800aaf8 <_malloc_r>:
 800aaf8:	b570      	push	{r4, r5, r6, lr}
 800aafa:	1ccd      	adds	r5, r1, #3
 800aafc:	f025 0503 	bic.w	r5, r5, #3
 800ab00:	3508      	adds	r5, #8
 800ab02:	2d0c      	cmp	r5, #12
 800ab04:	bf38      	it	cc
 800ab06:	250c      	movcc	r5, #12
 800ab08:	2d00      	cmp	r5, #0
 800ab0a:	4606      	mov	r6, r0
 800ab0c:	db01      	blt.n	800ab12 <_malloc_r+0x1a>
 800ab0e:	42a9      	cmp	r1, r5
 800ab10:	d903      	bls.n	800ab1a <_malloc_r+0x22>
 800ab12:	230c      	movs	r3, #12
 800ab14:	6033      	str	r3, [r6, #0]
 800ab16:	2000      	movs	r0, #0
 800ab18:	bd70      	pop	{r4, r5, r6, pc}
 800ab1a:	f000 f9e1 	bl	800aee0 <__malloc_lock>
 800ab1e:	4a21      	ldr	r2, [pc, #132]	; (800aba4 <_malloc_r+0xac>)
 800ab20:	6814      	ldr	r4, [r2, #0]
 800ab22:	4621      	mov	r1, r4
 800ab24:	b991      	cbnz	r1, 800ab4c <_malloc_r+0x54>
 800ab26:	4c20      	ldr	r4, [pc, #128]	; (800aba8 <_malloc_r+0xb0>)
 800ab28:	6823      	ldr	r3, [r4, #0]
 800ab2a:	b91b      	cbnz	r3, 800ab34 <_malloc_r+0x3c>
 800ab2c:	4630      	mov	r0, r6
 800ab2e:	f000 f98f 	bl	800ae50 <_sbrk_r>
 800ab32:	6020      	str	r0, [r4, #0]
 800ab34:	4629      	mov	r1, r5
 800ab36:	4630      	mov	r0, r6
 800ab38:	f000 f98a 	bl	800ae50 <_sbrk_r>
 800ab3c:	1c43      	adds	r3, r0, #1
 800ab3e:	d124      	bne.n	800ab8a <_malloc_r+0x92>
 800ab40:	230c      	movs	r3, #12
 800ab42:	6033      	str	r3, [r6, #0]
 800ab44:	4630      	mov	r0, r6
 800ab46:	f000 f9cc 	bl	800aee2 <__malloc_unlock>
 800ab4a:	e7e4      	b.n	800ab16 <_malloc_r+0x1e>
 800ab4c:	680b      	ldr	r3, [r1, #0]
 800ab4e:	1b5b      	subs	r3, r3, r5
 800ab50:	d418      	bmi.n	800ab84 <_malloc_r+0x8c>
 800ab52:	2b0b      	cmp	r3, #11
 800ab54:	d90f      	bls.n	800ab76 <_malloc_r+0x7e>
 800ab56:	600b      	str	r3, [r1, #0]
 800ab58:	50cd      	str	r5, [r1, r3]
 800ab5a:	18cc      	adds	r4, r1, r3
 800ab5c:	4630      	mov	r0, r6
 800ab5e:	f000 f9c0 	bl	800aee2 <__malloc_unlock>
 800ab62:	f104 000b 	add.w	r0, r4, #11
 800ab66:	1d23      	adds	r3, r4, #4
 800ab68:	f020 0007 	bic.w	r0, r0, #7
 800ab6c:	1ac3      	subs	r3, r0, r3
 800ab6e:	d0d3      	beq.n	800ab18 <_malloc_r+0x20>
 800ab70:	425a      	negs	r2, r3
 800ab72:	50e2      	str	r2, [r4, r3]
 800ab74:	e7d0      	b.n	800ab18 <_malloc_r+0x20>
 800ab76:	428c      	cmp	r4, r1
 800ab78:	684b      	ldr	r3, [r1, #4]
 800ab7a:	bf16      	itet	ne
 800ab7c:	6063      	strne	r3, [r4, #4]
 800ab7e:	6013      	streq	r3, [r2, #0]
 800ab80:	460c      	movne	r4, r1
 800ab82:	e7eb      	b.n	800ab5c <_malloc_r+0x64>
 800ab84:	460c      	mov	r4, r1
 800ab86:	6849      	ldr	r1, [r1, #4]
 800ab88:	e7cc      	b.n	800ab24 <_malloc_r+0x2c>
 800ab8a:	1cc4      	adds	r4, r0, #3
 800ab8c:	f024 0403 	bic.w	r4, r4, #3
 800ab90:	42a0      	cmp	r0, r4
 800ab92:	d005      	beq.n	800aba0 <_malloc_r+0xa8>
 800ab94:	1a21      	subs	r1, r4, r0
 800ab96:	4630      	mov	r0, r6
 800ab98:	f000 f95a 	bl	800ae50 <_sbrk_r>
 800ab9c:	3001      	adds	r0, #1
 800ab9e:	d0cf      	beq.n	800ab40 <_malloc_r+0x48>
 800aba0:	6025      	str	r5, [r4, #0]
 800aba2:	e7db      	b.n	800ab5c <_malloc_r+0x64>
 800aba4:	20000528 	.word	0x20000528
 800aba8:	2000052c 	.word	0x2000052c

0800abac <__ssputs_r>:
 800abac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abb0:	688e      	ldr	r6, [r1, #8]
 800abb2:	429e      	cmp	r6, r3
 800abb4:	4682      	mov	sl, r0
 800abb6:	460c      	mov	r4, r1
 800abb8:	4690      	mov	r8, r2
 800abba:	4699      	mov	r9, r3
 800abbc:	d837      	bhi.n	800ac2e <__ssputs_r+0x82>
 800abbe:	898a      	ldrh	r2, [r1, #12]
 800abc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800abc4:	d031      	beq.n	800ac2a <__ssputs_r+0x7e>
 800abc6:	6825      	ldr	r5, [r4, #0]
 800abc8:	6909      	ldr	r1, [r1, #16]
 800abca:	1a6f      	subs	r7, r5, r1
 800abcc:	6965      	ldr	r5, [r4, #20]
 800abce:	2302      	movs	r3, #2
 800abd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800abd4:	fb95 f5f3 	sdiv	r5, r5, r3
 800abd8:	f109 0301 	add.w	r3, r9, #1
 800abdc:	443b      	add	r3, r7
 800abde:	429d      	cmp	r5, r3
 800abe0:	bf38      	it	cc
 800abe2:	461d      	movcc	r5, r3
 800abe4:	0553      	lsls	r3, r2, #21
 800abe6:	d530      	bpl.n	800ac4a <__ssputs_r+0x9e>
 800abe8:	4629      	mov	r1, r5
 800abea:	f7ff ff85 	bl	800aaf8 <_malloc_r>
 800abee:	4606      	mov	r6, r0
 800abf0:	b950      	cbnz	r0, 800ac08 <__ssputs_r+0x5c>
 800abf2:	230c      	movs	r3, #12
 800abf4:	f8ca 3000 	str.w	r3, [sl]
 800abf8:	89a3      	ldrh	r3, [r4, #12]
 800abfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abfe:	81a3      	strh	r3, [r4, #12]
 800ac00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac08:	463a      	mov	r2, r7
 800ac0a:	6921      	ldr	r1, [r4, #16]
 800ac0c:	f7fc fc24 	bl	8007458 <memcpy>
 800ac10:	89a3      	ldrh	r3, [r4, #12]
 800ac12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ac16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac1a:	81a3      	strh	r3, [r4, #12]
 800ac1c:	6126      	str	r6, [r4, #16]
 800ac1e:	6165      	str	r5, [r4, #20]
 800ac20:	443e      	add	r6, r7
 800ac22:	1bed      	subs	r5, r5, r7
 800ac24:	6026      	str	r6, [r4, #0]
 800ac26:	60a5      	str	r5, [r4, #8]
 800ac28:	464e      	mov	r6, r9
 800ac2a:	454e      	cmp	r6, r9
 800ac2c:	d900      	bls.n	800ac30 <__ssputs_r+0x84>
 800ac2e:	464e      	mov	r6, r9
 800ac30:	4632      	mov	r2, r6
 800ac32:	4641      	mov	r1, r8
 800ac34:	6820      	ldr	r0, [r4, #0]
 800ac36:	f000 f93a 	bl	800aeae <memmove>
 800ac3a:	68a3      	ldr	r3, [r4, #8]
 800ac3c:	1b9b      	subs	r3, r3, r6
 800ac3e:	60a3      	str	r3, [r4, #8]
 800ac40:	6823      	ldr	r3, [r4, #0]
 800ac42:	441e      	add	r6, r3
 800ac44:	6026      	str	r6, [r4, #0]
 800ac46:	2000      	movs	r0, #0
 800ac48:	e7dc      	b.n	800ac04 <__ssputs_r+0x58>
 800ac4a:	462a      	mov	r2, r5
 800ac4c:	f000 f94a 	bl	800aee4 <_realloc_r>
 800ac50:	4606      	mov	r6, r0
 800ac52:	2800      	cmp	r0, #0
 800ac54:	d1e2      	bne.n	800ac1c <__ssputs_r+0x70>
 800ac56:	6921      	ldr	r1, [r4, #16]
 800ac58:	4650      	mov	r0, sl
 800ac5a:	f7ff feff 	bl	800aa5c <_free_r>
 800ac5e:	e7c8      	b.n	800abf2 <__ssputs_r+0x46>

0800ac60 <_svfiprintf_r>:
 800ac60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac64:	461d      	mov	r5, r3
 800ac66:	898b      	ldrh	r3, [r1, #12]
 800ac68:	061f      	lsls	r7, r3, #24
 800ac6a:	b09d      	sub	sp, #116	; 0x74
 800ac6c:	4680      	mov	r8, r0
 800ac6e:	460c      	mov	r4, r1
 800ac70:	4616      	mov	r6, r2
 800ac72:	d50f      	bpl.n	800ac94 <_svfiprintf_r+0x34>
 800ac74:	690b      	ldr	r3, [r1, #16]
 800ac76:	b96b      	cbnz	r3, 800ac94 <_svfiprintf_r+0x34>
 800ac78:	2140      	movs	r1, #64	; 0x40
 800ac7a:	f7ff ff3d 	bl	800aaf8 <_malloc_r>
 800ac7e:	6020      	str	r0, [r4, #0]
 800ac80:	6120      	str	r0, [r4, #16]
 800ac82:	b928      	cbnz	r0, 800ac90 <_svfiprintf_r+0x30>
 800ac84:	230c      	movs	r3, #12
 800ac86:	f8c8 3000 	str.w	r3, [r8]
 800ac8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac8e:	e0c8      	b.n	800ae22 <_svfiprintf_r+0x1c2>
 800ac90:	2340      	movs	r3, #64	; 0x40
 800ac92:	6163      	str	r3, [r4, #20]
 800ac94:	2300      	movs	r3, #0
 800ac96:	9309      	str	r3, [sp, #36]	; 0x24
 800ac98:	2320      	movs	r3, #32
 800ac9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac9e:	2330      	movs	r3, #48	; 0x30
 800aca0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aca4:	9503      	str	r5, [sp, #12]
 800aca6:	f04f 0b01 	mov.w	fp, #1
 800acaa:	4637      	mov	r7, r6
 800acac:	463d      	mov	r5, r7
 800acae:	f815 3b01 	ldrb.w	r3, [r5], #1
 800acb2:	b10b      	cbz	r3, 800acb8 <_svfiprintf_r+0x58>
 800acb4:	2b25      	cmp	r3, #37	; 0x25
 800acb6:	d13e      	bne.n	800ad36 <_svfiprintf_r+0xd6>
 800acb8:	ebb7 0a06 	subs.w	sl, r7, r6
 800acbc:	d00b      	beq.n	800acd6 <_svfiprintf_r+0x76>
 800acbe:	4653      	mov	r3, sl
 800acc0:	4632      	mov	r2, r6
 800acc2:	4621      	mov	r1, r4
 800acc4:	4640      	mov	r0, r8
 800acc6:	f7ff ff71 	bl	800abac <__ssputs_r>
 800acca:	3001      	adds	r0, #1
 800accc:	f000 80a4 	beq.w	800ae18 <_svfiprintf_r+0x1b8>
 800acd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acd2:	4453      	add	r3, sl
 800acd4:	9309      	str	r3, [sp, #36]	; 0x24
 800acd6:	783b      	ldrb	r3, [r7, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	f000 809d 	beq.w	800ae18 <_svfiprintf_r+0x1b8>
 800acde:	2300      	movs	r3, #0
 800ace0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ace4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ace8:	9304      	str	r3, [sp, #16]
 800acea:	9307      	str	r3, [sp, #28]
 800acec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800acf0:	931a      	str	r3, [sp, #104]	; 0x68
 800acf2:	462f      	mov	r7, r5
 800acf4:	2205      	movs	r2, #5
 800acf6:	f817 1b01 	ldrb.w	r1, [r7], #1
 800acfa:	4850      	ldr	r0, [pc, #320]	; (800ae3c <_svfiprintf_r+0x1dc>)
 800acfc:	f7f5 fa90 	bl	8000220 <memchr>
 800ad00:	9b04      	ldr	r3, [sp, #16]
 800ad02:	b9d0      	cbnz	r0, 800ad3a <_svfiprintf_r+0xda>
 800ad04:	06d9      	lsls	r1, r3, #27
 800ad06:	bf44      	itt	mi
 800ad08:	2220      	movmi	r2, #32
 800ad0a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ad0e:	071a      	lsls	r2, r3, #28
 800ad10:	bf44      	itt	mi
 800ad12:	222b      	movmi	r2, #43	; 0x2b
 800ad14:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ad18:	782a      	ldrb	r2, [r5, #0]
 800ad1a:	2a2a      	cmp	r2, #42	; 0x2a
 800ad1c:	d015      	beq.n	800ad4a <_svfiprintf_r+0xea>
 800ad1e:	9a07      	ldr	r2, [sp, #28]
 800ad20:	462f      	mov	r7, r5
 800ad22:	2000      	movs	r0, #0
 800ad24:	250a      	movs	r5, #10
 800ad26:	4639      	mov	r1, r7
 800ad28:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad2c:	3b30      	subs	r3, #48	; 0x30
 800ad2e:	2b09      	cmp	r3, #9
 800ad30:	d94d      	bls.n	800adce <_svfiprintf_r+0x16e>
 800ad32:	b1b8      	cbz	r0, 800ad64 <_svfiprintf_r+0x104>
 800ad34:	e00f      	b.n	800ad56 <_svfiprintf_r+0xf6>
 800ad36:	462f      	mov	r7, r5
 800ad38:	e7b8      	b.n	800acac <_svfiprintf_r+0x4c>
 800ad3a:	4a40      	ldr	r2, [pc, #256]	; (800ae3c <_svfiprintf_r+0x1dc>)
 800ad3c:	1a80      	subs	r0, r0, r2
 800ad3e:	fa0b f000 	lsl.w	r0, fp, r0
 800ad42:	4318      	orrs	r0, r3
 800ad44:	9004      	str	r0, [sp, #16]
 800ad46:	463d      	mov	r5, r7
 800ad48:	e7d3      	b.n	800acf2 <_svfiprintf_r+0x92>
 800ad4a:	9a03      	ldr	r2, [sp, #12]
 800ad4c:	1d11      	adds	r1, r2, #4
 800ad4e:	6812      	ldr	r2, [r2, #0]
 800ad50:	9103      	str	r1, [sp, #12]
 800ad52:	2a00      	cmp	r2, #0
 800ad54:	db01      	blt.n	800ad5a <_svfiprintf_r+0xfa>
 800ad56:	9207      	str	r2, [sp, #28]
 800ad58:	e004      	b.n	800ad64 <_svfiprintf_r+0x104>
 800ad5a:	4252      	negs	r2, r2
 800ad5c:	f043 0302 	orr.w	r3, r3, #2
 800ad60:	9207      	str	r2, [sp, #28]
 800ad62:	9304      	str	r3, [sp, #16]
 800ad64:	783b      	ldrb	r3, [r7, #0]
 800ad66:	2b2e      	cmp	r3, #46	; 0x2e
 800ad68:	d10c      	bne.n	800ad84 <_svfiprintf_r+0x124>
 800ad6a:	787b      	ldrb	r3, [r7, #1]
 800ad6c:	2b2a      	cmp	r3, #42	; 0x2a
 800ad6e:	d133      	bne.n	800add8 <_svfiprintf_r+0x178>
 800ad70:	9b03      	ldr	r3, [sp, #12]
 800ad72:	1d1a      	adds	r2, r3, #4
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	9203      	str	r2, [sp, #12]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	bfb8      	it	lt
 800ad7c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ad80:	3702      	adds	r7, #2
 800ad82:	9305      	str	r3, [sp, #20]
 800ad84:	4d2e      	ldr	r5, [pc, #184]	; (800ae40 <_svfiprintf_r+0x1e0>)
 800ad86:	7839      	ldrb	r1, [r7, #0]
 800ad88:	2203      	movs	r2, #3
 800ad8a:	4628      	mov	r0, r5
 800ad8c:	f7f5 fa48 	bl	8000220 <memchr>
 800ad90:	b138      	cbz	r0, 800ada2 <_svfiprintf_r+0x142>
 800ad92:	2340      	movs	r3, #64	; 0x40
 800ad94:	1b40      	subs	r0, r0, r5
 800ad96:	fa03 f000 	lsl.w	r0, r3, r0
 800ad9a:	9b04      	ldr	r3, [sp, #16]
 800ad9c:	4303      	orrs	r3, r0
 800ad9e:	3701      	adds	r7, #1
 800ada0:	9304      	str	r3, [sp, #16]
 800ada2:	7839      	ldrb	r1, [r7, #0]
 800ada4:	4827      	ldr	r0, [pc, #156]	; (800ae44 <_svfiprintf_r+0x1e4>)
 800ada6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adaa:	2206      	movs	r2, #6
 800adac:	1c7e      	adds	r6, r7, #1
 800adae:	f7f5 fa37 	bl	8000220 <memchr>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d038      	beq.n	800ae28 <_svfiprintf_r+0x1c8>
 800adb6:	4b24      	ldr	r3, [pc, #144]	; (800ae48 <_svfiprintf_r+0x1e8>)
 800adb8:	bb13      	cbnz	r3, 800ae00 <_svfiprintf_r+0x1a0>
 800adba:	9b03      	ldr	r3, [sp, #12]
 800adbc:	3307      	adds	r3, #7
 800adbe:	f023 0307 	bic.w	r3, r3, #7
 800adc2:	3308      	adds	r3, #8
 800adc4:	9303      	str	r3, [sp, #12]
 800adc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adc8:	444b      	add	r3, r9
 800adca:	9309      	str	r3, [sp, #36]	; 0x24
 800adcc:	e76d      	b.n	800acaa <_svfiprintf_r+0x4a>
 800adce:	fb05 3202 	mla	r2, r5, r2, r3
 800add2:	2001      	movs	r0, #1
 800add4:	460f      	mov	r7, r1
 800add6:	e7a6      	b.n	800ad26 <_svfiprintf_r+0xc6>
 800add8:	2300      	movs	r3, #0
 800adda:	3701      	adds	r7, #1
 800addc:	9305      	str	r3, [sp, #20]
 800adde:	4619      	mov	r1, r3
 800ade0:	250a      	movs	r5, #10
 800ade2:	4638      	mov	r0, r7
 800ade4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ade8:	3a30      	subs	r2, #48	; 0x30
 800adea:	2a09      	cmp	r2, #9
 800adec:	d903      	bls.n	800adf6 <_svfiprintf_r+0x196>
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d0c8      	beq.n	800ad84 <_svfiprintf_r+0x124>
 800adf2:	9105      	str	r1, [sp, #20]
 800adf4:	e7c6      	b.n	800ad84 <_svfiprintf_r+0x124>
 800adf6:	fb05 2101 	mla	r1, r5, r1, r2
 800adfa:	2301      	movs	r3, #1
 800adfc:	4607      	mov	r7, r0
 800adfe:	e7f0      	b.n	800ade2 <_svfiprintf_r+0x182>
 800ae00:	ab03      	add	r3, sp, #12
 800ae02:	9300      	str	r3, [sp, #0]
 800ae04:	4622      	mov	r2, r4
 800ae06:	4b11      	ldr	r3, [pc, #68]	; (800ae4c <_svfiprintf_r+0x1ec>)
 800ae08:	a904      	add	r1, sp, #16
 800ae0a:	4640      	mov	r0, r8
 800ae0c:	f7fc fbcc 	bl	80075a8 <_printf_float>
 800ae10:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800ae14:	4681      	mov	r9, r0
 800ae16:	d1d6      	bne.n	800adc6 <_svfiprintf_r+0x166>
 800ae18:	89a3      	ldrh	r3, [r4, #12]
 800ae1a:	065b      	lsls	r3, r3, #25
 800ae1c:	f53f af35 	bmi.w	800ac8a <_svfiprintf_r+0x2a>
 800ae20:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae22:	b01d      	add	sp, #116	; 0x74
 800ae24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae28:	ab03      	add	r3, sp, #12
 800ae2a:	9300      	str	r3, [sp, #0]
 800ae2c:	4622      	mov	r2, r4
 800ae2e:	4b07      	ldr	r3, [pc, #28]	; (800ae4c <_svfiprintf_r+0x1ec>)
 800ae30:	a904      	add	r1, sp, #16
 800ae32:	4640      	mov	r0, r8
 800ae34:	f7fc fe6e 	bl	8007b14 <_printf_i>
 800ae38:	e7ea      	b.n	800ae10 <_svfiprintf_r+0x1b0>
 800ae3a:	bf00      	nop
 800ae3c:	0800dd54 	.word	0x0800dd54
 800ae40:	0800dd5a 	.word	0x0800dd5a
 800ae44:	0800dd5e 	.word	0x0800dd5e
 800ae48:	080075a9 	.word	0x080075a9
 800ae4c:	0800abad 	.word	0x0800abad

0800ae50 <_sbrk_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4c06      	ldr	r4, [pc, #24]	; (800ae6c <_sbrk_r+0x1c>)
 800ae54:	2300      	movs	r3, #0
 800ae56:	4605      	mov	r5, r0
 800ae58:	4608      	mov	r0, r1
 800ae5a:	6023      	str	r3, [r4, #0]
 800ae5c:	f7fc fa62 	bl	8007324 <_sbrk>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d102      	bne.n	800ae6a <_sbrk_r+0x1a>
 800ae64:	6823      	ldr	r3, [r4, #0]
 800ae66:	b103      	cbz	r3, 800ae6a <_sbrk_r+0x1a>
 800ae68:	602b      	str	r3, [r5, #0]
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}
 800ae6c:	20000914 	.word	0x20000914

0800ae70 <strncmp>:
 800ae70:	b510      	push	{r4, lr}
 800ae72:	b16a      	cbz	r2, 800ae90 <strncmp+0x20>
 800ae74:	3901      	subs	r1, #1
 800ae76:	1884      	adds	r4, r0, r2
 800ae78:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ae7c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d103      	bne.n	800ae8c <strncmp+0x1c>
 800ae84:	42a0      	cmp	r0, r4
 800ae86:	d001      	beq.n	800ae8c <strncmp+0x1c>
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d1f5      	bne.n	800ae78 <strncmp+0x8>
 800ae8c:	1a98      	subs	r0, r3, r2
 800ae8e:	bd10      	pop	{r4, pc}
 800ae90:	4610      	mov	r0, r2
 800ae92:	e7fc      	b.n	800ae8e <strncmp+0x1e>

0800ae94 <__ascii_wctomb>:
 800ae94:	b149      	cbz	r1, 800aeaa <__ascii_wctomb+0x16>
 800ae96:	2aff      	cmp	r2, #255	; 0xff
 800ae98:	bf85      	ittet	hi
 800ae9a:	238a      	movhi	r3, #138	; 0x8a
 800ae9c:	6003      	strhi	r3, [r0, #0]
 800ae9e:	700a      	strbls	r2, [r1, #0]
 800aea0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800aea4:	bf98      	it	ls
 800aea6:	2001      	movls	r0, #1
 800aea8:	4770      	bx	lr
 800aeaa:	4608      	mov	r0, r1
 800aeac:	4770      	bx	lr

0800aeae <memmove>:
 800aeae:	4288      	cmp	r0, r1
 800aeb0:	b510      	push	{r4, lr}
 800aeb2:	eb01 0302 	add.w	r3, r1, r2
 800aeb6:	d807      	bhi.n	800aec8 <memmove+0x1a>
 800aeb8:	1e42      	subs	r2, r0, #1
 800aeba:	4299      	cmp	r1, r3
 800aebc:	d00a      	beq.n	800aed4 <memmove+0x26>
 800aebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aec2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800aec6:	e7f8      	b.n	800aeba <memmove+0xc>
 800aec8:	4283      	cmp	r3, r0
 800aeca:	d9f5      	bls.n	800aeb8 <memmove+0xa>
 800aecc:	1881      	adds	r1, r0, r2
 800aece:	1ad2      	subs	r2, r2, r3
 800aed0:	42d3      	cmn	r3, r2
 800aed2:	d100      	bne.n	800aed6 <memmove+0x28>
 800aed4:	bd10      	pop	{r4, pc}
 800aed6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aeda:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800aede:	e7f7      	b.n	800aed0 <memmove+0x22>

0800aee0 <__malloc_lock>:
 800aee0:	4770      	bx	lr

0800aee2 <__malloc_unlock>:
 800aee2:	4770      	bx	lr

0800aee4 <_realloc_r>:
 800aee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aee6:	4607      	mov	r7, r0
 800aee8:	4614      	mov	r4, r2
 800aeea:	460e      	mov	r6, r1
 800aeec:	b921      	cbnz	r1, 800aef8 <_realloc_r+0x14>
 800aeee:	4611      	mov	r1, r2
 800aef0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aef4:	f7ff be00 	b.w	800aaf8 <_malloc_r>
 800aef8:	b922      	cbnz	r2, 800af04 <_realloc_r+0x20>
 800aefa:	f7ff fdaf 	bl	800aa5c <_free_r>
 800aefe:	4625      	mov	r5, r4
 800af00:	4628      	mov	r0, r5
 800af02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af04:	f000 f814 	bl	800af30 <_malloc_usable_size_r>
 800af08:	42a0      	cmp	r0, r4
 800af0a:	d20f      	bcs.n	800af2c <_realloc_r+0x48>
 800af0c:	4621      	mov	r1, r4
 800af0e:	4638      	mov	r0, r7
 800af10:	f7ff fdf2 	bl	800aaf8 <_malloc_r>
 800af14:	4605      	mov	r5, r0
 800af16:	2800      	cmp	r0, #0
 800af18:	d0f2      	beq.n	800af00 <_realloc_r+0x1c>
 800af1a:	4631      	mov	r1, r6
 800af1c:	4622      	mov	r2, r4
 800af1e:	f7fc fa9b 	bl	8007458 <memcpy>
 800af22:	4631      	mov	r1, r6
 800af24:	4638      	mov	r0, r7
 800af26:	f7ff fd99 	bl	800aa5c <_free_r>
 800af2a:	e7e9      	b.n	800af00 <_realloc_r+0x1c>
 800af2c:	4635      	mov	r5, r6
 800af2e:	e7e7      	b.n	800af00 <_realloc_r+0x1c>

0800af30 <_malloc_usable_size_r>:
 800af30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af34:	1f18      	subs	r0, r3, #4
 800af36:	2b00      	cmp	r3, #0
 800af38:	bfbc      	itt	lt
 800af3a:	580b      	ldrlt	r3, [r1, r0]
 800af3c:	18c0      	addlt	r0, r0, r3
 800af3e:	4770      	bx	lr

0800af40 <round>:
 800af40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af42:	ec57 6b10 	vmov	r6, r7, d0
 800af46:	f3c7 500a 	ubfx	r0, r7, #20, #11
 800af4a:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 800af4e:	2c13      	cmp	r4, #19
 800af50:	463b      	mov	r3, r7
 800af52:	463d      	mov	r5, r7
 800af54:	dc17      	bgt.n	800af86 <round+0x46>
 800af56:	2c00      	cmp	r4, #0
 800af58:	da09      	bge.n	800af6e <round+0x2e>
 800af5a:	3401      	adds	r4, #1
 800af5c:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 800af60:	d103      	bne.n	800af6a <round+0x2a>
 800af62:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800af66:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800af6a:	2100      	movs	r1, #0
 800af6c:	e02c      	b.n	800afc8 <round+0x88>
 800af6e:	4a18      	ldr	r2, [pc, #96]	; (800afd0 <round+0x90>)
 800af70:	4122      	asrs	r2, r4
 800af72:	4217      	tst	r7, r2
 800af74:	d100      	bne.n	800af78 <round+0x38>
 800af76:	b19e      	cbz	r6, 800afa0 <round+0x60>
 800af78:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800af7c:	4123      	asrs	r3, r4
 800af7e:	442b      	add	r3, r5
 800af80:	ea23 0302 	bic.w	r3, r3, r2
 800af84:	e7f1      	b.n	800af6a <round+0x2a>
 800af86:	2c33      	cmp	r4, #51	; 0x33
 800af88:	dd0d      	ble.n	800afa6 <round+0x66>
 800af8a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800af8e:	d107      	bne.n	800afa0 <round+0x60>
 800af90:	4630      	mov	r0, r6
 800af92:	4639      	mov	r1, r7
 800af94:	ee10 2a10 	vmov	r2, s0
 800af98:	f7f5 f998 	bl	80002cc <__adddf3>
 800af9c:	4606      	mov	r6, r0
 800af9e:	460f      	mov	r7, r1
 800afa0:	ec47 6b10 	vmov	d0, r6, r7
 800afa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afa6:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 800afaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800afae:	40d0      	lsrs	r0, r2
 800afb0:	4206      	tst	r6, r0
 800afb2:	d0f5      	beq.n	800afa0 <round+0x60>
 800afb4:	2201      	movs	r2, #1
 800afb6:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800afba:	fa02 f404 	lsl.w	r4, r2, r4
 800afbe:	1931      	adds	r1, r6, r4
 800afc0:	bf28      	it	cs
 800afc2:	189b      	addcs	r3, r3, r2
 800afc4:	ea21 0100 	bic.w	r1, r1, r0
 800afc8:	461f      	mov	r7, r3
 800afca:	460e      	mov	r6, r1
 800afcc:	e7e8      	b.n	800afa0 <round+0x60>
 800afce:	bf00      	nop
 800afd0:	000fffff 	.word	0x000fffff

0800afd4 <_init>:
 800afd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afd6:	bf00      	nop
 800afd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afda:	bc08      	pop	{r3}
 800afdc:	469e      	mov	lr, r3
 800afde:	4770      	bx	lr

0800afe0 <_fini>:
 800afe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afe2:	bf00      	nop
 800afe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afe6:	bc08      	pop	{r3}
 800afe8:	469e      	mov	lr, r3
 800afea:	4770      	bx	lr
