<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: FPB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_f_p_b___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">FPB_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_p_b___peripheral__access__layer___g_r_o_u_p.html">FPB Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_p_b__structs___g_r_o_u_p.html">FPB struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a7cbfc65e88cb031cc84ea3761c8298a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a7cbfc65e88cb031cc84ea3761c8298a1">CTRL</a></td></tr>
<tr class="memdesc:a7cbfc65e88cb031cc84ea3761c8298a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: FlashPatch Control Register  <a href="#a7cbfc65e88cb031cc84ea3761c8298a1">More...</a><br /></td></tr>
<tr class="separator:a7cbfc65e88cb031cc84ea3761c8298a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77b4864da3901a8851ebe0b4984664d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#ab77b4864da3901a8851ebe0b4984664d">REMAP</a></td></tr>
<tr class="memdesc:ab77b4864da3901a8851ebe0b4984664d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: FlashPatch Remap Register  <a href="#ab77b4864da3901a8851ebe0b4984664d">More...</a><br /></td></tr>
<tr class="separator:ab77b4864da3901a8851ebe0b4984664d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7c535d6aaff1d260d18381eca14327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a4c7c535d6aaff1d260d18381eca14327">COMP</a> [8]</td></tr>
<tr class="memdesc:a4c7c535d6aaff1d260d18381eca14327"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: FlashPatch Comparator Register  <a href="#a4c7c535d6aaff1d260d18381eca14327">More...</a><br /></td></tr>
<tr class="separator:a4c7c535d6aaff1d260d18381eca14327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140ec6f2e5d78d4fd76dfe4735cc2a4d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a140ec6f2e5d78d4fd76dfe4735cc2a4d">RESERVED_0</a> [4008]</td></tr>
<tr class="separator:a140ec6f2e5d78d4fd76dfe4735cc2a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3830672923b12b0276c5b5142ae30bf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a3830672923b12b0276c5b5142ae30bf9">PID4</a></td></tr>
<tr class="memdesc:a3830672923b12b0276c5b5142ae30bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD0: Peripheral Identification Register 4  <a href="#a3830672923b12b0276c5b5142ae30bf9">More...</a><br /></td></tr>
<tr class="separator:a3830672923b12b0276c5b5142ae30bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78876dcd7588e59082a0610d16e2f668"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a78876dcd7588e59082a0610d16e2f668">PID5</a></td></tr>
<tr class="memdesc:a78876dcd7588e59082a0610d16e2f668"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD4: Peripheral Identification Register 5  <a href="#a78876dcd7588e59082a0610d16e2f668">More...</a><br /></td></tr>
<tr class="separator:a78876dcd7588e59082a0610d16e2f668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2faa453602a0e57b60078d452755dccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a2faa453602a0e57b60078d452755dccc">PID6</a></td></tr>
<tr class="memdesc:a2faa453602a0e57b60078d452755dccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD8: Peripheral Identification Register 6  <a href="#a2faa453602a0e57b60078d452755dccc">More...</a><br /></td></tr>
<tr class="separator:a2faa453602a0e57b60078d452755dccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff6ba1e632154de51fb3e52a46d0804"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#acff6ba1e632154de51fb3e52a46d0804">PID7</a></td></tr>
<tr class="memdesc:acff6ba1e632154de51fb3e52a46d0804"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FDC: Peripheral Identification Register 7  <a href="#acff6ba1e632154de51fb3e52a46d0804">More...</a><br /></td></tr>
<tr class="separator:acff6ba1e632154de51fb3e52a46d0804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae6d941059f28f20cd19703eb0008a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a1ae6d941059f28f20cd19703eb0008a3">PID0</a></td></tr>
<tr class="memdesc:a1ae6d941059f28f20cd19703eb0008a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE0: Peripheral Identification Register 0  <a href="#a1ae6d941059f28f20cd19703eb0008a3">More...</a><br /></td></tr>
<tr class="separator:a1ae6d941059f28f20cd19703eb0008a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3393e4c5db6d49c70d98454d72ab15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#acc3393e4c5db6d49c70d98454d72ab15">PID1</a></td></tr>
<tr class="memdesc:acc3393e4c5db6d49c70d98454d72ab15"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE4: Peripheral Identification Register 1  <a href="#acc3393e4c5db6d49c70d98454d72ab15">More...</a><br /></td></tr>
<tr class="separator:acc3393e4c5db6d49c70d98454d72ab15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d67a0c35d0a80491245a97c30d2be3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a62d67a0c35d0a80491245a97c30d2be3">PID2</a></td></tr>
<tr class="memdesc:a62d67a0c35d0a80491245a97c30d2be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE8: Peripheral Identification Register 2  <a href="#a62d67a0c35d0a80491245a97c30d2be3">More...</a><br /></td></tr>
<tr class="separator:a62d67a0c35d0a80491245a97c30d2be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095cd55347164827d0fcf24209236aca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a095cd55347164827d0fcf24209236aca">PID3</a></td></tr>
<tr class="memdesc:a095cd55347164827d0fcf24209236aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FEC: Peripheral Identification Register 3  <a href="#a095cd55347164827d0fcf24209236aca">More...</a><br /></td></tr>
<tr class="separator:a095cd55347164827d0fcf24209236aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e32d3e39c32c4e2b5c9272fcb7a12c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a51e32d3e39c32c4e2b5c9272fcb7a12c">CID0</a></td></tr>
<tr class="memdesc:a51e32d3e39c32c4e2b5c9272fcb7a12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF0: Component Identification Register 0  <a href="#a51e32d3e39c32c4e2b5c9272fcb7a12c">More...</a><br /></td></tr>
<tr class="separator:a51e32d3e39c32c4e2b5c9272fcb7a12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3657c1d3ec328fa170c1384d36bbccfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#a3657c1d3ec328fa170c1384d36bbccfc">CID1</a></td></tr>
<tr class="memdesc:a3657c1d3ec328fa170c1384d36bbccfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF4: Component Identification Register 1  <a href="#a3657c1d3ec328fa170c1384d36bbccfc">More...</a><br /></td></tr>
<tr class="separator:a3657c1d3ec328fa170c1384d36bbccfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71311e6b1a9e9a2c32a154a46273627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#aa71311e6b1a9e9a2c32a154a46273627">CID2</a></td></tr>
<tr class="memdesc:aa71311e6b1a9e9a2c32a154a46273627"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF8: Component Identification Register 2  <a href="#aa71311e6b1a9e9a2c32a154a46273627">More...</a><br /></td></tr>
<tr class="separator:aa71311e6b1a9e9a2c32a154a46273627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad047ec5ede78fa7863ce8ac1c36723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_p_b___type.html#aaad047ec5ede78fa7863ce8ac1c36723">CID3</a></td></tr>
<tr class="memdesc:aaad047ec5ede78fa7863ce8ac1c36723"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FFC: Component Identification Register 3  <a href="#aaad047ec5ede78fa7863ce8ac1c36723">More...</a><br /></td></tr>
<tr class="separator:aaad047ec5ede78fa7863ce8ac1c36723"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a51e32d3e39c32c4e2b5c9272fcb7a12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e32d3e39c32c4e2b5c9272fcb7a12c">&#9670;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::CID0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF0: Component Identification Register 0 </p>

</div>
</div>
<a id="a3657c1d3ec328fa170c1384d36bbccfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3657c1d3ec328fa170c1384d36bbccfc">&#9670;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::CID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF4: Component Identification Register 1 </p>

</div>
</div>
<a id="aa71311e6b1a9e9a2c32a154a46273627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71311e6b1a9e9a2c32a154a46273627">&#9670;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::CID2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF8: Component Identification Register 2 </p>

</div>
</div>
<a id="aaad047ec5ede78fa7863ce8ac1c36723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad047ec5ede78fa7863ce8ac1c36723">&#9670;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::CID3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FFC: Component Identification Register 3 </p>

</div>
</div>
<a id="a4c7c535d6aaff1d260d18381eca14327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7c535d6aaff1d260d18381eca14327">&#9670;&nbsp;</a></span>COMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPB_Type::COMP[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: FlashPatch Comparator Register </p>

</div>
</div>
<a id="a7cbfc65e88cb031cc84ea3761c8298a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cbfc65e88cb031cc84ea3761c8298a1">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPB_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: FlashPatch Control Register </p>

</div>
</div>
<a id="a1ae6d941059f28f20cd19703eb0008a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae6d941059f28f20cd19703eb0008a3">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::PID0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE0: Peripheral Identification Register 0 </p>

</div>
</div>
<a id="acc3393e4c5db6d49c70d98454d72ab15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3393e4c5db6d49c70d98454d72ab15">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::PID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE4: Peripheral Identification Register 1 </p>

</div>
</div>
<a id="a62d67a0c35d0a80491245a97c30d2be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d67a0c35d0a80491245a97c30d2be3">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::PID2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE8: Peripheral Identification Register 2 </p>

</div>
</div>
<a id="a095cd55347164827d0fcf24209236aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095cd55347164827d0fcf24209236aca">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::PID3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FEC: Peripheral Identification Register 3 </p>

</div>
</div>
<a id="a3830672923b12b0276c5b5142ae30bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3830672923b12b0276c5b5142ae30bf9">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::PID4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD0: Peripheral Identification Register 4 </p>

</div>
</div>
<a id="a78876dcd7588e59082a0610d16e2f668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78876dcd7588e59082a0610d16e2f668">&#9670;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::PID5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD4: Peripheral Identification Register 5 </p>

</div>
</div>
<a id="a2faa453602a0e57b60078d452755dccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2faa453602a0e57b60078d452755dccc">&#9670;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::PID6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD8: Peripheral Identification Register 6 </p>

</div>
</div>
<a id="acff6ba1e632154de51fb3e52a46d0804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acff6ba1e632154de51fb3e52a46d0804">&#9670;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPB_Type::PID7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FDC: Peripheral Identification Register 7 </p>

</div>
</div>
<a id="ab77b4864da3901a8851ebe0b4984664d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab77b4864da3901a8851ebe0b4984664d">&#9670;&nbsp;</a></span>REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPB_Type::REMAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: FlashPatch Remap Register </p>

</div>
</div>
<a id="a140ec6f2e5d78d4fd76dfe4735cc2a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140ec6f2e5d78d4fd76dfe4735cc2a4d">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t FPB_Type::RESERVED_0[4008]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:25 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
