
Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f554  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  0800f6e8  0800f6e8  0001f6e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa70  0800fa70  00020324  2**0
                  CONTENTS
  4 .ARM          00000008  0800fa70  0800fa70  0001fa70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa78  0800fa78  00020324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa78  0800fa78  0001fa78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fa7c  0800fa7c  0001fa7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000324  20000000  0800fa80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020324  2**0
                  CONTENTS
 10 .bss          00006ca0  20000324  20000324  00020324  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20006fc4  20006fc4  00020324  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020324  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029682  00000000  00000000  00020354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006572  00000000  00000000  000499d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000020b0  00000000  00000000  0004ff48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d98  00000000  00000000  00051ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028df5  00000000  00000000  00053d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b7d2  00000000  00000000  0007cb85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d722f  00000000  00000000  000a8357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0017f586  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008a48  00000000  00000000  0017f5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000324 	.word	0x20000324
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f6cc 	.word	0x0800f6cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000328 	.word	0x20000328
 80001cc:	0800f6cc 	.word	0x0800f6cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2iz>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d215      	bcs.n	8000aee <__aeabi_d2iz+0x36>
 8000ac2:	d511      	bpl.n	8000ae8 <__aeabi_d2iz+0x30>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d912      	bls.n	8000af4 <__aeabi_d2iz+0x3c>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	4240      	negne	r0, r0
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af2:	d105      	bne.n	8000b00 <__aeabi_d2iz+0x48>
 8000af4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afe:	4770      	bx	lr
 8000b00:	f04f 0000 	mov.w	r0, #0
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_d2f>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b10:	bf24      	itt	cs
 8000b12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1a:	d90d      	bls.n	8000b38 <__aeabi_d2f+0x30>
 8000b1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b3c:	d121      	bne.n	8000b82 <__aeabi_d2f+0x7a>
 8000b3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b42:	bfbc      	itt	lt
 8000b44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	4770      	bxlt	lr
 8000b4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b52:	f1c2 0218 	rsb	r2, r2, #24
 8000b56:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b62:	bf18      	it	ne
 8000b64:	f040 0001 	orrne.w	r0, r0, #1
 8000b68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b74:	ea40 000c 	orr.w	r0, r0, ip
 8000b78:	fa23 f302 	lsr.w	r3, r3, r2
 8000b7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b80:	e7cc      	b.n	8000b1c <__aeabi_d2f+0x14>
 8000b82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b86:	d107      	bne.n	8000b98 <__aeabi_d2f+0x90>
 8000b88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b8c:	bf1e      	ittt	ne
 8000b8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b96:	4770      	bxne	lr
 8000b98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_frsub>:
 8000ba8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bac:	e002      	b.n	8000bb4 <__addsf3>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_fsub>:
 8000bb0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bb4 <__addsf3>:
 8000bb4:	0042      	lsls	r2, r0, #1
 8000bb6:	bf1f      	itttt	ne
 8000bb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bbc:	ea92 0f03 	teqne	r2, r3
 8000bc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc8:	d06a      	beq.n	8000ca0 <__addsf3+0xec>
 8000bca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd2:	bfc1      	itttt	gt
 8000bd4:	18d2      	addgt	r2, r2, r3
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	4048      	eorgt	r0, r1
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	bfb8      	it	lt
 8000bde:	425b      	neglt	r3, r3
 8000be0:	2b19      	cmp	r3, #25
 8000be2:	bf88      	it	hi
 8000be4:	4770      	bxhi	lr
 8000be6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c02:	bf18      	it	ne
 8000c04:	4249      	negne	r1, r1
 8000c06:	ea92 0f03 	teq	r2, r3
 8000c0a:	d03f      	beq.n	8000c8c <__addsf3+0xd8>
 8000c0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c10:	fa41 fc03 	asr.w	ip, r1, r3
 8000c14:	eb10 000c 	adds.w	r0, r0, ip
 8000c18:	f1c3 0320 	rsb	r3, r3, #32
 8000c1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c24:	d502      	bpl.n	8000c2c <__addsf3+0x78>
 8000c26:	4249      	negs	r1, r1
 8000c28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c30:	d313      	bcc.n	8000c5a <__addsf3+0xa6>
 8000c32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c36:	d306      	bcc.n	8000c46 <__addsf3+0x92>
 8000c38:	0840      	lsrs	r0, r0, #1
 8000c3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3e:	f102 0201 	add.w	r2, r2, #1
 8000c42:	2afe      	cmp	r2, #254	; 0xfe
 8000c44:	d251      	bcs.n	8000cea <__addsf3+0x136>
 8000c46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4e:	bf08      	it	eq
 8000c50:	f020 0001 	biceq.w	r0, r0, #1
 8000c54:	ea40 0003 	orr.w	r0, r0, r3
 8000c58:	4770      	bx	lr
 8000c5a:	0049      	lsls	r1, r1, #1
 8000c5c:	eb40 0000 	adc.w	r0, r0, r0
 8000c60:	3a01      	subs	r2, #1
 8000c62:	bf28      	it	cs
 8000c64:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c68:	d2ed      	bcs.n	8000c46 <__addsf3+0x92>
 8000c6a:	fab0 fc80 	clz	ip, r0
 8000c6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c72:	ebb2 020c 	subs.w	r2, r2, ip
 8000c76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7a:	bfaa      	itet	ge
 8000c7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c80:	4252      	neglt	r2, r2
 8000c82:	4318      	orrge	r0, r3
 8000c84:	bfbc      	itt	lt
 8000c86:	40d0      	lsrlt	r0, r2
 8000c88:	4318      	orrlt	r0, r3
 8000c8a:	4770      	bx	lr
 8000c8c:	f092 0f00 	teq	r2, #0
 8000c90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c94:	bf06      	itte	eq
 8000c96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c9a:	3201      	addeq	r2, #1
 8000c9c:	3b01      	subne	r3, #1
 8000c9e:	e7b5      	b.n	8000c0c <__addsf3+0x58>
 8000ca0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca8:	bf18      	it	ne
 8000caa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cae:	d021      	beq.n	8000cf4 <__addsf3+0x140>
 8000cb0:	ea92 0f03 	teq	r2, r3
 8000cb4:	d004      	beq.n	8000cc0 <__addsf3+0x10c>
 8000cb6:	f092 0f00 	teq	r2, #0
 8000cba:	bf08      	it	eq
 8000cbc:	4608      	moveq	r0, r1
 8000cbe:	4770      	bx	lr
 8000cc0:	ea90 0f01 	teq	r0, r1
 8000cc4:	bf1c      	itt	ne
 8000cc6:	2000      	movne	r0, #0
 8000cc8:	4770      	bxne	lr
 8000cca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cce:	d104      	bne.n	8000cda <__addsf3+0x126>
 8000cd0:	0040      	lsls	r0, r0, #1
 8000cd2:	bf28      	it	cs
 8000cd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd8:	4770      	bx	lr
 8000cda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cde:	bf3c      	itt	cc
 8000ce0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bxcc	lr
 8000ce6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf2:	4770      	bx	lr
 8000cf4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf8:	bf16      	itet	ne
 8000cfa:	4608      	movne	r0, r1
 8000cfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d00:	4601      	movne	r1, r0
 8000d02:	0242      	lsls	r2, r0, #9
 8000d04:	bf06      	itte	eq
 8000d06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0a:	ea90 0f01 	teqeq	r0, r1
 8000d0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d12:	4770      	bx	lr

08000d14 <__aeabi_ui2f>:
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e004      	b.n	8000d24 <__aeabi_i2f+0x8>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_i2f>:
 8000d1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d20:	bf48      	it	mi
 8000d22:	4240      	negmi	r0, r0
 8000d24:	ea5f 0c00 	movs.w	ip, r0
 8000d28:	bf08      	it	eq
 8000d2a:	4770      	bxeq	lr
 8000d2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d30:	4601      	mov	r1, r0
 8000d32:	f04f 0000 	mov.w	r0, #0
 8000d36:	e01c      	b.n	8000d72 <__aeabi_l2f+0x2a>

08000d38 <__aeabi_ul2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e00a      	b.n	8000d5c <__aeabi_l2f+0x14>
 8000d46:	bf00      	nop

08000d48 <__aeabi_l2f>:
 8000d48:	ea50 0201 	orrs.w	r2, r0, r1
 8000d4c:	bf08      	it	eq
 8000d4e:	4770      	bxeq	lr
 8000d50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__aeabi_l2f+0x14>
 8000d56:	4240      	negs	r0, r0
 8000d58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5c:	ea5f 0c01 	movs.w	ip, r1
 8000d60:	bf02      	ittt	eq
 8000d62:	4684      	moveq	ip, r0
 8000d64:	4601      	moveq	r1, r0
 8000d66:	2000      	moveq	r0, #0
 8000d68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d6c:	bf08      	it	eq
 8000d6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d76:	fabc f28c 	clz	r2, ip
 8000d7a:	3a08      	subs	r2, #8
 8000d7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d80:	db10      	blt.n	8000da4 <__aeabi_l2f+0x5c>
 8000d82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d86:	4463      	add	r3, ip
 8000d88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8c:	f1c2 0220 	rsb	r2, r2, #32
 8000d90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d94:	fa20 f202 	lsr.w	r2, r0, r2
 8000d98:	eb43 0002 	adc.w	r0, r3, r2
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f102 0220 	add.w	r2, r2, #32
 8000da8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dac:	f1c2 0220 	rsb	r2, r2, #32
 8000db0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db4:	fa21 f202 	lsr.w	r2, r1, r2
 8000db8:	eb43 0002 	adc.w	r0, r3, r2
 8000dbc:	bf08      	it	eq
 8000dbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc2:	4770      	bx	lr

08000dc4 <__aeabi_uldivmod>:
 8000dc4:	b953      	cbnz	r3, 8000ddc <__aeabi_uldivmod+0x18>
 8000dc6:	b94a      	cbnz	r2, 8000ddc <__aeabi_uldivmod+0x18>
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	bf08      	it	eq
 8000dcc:	2800      	cmpeq	r0, #0
 8000dce:	bf1c      	itt	ne
 8000dd0:	f04f 31ff 	movne.w	r1, #4294967295
 8000dd4:	f04f 30ff 	movne.w	r0, #4294967295
 8000dd8:	f000 b974 	b.w	80010c4 <__aeabi_idiv0>
 8000ddc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000de0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000de4:	f000 f806 	bl	8000df4 <__udivmoddi4>
 8000de8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000df0:	b004      	add	sp, #16
 8000df2:	4770      	bx	lr

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9d08      	ldr	r5, [sp, #32]
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	468e      	mov	lr, r1
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d14d      	bne.n	8000e9e <__udivmoddi4+0xaa>
 8000e02:	428a      	cmp	r2, r1
 8000e04:	4694      	mov	ip, r2
 8000e06:	d969      	bls.n	8000edc <__udivmoddi4+0xe8>
 8000e08:	fab2 f282 	clz	r2, r2
 8000e0c:	b152      	cbz	r2, 8000e24 <__udivmoddi4+0x30>
 8000e0e:	fa01 f302 	lsl.w	r3, r1, r2
 8000e12:	f1c2 0120 	rsb	r1, r2, #32
 8000e16:	fa20 f101 	lsr.w	r1, r0, r1
 8000e1a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1e:	ea41 0e03 	orr.w	lr, r1, r3
 8000e22:	4094      	lsls	r4, r2
 8000e24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e28:	0c21      	lsrs	r1, r4, #16
 8000e2a:	fbbe f6f8 	udiv	r6, lr, r8
 8000e2e:	fa1f f78c 	uxth.w	r7, ip
 8000e32:	fb08 e316 	mls	r3, r8, r6, lr
 8000e36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e3a:	fb06 f107 	mul.w	r1, r6, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d90a      	bls.n	8000e58 <__udivmoddi4+0x64>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e4a:	f080 811f 	bcs.w	800108c <__udivmoddi4+0x298>
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	f240 811c 	bls.w	800108c <__udivmoddi4+0x298>
 8000e54:	3e02      	subs	r6, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1a5b      	subs	r3, r3, r1
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3310 	mls	r3, r8, r0, r3
 8000e64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e68:	fb00 f707 	mul.w	r7, r0, r7
 8000e6c:	42a7      	cmp	r7, r4
 8000e6e:	d90a      	bls.n	8000e86 <__udivmoddi4+0x92>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e78:	f080 810a 	bcs.w	8001090 <__udivmoddi4+0x29c>
 8000e7c:	42a7      	cmp	r7, r4
 8000e7e:	f240 8107 	bls.w	8001090 <__udivmoddi4+0x29c>
 8000e82:	4464      	add	r4, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e8a:	1be4      	subs	r4, r4, r7
 8000e8c:	2600      	movs	r6, #0
 8000e8e:	b11d      	cbz	r5, 8000e98 <__udivmoddi4+0xa4>
 8000e90:	40d4      	lsrs	r4, r2
 8000e92:	2300      	movs	r3, #0
 8000e94:	e9c5 4300 	strd	r4, r3, [r5]
 8000e98:	4631      	mov	r1, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d909      	bls.n	8000eb6 <__udivmoddi4+0xc2>
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	f000 80ef 	beq.w	8001086 <__udivmoddi4+0x292>
 8000ea8:	2600      	movs	r6, #0
 8000eaa:	e9c5 0100 	strd	r0, r1, [r5]
 8000eae:	4630      	mov	r0, r6
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb6:	fab3 f683 	clz	r6, r3
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	d14a      	bne.n	8000f54 <__udivmoddi4+0x160>
 8000ebe:	428b      	cmp	r3, r1
 8000ec0:	d302      	bcc.n	8000ec8 <__udivmoddi4+0xd4>
 8000ec2:	4282      	cmp	r2, r0
 8000ec4:	f200 80f9 	bhi.w	80010ba <__udivmoddi4+0x2c6>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb61 0303 	sbc.w	r3, r1, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	469e      	mov	lr, r3
 8000ed2:	2d00      	cmp	r5, #0
 8000ed4:	d0e0      	beq.n	8000e98 <__udivmoddi4+0xa4>
 8000ed6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eda:	e7dd      	b.n	8000e98 <__udivmoddi4+0xa4>
 8000edc:	b902      	cbnz	r2, 8000ee0 <__udivmoddi4+0xec>
 8000ede:	deff      	udf	#255	; 0xff
 8000ee0:	fab2 f282 	clz	r2, r2
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	f040 8092 	bne.w	800100e <__udivmoddi4+0x21a>
 8000eea:	eba1 010c 	sub.w	r1, r1, ip
 8000eee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef2:	fa1f fe8c 	uxth.w	lr, ip
 8000ef6:	2601      	movs	r6, #1
 8000ef8:	0c20      	lsrs	r0, r4, #16
 8000efa:	fbb1 f3f7 	udiv	r3, r1, r7
 8000efe:	fb07 1113 	mls	r1, r7, r3, r1
 8000f02:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f06:	fb0e f003 	mul.w	r0, lr, r3
 8000f0a:	4288      	cmp	r0, r1
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x12c>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f16:	d202      	bcs.n	8000f1e <__udivmoddi4+0x12a>
 8000f18:	4288      	cmp	r0, r1
 8000f1a:	f200 80cb 	bhi.w	80010b4 <__udivmoddi4+0x2c0>
 8000f1e:	4643      	mov	r3, r8
 8000f20:	1a09      	subs	r1, r1, r0
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1110 	mls	r1, r7, r0, r1
 8000f2c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f30:	fb0e fe00 	mul.w	lr, lr, r0
 8000f34:	45a6      	cmp	lr, r4
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x156>
 8000f38:	eb1c 0404 	adds.w	r4, ip, r4
 8000f3c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f40:	d202      	bcs.n	8000f48 <__udivmoddi4+0x154>
 8000f42:	45a6      	cmp	lr, r4
 8000f44:	f200 80bb 	bhi.w	80010be <__udivmoddi4+0x2ca>
 8000f48:	4608      	mov	r0, r1
 8000f4a:	eba4 040e 	sub.w	r4, r4, lr
 8000f4e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f52:	e79c      	b.n	8000e8e <__udivmoddi4+0x9a>
 8000f54:	f1c6 0720 	rsb	r7, r6, #32
 8000f58:	40b3      	lsls	r3, r6
 8000f5a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f5e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f62:	fa20 f407 	lsr.w	r4, r0, r7
 8000f66:	fa01 f306 	lsl.w	r3, r1, r6
 8000f6a:	431c      	orrs	r4, r3
 8000f6c:	40f9      	lsrs	r1, r7
 8000f6e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f72:	fa00 f306 	lsl.w	r3, r0, r6
 8000f76:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f7a:	0c20      	lsrs	r0, r4, #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fb09 1118 	mls	r1, r9, r8, r1
 8000f84:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f88:	fb08 f00e 	mul.w	r0, r8, lr
 8000f8c:	4288      	cmp	r0, r1
 8000f8e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f92:	d90b      	bls.n	8000fac <__udivmoddi4+0x1b8>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f9c:	f080 8088 	bcs.w	80010b0 <__udivmoddi4+0x2bc>
 8000fa0:	4288      	cmp	r0, r1
 8000fa2:	f240 8085 	bls.w	80010b0 <__udivmoddi4+0x2bc>
 8000fa6:	f1a8 0802 	sub.w	r8, r8, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1a09      	subs	r1, r1, r0
 8000fae:	b2a4      	uxth	r4, r4
 8000fb0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fb4:	fb09 1110 	mls	r1, r9, r0, r1
 8000fb8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fbc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fc0:	458e      	cmp	lr, r1
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x1e2>
 8000fc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fcc:	d26c      	bcs.n	80010a8 <__udivmoddi4+0x2b4>
 8000fce:	458e      	cmp	lr, r1
 8000fd0:	d96a      	bls.n	80010a8 <__udivmoddi4+0x2b4>
 8000fd2:	3802      	subs	r0, #2
 8000fd4:	4461      	add	r1, ip
 8000fd6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fda:	fba0 9402 	umull	r9, r4, r0, r2
 8000fde:	eba1 010e 	sub.w	r1, r1, lr
 8000fe2:	42a1      	cmp	r1, r4
 8000fe4:	46c8      	mov	r8, r9
 8000fe6:	46a6      	mov	lr, r4
 8000fe8:	d356      	bcc.n	8001098 <__udivmoddi4+0x2a4>
 8000fea:	d053      	beq.n	8001094 <__udivmoddi4+0x2a0>
 8000fec:	b15d      	cbz	r5, 8001006 <__udivmoddi4+0x212>
 8000fee:	ebb3 0208 	subs.w	r2, r3, r8
 8000ff2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ff6:	fa01 f707 	lsl.w	r7, r1, r7
 8000ffa:	fa22 f306 	lsr.w	r3, r2, r6
 8000ffe:	40f1      	lsrs	r1, r6
 8001000:	431f      	orrs	r7, r3
 8001002:	e9c5 7100 	strd	r7, r1, [r5]
 8001006:	2600      	movs	r6, #0
 8001008:	4631      	mov	r1, r6
 800100a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800100e:	f1c2 0320 	rsb	r3, r2, #32
 8001012:	40d8      	lsrs	r0, r3
 8001014:	fa0c fc02 	lsl.w	ip, ip, r2
 8001018:	fa21 f303 	lsr.w	r3, r1, r3
 800101c:	4091      	lsls	r1, r2
 800101e:	4301      	orrs	r1, r0
 8001020:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001024:	fa1f fe8c 	uxth.w	lr, ip
 8001028:	fbb3 f0f7 	udiv	r0, r3, r7
 800102c:	fb07 3610 	mls	r6, r7, r0, r3
 8001030:	0c0b      	lsrs	r3, r1, #16
 8001032:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001036:	fb00 f60e 	mul.w	r6, r0, lr
 800103a:	429e      	cmp	r6, r3
 800103c:	fa04 f402 	lsl.w	r4, r4, r2
 8001040:	d908      	bls.n	8001054 <__udivmoddi4+0x260>
 8001042:	eb1c 0303 	adds.w	r3, ip, r3
 8001046:	f100 38ff 	add.w	r8, r0, #4294967295
 800104a:	d22f      	bcs.n	80010ac <__udivmoddi4+0x2b8>
 800104c:	429e      	cmp	r6, r3
 800104e:	d92d      	bls.n	80010ac <__udivmoddi4+0x2b8>
 8001050:	3802      	subs	r0, #2
 8001052:	4463      	add	r3, ip
 8001054:	1b9b      	subs	r3, r3, r6
 8001056:	b289      	uxth	r1, r1
 8001058:	fbb3 f6f7 	udiv	r6, r3, r7
 800105c:	fb07 3316 	mls	r3, r7, r6, r3
 8001060:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001064:	fb06 f30e 	mul.w	r3, r6, lr
 8001068:	428b      	cmp	r3, r1
 800106a:	d908      	bls.n	800107e <__udivmoddi4+0x28a>
 800106c:	eb1c 0101 	adds.w	r1, ip, r1
 8001070:	f106 38ff 	add.w	r8, r6, #4294967295
 8001074:	d216      	bcs.n	80010a4 <__udivmoddi4+0x2b0>
 8001076:	428b      	cmp	r3, r1
 8001078:	d914      	bls.n	80010a4 <__udivmoddi4+0x2b0>
 800107a:	3e02      	subs	r6, #2
 800107c:	4461      	add	r1, ip
 800107e:	1ac9      	subs	r1, r1, r3
 8001080:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001084:	e738      	b.n	8000ef8 <__udivmoddi4+0x104>
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e705      	b.n	8000e98 <__udivmoddi4+0xa4>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e3      	b.n	8000e58 <__udivmoddi4+0x64>
 8001090:	4618      	mov	r0, r3
 8001092:	e6f8      	b.n	8000e86 <__udivmoddi4+0x92>
 8001094:	454b      	cmp	r3, r9
 8001096:	d2a9      	bcs.n	8000fec <__udivmoddi4+0x1f8>
 8001098:	ebb9 0802 	subs.w	r8, r9, r2
 800109c:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7a3      	b.n	8000fec <__udivmoddi4+0x1f8>
 80010a4:	4646      	mov	r6, r8
 80010a6:	e7ea      	b.n	800107e <__udivmoddi4+0x28a>
 80010a8:	4620      	mov	r0, r4
 80010aa:	e794      	b.n	8000fd6 <__udivmoddi4+0x1e2>
 80010ac:	4640      	mov	r0, r8
 80010ae:	e7d1      	b.n	8001054 <__udivmoddi4+0x260>
 80010b0:	46d0      	mov	r8, sl
 80010b2:	e77b      	b.n	8000fac <__udivmoddi4+0x1b8>
 80010b4:	3b02      	subs	r3, #2
 80010b6:	4461      	add	r1, ip
 80010b8:	e732      	b.n	8000f20 <__udivmoddi4+0x12c>
 80010ba:	4630      	mov	r0, r6
 80010bc:	e709      	b.n	8000ed2 <__udivmoddi4+0xde>
 80010be:	4464      	add	r4, ip
 80010c0:	3802      	subs	r0, #2
 80010c2:	e742      	b.n	8000f4a <__udivmoddi4+0x156>

080010c4 <__aeabi_idiv0>:
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop

080010c8 <initBarometerTask>:
	osMutexRobust,    				    	  // attr_bits
	NULL,                                     // memory for control block
	0U                                        // size for control block
};

void initBarometerTask(SPI_HandleTypeDef hspi1) {
 80010c8:	b084      	sub	sp, #16
 80010ca:	b580      	push	{r7, lr}
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	f107 0c08 	add.w	ip, r7, #8
 80010d2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	baro_hspi1 = hspi1;
 80010d6:	4b0e      	ldr	r3, [pc, #56]	; (8001110 <initBarometerTask+0x48>)
 80010d8:	4618      	mov	r0, r3
 80010da:	f107 0308 	add.w	r3, r7, #8
 80010de:	2258      	movs	r2, #88	; 0x58
 80010e0:	4619      	mov	r1, r3
 80010e2:	f00d fbc1 	bl	800e868 <memcpy>

	barometre_mutex_id = osMutexNew(&Barometre_Mutex_attr);
 80010e6:	480b      	ldr	r0, [pc, #44]	; (8001114 <initBarometerTask+0x4c>)
 80010e8:	f009 fe13 	bl	800ad12 <osMutexNew>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4a0a      	ldr	r2, [pc, #40]	; (8001118 <initBarometerTask+0x50>)
 80010f0:	6013      	str	r3, [r2, #0]

	osThreadNew(barometerTask, NULL, &barometerHeader_attr);
 80010f2:	4a0a      	ldr	r2, [pc, #40]	; (800111c <initBarometerTask+0x54>)
 80010f4:	2100      	movs	r1, #0
 80010f6:	480a      	ldr	r0, [pc, #40]	; (8001120 <initBarometerTask+0x58>)
 80010f8:	f009 fd5e 	bl	800abb8 <osThreadNew>
	SEGGER_RTT_WriteString(0, "Init barometer task\r\n");
 80010fc:	4909      	ldr	r1, [pc, #36]	; (8001124 <initBarometerTask+0x5c>)
 80010fe:	2000      	movs	r0, #0
 8001100:	f002 fb86 	bl	8003810 <SEGGER_RTT_WriteString>
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800110c:	b004      	add	sp, #16
 800110e:	4770      	bx	lr
 8001110:	20000370 	.word	0x20000370
 8001114:	0800f8e8 	.word	0x0800f8e8
 8001118:	200003c8 	.word	0x200003c8
 800111c:	0800f8c4 	.word	0x0800f8c4
 8001120:	08001129 	.word	0x08001129
 8001124:	0800f6f8 	.word	0x0800f6f8

08001128 <barometerTask>:

__NO_RETURN void barometerTask() {
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
	barometer_init(&barometer, SPI1_CS_ALTIMITER_GPIO_Port, SPI1_CS_ALTIMITER_Pin, &baro_hspi1);
 800112c:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <barometerTask+0x3c>)
 800112e:	2208      	movs	r2, #8
 8001130:	490d      	ldr	r1, [pc, #52]	; (8001168 <barometerTask+0x40>)
 8001132:	480e      	ldr	r0, [pc, #56]	; (800116c <barometerTask+0x44>)
 8001134:	f001 fc44 	bl	80029c0 <barometer_init>
	barometer_update(&barometer);
 8001138:	480c      	ldr	r0, [pc, #48]	; (800116c <barometerTask+0x44>)
 800113a:	f001 fd6f 	bl	8002c1c <barometer_update>

	while(1) {
		osMutexAcquire(barometre_mutex_id, 0U);
 800113e:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <barometerTask+0x48>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f009 fe6a 	bl	800ae1e <osMutexAcquire>
			barometer_update(&barometer);
 800114a:	4808      	ldr	r0, [pc, #32]	; (800116c <barometerTask+0x44>)
 800114c:	f001 fd66 	bl	8002c1c <barometer_update>
		osMutexRelease(barometre_mutex_id);
 8001150:	4b07      	ldr	r3, [pc, #28]	; (8001170 <barometerTask+0x48>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f009 fead 	bl	800aeb4 <osMutexRelease>

		osDelay(2);
 800115a:	2002      	movs	r0, #2
 800115c:	f009 fdbe 	bl	800acdc <osDelay>
		osMutexAcquire(barometre_mutex_id, 0U);
 8001160:	e7ed      	b.n	800113e <barometerTask+0x16>
 8001162:	bf00      	nop
 8001164:	20000370 	.word	0x20000370
 8001168:	40020000 	.word	0x40020000
 800116c:	20000340 	.word	0x20000340
 8001170:	200003c8 	.word	0x200003c8

08001174 <getPressure>:
	}
}

float getPressure() {
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
	float pressure = 0.0;
 800117a:	f04f 0300 	mov.w	r3, #0
 800117e:	607b      	str	r3, [r7, #4]

		osMutexAcquire(barometre_mutex_id, 0U);
 8001180:	4b0a      	ldr	r3, [pc, #40]	; (80011ac <getPressure+0x38>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f009 fe49 	bl	800ae1e <osMutexAcquire>
			pressure = barometer.pressure;
 800118c:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <getPressure+0x3c>)
 800118e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001190:	607b      	str	r3, [r7, #4]
		osMutexRelease(barometre_mutex_id);
 8001192:	4b06      	ldr	r3, [pc, #24]	; (80011ac <getPressure+0x38>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4618      	mov	r0, r3
 8001198:	f009 fe8c 	bl	800aeb4 <osMutexRelease>

	return pressure;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	ee07 3a90 	vmov	s15, r3
}
 80011a2:	eeb0 0a67 	vmov.f32	s0, s15
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	200003c8 	.word	0x200003c8
 80011b0:	20000340 	.word	0x20000340

080011b4 <initBuzzerTask>:
  .stack_size = 128
};

int iBuzzerMode = 3;

void initBuzzerTask() {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	osThreadNew(buzzerTask, NULL, &buzzerHeader_attr);
 80011b8:	4a05      	ldr	r2, [pc, #20]	; (80011d0 <initBuzzerTask+0x1c>)
 80011ba:	2100      	movs	r1, #0
 80011bc:	4805      	ldr	r0, [pc, #20]	; (80011d4 <initBuzzerTask+0x20>)
 80011be:	f009 fcfb 	bl	800abb8 <osThreadNew>
	SEGGER_RTT_WriteString(0, "Init imu task\r\n");
 80011c2:	4905      	ldr	r1, [pc, #20]	; (80011d8 <initBuzzerTask+0x24>)
 80011c4:	2000      	movs	r0, #0
 80011c6:	f002 fb23 	bl	8003810 <SEGGER_RTT_WriteString>
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	0800f8f8 	.word	0x0800f8f8
 80011d4:	080011dd 	.word	0x080011dd
 80011d8:	0800f710 	.word	0x0800f710

080011dc <buzzerTask>:

__NO_RETURN void buzzerTask() {
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0

	while(1) {

		switch(iBuzzerMode) {
 80011e0:	4b2e      	ldr	r3, [pc, #184]	; (800129c <buzzerTask+0xc0>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b03      	cmp	r3, #3
 80011e6:	d852      	bhi.n	800128e <buzzerTask+0xb2>
 80011e8:	a201      	add	r2, pc, #4	; (adr r2, 80011f0 <buzzerTask+0x14>)
 80011ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ee:	bf00      	nop
 80011f0:	08001279 	.word	0x08001279
 80011f4:	08001251 	.word	0x08001251
 80011f8:	08001229 	.word	0x08001229
 80011fc:	08001201 	.word	0x08001201

			case BUZZER_TRIPLETICK:
			   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001206:	4826      	ldr	r0, [pc, #152]	; (80012a0 <buzzerTask+0xc4>)
 8001208:	f002 fe1c 	bl	8003e44 <HAL_GPIO_WritePin>
			   osDelay(BEEP_LENGTH);
 800120c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001210:	f009 fd64 	bl	800acdc <osDelay>
			   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8001214:	2201      	movs	r2, #1
 8001216:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800121a:	4821      	ldr	r0, [pc, #132]	; (80012a0 <buzzerTask+0xc4>)
 800121c:	f002 fe12 	bl	8003e44 <HAL_GPIO_WritePin>
			   osDelay(BEEP_LENGTH);
 8001220:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001224:	f009 fd5a 	bl	800acdc <osDelay>

			case BUZZER_DOUBLETICK:
			   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800122e:	481c      	ldr	r0, [pc, #112]	; (80012a0 <buzzerTask+0xc4>)
 8001230:	f002 fe08 	bl	8003e44 <HAL_GPIO_WritePin>
			   osDelay(BEEP_LENGTH);
 8001234:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001238:	f009 fd50 	bl	800acdc <osDelay>
			   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001242:	4817      	ldr	r0, [pc, #92]	; (80012a0 <buzzerTask+0xc4>)
 8001244:	f002 fdfe 	bl	8003e44 <HAL_GPIO_WritePin>
			   osDelay(BEEP_LENGTH);
 8001248:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800124c:	f009 fd46 	bl	800acdc <osDelay>

			case BUZZER_SINGLETICK:
			   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001250:	2200      	movs	r2, #0
 8001252:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001256:	4812      	ldr	r0, [pc, #72]	; (80012a0 <buzzerTask+0xc4>)
 8001258:	f002 fdf4 	bl	8003e44 <HAL_GPIO_WritePin>
			   osDelay(BEEP_LENGTH);
 800125c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001260:	f009 fd3c 	bl	800acdc <osDelay>
			   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800126a:	480d      	ldr	r0, [pc, #52]	; (80012a0 <buzzerTask+0xc4>)
 800126c:	f002 fdea 	bl	8003e44 <HAL_GPIO_WritePin>
			   osDelay(BEEP_LENGTH);
 8001270:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001274:	f009 fd32 	bl	800acdc <osDelay>

			case BUZZER_IDLE:
			   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800127e:	4808      	ldr	r0, [pc, #32]	; (80012a0 <buzzerTask+0xc4>)
 8001280:	f002 fde0 	bl	8003e44 <HAL_GPIO_WritePin>
			   osDelay(CYCLE_TIME);
 8001284:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001288:	f009 fd28 	bl	800acdc <osDelay>
			   break;
 800128c:	e002      	b.n	8001294 <buzzerTask+0xb8>

			/* you can have any number of case statements */
			default : /* Optional */
			   iBuzzerMode = 0;
 800128e:	4b03      	ldr	r3, [pc, #12]	; (800129c <buzzerTask+0xc0>)
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
			}

		osDelay(CYCLE_TIME - BEEP_LENGTH);
 8001294:	2000      	movs	r0, #0
 8001296:	f009 fd21 	bl	800acdc <osDelay>
		switch(iBuzzerMode) {
 800129a:	e7a1      	b.n	80011e0 <buzzerTask+0x4>
 800129c:	20000000 	.word	0x20000000
 80012a0:	40020000 	.word	0x40020000

080012a4 <setBuzzerMode>:
	}
}

void setBuzzerMode(int _imode) {
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	iBuzzerMode = _imode;
 80012ac:	4a04      	ldr	r2, [pc, #16]	; (80012c0 <setBuzzerMode+0x1c>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6013      	str	r3, [r2, #0]
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	20000000 	.word	0x20000000

080012c4 <initHeartbeatTask>:
  .priority = (osPriority_t) osPriorityIdle, //Set initial thread priority to high
  .stack_size = 128
};


void initHeartbeatTask() {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	osThreadNew(heartbeatTask, NULL, &heartbeatHeader_attr);
 80012c8:	4a05      	ldr	r2, [pc, #20]	; (80012e0 <initHeartbeatTask+0x1c>)
 80012ca:	2100      	movs	r1, #0
 80012cc:	4805      	ldr	r0, [pc, #20]	; (80012e4 <initHeartbeatTask+0x20>)
 80012ce:	f009 fc73 	bl	800abb8 <osThreadNew>
	SEGGER_RTT_WriteString(0, "Init heartbeat task\r\n");
 80012d2:	4905      	ldr	r1, [pc, #20]	; (80012e8 <initHeartbeatTask+0x24>)
 80012d4:	2000      	movs	r0, #0
 80012d6:	f002 fa9b 	bl	8003810 <SEGGER_RTT_WriteString>
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	0800f91c 	.word	0x0800f91c
 80012e4:	080012ed 	.word	0x080012ed
 80012e8:	0800f720 	.word	0x0800f720

080012ec <heartbeatTask>:

__NO_RETURN void heartbeatTask() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0

	while(1) {
		osDelay(10);
 80012f0:	200a      	movs	r0, #10
 80012f2:	f009 fcf3 	bl	800acdc <osDelay>
 80012f6:	e7fb      	b.n	80012f0 <heartbeatTask+0x4>

080012f8 <initIMUTask>:
  .priority = (osPriority_t) osPriorityNormal, //Set initial thread priority to high
  .stack_size = 128
};


void initIMUTask(SPI_HandleTypeDef hspi1) {
 80012f8:	b084      	sub	sp, #16
 80012fa:	b580      	push	{r7, lr}
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	f107 0c08 	add.w	ip, r7, #8
 8001302:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	osThreadNew(IMUTask, NULL, &imuHeader_attr);
 8001306:	4a07      	ldr	r2, [pc, #28]	; (8001324 <initIMUTask+0x2c>)
 8001308:	2100      	movs	r1, #0
 800130a:	4807      	ldr	r0, [pc, #28]	; (8001328 <initIMUTask+0x30>)
 800130c:	f009 fc54 	bl	800abb8 <osThreadNew>
	SEGGER_RTT_WriteString(0, "Init imu task\r\n");
 8001310:	4906      	ldr	r1, [pc, #24]	; (800132c <initIMUTask+0x34>)
 8001312:	2000      	movs	r0, #0
 8001314:	f002 fa7c 	bl	8003810 <SEGGER_RTT_WriteString>
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001320:	b004      	add	sp, #16
 8001322:	4770      	bx	lr
 8001324:	0800f940 	.word	0x0800f940
 8001328:	08001331 	.word	0x08001331
 800132c:	0800f738 	.word	0x0800f738

08001330 <IMUTask>:

__NO_RETURN void IMUTask() {
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0

	while(1) {
		osDelay(10);
 8001334:	200a      	movs	r0, #10
 8001336:	f009 fcd1 	bl	800acdc <osDelay>
 800133a:	e7fb      	b.n	8001334 <IMUTask+0x4>

0800133c <initMainTask>:
//Calibration stuff
#define BUFFER_SIZE 20
buffer_t callibration_buf;
float buf_receive_data[BUFFER_SIZE];

void initMainTask() {
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
	osThreadNew(mainTask, NULL, &mainHeader_attr);
 8001340:	4a05      	ldr	r2, [pc, #20]	; (8001358 <initMainTask+0x1c>)
 8001342:	2100      	movs	r1, #0
 8001344:	4805      	ldr	r0, [pc, #20]	; (800135c <initMainTask+0x20>)
 8001346:	f009 fc37 	bl	800abb8 <osThreadNew>
	SEGGER_RTT_WriteString(0, "Init main task\r\n");
 800134a:	4905      	ldr	r1, [pc, #20]	; (8001360 <initMainTask+0x24>)
 800134c:	2000      	movs	r0, #0
 800134e:	f002 fa5f 	bl	8003810 <SEGGER_RTT_WriteString>
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	0800f964 	.word	0x0800f964
 800135c:	08001365 	.word	0x08001365
 8001360:	0800f748 	.word	0x0800f748

08001364 <mainTask>:

__NO_RETURN void mainTask() {
 8001364:	b580      	push	{r7, lr}
 8001366:	b092      	sub	sp, #72	; 0x48
 8001368:	af00      	add	r7, sp, #0

	setBuzzerMode(BUZZER_SINGLETICK);
 800136a:	2001      	movs	r0, #1
 800136c:	f7ff ff9a 	bl	80012a4 <setBuzzerMode>

	uint32_t launch_tick = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	647b      	str	r3, [r7, #68]	; 0x44
	rocketdata_t rocketdata;
	rocket_state myRocketState = INITIALISATION;
 8001374:	2300      	movs	r3, #0
 8001376:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	rocket_state previous_myRocketState = INITIALISATION;
 800137a:	2300      	movs	r3, #0
 800137c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42

	rocketDataInit(&rocketdata);
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	4618      	mov	r0, r3
 8001384:	f000 f8c8 	bl	8001518 <rocketDataInit>

	while (1) {
		rocketDataUpdate(&rocketdata);
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f932 	bl	80015f4 <rocketDataUpdate>

		previous_myRocketState = myRocketState;
 8001390:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001394:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42

		switch (myRocketState) {
 8001398:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800139c:	2b0c      	cmp	r3, #12
 800139e:	f200 809a 	bhi.w	80014d6 <mainTask+0x172>
 80013a2:	a201      	add	r2, pc, #4	; (adr r2, 80013a8 <mainTask+0x44>)
 80013a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a8:	080013dd 	.word	0x080013dd
 80013ac:	080013f5 	.word	0x080013f5
 80013b0:	080014d7 	.word	0x080014d7
 80013b4:	08001417 	.word	0x08001417
 80013b8:	080014d7 	.word	0x080014d7
 80013bc:	08001447 	.word	0x08001447
 80013c0:	080014d7 	.word	0x080014d7
 80013c4:	080014d7 	.word	0x080014d7
 80013c8:	08001465 	.word	0x08001465
 80013cc:	080014d7 	.word	0x080014d7
 80013d0:	08001489 	.word	0x08001489
 80013d4:	080014ad 	.word	0x080014ad
 80013d8:	080014cd 	.word	0x080014cd

			case INITIALISATION:

				SEGGER_RTT_WriteString(0, "State: INITIALISATION \r\n");
 80013dc:	4945      	ldr	r1, [pc, #276]	; (80014f4 <mainTask+0x190>)
 80013de:	2000      	movs	r0, #0
 80013e0:	f002 fa16 	bl	8003810 <SEGGER_RTT_WriteString>

				rocketDataCalibrate(&rocketdata);
 80013e4:	1d3b      	adds	r3, r7, #4
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 f8c4 	bl	8001574 <rocketDataCalibrate>
				myRocketState = STANDBY_ON_PAD;
 80013ec:	2301      	movs	r3, #1
 80013ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

				break;
 80013f2:	e07b      	b.n	80014ec <mainTask+0x188>

			case STANDBY_ON_PAD:

				if (rocketdata.altimeter_agl_altitude > FLIGHT_ALTITUDE_TRIGGER) {
 80013f4:	edd7 7a08 	vldr	s15, [r7, #32]
 80013f8:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80014f8 <mainTask+0x194>
 80013fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001404:	dc00      	bgt.n	8001408 <mainTask+0xa4>
					launch_tick = HAL_GetTick();
					myRocketState = POWERED_ASCENT;
				}

				break;
 8001406:	e071      	b.n	80014ec <mainTask+0x188>
					launch_tick = HAL_GetTick();
 8001408:	f002 fa4c 	bl	80038a4 <HAL_GetTick>
 800140c:	6478      	str	r0, [r7, #68]	; 0x44
					myRocketState = POWERED_ASCENT;
 800140e:	2303      	movs	r3, #3
 8001410:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8001414:	e06a      	b.n	80014ec <mainTask+0x188>

			case POWERED_ASCENT:

				SEGGER_RTT_WriteString(0, "State: POWERED_ASCENT \r\n");
 8001416:	4939      	ldr	r1, [pc, #228]	; (80014fc <mainTask+0x198>)
 8001418:	2000      	movs	r0, #0
 800141a:	f002 f9f9 	bl	8003810 <SEGGER_RTT_WriteString>

				// Engine in burnout when acceleration below 0
				if ((HAL_GetTick() - launch_tick) > ULTRASONIC_DELAY_MS && rocketdata.altimeter_acceleration < 0) {
 800141e:	f002 fa41 	bl	80038a4 <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800142c:	d95b      	bls.n	80014e6 <mainTask+0x182>
 800142e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001432:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143a:	d400      	bmi.n	800143e <mainTask+0xda>
					myRocketState = COASTING_ASCENT;
				}

				break;
 800143c:	e053      	b.n	80014e6 <mainTask+0x182>
					myRocketState = COASTING_ASCENT;
 800143e:	2305      	movs	r3, #5
 8001440:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8001444:	e04f      	b.n	80014e6 <mainTask+0x182>

			case COASTING_ASCENT:

				SEGGER_RTT_WriteString(0, "State: COASTING_ASCENT \r\n");
 8001446:	492e      	ldr	r1, [pc, #184]	; (8001500 <mainTask+0x19c>)
 8001448:	2000      	movs	r0, #0
 800144a:	f002 f9e1 	bl	8003810 <SEGGER_RTT_WriteString>

				if (apogeeDetection(&rocketdata) == 1) {
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	4618      	mov	r0, r3
 8001452:	f000 f925 	bl	80016a0 <apogeeDetection>
 8001456:	4603      	mov	r3, r0
 8001458:	2b01      	cmp	r3, #1
 800145a:	d146      	bne.n	80014ea <mainTask+0x186>

					myRocketState = DROGUE_DESCENT;
 800145c:	2308      	movs	r3, #8
 800145e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				}

				break;
 8001462:	e042      	b.n	80014ea <mainTask+0x186>

			case DROGUE_DESCENT:

				SEGGER_RTT_WriteString(0, "State: DROGUE_DESCENT \r\n");
 8001464:	4927      	ldr	r1, [pc, #156]	; (8001504 <mainTask+0x1a0>)
 8001466:	2000      	movs	r0, #0
 8001468:	f002 f9d2 	bl	8003810 <SEGGER_RTT_WriteString>

				if (rocketdata.altimeter_agl_altitude < MAIN_EJECTION_ALTITUDE) {
 800146c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001470:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80014f8 <mainTask+0x194>
 8001474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147c:	d400      	bmi.n	8001480 <mainTask+0x11c>
					myRocketState = MAIN_DESCENT;
				}

				break;
 800147e:	e035      	b.n	80014ec <mainTask+0x188>
					myRocketState = MAIN_DESCENT;
 8001480:	230a      	movs	r3, #10
 8001482:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8001486:	e031      	b.n	80014ec <mainTask+0x188>

			case MAIN_DESCENT:

				SEGGER_RTT_WriteString(0, "State: MAIN_DESCENT \r\n");
 8001488:	491f      	ldr	r1, [pc, #124]	; (8001508 <mainTask+0x1a4>)
 800148a:	2000      	movs	r0, #0
 800148c:	f002 f9c0 	bl	8003810 <SEGGER_RTT_WriteString>

				//lorsque la fusee atteint le meme threshold que pour le flight mode
				if (rocketdata.altimeter_agl_altitude < FLIGHT_ALTITUDE_TRIGGER) {
 8001490:	edd7 7a08 	vldr	s15, [r7, #32]
 8001494:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80014f8 <mainTask+0x194>
 8001498:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a0:	d400      	bmi.n	80014a4 <mainTask+0x140>
					myRocketState = LANDING;
				}
				break;
 80014a2:	e023      	b.n	80014ec <mainTask+0x188>
					myRocketState = LANDING;
 80014a4:	230b      	movs	r3, #11
 80014a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 80014aa:	e01f      	b.n	80014ec <mainTask+0x188>

			case LANDING:

				SEGGER_RTT_WriteString(0, "State: LANDING \r\n");
 80014ac:	4917      	ldr	r1, [pc, #92]	; (800150c <mainTask+0x1a8>)
 80014ae:	2000      	movs	r0, #0
 80014b0:	f002 f9ae 	bl	8003810 <SEGGER_RTT_WriteString>

				//lorsque la vitesse n'est plus negative,
				if (rocketdata.altimeter_velocity > 0) {
 80014b4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80014b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c0:	dc00      	bgt.n	80014c4 <mainTask+0x160>
					myRocketState = RECOVERY;
				}
				break;
 80014c2:	e013      	b.n	80014ec <mainTask+0x188>
					myRocketState = RECOVERY;
 80014c4:	230c      	movs	r3, #12
 80014c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 80014ca:	e00f      	b.n	80014ec <mainTask+0x188>

			case RECOVERY:

				SEGGER_RTT_WriteString(0, "State: RECOVERY \r\n");
 80014cc:	4910      	ldr	r1, [pc, #64]	; (8001510 <mainTask+0x1ac>)
 80014ce:	2000      	movs	r0, #0
 80014d0:	f002 f99e 	bl	8003810 <SEGGER_RTT_WriteString>

				break;
 80014d4:	e00a      	b.n	80014ec <mainTask+0x188>

			default:

				SEGGER_RTT_WriteString(0, "State: DEFAULT \r\n");
 80014d6:	490f      	ldr	r1, [pc, #60]	; (8001514 <mainTask+0x1b0>)
 80014d8:	2000      	movs	r0, #0
 80014da:	f002 f999 	bl	8003810 <SEGGER_RTT_WriteString>

				myRocketState = INITIALISATION;
 80014de:	2300      	movs	r3, #0
 80014e0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 80014e4:	e002      	b.n	80014ec <mainTask+0x188>
				break;
 80014e6:	bf00      	nop
 80014e8:	e000      	b.n	80014ec <mainTask+0x188>
				break;
 80014ea:	bf00      	nop

		if (previous_myRocketState != myRocketState) {
			//TODO: LOG THIS IN MEMORY SOMEHOW
		}

		osDelay(APP_ALTITUDE_CYCLE_MS);
 80014ec:	2014      	movs	r0, #20
 80014ee:	f009 fbf5 	bl	800acdc <osDelay>
		rocketDataUpdate(&rocketdata);
 80014f2:	e749      	b.n	8001388 <mainTask+0x24>
 80014f4:	0800f75c 	.word	0x0800f75c
 80014f8:	43fa0000 	.word	0x43fa0000
 80014fc:	0800f778 	.word	0x0800f778
 8001500:	0800f794 	.word	0x0800f794
 8001504:	0800f7b0 	.word	0x0800f7b0
 8001508:	0800f7cc 	.word	0x0800f7cc
 800150c:	0800f7e4 	.word	0x0800f7e4
 8001510:	0800f7f8 	.word	0x0800f7f8
 8001514:	0800f80c 	.word	0x0800f80c

08001518 <rocketDataInit>:
	}
}

void rocketDataInit(rocketdata_t *_rocketdata) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
		kalman_init(&(_rocketdata->kalman));
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4618      	mov	r0, r3
 8001524:	f001 fcc7 	bl	8002eb6 <kalman_init>

		_rocketdata->altimeter_ground_altitude = 0;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	619a      	str	r2, [r3, #24]
		_rocketdata->altimeter_agl_altitude = 0;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	61da      	str	r2, [r3, #28]
		_rocketdata->altimeter_acceleration = 0;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	625a      	str	r2, [r3, #36]	; 0x24
		_rocketdata->altimeter_velocity = 0;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	621a      	str	r2, [r3, #32]

		_rocketdata->imu_acceleration = 0;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c
		_rocketdata->imu_velocity = 0;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	629a      	str	r2, [r3, #40]	; 0x28
		_rocketdata->imu_angular_rate = 0;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	631a      	str	r2, [r3, #48]	; 0x30

		_rocketdata->last_update = 0;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	635a      	str	r2, [r3, #52]	; 0x34
		_rocketdata->calibrated = 0;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <rocketDataCalibrate>:


// Set the MSL altitude
void rocketDataCalibrate(rocketdata_t *_rocketdata) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	buffer_new(&callibration_buf, buf_receive_data, BUFFER_SIZE);
 800157c:	2214      	movs	r2, #20
 800157e:	491b      	ldr	r1, [pc, #108]	; (80015ec <rocketDataCalibrate+0x78>)
 8001580:	481b      	ldr	r0, [pc, #108]	; (80015f0 <rocketDataCalibrate+0x7c>)
 8001582:	f001 fc55 	bl	8002e30 <buffer_new>

	float err = 0.0;
 8001586:	f04f 0300 	mov.w	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]

	while (!_rocketdata->calibrated) {
 800158c:	e024      	b.n	80015d8 <rocketDataCalibrate+0x64>

		osDelay(CALIBRATION_DELAY_MS);
 800158e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001592:	f009 fba3 	bl	800acdc <osDelay>
 		rocketDataUpdate(_rocketdata);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f000 f82c 	bl	80015f4 <rocketDataUpdate>
		_rocketdata->altimeter_ground_altitude = _rocketdata->kalman.altitude;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689a      	ldr	r2, [r3, #8]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	619a      	str	r2, [r3, #24]

		buffer_push(&callibration_buf, _rocketdata->altimeter_ground_altitude);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	edd3 7a06 	vldr	s15, [r3, #24]
 80015aa:	eeb0 0a67 	vmov.f32	s0, s15
 80015ae:	4810      	ldr	r0, [pc, #64]	; (80015f0 <rocketDataCalibrate+0x7c>)
 80015b0:	f001 fc56 	bl	8002e60 <buffer_push>

		//Small check to be sure this is the real ground altitude.
		err = getVariance(&callibration_buf);
 80015b4:	480e      	ldr	r0, [pc, #56]	; (80015f0 <rocketDataCalibrate+0x7c>)
 80015b6:	f000 f8e5 	bl	8001784 <getVariance>
 80015ba:	ed87 0a03 	vstr	s0, [r7, #12]
		if (err < 2.0) {
 80015be:	edd7 7a03 	vldr	s15, [r7, #12]
 80015c2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80015c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ce:	d400      	bmi.n	80015d2 <rocketDataCalibrate+0x5e>
 80015d0:	e002      	b.n	80015d8 <rocketDataCalibrate+0x64>
			_rocketdata->calibrated = 1;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	639a      	str	r2, [r3, #56]	; 0x38
	while (!_rocketdata->calibrated) {
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d0d6      	beq.n	800158e <rocketDataCalibrate+0x1a>
		}
	}
}
 80015e0:	bf00      	nop
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	200003dc 	.word	0x200003dc
 80015f0:	200003cc 	.word	0x200003cc

080015f4 <rocketDataUpdate>:

// Get new altitude, velocity and acceleration from the barometer and kalman filter
void rocketDataUpdate(rocketdata_t *_rocketdata) {
 80015f4:	b590      	push	{r4, r7, lr}
 80015f6:	ed2d 8b02 	vpush	{d8}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
		/* Kalman filtering */
		float pressure = getPressure();
 8001600:	f7ff fdb8 	bl	8001174 <getPressure>
 8001604:	ed87 0a03 	vstr	s0, [r7, #12]

		kalman_update(&(_rocketdata->kalman), pressure_to_altitude(pressure), 0, (HAL_GetTick() - _rocketdata->last_update) / 1000.0f);
 8001608:	687c      	ldr	r4, [r7, #4]
 800160a:	ed97 0a03 	vldr	s0, [r7, #12]
 800160e:	f001 fbd7 	bl	8002dc0 <pressure_to_altitude>
 8001612:	eeb0 8a40 	vmov.f32	s16, s0
 8001616:	f002 f945 	bl	80038a4 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	ee07 3a90 	vmov	s15, r3
 8001626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800162a:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8001698 <rocketDataUpdate+0xa4>
 800162e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001632:	eeb0 1a47 	vmov.f32	s2, s14
 8001636:	eddf 0a19 	vldr	s1, [pc, #100]	; 800169c <rocketDataUpdate+0xa8>
 800163a:	eeb0 0a48 	vmov.f32	s0, s16
 800163e:	4620      	mov	r0, r4
 8001640:	f001 fc5a 	bl	8002ef8 <kalman_update>
		_rocketdata->last_update = HAL_GetTick();
 8001644:	f002 f92e 	bl	80038a4 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	635a      	str	r2, [r3, #52]	; 0x34

		_rocketdata->altimeter_agl_altitude= _rocketdata->kalman.altitude - _rocketdata->altimeter_ground_altitude;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	ed93 7a02 	vldr	s14, [r3, #8]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	edd3 7a06 	vldr	s15, [r3, #24]
 800165a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	edc3 7a07 	vstr	s15, [r3, #28]
		_rocketdata->altimeter_acceleration = _rocketdata->kalman.acceleration;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691a      	ldr	r2, [r3, #16]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	625a      	str	r2, [r3, #36]	; 0x24
		_rocketdata->altimeter_velocity = _rocketdata->kalman.velocity;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	68da      	ldr	r2, [r3, #12]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	621a      	str	r2, [r3, #32]

		_rocketdata->imu_acceleration = /*something*/ 0;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	62da      	str	r2, [r3, #44]	; 0x2c
		_rocketdata->imu_velocity = /*something*/ 0;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	629a      	str	r2, [r3, #40]	; 0x28
		_rocketdata->imu_angular_rate = /*something*/ 0;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f04f 0200 	mov.w	r2, #0
 800168a:	631a      	str	r2, [r3, #48]	; 0x30

		//find a way to pass this data to memory
}
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	ecbd 8b02 	vpop	{d8}
 8001696:	bd90      	pop	{r4, r7, pc}
 8001698:	447a0000 	.word	0x447a0000
 800169c:	00000000 	.word	0x00000000

080016a0 <apogeeDetection>:

// Calculate apogee detection
int apogeeDetection(rocketdata_t *_rocket_data) {
 80016a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80016a4:	b084      	sub	sp, #16
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]

	int Apogee_Estimation = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
	//estimation de l'apogee
	//n,est valide qu'en coasting ascent
	// s(apogee) = s0 - 0.5 * v^2 / a
	Apogee_Estimation = _rocket_data->altimeter_agl_altitude - 0.5 * (_rocket_data->altimeter_velocity) * (_rocket_data->altimeter_velocity) / _rocket_data->altimeter_acceleration;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe fef8 	bl	80004a8 <__aeabi_f2d>
 80016b8:	4604      	mov	r4, r0
 80016ba:	460d      	mov	r5, r1
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6a1b      	ldr	r3, [r3, #32]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7fe fef1 	bl	80004a8 <__aeabi_f2d>
 80016c6:	f04f 0200 	mov.w	r2, #0
 80016ca:	4b2c      	ldr	r3, [pc, #176]	; (800177c <apogeeDetection+0xdc>)
 80016cc:	f7fe ff44 	bl	8000558 <__aeabi_dmul>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4690      	mov	r8, r2
 80016d6:	4699      	mov	r9, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6a1b      	ldr	r3, [r3, #32]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7fe fee3 	bl	80004a8 <__aeabi_f2d>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4640      	mov	r0, r8
 80016e8:	4649      	mov	r1, r9
 80016ea:	f7fe ff35 	bl	8000558 <__aeabi_dmul>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4690      	mov	r8, r2
 80016f4:	4699      	mov	r9, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe fed4 	bl	80004a8 <__aeabi_f2d>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4640      	mov	r0, r8
 8001706:	4649      	mov	r1, r9
 8001708:	f7ff f850 	bl	80007ac <__aeabi_ddiv>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4620      	mov	r0, r4
 8001712:	4629      	mov	r1, r5
 8001714:	f7fe fd68 	bl	80001e8 <__aeabi_dsub>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4610      	mov	r0, r2
 800171e:	4619      	mov	r1, r3
 8001720:	f7ff f9ca 	bl	8000ab8 <__aeabi_d2iz>
 8001724:	4603      	mov	r3, r0
 8001726:	60fb      	str	r3, [r7, #12]

	//essaie pour contr le sonic boom sans le delais
	//estime l'altitude de l'apogee et si la difference est trop grande
	//on annule le projet tu suite
	if (_rocket_data->altimeter_agl_altitude - Apogee_Estimation < 500) {
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	ed93 7a07 	vldr	s14, [r3, #28]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	ee07 3a90 	vmov	s15, r3
 8001734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800173c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001780 <apogeeDetection+0xe0>
 8001740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001748:	d511      	bpl.n	800176e <apogeeDetection+0xce>
		//test supplementaire, l'acceleration se doit d'etre negative...
		if (_rocket_data->altimeter_acceleration < 0) {
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001750:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001758:	d509      	bpl.n	800176e <apogeeDetection+0xce>
			//lorsque la vitesse est negative, cest l'apogee
			if (_rocket_data->altimeter_velocity < 0) {
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001760:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001768:	d501      	bpl.n	800176e <apogeeDetection+0xce>
				//Apogee_Altitude = _kalman.altitude;
				return 1;
 800176a:	2301      	movs	r3, #1
 800176c:	e000      	b.n	8001770 <apogeeDetection+0xd0>
			}
		}
	}

	return 0;
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800177a:	bf00      	nop
 800177c:	3fe00000 	.word	0x3fe00000
 8001780:	43fa0000 	.word	0x43fa0000

08001784 <getVariance>:

float getVariance(buffer_t* callibration_buf) {
 8001784:	b480      	push	{r7}
 8001786:	b087      	sub	sp, #28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
	float moyenne = 0, somme = 0, variance = 0;
 800178c:	f04f 0300 	mov.w	r3, #0
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	f04f 0300 	mov.w	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	f04f 0300 	mov.w	r3, #0
 800179c:	613b      	str	r3, [r7, #16]
	int i = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	60fb      	str	r3, [r7, #12]

	for (i = 0 ; i < BUFFER_SIZE ; i++) {
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	e00f      	b.n	80017c8 <getVariance+0x44>
		  somme += callibration_buf->data[i];
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	edd3 7a00 	vldr	s15, [r3]
 80017b6:	ed97 7a05 	vldr	s14, [r7, #20]
 80017ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017be:	edc7 7a05 	vstr	s15, [r7, #20]
	for (i = 0 ; i < BUFFER_SIZE ; i++) {
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	3301      	adds	r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2b13      	cmp	r3, #19
 80017cc:	ddec      	ble.n	80017a8 <getVariance+0x24>
	}

	moyenne = somme / BUFFER_SIZE;
 80017ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80017d2:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80017d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017da:	edc7 7a02 	vstr	s15, [r7, #8]

	for (i = 0 ; i < BUFFER_SIZE ; i++) {
 80017de:	2300      	movs	r3, #0
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	e020      	b.n	8001826 <getVariance+0xa2>
		  variance += (moyenne - callibration_buf->data[i]) * (moyenne - callibration_buf->data[i]);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4413      	add	r3, r2
 80017ee:	edd3 7a00 	vldr	s15, [r3]
 80017f2:	ed97 7a02 	vldr	s14, [r7, #8]
 80017f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	edd3 7a00 	vldr	s15, [r3]
 8001808:	edd7 6a02 	vldr	s13, [r7, #8]
 800180c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001814:	ed97 7a04 	vldr	s14, [r7, #16]
 8001818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181c:	edc7 7a04 	vstr	s15, [r7, #16]
	for (i = 0 ; i < BUFFER_SIZE ; i++) {
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	3301      	adds	r3, #1
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2b13      	cmp	r3, #19
 800182a:	dddb      	ble.n	80017e4 <getVariance+0x60>
	}

	return variance / BUFFER_SIZE;
 800182c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001830:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001834:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001838:	eef0 7a66 	vmov.f32	s15, s13
}
 800183c:	eeb0 0a67 	vmov.f32	s0, s15
 8001840:	371c      	adds	r7, #28
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <initMemoryTask>:
};

SPI_HandleTypeDef memory_hspi2;
memory_t* memory;

void initMemoryTask(SPI_HandleTypeDef hspi2) {
 800184c:	b084      	sub	sp, #16
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0
 8001852:	f107 0c08 	add.w	ip, r7, #8
 8001856:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memory_hspi2 = hspi2;
 800185a:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <initMemoryTask+0x3c>)
 800185c:	4618      	mov	r0, r3
 800185e:	f107 0308 	add.w	r3, r7, #8
 8001862:	2258      	movs	r2, #88	; 0x58
 8001864:	4619      	mov	r1, r3
 8001866:	f00c ffff 	bl	800e868 <memcpy>

	osThreadNew(memoryTask, NULL, &memoryHeader_attr);
 800186a:	4a08      	ldr	r2, [pc, #32]	; (800188c <initMemoryTask+0x40>)
 800186c:	2100      	movs	r1, #0
 800186e:	4808      	ldr	r0, [pc, #32]	; (8001890 <initMemoryTask+0x44>)
 8001870:	f009 f9a2 	bl	800abb8 <osThreadNew>
	SEGGER_RTT_WriteString(0, "Init Memory task\r\n");
 8001874:	4907      	ldr	r1, [pc, #28]	; (8001894 <initMemoryTask+0x48>)
 8001876:	2000      	movs	r0, #0
 8001878:	f001 ffca 	bl	8003810 <SEGGER_RTT_WriteString>
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001884:	b004      	add	sp, #16
 8001886:	4770      	bx	lr
 8001888:	2000042c 	.word	0x2000042c
 800188c:	0800f988 	.word	0x0800f988
 8001890:	08001899 	.word	0x08001899
 8001894:	0800f820 	.word	0x0800f820

08001898 <memoryTask>:

__NO_RETURN void memoryTask() {
 8001898:	b580      	push	{r7, lr}
 800189a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800189e:	af00      	add	r7, sp, #0

	//memory_init(&memory, TEST_F446_DEV_BOARD_SPI2_GPIO_Port, TEST_F446_DEV_BOARD_SPI2_Pin, &memory_hspi2);

	//TODO: trouver un moyen d'aller chercher l'information dans _rocketdata surement juste caller une fonction, ensuite doit parser les floats en array de bytes

	uint8_t data_tx[512] = { 0x00 };
 80018a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a4:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	3304      	adds	r3, #4
 80018ae:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f00c ffe5 	bl	800e884 <memset>

	write_enable(&memory);
 80018ba:	480e      	ldr	r0, [pc, #56]	; (80018f4 <memoryTask+0x5c>)
 80018bc:	f001 fcdc 	bl	8003278 <write_enable>
	write_disable(&memory);
 80018c0:	480c      	ldr	r0, [pc, #48]	; (80018f4 <memoryTask+0x5c>)
 80018c2:	f001 fcfb 	bl	80032bc <write_disable>
	read_status_register(&memory);
 80018c6:	480b      	ldr	r0, [pc, #44]	; (80018f4 <memoryTask+0x5c>)
 80018c8:	f001 fd1a 	bl	8003300 <read_status_register>
	auto_address_increment(&memory, data_tx);
 80018cc:	463b      	mov	r3, r7
 80018ce:	4619      	mov	r1, r3
 80018d0:	4808      	ldr	r0, [pc, #32]	; (80018f4 <memoryTask+0x5c>)
 80018d2:	f001 fd41 	bl	8003358 <auto_address_increment>
	increment_memory(&memory, 1);
 80018d6:	2101      	movs	r1, #1
 80018d8:	4806      	ldr	r0, [pc, #24]	; (80018f4 <memoryTask+0x5c>)
 80018da:	f001 fdd7 	bl	800348c <increment_memory>

	while(1) {

		if(memory->initialized != 0) {
 80018de:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <memoryTask+0x5c>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	7bdb      	ldrb	r3, [r3, #15]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d103      	bne.n	80018f0 <memoryTask+0x58>
			continue;
		}

		osDelay(20);
 80018e8:	2014      	movs	r0, #20
 80018ea:	f009 f9f7 	bl	800acdc <osDelay>
 80018ee:	e7f6      	b.n	80018de <memoryTask+0x46>
			continue;
 80018f0:	bf00      	nop
		if(memory->initialized != 0) {
 80018f2:	e7f4      	b.n	80018de <memoryTask+0x46>
 80018f4:	20000484 	.word	0x20000484

080018f8 <initUSBTask>:
  .priority = (osPriority_t) osPriorityNormal, //Set initial thread priority to high
  .stack_size = 128
};


void initUSBTask() {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
	osThreadId_t usb_id = osThreadNew(USBTask, NULL, &usbHeader_attr);
 80018fe:	4a07      	ldr	r2, [pc, #28]	; (800191c <initUSBTask+0x24>)
 8001900:	2100      	movs	r1, #0
 8001902:	4807      	ldr	r0, [pc, #28]	; (8001920 <initUSBTask+0x28>)
 8001904:	f009 f958 	bl	800abb8 <osThreadNew>
 8001908:	6078      	str	r0, [r7, #4]
	SEGGER_RTT_WriteString(0, "Init usb task\r\n");
 800190a:	4906      	ldr	r1, [pc, #24]	; (8001924 <initUSBTask+0x2c>)
 800190c:	2000      	movs	r0, #0
 800190e:	f001 ff7f 	bl	8003810 <SEGGER_RTT_WriteString>
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	0800f9ac 	.word	0x0800f9ac
 8001920:	08001929 	.word	0x08001929
 8001924:	0800f834 	.word	0x0800f834

08001928 <USBTask>:

__NO_RETURN void USBTask() {
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0

	while(1) {
		osDelay(10);
 800192c:	200a      	movs	r0, #10
 800192e:	f009 f9d5 	bl	800acdc <osDelay>
 8001932:	e7fb      	b.n	800192c <USBTask+0x4>

08001934 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b093      	sub	sp, #76	; 0x4c
 8001938:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800193a:	f001 ff7d 	bl	8003838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800193e:	f000 f84b 	bl	80019d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001942:	f000 f947 	bl	8001bd4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001946:	f000 f8d9 	bl	8001afc <MX_SPI1_Init>
  MX_SPI2_Init();
 800194a:	f000 f90d 	bl	8001b68 <MX_SPI2_Init>
  MX_RTC_Init();
 800194e:	f000 f8af 	bl	8001ab0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001952:	f009 f8e7 	bl	800ab24 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001956:	4a1b      	ldr	r2, [pc, #108]	; (80019c4 <main+0x90>)
 8001958:	2100      	movs	r1, #0
 800195a:	481b      	ldr	r0, [pc, #108]	; (80019c8 <main+0x94>)
 800195c:	f009 f92c 	bl	800abb8 <osThreadNew>
 8001960:	4603      	mov	r3, r0
 8001962:	4a1a      	ldr	r2, [pc, #104]	; (80019cc <main+0x98>)
 8001964:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  initBarometerTask(hspi1);
 8001966:	4c1a      	ldr	r4, [pc, #104]	; (80019d0 <main+0x9c>)
 8001968:	4668      	mov	r0, sp
 800196a:	f104 0310 	add.w	r3, r4, #16
 800196e:	2248      	movs	r2, #72	; 0x48
 8001970:	4619      	mov	r1, r3
 8001972:	f00c ff79 	bl	800e868 <memcpy>
 8001976:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800197a:	f7ff fba5 	bl	80010c8 <initBarometerTask>
  initBuzzerTask();
 800197e:	f7ff fc19 	bl	80011b4 <initBuzzerTask>
  initHeartbeatTask();
 8001982:	f7ff fc9f 	bl	80012c4 <initHeartbeatTask>
  initIMUTask(hspi1);
 8001986:	4c12      	ldr	r4, [pc, #72]	; (80019d0 <main+0x9c>)
 8001988:	4668      	mov	r0, sp
 800198a:	f104 0310 	add.w	r3, r4, #16
 800198e:	2248      	movs	r2, #72	; 0x48
 8001990:	4619      	mov	r1, r3
 8001992:	f00c ff69 	bl	800e868 <memcpy>
 8001996:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800199a:	f7ff fcad 	bl	80012f8 <initIMUTask>
  initMainTask();
 800199e:	f7ff fccd 	bl	800133c <initMainTask>
  initMemoryTask(hspi2);
 80019a2:	4c0c      	ldr	r4, [pc, #48]	; (80019d4 <main+0xa0>)
 80019a4:	4668      	mov	r0, sp
 80019a6:	f104 0310 	add.w	r3, r4, #16
 80019aa:	2248      	movs	r2, #72	; 0x48
 80019ac:	4619      	mov	r1, r3
 80019ae:	f00c ff5b 	bl	800e868 <memcpy>
 80019b2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019b6:	f7ff ff49 	bl	800184c <initMemoryTask>
  initUSBTask();
 80019ba:	f7ff ff9d 	bl	80018f8 <initUSBTask>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80019be:	f009 f8d5 	bl	800ab6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019c2:	e7fe      	b.n	80019c2 <main+0x8e>
 80019c4:	0800f9d0 	.word	0x0800f9d0
 80019c8:	08001d51 	.word	0x08001d51
 80019cc:	20000558 	.word	0x20000558
 80019d0:	200004a8 	.word	0x200004a8
 80019d4:	20000500 	.word	0x20000500

080019d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b094      	sub	sp, #80	; 0x50
 80019dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019de:	f107 0320 	add.w	r3, r7, #32
 80019e2:	2230      	movs	r2, #48	; 0x30
 80019e4:	2100      	movs	r1, #0
 80019e6:	4618      	mov	r0, r3
 80019e8:	f00c ff4c 	bl	800e884 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	4b29      	ldr	r3, [pc, #164]	; (8001aa8 <SystemClock_Config+0xd0>)
 8001a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a04:	4a28      	ldr	r2, [pc, #160]	; (8001aa8 <SystemClock_Config+0xd0>)
 8001a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a0a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0c:	4b26      	ldr	r3, [pc, #152]	; (8001aa8 <SystemClock_Config+0xd0>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a18:	2300      	movs	r3, #0
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	4b23      	ldr	r3, [pc, #140]	; (8001aac <SystemClock_Config+0xd4>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a22      	ldr	r2, [pc, #136]	; (8001aac <SystemClock_Config+0xd4>)
 8001a22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a26:	6013      	str	r3, [r2, #0]
 8001a28:	4b20      	ldr	r3, [pc, #128]	; (8001aac <SystemClock_Config+0xd4>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a30:	607b      	str	r3, [r7, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a34:	2309      	movs	r3, #9
 8001a36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a42:	2302      	movs	r3, #2
 8001a44:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a46:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001a4c:	2319      	movs	r3, #25
 8001a4e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a50:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001a54:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a56:	2302      	movs	r3, #2
 8001a58:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a5a:	2307      	movs	r3, #7
 8001a5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a5e:	f107 0320 	add.w	r3, r7, #32
 8001a62:	4618      	mov	r0, r3
 8001a64:	f003 fc84 	bl	8005370 <HAL_RCC_OscConfig>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a6e:	f000 f98b 	bl	8001d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a72:	230f      	movs	r3, #15
 8001a74:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a76:	2302      	movs	r3, #2
 8001a78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a7e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a8a:	f107 030c 	add.w	r3, r7, #12
 8001a8e:	2105      	movs	r1, #5
 8001a90:	4618      	mov	r0, r3
 8001a92:	f003 fee5 	bl	8005860 <HAL_RCC_ClockConfig>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001a9c:	f000 f974 	bl	8001d88 <Error_Handler>
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	3750      	adds	r7, #80	; 0x50
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40007000 	.word	0x40007000

08001ab0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <MX_RTC_Init+0x44>)
 8001ab6:	4a10      	ldr	r2, [pc, #64]	; (8001af8 <MX_RTC_Init+0x48>)
 8001ab8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001aba:	4b0e      	ldr	r3, [pc, #56]	; (8001af4 <MX_RTC_Init+0x44>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <MX_RTC_Init+0x44>)
 8001ac2:	227f      	movs	r2, #127	; 0x7f
 8001ac4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ac6:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <MX_RTC_Init+0x44>)
 8001ac8:	22ff      	movs	r2, #255	; 0xff
 8001aca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001acc:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <MX_RTC_Init+0x44>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ad2:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <MX_RTC_Init+0x44>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ad8:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <MX_RTC_Init+0x44>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ade:	4805      	ldr	r0, [pc, #20]	; (8001af4 <MX_RTC_Init+0x44>)
 8001ae0:	f004 f99e 	bl	8005e20 <HAL_RTC_Init>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001aea:	f000 f94d 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000488 	.word	0x20000488
 8001af8:	40002800 	.word	0x40002800

08001afc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b00:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b02:	4a18      	ldr	r2, [pc, #96]	; (8001b64 <MX_SPI1_Init+0x68>)
 8001b04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b0e:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b34:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b40:	4b07      	ldr	r3, [pc, #28]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b48:	220a      	movs	r2, #10
 8001b4a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b4c:	4804      	ldr	r0, [pc, #16]	; (8001b60 <MX_SPI1_Init+0x64>)
 8001b4e:	f004 fa61 	bl	8006014 <HAL_SPI_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b58:	f000 f916 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200004a8 	.word	0x200004a8
 8001b64:	40013000 	.word	0x40013000

08001b68 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001b6c:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001b6e:	4a18      	ldr	r2, [pc, #96]	; (8001bd0 <MX_SPI2_Init+0x68>)
 8001b70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b72:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001b74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b7a:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b80:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b86:	4b11      	ldr	r3, [pc, #68]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b8c:	4b0f      	ldr	r3, [pc, #60]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b92:	4b0e      	ldr	r3, [pc, #56]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001b94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b98:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ba0:	4b0a      	ldr	r3, [pc, #40]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ba6:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bac:	4b07      	ldr	r3, [pc, #28]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001bb2:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001bb4:	220a      	movs	r2, #10
 8001bb6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001bb8:	4804      	ldr	r0, [pc, #16]	; (8001bcc <MX_SPI2_Init+0x64>)
 8001bba:	f004 fa2b 	bl	8006014 <HAL_SPI_Init>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001bc4:	f000 f8e0 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20000500 	.word	0x20000500
 8001bd0:	40003800 	.word	0x40003800

08001bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	; 0x28
 8001bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
 8001be8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	4b53      	ldr	r3, [pc, #332]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	4a52      	ldr	r2, [pc, #328]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001bf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfa:	4b50      	ldr	r3, [pc, #320]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	4b4c      	ldr	r3, [pc, #304]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	4a4b      	ldr	r2, [pc, #300]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c10:	f043 0304 	orr.w	r3, r3, #4
 8001c14:	6313      	str	r3, [r2, #48]	; 0x30
 8001c16:	4b49      	ldr	r3, [pc, #292]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	f003 0304 	and.w	r3, r3, #4
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	4b45      	ldr	r3, [pc, #276]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	4a44      	ldr	r2, [pc, #272]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6313      	str	r3, [r2, #48]	; 0x30
 8001c32:	4b42      	ldr	r3, [pc, #264]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	607b      	str	r3, [r7, #4]
 8001c42:	4b3e      	ldr	r3, [pc, #248]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	4a3d      	ldr	r2, [pc, #244]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c48:	f043 0302 	orr.w	r3, r3, #2
 8001c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4e:	4b3b      	ldr	r3, [pc, #236]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	607b      	str	r3, [r7, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	603b      	str	r3, [r7, #0]
 8001c5e:	4b37      	ldr	r3, [pc, #220]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	4a36      	ldr	r2, [pc, #216]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c64:	f043 0308 	orr.w	r3, r3, #8
 8001c68:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6a:	4b34      	ldr	r3, [pc, #208]	; (8001d3c <MX_GPIO_Init+0x168>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6e:	f003 0308 	and.w	r3, r3, #8
 8001c72:	603b      	str	r3, [r7, #0]
 8001c74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_ALTIMITER_Pin|SPI1_CS_IMU_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8001c76:	2200      	movs	r2, #0
 8001c78:	f248 0118 	movw	r1, #32792	; 0x8018
 8001c7c:	4830      	ldr	r0, [pc, #192]	; (8001d40 <MX_GPIO_Init+0x16c>)
 8001c7e:	f002 f8e1 	bl	8003e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, INT2_Pin|INT1_Pin|LED_2_Pin|LED_3_Pin
 8001c82:	2200      	movs	r2, #0
 8001c84:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 8001c88:	482e      	ldr	r0, [pc, #184]	; (8001d44 <MX_GPIO_Init+0x170>)
 8001c8a:	f002 f8db 	bl	8003e44 <HAL_GPIO_WritePin>
                          |LED_4_Pin|SENSE_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TEST_F446_DEV_BOARD_SPI2_Pin|SPI2_CS_MEMORY_Pin|HOLD_Pin|CS_Pin
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f64e 0102 	movw	r1, #59394	; 0xe802
 8001c94:	482c      	ldr	r0, [pc, #176]	; (8001d48 <MX_GPIO_Init+0x174>)
 8001c96:	f002 f8d5 	bl	8003e44 <HAL_GPIO_WritePin>
                          |LED_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FIRE_1_GPIO_Port, FIRE_1_Pin, GPIO_PIN_RESET);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2104      	movs	r1, #4
 8001c9e:	482b      	ldr	r0, [pc, #172]	; (8001d4c <MX_GPIO_Init+0x178>)
 8001ca0:	f002 f8d0 	bl	8003e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_ALTIMITER_Pin SPI1_CS_IMU_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_ALTIMITER_Pin|SPI1_CS_IMU_Pin|BUZZER_Pin;
 8001ca4:	f248 0318 	movw	r3, #32792	; 0x8018
 8001ca8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001caa:	2301      	movs	r3, #1
 8001cac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4820      	ldr	r0, [pc, #128]	; (8001d40 <MX_GPIO_Init+0x16c>)
 8001cbe:	f001 ff25 	bl	8003b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT2_Pin INT1_Pin LED_2_Pin LED_3_Pin
                           LED_4_Pin SENSE_2_Pin */
  GPIO_InitStruct.Pin = INT2_Pin|INT1_Pin|LED_2_Pin|LED_3_Pin
 8001cc2:	f44f 63be 	mov.w	r3, #1520	; 0x5f0
 8001cc6:	617b      	str	r3, [r7, #20]
                          |LED_4_Pin|SENSE_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	4619      	mov	r1, r3
 8001cda:	481a      	ldr	r0, [pc, #104]	; (8001d44 <MX_GPIO_Init+0x170>)
 8001cdc:	f001 ff16 	bl	8003b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : TEST_F446_DEV_BOARD_SPI2_Pin SPI2_CS_MEMORY_Pin HOLD_Pin CS_Pin
                           LED_1_Pin */
  GPIO_InitStruct.Pin = TEST_F446_DEV_BOARD_SPI2_Pin|SPI2_CS_MEMORY_Pin|HOLD_Pin|CS_Pin
 8001ce0:	f64e 0302 	movw	r3, #59394	; 0xe802
 8001ce4:	617b      	str	r3, [r7, #20]
                          |LED_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf2:	f107 0314 	add.w	r3, r7, #20
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4813      	ldr	r0, [pc, #76]	; (8001d48 <MX_GPIO_Init+0x174>)
 8001cfa:	f001 ff07 	bl	8003b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : FIRE_2_Pin SENSE_1_Pin */
  GPIO_InitStruct.Pin = FIRE_2_Pin|SENSE_1_Pin;
 8001cfe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d04:	2300      	movs	r3, #0
 8001d06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	4619      	mov	r1, r3
 8001d12:	480c      	ldr	r0, [pc, #48]	; (8001d44 <MX_GPIO_Init+0x170>)
 8001d14:	f001 fefa 	bl	8003b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : FIRE_1_Pin */
  GPIO_InitStruct.Pin = FIRE_1_Pin;
 8001d18:	2304      	movs	r3, #4
 8001d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d24:	2300      	movs	r3, #0
 8001d26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FIRE_1_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4807      	ldr	r0, [pc, #28]	; (8001d4c <MX_GPIO_Init+0x178>)
 8001d30:	f001 feec 	bl	8003b0c <HAL_GPIO_Init>

}
 8001d34:	bf00      	nop
 8001d36:	3728      	adds	r7, #40	; 0x28
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020000 	.word	0x40020000
 8001d44:	40020800 	.word	0x40020800
 8001d48:	40020400 	.word	0x40020400
 8001d4c:	40020c00 	.word	0x40020c00

08001d50 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001d58:	f00c f868 	bl	800de2c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f008 ffbd 	bl	800acdc <osDelay>
 8001d62:	e7fb      	b.n	8001d5c <StartDefaultTask+0xc>

08001d64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d101      	bne.n	8001d7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d76:	f001 fd81 	bl	800387c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40001000 	.word	0x40001000

08001d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d8c:	b672      	cpsid	i
}
 8001d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d90:	e7fe      	b.n	8001d90 <Error_Handler+0x8>
	...

08001d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <HAL_MspInit+0x54>)
 8001da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da2:	4a11      	ldr	r2, [pc, #68]	; (8001de8 <HAL_MspInit+0x54>)
 8001da4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001da8:	6453      	str	r3, [r2, #68]	; 0x44
 8001daa:	4b0f      	ldr	r3, [pc, #60]	; (8001de8 <HAL_MspInit+0x54>)
 8001dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <HAL_MspInit+0x54>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	; (8001de8 <HAL_MspInit+0x54>)
 8001dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001dc6:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <HAL_MspInit+0x54>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	210f      	movs	r1, #15
 8001dd6:	f06f 0001 	mvn.w	r0, #1
 8001dda:	f001 fe4b 	bl	8003a74 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40023800 	.word	0x40023800

08001dec <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001df4:	f107 0308 	add.w	r3, r7, #8
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a0c      	ldr	r2, [pc, #48]	; (8001e38 <HAL_RTC_MspInit+0x4c>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d111      	bne.n	8001e30 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001e10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e14:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e16:	f107 0308 	add.w	r3, r7, #8
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f003 ff1e 	bl	8005c5c <HAL_RCCEx_PeriphCLKConfig>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001e26:	f7ff ffaf 	bl	8001d88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e2a:	4b04      	ldr	r3, [pc, #16]	; (8001e3c <HAL_RTC_MspInit+0x50>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001e30:	bf00      	nop
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40002800 	.word	0x40002800
 8001e3c:	42470e3c 	.word	0x42470e3c

08001e40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08c      	sub	sp, #48	; 0x30
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 031c 	add.w	r3, r7, #28
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a45      	ldr	r2, [pc, #276]	; (8001f74 <HAL_SPI_MspInit+0x134>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d12c      	bne.n	8001ebc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
 8001e66:	4b44      	ldr	r3, [pc, #272]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6a:	4a43      	ldr	r2, [pc, #268]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001e6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e70:	6453      	str	r3, [r2, #68]	; 0x44
 8001e72:	4b41      	ldr	r3, [pc, #260]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e7a:	61bb      	str	r3, [r7, #24]
 8001e7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	4b3d      	ldr	r3, [pc, #244]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	4a3c      	ldr	r2, [pc, #240]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8e:	4b3a      	ldr	r3, [pc, #232]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e9a:	23e0      	movs	r3, #224	; 0xe0
 8001e9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001eaa:	2305      	movs	r3, #5
 8001eac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eae:	f107 031c 	add.w	r3, r7, #28
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4831      	ldr	r0, [pc, #196]	; (8001f7c <HAL_SPI_MspInit+0x13c>)
 8001eb6:	f001 fe29 	bl	8003b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001eba:	e057      	b.n	8001f6c <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a2f      	ldr	r2, [pc, #188]	; (8001f80 <HAL_SPI_MspInit+0x140>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d152      	bne.n	8001f6c <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	4b2b      	ldr	r3, [pc, #172]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	4a2a      	ldr	r2, [pc, #168]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001ed0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ed6:	4b28      	ldr	r3, [pc, #160]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ede:	613b      	str	r3, [r7, #16]
 8001ee0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	4b24      	ldr	r3, [pc, #144]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	4a23      	ldr	r2, [pc, #140]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001eec:	f043 0304 	orr.w	r3, r3, #4
 8001ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef2:	4b21      	ldr	r3, [pc, #132]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	f003 0304 	and.w	r3, r3, #4
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f06:	4a1c      	ldr	r2, [pc, #112]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001f08:	f043 0302 	orr.w	r3, r3, #2
 8001f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0e:	4b1a      	ldr	r3, [pc, #104]	; (8001f78 <HAL_SPI_MspInit+0x138>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f1a:	230c      	movs	r3, #12
 8001f1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f26:	2303      	movs	r3, #3
 8001f28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f2a:	2305      	movs	r3, #5
 8001f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f2e:	f107 031c 	add.w	r3, r7, #28
 8001f32:	4619      	mov	r1, r3
 8001f34:	4813      	ldr	r0, [pc, #76]	; (8001f84 <HAL_SPI_MspInit+0x144>)
 8001f36:	f001 fde9 	bl	8003b0c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f4c:	2305      	movs	r3, #5
 8001f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f50:	f107 031c 	add.w	r3, r7, #28
 8001f54:	4619      	mov	r1, r3
 8001f56:	480c      	ldr	r0, [pc, #48]	; (8001f88 <HAL_SPI_MspInit+0x148>)
 8001f58:	f001 fdd8 	bl	8003b0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2105      	movs	r1, #5
 8001f60:	2024      	movs	r0, #36	; 0x24
 8001f62:	f001 fd87 	bl	8003a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001f66:	2024      	movs	r0, #36	; 0x24
 8001f68:	f001 fda0 	bl	8003aac <HAL_NVIC_EnableIRQ>
}
 8001f6c:	bf00      	nop
 8001f6e:	3730      	adds	r7, #48	; 0x30
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40013000 	.word	0x40013000
 8001f78:	40023800 	.word	0x40023800
 8001f7c:	40020000 	.word	0x40020000
 8001f80:	40003800 	.word	0x40003800
 8001f84:	40020800 	.word	0x40020800
 8001f88:	40020400 	.word	0x40020400

08001f8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08c      	sub	sp, #48	; 0x30
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	2036      	movs	r0, #54	; 0x36
 8001fa2:	f001 fd67 	bl	8003a74 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fa6:	2036      	movs	r0, #54	; 0x36
 8001fa8:	f001 fd80 	bl	8003aac <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	4b1f      	ldr	r3, [pc, #124]	; (8002030 <HAL_InitTick+0xa4>)
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb4:	4a1e      	ldr	r2, [pc, #120]	; (8002030 <HAL_InitTick+0xa4>)
 8001fb6:	f043 0310 	orr.w	r3, r3, #16
 8001fba:	6413      	str	r3, [r2, #64]	; 0x40
 8001fbc:	4b1c      	ldr	r3, [pc, #112]	; (8002030 <HAL_InitTick+0xa4>)
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001fc8:	f107 0210 	add.w	r2, r7, #16
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f003 fe10 	bl	8005bf8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001fd8:	f003 fdfa 	bl	8005bd0 <HAL_RCC_GetPCLK1Freq>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fe4:	4a13      	ldr	r2, [pc, #76]	; (8002034 <HAL_InitTick+0xa8>)
 8001fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fea:	0c9b      	lsrs	r3, r3, #18
 8001fec:	3b01      	subs	r3, #1
 8001fee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ff0:	4b11      	ldr	r3, [pc, #68]	; (8002038 <HAL_InitTick+0xac>)
 8001ff2:	4a12      	ldr	r2, [pc, #72]	; (800203c <HAL_InitTick+0xb0>)
 8001ff4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001ff6:	4b10      	ldr	r3, [pc, #64]	; (8002038 <HAL_InitTick+0xac>)
 8001ff8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ffc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001ffe:	4a0e      	ldr	r2, [pc, #56]	; (8002038 <HAL_InitTick+0xac>)
 8002000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002002:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002004:	4b0c      	ldr	r3, [pc, #48]	; (8002038 <HAL_InitTick+0xac>)
 8002006:	2200      	movs	r2, #0
 8002008:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200a:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <HAL_InitTick+0xac>)
 800200c:	2200      	movs	r2, #0
 800200e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002010:	4809      	ldr	r0, [pc, #36]	; (8002038 <HAL_InitTick+0xac>)
 8002012:	f004 fec5 	bl	8006da0 <HAL_TIM_Base_Init>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d104      	bne.n	8002026 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800201c:	4806      	ldr	r0, [pc, #24]	; (8002038 <HAL_InitTick+0xac>)
 800201e:	f004 ff19 	bl	8006e54 <HAL_TIM_Base_Start_IT>
 8002022:	4603      	mov	r3, r0
 8002024:	e000      	b.n	8002028 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
}
 8002028:	4618      	mov	r0, r3
 800202a:	3730      	adds	r7, #48	; 0x30
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40023800 	.word	0x40023800
 8002034:	431bde83 	.word	0x431bde83
 8002038:	2000055c 	.word	0x2000055c
 800203c:	40001000 	.word	0x40001000

08002040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002044:	e7fe      	b.n	8002044 <NMI_Handler+0x4>

08002046 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002046:	b480      	push	{r7}
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800204a:	e7fe      	b.n	800204a <HardFault_Handler+0x4>

0800204c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002050:	e7fe      	b.n	8002050 <MemManage_Handler+0x4>

08002052 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002052:	b480      	push	{r7}
 8002054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002056:	e7fe      	b.n	8002056 <BusFault_Handler+0x4>

08002058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800205c:	e7fe      	b.n	800205c <UsageFault_Handler+0x4>

0800205e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002070:	4802      	ldr	r0, [pc, #8]	; (800207c <SPI2_IRQHandler+0x10>)
 8002072:	f004 fc47 	bl	8006904 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000500 	.word	0x20000500

08002080 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002084:	4802      	ldr	r0, [pc, #8]	; (8002090 <TIM6_DAC_IRQHandler+0x10>)
 8002086:	f004 ff55 	bl	8006f34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	2000055c 	.word	0x2000055c

08002094 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002098:	4802      	ldr	r0, [pc, #8]	; (80020a4 <OTG_FS_IRQHandler+0x10>)
 800209a:	f002 f83c 	bl	8004116 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20006898 	.word	0x20006898

080020a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <SystemInit+0x20>)
 80020ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020b2:	4a05      	ldr	r2, [pc, #20]	; (80020c8 <SystemInit+0x20>)
 80020b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002104 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020d0:	480d      	ldr	r0, [pc, #52]	; (8002108 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020d2:	490e      	ldr	r1, [pc, #56]	; (800210c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020d4:	4a0e      	ldr	r2, [pc, #56]	; (8002110 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d8:	e002      	b.n	80020e0 <LoopCopyDataInit>

080020da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020de:	3304      	adds	r3, #4

080020e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e4:	d3f9      	bcc.n	80020da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020e6:	4a0b      	ldr	r2, [pc, #44]	; (8002114 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020e8:	4c0b      	ldr	r4, [pc, #44]	; (8002118 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020ec:	e001      	b.n	80020f2 <LoopFillZerobss>

080020ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020f0:	3204      	adds	r2, #4

080020f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f4:	d3fb      	bcc.n	80020ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020f6:	f7ff ffd7 	bl	80020a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020fa:	f00c fb91 	bl	800e820 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020fe:	f7ff fc19 	bl	8001934 <main>
  bx  lr    
 8002102:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002104:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002108:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800210c:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 8002110:	0800fa80 	.word	0x0800fa80
  ldr r2, =_sbss
 8002114:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 8002118:	20006fc4 	.word	0x20006fc4

0800211c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800211c:	e7fe      	b.n	800211c <ADC_IRQHandler>

0800211e <arm_mat_add_f32>:

arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 800211e:	b480      	push	{r7}
 8002120:	b091      	sub	sp, #68	; 0x44
 8002122:	af00      	add	r7, sp, #0
 8002124:	60f8      	str	r0, [r7, #12]
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A  */
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	63fb      	str	r3, [r7, #60]	; 0x3c
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B  */
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	63bb      	str	r3, [r7, #56]	; 0x38
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer   */
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	637b      	str	r3, [r7, #52]	; 0x34
  else
#endif
  {

    /* Total number of samples in the input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	881b      	ldrh	r3, [r3, #0]
 8002140:	461a      	mov	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	885b      	ldrh	r3, [r3, #2]
 8002146:	fb02 f303 	mul.w	r3, r2, r3
 800214a:	62fb      	str	r3, [r7, #44]	; 0x2c

#ifndef ARM_MATH_CM0_FAMILY

    /* Loop unrolling */
    blkCnt = numSamples >> 2u;
 800214c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800214e:	089b      	lsrs	r3, r3, #2
 8002150:	633b      	str	r3, [r7, #48]	; 0x30

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002152:	e052      	b.n	80021fa <arm_mat_add_f32+0xdc>
    {
      /* C(m,n) = A(m,n) + B(m,n) */
      /* Add and then store the results in the destination buffer. */
      /* Read values from source A */
      inA1 = pIn1[0];
 8002154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read values from source B */
      inB1 = pIn2[0];
 800215a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	623b      	str	r3, [r7, #32]

      /* Read values from source A */
      inA2 = pIn1[1];
 8002160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	61fb      	str	r3, [r7, #28]

      /* out = sourceA + sourceB */
      out1 = inA1 + inB1;
 8002166:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800216a:	edd7 7a08 	vldr	s15, [r7, #32]
 800216e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002172:	edc7 7a06 	vstr	s15, [r7, #24]

      /* Read values from source B */
      inB2 = pIn2[1];
 8002176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	617b      	str	r3, [r7, #20]

      /* Read values from source A */
      inA1 = pIn1[2];
 800217c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	627b      	str	r3, [r7, #36]	; 0x24

      /* out = sourceA + sourceB */
      out2 = inA2 + inB2;
 8002182:	ed97 7a07 	vldr	s14, [r7, #28]
 8002186:	edd7 7a05 	vldr	s15, [r7, #20]
 800218a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800218e:	edc7 7a04 	vstr	s15, [r7, #16]

      /* Read values from source B */
      inB1 = pIn2[2];
 8002192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	623b      	str	r3, [r7, #32]

      /* Store result in destination */
      pOut[0] = out1;
 8002198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	601a      	str	r2, [r3, #0]
      pOut[1] = out2;
 800219e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021a0:	3304      	adds	r3, #4
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	601a      	str	r2, [r3, #0]

      /* Read values from source A */
      inA2 = pIn1[3];
 80021a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	61fb      	str	r3, [r7, #28]

      /* Read values from source B */
      inB2 = pIn2[3];
 80021ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	617b      	str	r3, [r7, #20]

      /* out = sourceA + sourceB */
      out1 = inA1 + inB1;
 80021b2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80021b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80021ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021be:	edc7 7a06 	vstr	s15, [r7, #24]

      /* out = sourceA + sourceB */
      out2 = inA2 + inB2;
 80021c2:	ed97 7a07 	vldr	s14, [r7, #28]
 80021c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80021ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ce:	edc7 7a04 	vstr	s15, [r7, #16]

      /* Store result in destination */
      pOut[2] = out1;
 80021d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021d4:	3308      	adds	r3, #8
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	601a      	str	r2, [r3, #0]

      /* Store result in destination */
      pOut[3] = out2;
 80021da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021dc:	330c      	adds	r3, #12
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	601a      	str	r2, [r3, #0]


      /* update pointers to process next sampels */
      pIn1 += 4u;
 80021e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021e4:	3310      	adds	r3, #16
 80021e6:	63fb      	str	r3, [r7, #60]	; 0x3c
      pIn2 += 4u;
 80021e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ea:	3310      	adds	r3, #16
 80021ec:	63bb      	str	r3, [r7, #56]	; 0x38
      pOut += 4u;
 80021ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021f0:	3310      	adds	r3, #16
 80021f2:	637b      	str	r3, [r7, #52]	; 0x34
      /* Decrement the loop counter */
      blkCnt--;
 80021f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021f6:	3b01      	subs	r3, #1
 80021f8:	633b      	str	r3, [r7, #48]	; 0x30
    while(blkCnt > 0u)
 80021fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1a9      	bne.n	8002154 <arm_mat_add_f32+0x36>
    }

    /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    blkCnt = numSamples % 0x4u;
 8002200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002202:	f003 0303 	and.w	r3, r3, #3
 8002206:	633b      	str	r3, [r7, #48]	; 0x30
    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

    while(blkCnt > 0u)
 8002208:	e013      	b.n	8002232 <arm_mat_add_f32+0x114>
    {
      /* C(m,n) = A(m,n) + B(m,n) */
      /* Add and then store the results in the destination buffer. */
      *pOut++ = (*pIn1++) + (*pIn2++);
 800220a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800220c:	1d1a      	adds	r2, r3, #4
 800220e:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002210:	ed93 7a00 	vldr	s14, [r3]
 8002214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002216:	1d1a      	adds	r2, r3, #4
 8002218:	63ba      	str	r2, [r7, #56]	; 0x38
 800221a:	edd3 7a00 	vldr	s15, [r3]
 800221e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002220:	1d1a      	adds	r2, r3, #4
 8002222:	637a      	str	r2, [r7, #52]	; 0x34
 8002224:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002228:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement the loop counter */
      blkCnt--;
 800222c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800222e:	3b01      	subs	r3, #1
 8002230:	633b      	str	r3, [r7, #48]	; 0x30
    while(blkCnt > 0u)
 8002232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1e8      	bne.n	800220a <arm_mat_add_f32+0xec>
    }

    /* set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8002238:	2300      	movs	r3, #0
 800223a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  }

  /* Return to application */
  return (status);
 800223e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
}
 8002242:	4618      	mov	r0, r3
 8002244:	3744      	adds	r7, #68	; 0x44
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <arm_mat_inverse_f32>:
 */

arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
 800224e:	b480      	push	{r7}
 8002250:	b09b      	sub	sp, #108	; 0x6c
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
 8002256:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	667b      	str	r3, [r7, #100]	; 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	623b      	str	r3, [r7, #32]
  float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
  float32_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
  float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data matrix pointer */
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	881b      	ldrh	r3, [r3, #0]
 8002268:	61fb      	str	r3, [r7, #28]
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	885b      	ldrh	r3, [r3, #2]
 800226e:	61bb      	str	r3, [r7, #24]
#ifndef ARM_MATH_CM0_FAMILY
  float32_t maxC;                                /* maximum value in the column */

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t Xchg, in = 0.0f, in1;                /* Temporary input values  */
 8002270:	f04f 0300 	mov.w	r3, #0
 8002274:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t i, rowCnt, flag = 0u, j, loopCnt, k, l;      /* loop counters */
 8002276:	2300      	movs	r3, #0
 8002278:	63bb      	str	r3, [r7, #56]	; 0x38
	 *		8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).    
	 *		   Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).    
	 *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pOutT1 = pOut;
 800227a:	6a3b      	ldr	r3, [r7, #32]
 800227c:	65bb      	str	r3, [r7, #88]	; 0x58

    /* Loop over the number of rows */
    rowCnt = numRows;
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Making the destination matrix as identity matrix */
    while(rowCnt > 0u)
 8002282:	e029      	b.n	80022d8 <arm_mat_inverse_f32+0x8a>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 8002284:	69fa      	ldr	r2, [r7, #28]
 8002286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	637b      	str	r3, [r7, #52]	; 0x34
      while(j > 0u)
 800228c:	e008      	b.n	80022a0 <arm_mat_inverse_f32+0x52>
      {
        *pOutT1++ = 0.0f;
 800228e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002290:	1d1a      	adds	r2, r3, #4
 8002292:	65ba      	str	r2, [r7, #88]	; 0x58
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
        j--;
 800229a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800229c:	3b01      	subs	r3, #1
 800229e:	637b      	str	r3, [r7, #52]	; 0x34
      while(j > 0u)
 80022a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1f3      	bne.n	800228e <arm_mat_inverse_f32+0x40>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pOutT1++ = 1.0f;
 80022a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022a8:	1d1a      	adds	r2, r3, #4
 80022aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80022ac:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80022b0:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1u;
 80022b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022b4:	3b01      	subs	r3, #1
 80022b6:	637b      	str	r3, [r7, #52]	; 0x34
      while(j > 0u)
 80022b8:	e008      	b.n	80022cc <arm_mat_inverse_f32+0x7e>
      {
        *pOutT1++ = 0.0f;
 80022ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022bc:	1d1a      	adds	r2, r3, #4
 80022be:	65ba      	str	r2, [r7, #88]	; 0x58
 80022c0:	f04f 0200 	mov.w	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
        j--;
 80022c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022c8:	3b01      	subs	r3, #1
 80022ca:	637b      	str	r3, [r7, #52]	; 0x34
      while(j > 0u)
 80022cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f3      	bne.n	80022ba <arm_mat_inverse_f32+0x6c>
      }

      /* Decrement the loop counter */
      rowCnt--;
 80022d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022d4:	3b01      	subs	r3, #1
 80022d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(rowCnt > 0u)
 80022d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1d2      	bne.n	8002284 <arm_mat_inverse_f32+0x36>
    }

    /* Loop over the number of columns of the input matrix.    
       All the elements in each column are processed by the row operations */
    loopCnt = numCols;
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	633b      	str	r3, [r7, #48]	; 0x30

    /* Index modifier to navigate through the columns */
    l = 0u;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28

    while(loopCnt > 0u)
 80022e6:	e1aa      	b.n	800263e <arm_mat_inverse_f32+0x3f0>
       * If there is no non zero element to replace in the rows below,    
       * then the matrix is Singular. */

      /* Working pointer for the input matrix that points    
       * to the pivot element of the particular row  */
      pInT1 = pIn + (l * numCols);
 80022e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	fb02 f303 	mul.w	r3, r2, r3
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80022f4:	4413      	add	r3, r2
 80022f6:	663b      	str	r3, [r7, #96]	; 0x60

      /* Working pointer for the destination matrix that points    
       * to the pivot element of the particular row  */
      pOutT1 = pOut + (l * numCols);
 80022f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	fb02 f303 	mul.w	r3, r2, r3
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	6a3a      	ldr	r2, [r7, #32]
 8002304:	4413      	add	r3, r2
 8002306:	65bb      	str	r3, [r7, #88]	; 0x58

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 8002308:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	647b      	str	r3, [r7, #68]	; 0x44

      /* Grab the most significant value from column l */
      maxC = 0;
 800230e:	f04f 0300 	mov.w	r3, #0
 8002312:	64bb      	str	r3, [r7, #72]	; 0x48
      for (i = l; i < numRows; i++)
 8002314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002316:	643b      	str	r3, [r7, #64]	; 0x40
 8002318:	e036      	b.n	8002388 <arm_mat_inverse_f32+0x13a>
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 800231a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800231c:	edd3 7a00 	vldr	s15, [r3]
 8002320:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002328:	dd10      	ble.n	800234c <arm_mat_inverse_f32+0xfe>
 800232a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800232c:	edd3 7a00 	vldr	s15, [r3]
 8002330:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002334:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233c:	d503      	bpl.n	8002346 <arm_mat_inverse_f32+0xf8>
 800233e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002340:	edd3 7a00 	vldr	s15, [r3]
 8002344:	e016      	b.n	8002374 <arm_mat_inverse_f32+0x126>
 8002346:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800234a:	e013      	b.n	8002374 <arm_mat_inverse_f32+0x126>
 800234c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800234e:	edd3 7a00 	vldr	s15, [r3]
 8002352:	eef1 7a67 	vneg.f32	s15, s15
 8002356:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800235a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800235e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002362:	d505      	bpl.n	8002370 <arm_mat_inverse_f32+0x122>
 8002364:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002366:	edd3 7a00 	vldr	s15, [r3]
 800236a:	eef1 7a67 	vneg.f32	s15, s15
 800236e:	e001      	b.n	8002374 <arm_mat_inverse_f32+0x126>
 8002370:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002374:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        pInT1 += numCols;
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800237e:	4413      	add	r3, r2
 8002380:	663b      	str	r3, [r7, #96]	; 0x60
      for (i = l; i < numRows; i++)
 8002382:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002384:	3301      	adds	r3, #1
 8002386:	643b      	str	r3, [r7, #64]	; 0x40
 8002388:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	429a      	cmp	r2, r3
 800238e:	d3c4      	bcc.n	800231a <arm_mat_inverse_f32+0xcc>
      }

      /* Update the status if the matrix is singular */
      if(maxC == 0.0f)
 8002390:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002394:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800239c:	d102      	bne.n	80023a4 <arm_mat_inverse_f32+0x156>
      {
        return ARM_MATH_SINGULAR;
 800239e:	f06f 0304 	mvn.w	r3, #4
 80023a2:	e186      	b.n	80026b2 <arm_mat_inverse_f32+0x464>
      }

      /* Restore pInT1  */
      pInT1 = pIn;
 80023a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023a6:	663b      	str	r3, [r7, #96]	; 0x60

      /* Destination pointer modifier */
      k = 1u;
 80023a8:	2301      	movs	r3, #1
 80023aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      /* Check if the pivot element is the most significant of the column */
      if( (in > 0.0f ? in : -in) != maxC)
 80023ac:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80023b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b8:	dd02      	ble.n	80023c0 <arm_mat_inverse_f32+0x172>
 80023ba:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80023be:	e003      	b.n	80023c8 <arm_mat_inverse_f32+0x17a>
 80023c0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80023c4:	eef1 7a67 	vneg.f32	s15, s15
 80023c8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80023cc:	eef4 7a47 	vcmp.f32	s15, s14
 80023d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d4:	d069      	beq.n	80024aa <arm_mat_inverse_f32+0x25c>
      {
        /* Loop over the number rows present below */
        i = numRows - (l + 1u);
 80023d6:	69fa      	ldr	r2, [r7, #28]
 80023d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	3b01      	subs	r3, #1
 80023de:	643b      	str	r3, [r7, #64]	; 0x40

        while(i > 0u)
 80023e0:	e060      	b.n	80024a4 <arm_mat_inverse_f32+0x256>
        {
          /* Update the input and destination pointers */
          pInT2 = pInT1 + (numCols * l);
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023e6:	fb02 f303 	mul.w	r3, r2, r3
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023ee:	4413      	add	r3, r2
 80023f0:	65fb      	str	r3, [r7, #92]	; 0x5c
          pOutT2 = pOutT1 + (numCols * k);
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80023f6:	fb02 f303 	mul.w	r3, r2, r3
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023fe:	4413      	add	r3, r2
 8002400:	657b      	str	r3, [r7, #84]	; 0x54

          /* Look for the most significant element to    
           * replace in the rows below */
          if((*pInT2 > 0.0f ? *pInT2: -*pInT2) == maxC)
 8002402:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002404:	edd3 7a00 	vldr	s15, [r3]
 8002408:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800240c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002410:	dd03      	ble.n	800241a <arm_mat_inverse_f32+0x1cc>
 8002412:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002414:	edd3 7a00 	vldr	s15, [r3]
 8002418:	e004      	b.n	8002424 <arm_mat_inverse_f32+0x1d6>
 800241a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800241c:	edd3 7a00 	vldr	s15, [r3]
 8002420:	eef1 7a67 	vneg.f32	s15, s15
 8002424:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002428:	eef4 7a47 	vcmp.f32	s15, s14
 800242c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002430:	d132      	bne.n	8002498 <arm_mat_inverse_f32+0x24a>
          {
            /* Loop over number of columns    
             * to the right of the pilot element */
            j = numCols - l;
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	637b      	str	r3, [r7, #52]	; 0x34

            while(j > 0u)
 800243a:	e010      	b.n	800245e <arm_mat_inverse_f32+0x210>
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
 800243c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	617b      	str	r3, [r7, #20]
              *pInT2++ = *pInT1;
 8002442:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002444:	1d1a      	adds	r2, r3, #4
 8002446:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002448:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800244a:	6812      	ldr	r2, [r2, #0]
 800244c:	601a      	str	r2, [r3, #0]
              *pInT1++ = Xchg;
 800244e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002450:	1d1a      	adds	r2, r3, #4
 8002452:	663a      	str	r2, [r7, #96]	; 0x60
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	601a      	str	r2, [r3, #0]

              /* Decrement the loop counter */
              j--;
 8002458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800245a:	3b01      	subs	r3, #1
 800245c:	637b      	str	r3, [r7, #52]	; 0x34
            while(j > 0u)
 800245e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1eb      	bne.n	800243c <arm_mat_inverse_f32+0x1ee>
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	637b      	str	r3, [r7, #52]	; 0x34

            while(j > 0u)
 8002468:	e010      	b.n	800248c <arm_mat_inverse_f32+0x23e>
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pOutT2;
 800246a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	617b      	str	r3, [r7, #20]
              *pOutT2++ = *pOutT1;
 8002470:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002472:	1d1a      	adds	r2, r3, #4
 8002474:	657a      	str	r2, [r7, #84]	; 0x54
 8002476:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002478:	6812      	ldr	r2, [r2, #0]
 800247a:	601a      	str	r2, [r3, #0]
              *pOutT1++ = Xchg;
 800247c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800247e:	1d1a      	adds	r2, r3, #4
 8002480:	65ba      	str	r2, [r7, #88]	; 0x58
 8002482:	697a      	ldr	r2, [r7, #20]
 8002484:	601a      	str	r2, [r3, #0]

              /* Decrement the loop counter */
              j--;
 8002486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002488:	3b01      	subs	r3, #1
 800248a:	637b      	str	r3, [r7, #52]	; 0x34
            while(j > 0u)
 800248c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1eb      	bne.n	800246a <arm_mat_inverse_f32+0x21c>
            }

            /* Flag to indicate whether exchange is done or not */
            flag = 1u;
 8002492:	2301      	movs	r3, #1
 8002494:	63bb      	str	r3, [r7, #56]	; 0x38

            /* Break after exchange is done */
            break;
 8002496:	e008      	b.n	80024aa <arm_mat_inverse_f32+0x25c>
          }

          /* Update the destination pointer modifier */
          k++;
 8002498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800249a:	3301      	adds	r3, #1
 800249c:	62fb      	str	r3, [r7, #44]	; 0x2c

          /* Decrement the loop counter */
          i--;
 800249e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024a0:	3b01      	subs	r3, #1
 80024a2:	643b      	str	r3, [r7, #64]	; 0x40
        while(i > 0u)
 80024a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d19b      	bne.n	80023e2 <arm_mat_inverse_f32+0x194>
        }
      }

      /* Update the status if the matrix is singular */
      if((flag != 1u) && (in == 0.0f))
 80024aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d009      	beq.n	80024c4 <arm_mat_inverse_f32+0x276>
 80024b0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80024b4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024bc:	d102      	bne.n	80024c4 <arm_mat_inverse_f32+0x276>
      {
        return ARM_MATH_SINGULAR;
 80024be:	f06f 0304 	mvn.w	r3, #4
 80024c2:	e0f6      	b.n	80026b2 <arm_mat_inverse_f32+0x464>
      }

      /* Points to the pivot row of input and destination matrices */
      pPivotRowIn = pIn + (l * numCols);
 80024c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	fb02 f303 	mul.w	r3, r2, r3
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80024d0:	4413      	add	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
      pPivotRowDst = pOut + (l * numCols);
 80024d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	fb02 f303 	mul.w	r3, r2, r3
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	6a3a      	ldr	r2, [r7, #32]
 80024e0:	4413      	add	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]

      /* Temporary pointers to the pivot row pointers */
      pInT1 = pPivotRowIn;
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	663b      	str	r3, [r7, #96]	; 0x60
      pInT2 = pPivotRowDst;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	65fb      	str	r3, [r7, #92]	; 0x5c

      /* Pivot element of the row */
      in = *pPivotRowIn;
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	647b      	str	r3, [r7, #68]	; 0x44

      /* Loop over number of columns    
       * to the right of the pilot element */
      j = (numCols - l);
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	637b      	str	r3, [r7, #52]	; 0x34

      while(j > 0u)
 80024fa:	e010      	b.n	800251e <arm_mat_inverse_f32+0x2d0>
      {
        /* Divide each element of the row of the input matrix    
         * by the pivot element */
        in1 = *pInT1;
 80024fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	60bb      	str	r3, [r7, #8]
        *pInT1++ = in1 / in;
 8002502:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002504:	1d1a      	adds	r2, r3, #4
 8002506:	663a      	str	r2, [r7, #96]	; 0x60
 8002508:	edd7 6a02 	vldr	s13, [r7, #8]
 800250c:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002510:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002514:	edc3 7a00 	vstr	s15, [r3]

        /* Decrement the loop counter */
        j--;
 8002518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800251a:	3b01      	subs	r3, #1
 800251c:	637b      	str	r3, [r7, #52]	; 0x34
      while(j > 0u)
 800251e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1eb      	bne.n	80024fc <arm_mat_inverse_f32+0x2ae>
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	637b      	str	r3, [r7, #52]	; 0x34

      while(j > 0u)
 8002528:	e010      	b.n	800254c <arm_mat_inverse_f32+0x2fe>
      {
        /* Divide each element of the row of the destination matrix    
         * by the pivot element */
        in1 = *pInT2;
 800252a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	60bb      	str	r3, [r7, #8]
        *pInT2++ = in1 / in;
 8002530:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002532:	1d1a      	adds	r2, r3, #4
 8002534:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002536:	edd7 6a02 	vldr	s13, [r7, #8]
 800253a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800253e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002542:	edc3 7a00 	vstr	s15, [r3]

        /* Decrement the loop counter */
        j--;
 8002546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002548:	3b01      	subs	r3, #1
 800254a:	637b      	str	r3, [r7, #52]	; 0x34
      while(j > 0u)
 800254c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1eb      	bne.n	800252a <arm_mat_inverse_f32+0x2dc>

      /* Replace the rows with the sum of that row and a multiple of row i    
       * so that each new element in column i above row i is zero.*/

      /* Temporary pointers for input and destination matrices */
      pInT1 = pIn;
 8002552:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002554:	663b      	str	r3, [r7, #96]	; 0x60
      pInT2 = pOut;
 8002556:	6a3b      	ldr	r3, [r7, #32]
 8002558:	65fb      	str	r3, [r7, #92]	; 0x5c

      /* index used to check for pivot element */
      i = 0u;
 800255a:	2300      	movs	r3, #0
 800255c:	643b      	str	r3, [r7, #64]	; 0x40

      /* Loop over number of rows */
      /*  to be replaced by the sum of that row and a multiple of row i */
      k = numRows;
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	62fb      	str	r3, [r7, #44]	; 0x2c

      while(k > 0u)
 8002562:	e060      	b.n	8002626 <arm_mat_inverse_f32+0x3d8>
      {
        /* Check for the pivot element */
        if(i == l)
 8002564:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002568:	429a      	cmp	r2, r3
 800256a:	d10c      	bne.n	8002586 <arm_mat_inverse_f32+0x338>
        {
          /* If the processing element is the pivot element,    
             only the columns to the right are to be processed */
          pInT1 += numCols - l;
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002576:	4413      	add	r3, r2
 8002578:	663b      	str	r3, [r7, #96]	; 0x60

          pInT2 += numCols;
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002580:	4413      	add	r3, r2
 8002582:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002584:	e044      	b.n	8002610 <arm_mat_inverse_f32+0x3c2>
        }
        else
        {
          /* Element of the reference row */
          in = *pInT1;
 8002586:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	647b      	str	r3, [r7, #68]	; 0x44

          /* Working pointers for input and destination pivot rows */
          pPRT_in = pPivotRowIn;
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	653b      	str	r3, [r7, #80]	; 0x50
          pPRT_pDst = pPivotRowDst;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	64fb      	str	r3, [r7, #76]	; 0x4c

          /* Loop over the number of columns to the right of the pivot element,    
             to replace the elements in the input matrix */
          j = (numCols - l);
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	637b      	str	r3, [r7, #52]	; 0x34

          while(j > 0u)
 800259c:	e017      	b.n	80025ce <arm_mat_inverse_f32+0x380>
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT1;
 800259e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	60bb      	str	r3, [r7, #8]
            *pInT1++ = in1 - (in * *pPRT_in++);
 80025a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025a6:	1d1a      	adds	r2, r3, #4
 80025a8:	653a      	str	r2, [r7, #80]	; 0x50
 80025aa:	ed93 7a00 	vldr	s14, [r3]
 80025ae:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80025b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025b8:	1d1a      	adds	r2, r3, #4
 80025ba:	663a      	str	r2, [r7, #96]	; 0x60
 80025bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80025c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c4:	edc3 7a00 	vstr	s15, [r3]

            /* Decrement the loop counter */
            j--;
 80025c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ca:	3b01      	subs	r3, #1
 80025cc:	637b      	str	r3, [r7, #52]	; 0x34
          while(j > 0u)
 80025ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1e4      	bne.n	800259e <arm_mat_inverse_f32+0x350>
          }

          /* Loop over the number of columns to    
             replace the elements in the destination matrix */
          j = numCols;
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	637b      	str	r3, [r7, #52]	; 0x34

          while(j > 0u)
 80025d8:	e017      	b.n	800260a <arm_mat_inverse_f32+0x3bc>
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT2;
 80025da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	60bb      	str	r3, [r7, #8]
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 80025e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025e2:	1d1a      	adds	r2, r3, #4
 80025e4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80025e6:	ed93 7a00 	vldr	s14, [r3]
 80025ea:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80025ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025f4:	1d1a      	adds	r2, r3, #4
 80025f6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80025f8:	ed97 7a02 	vldr	s14, [r7, #8]
 80025fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002600:	edc3 7a00 	vstr	s15, [r3]

            /* Decrement the loop counter */
            j--;
 8002604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002606:	3b01      	subs	r3, #1
 8002608:	637b      	str	r3, [r7, #52]	; 0x34
          while(j > 0u)
 800260a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1e4      	bne.n	80025da <arm_mat_inverse_f32+0x38c>
          }

        }

        /* Increment the temporary input pointer */
        pInT1 = pInT1 + l;
 8002610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002616:	4413      	add	r3, r2
 8002618:	663b      	str	r3, [r7, #96]	; 0x60

        /* Decrement the loop counter */
        k--;
 800261a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261c:	3b01      	subs	r3, #1
 800261e:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* Increment the pivot index */
        i++;
 8002620:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002622:	3301      	adds	r3, #1
 8002624:	643b      	str	r3, [r7, #64]	; 0x40
      while(k > 0u)
 8002626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002628:	2b00      	cmp	r3, #0
 800262a:	d19b      	bne.n	8002564 <arm_mat_inverse_f32+0x316>
      }

      /* Increment the input pointer */
      pIn++;
 800262c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800262e:	3304      	adds	r3, #4
 8002630:	667b      	str	r3, [r7, #100]	; 0x64

      /* Decrement the loop counter */
      loopCnt--;
 8002632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002634:	3b01      	subs	r3, #1
 8002636:	633b      	str	r3, [r7, #48]	; 0x30

      /* Increment the index modifier */
      l++;
 8002638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800263a:	3301      	adds	r3, #1
 800263c:	62bb      	str	r3, [r7, #40]	; 0x28
    while(loopCnt > 0u)
 800263e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002640:	2b00      	cmp	r3, #0
 8002642:	f47f ae51 	bne.w	80022e8 <arm_mat_inverse_f32+0x9a>


#endif /* #ifndef ARM_MATH_CM0_FAMILY */

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8002646:	2300      	movs	r3, #0
 8002648:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if((flag != 1u) && (in == 0.0f))
 800264c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800264e:	2b01      	cmp	r3, #1
 8002650:	d02d      	beq.n	80026ae <arm_mat_inverse_f32+0x460>
 8002652:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002656:	eef5 7a40 	vcmp.f32	s15, #0.0
 800265a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800265e:	d126      	bne.n	80026ae <arm_mat_inverse_f32+0x460>
    {
      pIn = pSrc->pData;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	667b      	str	r3, [r7, #100]	; 0x64
      for (i = 0; i < numRows * numCols; i++)
 8002666:	2300      	movs	r3, #0
 8002668:	643b      	str	r3, [r7, #64]	; 0x40
 800266a:	e00d      	b.n	8002688 <arm_mat_inverse_f32+0x43a>
      {
        if (pIn[i] != 0.0f)
 800266c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002672:	4413      	add	r3, r2
 8002674:	edd3 7a00 	vldr	s15, [r3]
 8002678:	eef5 7a40 	vcmp.f32	s15, #0.0
 800267c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002680:	d10a      	bne.n	8002698 <arm_mat_inverse_f32+0x44a>
      for (i = 0; i < numRows * numCols; i++)
 8002682:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002684:	3301      	adds	r3, #1
 8002686:	643b      	str	r3, [r7, #64]	; 0x40
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	fb02 f303 	mul.w	r3, r2, r3
 8002690:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002692:	429a      	cmp	r2, r3
 8002694:	d3ea      	bcc.n	800266c <arm_mat_inverse_f32+0x41e>
 8002696:	e000      	b.n	800269a <arm_mat_inverse_f32+0x44c>
            break;
 8002698:	bf00      	nop
      }
      
      if (i == numRows * numCols)
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	fb02 f303 	mul.w	r3, r2, r3
 80026a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d102      	bne.n	80026ae <arm_mat_inverse_f32+0x460>
        status = ARM_MATH_SINGULAR;
 80026a8:	23fb      	movs	r3, #251	; 0xfb
 80026aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  /* Return to application */
  return (status);
 80026ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	376c      	adds	r7, #108	; 0x6c
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <arm_mat_mult_f32>:

arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 80026be:	b480      	push	{r7}
 80026c0:	b095      	sub	sp, #84	; 0x54
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	60b9      	str	r1, [r7, #8]
 80026c8:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	64bb      	str	r3, [r7, #72]	; 0x48
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	647b      	str	r3, [r7, #68]	; 0x44
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	881b      	ldrh	r3, [r3, #0]
 80026e6:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	885b      	ldrh	r3, [r3, #2]
 80026ec:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	885b      	ldrh	r3, [r3, #2]
 80026f2:	84fb      	strh	r3, [r7, #38]	; 0x26
#ifndef ARM_MATH_CM0_FAMILY

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t in1, in2, in3, in4;
  uint16_t col, i = 0u, j, row = numRowsA, colCnt;      /* loop counters */
 80026f4:	2300      	movs	r3, #0
 80026f6:	873b      	strh	r3, [r7, #56]	; 0x38
 80026f8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80026fa:	86bb      	strh	r3, [r7, #52]	; 0x34
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of the row being processed */
      px = pOut + i;
 80026fc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002702:	4413      	add	r3, r2
 8002704:	643b      	str	r3, [r7, #64]	; 0x40

      /* For every row wise process, the column loop counter is to be initiated */
      col = numColsB;
 8002706:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002708:	877b      	strh	r3, [r7, #58]	; 0x3a

      /* For every row wise process, the pIn2 pointer is set    
       ** to the starting address of the pSrcB data */
      pIn2 = pSrcB->pData;
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	64bb      	str	r3, [r7, #72]	; 0x48

      j = 0u;
 8002710:	2300      	movs	r3, #0
 8002712:	86fb      	strh	r3, [r7, #54]	; 0x36

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8002714:	f04f 0300 	mov.w	r3, #0
 8002718:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Initiate the pointer pIn1 to point to the starting address of the column being processed */
        pIn1 = pInA;
 800271a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800271c:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;
 800271e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002720:	089b      	lsrs	r3, r3, #2
 8002722:	867b      	strh	r3, [r7, #50]	; 0x32

        /* matrix multiplication        */
        while(colCnt > 0u)
 8002724:	e061      	b.n	80027ea <arm_mat_mult_f32+0x12c>
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
 8002726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	623b      	str	r3, [r7, #32]
          pIn2 += numColsB;
 800272c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002732:	4413      	add	r3, r2
 8002734:	64bb      	str	r3, [r7, #72]	; 0x48
          in1 = pIn1[0];
 8002736:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	61fb      	str	r3, [r7, #28]
          in2 = pIn1[1];
 800273c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	61bb      	str	r3, [r7, #24]
          sum += in1 * in3;
 8002742:	ed97 7a07 	vldr	s14, [r7, #28]
 8002746:	edd7 7a08 	vldr	s15, [r7, #32]
 800274a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002756:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
          in4 = *pIn2;
 800275a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	617b      	str	r3, [r7, #20]
          pIn2 += numColsB;
 8002760:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002766:	4413      	add	r3, r2
 8002768:	64bb      	str	r3, [r7, #72]	; 0x48
          sum += in2 * in4;
 800276a:	ed97 7a06 	vldr	s14, [r7, #24]
 800276e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002776:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800277a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800277e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

          in3 = *pIn2;
 8002782:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	623b      	str	r3, [r7, #32]
          pIn2 += numColsB;
 8002788:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800278e:	4413      	add	r3, r2
 8002790:	64bb      	str	r3, [r7, #72]	; 0x48
          in1 = pIn1[2];
 8002792:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	61fb      	str	r3, [r7, #28]
          in2 = pIn1[3];
 8002798:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	61bb      	str	r3, [r7, #24]
          sum += in1 * in3;
 800279e:	ed97 7a07 	vldr	s14, [r7, #28]
 80027a2:	edd7 7a08 	vldr	s15, [r7, #32]
 80027a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027aa:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80027ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027b2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
          in4 = *pIn2;
 80027b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	617b      	str	r3, [r7, #20]
          pIn2 += numColsB;
 80027bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80027c2:	4413      	add	r3, r2
 80027c4:	64bb      	str	r3, [r7, #72]	; 0x48
          sum += in2 * in4;
 80027c6:	ed97 7a06 	vldr	s14, [r7, #24]
 80027ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80027ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80027d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027da:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
          pIn1 += 4u;
 80027de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027e0:	3310      	adds	r3, #16
 80027e2:	64fb      	str	r3, [r7, #76]	; 0x4c

          /* Decrement the loop count */
          colCnt--;
 80027e4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80027e6:	3b01      	subs	r3, #1
 80027e8:	867b      	strh	r3, [r7, #50]	; 0x32
        while(colCnt > 0u)
 80027ea:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d19a      	bne.n	8002726 <arm_mat_mult_f32+0x68>
        }

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;
 80027f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80027f2:	f003 0303 	and.w	r3, r3, #3
 80027f6:	867b      	strh	r3, [r7, #50]	; 0x32

        while(colCnt > 0u)
 80027f8:	e017      	b.n	800282a <arm_mat_mult_f32+0x16c>
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 80027fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027fc:	1d1a      	adds	r2, r3, #4
 80027fe:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002800:	ed93 7a00 	vldr	s14, [r3]
 8002804:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002806:	edd3 7a00 	vldr	s15, [r3]
 800280a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800280e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002812:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002816:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
          pIn2 += numColsB;
 800281a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002820:	4413      	add	r3, r2
 8002822:	64bb      	str	r3, [r7, #72]	; 0x48

          /* Decrement the loop counter */
          colCnt--;
 8002824:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002826:	3b01      	subs	r3, #1
 8002828:	867b      	strh	r3, [r7, #50]	; 0x32
        while(colCnt > 0u)
 800282a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1e4      	bne.n	80027fa <arm_mat_mult_f32+0x13c>
        }

        /* Store the result in the destination buffer */
        *px++ = sum;
 8002830:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002832:	1d1a      	adds	r2, r3, #4
 8002834:	643a      	str	r2, [r7, #64]	; 0x40
 8002836:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002838:	601a      	str	r2, [r3, #0]

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
 800283a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800283c:	3301      	adds	r3, #1
 800283e:	86fb      	strh	r3, [r7, #54]	; 0x36
        pIn2 = pSrcB->pData + j;
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4413      	add	r3, r2
 800284a:	64bb      	str	r3, [r7, #72]	; 0x48

        /* Decrement the column loop counter */
        col--;
 800284c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800284e:	3b01      	subs	r3, #1
 8002850:	877b      	strh	r3, [r7, #58]	; 0x3a

      } while(col > 0u);
 8002852:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002854:	2b00      	cmp	r3, #0
 8002856:	f47f af5d 	bne.w	8002714 <arm_mat_mult_f32+0x56>
      } while(col > 0u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
 800285a:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800285c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800285e:	4413      	add	r3, r2
 8002860:	873b      	strh	r3, [r7, #56]	; 0x38
      pInA = pInA + numColsA;
 8002862:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002868:	4413      	add	r3, r2
 800286a:	647b      	str	r3, [r7, #68]	; 0x44

      /* Decrement the row loop counter */
      row--;
 800286c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800286e:	3b01      	subs	r3, #1
 8002870:	86bb      	strh	r3, [r7, #52]	; 0x34

    } while(row > 0u);
 8002872:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002874:	2b00      	cmp	r3, #0
 8002876:	f47f af41 	bne.w	80026fc <arm_mat_mult_f32+0x3e>
    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800287a:	2300      	movs	r3, #0
 800287c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  }

  /* Return to application */
  return (status);
 8002880:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
}
 8002884:	4618      	mov	r0, r3
 8002886:	3754      	adds	r7, #84	; 0x54
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <arm_mat_sub_f32>:

arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 8002890:	b480      	push	{r7}
 8002892:	b091      	sub	sp, #68	; 0x44
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	63bb      	str	r3, [r7, #56]	; 0x38
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer  */
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	637b      	str	r3, [r7, #52]	; 0x34
  }
  else
#endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
  {
    /* Total number of samples in the input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	881b      	ldrh	r3, [r3, #0]
 80028b2:	461a      	mov	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	885b      	ldrh	r3, [r3, #2]
 80028b8:	fb02 f303 	mul.w	r3, r2, r3
 80028bc:	62fb      	str	r3, [r7, #44]	; 0x2c
#ifndef ARM_MATH_CM0_FAMILY

    /* Run the below code for Cortex-M4 and Cortex-M3 */

    /* Loop Unrolling */
    blkCnt = numSamples >> 2u;
 80028be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c0:	089b      	lsrs	r3, r3, #2
 80028c2:	633b      	str	r3, [r7, #48]	; 0x30

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 80028c4:	e052      	b.n	800296c <arm_mat_sub_f32+0xdc>
    {
      /* C(m,n) = A(m,n) - B(m,n) */
      /* Subtract and then store the results in the destination buffer. */
      /* Read values from source A */
      inA1 = pIn1[0];
 80028c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read values from source B */
      inB1 = pIn2[0];
 80028cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	623b      	str	r3, [r7, #32]

      /* Read values from source A */
      inA2 = pIn1[1];
 80028d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	61fb      	str	r3, [r7, #28]

      /* out = sourceA - sourceB */
      out1 = inA1 - inB1;
 80028d8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80028dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80028e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028e4:	edc7 7a06 	vstr	s15, [r7, #24]

      /* Read values from source B */
      inB2 = pIn2[1];
 80028e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	617b      	str	r3, [r7, #20]

      /* Read values from source A */
      inA1 = pIn1[2];
 80028ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	627b      	str	r3, [r7, #36]	; 0x24

      /* out = sourceA - sourceB */
      out2 = inA2 - inB2;
 80028f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80028f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80028fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002900:	edc7 7a04 	vstr	s15, [r7, #16]

      /* Read values from source B */
      inB1 = pIn2[2];
 8002904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	623b      	str	r3, [r7, #32]

      /* Store result in destination */
      pOut[0] = out1;
 800290a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	601a      	str	r2, [r3, #0]
      pOut[1] = out2;
 8002910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002912:	3304      	adds	r3, #4
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	601a      	str	r2, [r3, #0]

      /* Read values from source A */
      inA2 = pIn1[3];
 8002918:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	61fb      	str	r3, [r7, #28]

      /* Read values from source B */
      inB2 = pIn2[3];
 800291e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	617b      	str	r3, [r7, #20]

      /* out = sourceA - sourceB */
      out1 = inA1 - inB1;
 8002924:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002928:	edd7 7a08 	vldr	s15, [r7, #32]
 800292c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002930:	edc7 7a06 	vstr	s15, [r7, #24]


      /* out = sourceA - sourceB */
      out2 = inA2 - inB2;
 8002934:	ed97 7a07 	vldr	s14, [r7, #28]
 8002938:	edd7 7a05 	vldr	s15, [r7, #20]
 800293c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002940:	edc7 7a04 	vstr	s15, [r7, #16]

      /* Store result in destination */
      pOut[2] = out1;
 8002944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002946:	3308      	adds	r3, #8
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	601a      	str	r2, [r3, #0]

      /* Store result in destination */
      pOut[3] = out2;
 800294c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800294e:	330c      	adds	r3, #12
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	601a      	str	r2, [r3, #0]


      /* update pointers to process next sampels */
      pIn1 += 4u;
 8002954:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002956:	3310      	adds	r3, #16
 8002958:	63fb      	str	r3, [r7, #60]	; 0x3c
      pIn2 += 4u;
 800295a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295c:	3310      	adds	r3, #16
 800295e:	63bb      	str	r3, [r7, #56]	; 0x38
      pOut += 4u;
 8002960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002962:	3310      	adds	r3, #16
 8002964:	637b      	str	r3, [r7, #52]	; 0x34

      /* Decrement the loop counter */
      blkCnt--;
 8002966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002968:	3b01      	subs	r3, #1
 800296a:	633b      	str	r3, [r7, #48]	; 0x30
    while(blkCnt > 0u)
 800296c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1a9      	bne.n	80028c6 <arm_mat_sub_f32+0x36>
    }

    /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    blkCnt = numSamples % 0x4u;
 8002972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002974:	f003 0303 	and.w	r3, r3, #3
 8002978:	633b      	str	r3, [r7, #48]	; 0x30
    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

    while(blkCnt > 0u)
 800297a:	e013      	b.n	80029a4 <arm_mat_sub_f32+0x114>
    {
      /* C(m,n) = A(m,n) - B(m,n) */
      /* Subtract and then store the results in the destination buffer. */
      *pOut++ = (*pIn1++) - (*pIn2++);
 800297c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800297e:	1d1a      	adds	r2, r3, #4
 8002980:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002982:	ed93 7a00 	vldr	s14, [r3]
 8002986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002988:	1d1a      	adds	r2, r3, #4
 800298a:	63ba      	str	r2, [r7, #56]	; 0x38
 800298c:	edd3 7a00 	vldr	s15, [r3]
 8002990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002992:	1d1a      	adds	r2, r3, #4
 8002994:	637a      	str	r2, [r7, #52]	; 0x34
 8002996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800299a:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement the loop counter */
      blkCnt--;
 800299e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a0:	3b01      	subs	r3, #1
 80029a2:	633b      	str	r3, [r7, #48]	; 0x30
    while(blkCnt > 0u)
 80029a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1e8      	bne.n	800297c <arm_mat_sub_f32+0xec>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 80029aa:	2300      	movs	r3, #0
 80029ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }

  /* Return to application */
  return (status);
 80029b0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3744      	adds	r7, #68	; 0x44
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <barometer_init>:
/** Initialize the barometer struct
 *
 * @param[in]  barometer  A pointer to an allocated barometer struct
 */
void barometer_init(barometer_t *barometer, GPIO_TypeDef* port, uint16_t pin, SPI_HandleTypeDef* spi)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	603b      	str	r3, [r7, #0]
 80029cc:	4613      	mov	r3, r2
 80029ce:	80fb      	strh	r3, [r7, #6]
    uint32_t i = 0;
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]

    //initialise the barometer parameters
    barometer->initialized = 0;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2200      	movs	r2, #0
 80029d8:	62da      	str	r2, [r3, #44]	; 0x2c
    barometer->port = port;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	68ba      	ldr	r2, [r7, #8]
 80029de:	601a      	str	r2, [r3, #0]
    barometer->pin = pin;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	88fa      	ldrh	r2, [r7, #6]
 80029e4:	809a      	strh	r2, [r3, #4]
    barometer->spi = spi;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	609a      	str	r2, [r3, #8]
    barometer->pressure = 0;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	625a      	str	r2, [r3, #36]	; 0x24
    barometer->temperature = 0;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	629a      	str	r2, [r3, #40]	; 0x28

    // Reset the barometer
    barometer_reset(barometer);
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 f821 	bl	8002a44 <barometer_reset>

    // Read the calibration coefficient
    for (i = 0; i < 6; i++) {
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	e012      	b.n	8002a2e <barometer_init+0x6e>
        barometer->calibration[i] = barometer_read_prom(barometer, i + 1);
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	4619      	mov	r1, r3
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f000 f844 	bl	8002aa0 <barometer_read_prom>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	3302      	adds	r3, #2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	6059      	str	r1, [r3, #4]
    for (i = 0; i < 6; i++) {
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	617b      	str	r3, [r7, #20]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	2b05      	cmp	r3, #5
 8002a32:	d9e9      	bls.n	8002a08 <barometer_init+0x48>
    }

    //set the handle to initialised
    barometer->initialized = 1;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2201      	movs	r2, #1
 8002a38:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002a3a:	bf00      	nop
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <barometer_reset>:
/** Send the RESET command to the barometer
 *
 * @param[in]  barometer  A pointer to the barometer struct
 */
void barometer_reset(barometer_t *barometer)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
    uint8_t tx[3] = { BAROMETER_RESET_COMMAND, 0x00, 0x00 };
 8002a4c:	4a13      	ldr	r2, [pc, #76]	; (8002a9c <barometer_reset+0x58>)
 8002a4e:	f107 030c 	add.w	r3, r7, #12
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	4611      	mov	r1, r2
 8002a56:	8019      	strh	r1, [r3, #0]
 8002a58:	3302      	adds	r3, #2
 8002a5a:	0c12      	lsrs	r2, r2, #16
 8002a5c:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(barometer->port, barometer->pin, GPIO_PIN_RESET);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	889b      	ldrh	r3, [r3, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	4619      	mov	r1, r3
 8002a6a:	f001 f9eb 	bl	8003e44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(barometer->spi, tx, 1, 10);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6898      	ldr	r0, [r3, #8]
 8002a72:	f107 010c 	add.w	r1, r7, #12
 8002a76:	230a      	movs	r3, #10
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f003 fb54 	bl	8006126 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(barometer->port, barometer->pin, GPIO_PIN_SET);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6818      	ldr	r0, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	889b      	ldrh	r3, [r3, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	4619      	mov	r1, r3
 8002a8a:	f001 f9db 	bl	8003e44 <HAL_GPIO_WritePin>

    osDelay(5);
 8002a8e:	2005      	movs	r0, #5
 8002a90:	f008 f924 	bl	800acdc <osDelay>
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	0800f850 	.word	0x0800f850

08002aa0 <barometer_read_prom>:
 * @param[in]  coef_num   Coefficient number index to be received.
 *
 * @return the coefficient number for the given index
 */
static uint16_t barometer_read_prom(barometer_t *barometer, uint8_t coefficient)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af02      	add	r7, sp, #8
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	70fb      	strb	r3, [r7, #3]
    uint8_t tx[3] = { ((uint8_t) (PROM_READ_COMMAND + coefficient * 2)), 0, 0 };
 8002aac:	78fb      	ldrb	r3, [r7, #3]
 8002aae:	3350      	adds	r3, #80	; 0x50
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	733b      	strb	r3, [r7, #12]
 8002ab8:	2300      	movs	r3, #0
 8002aba:	737b      	strb	r3, [r7, #13]
 8002abc:	2300      	movs	r3, #0
 8002abe:	73bb      	strb	r3, [r7, #14]
    uint8_t rx[3] = { 0 };
 8002ac0:	4b16      	ldr	r3, [pc, #88]	; (8002b1c <barometer_read_prom+0x7c>)
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	813b      	strh	r3, [r7, #8]
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	72bb      	strb	r3, [r7, #10]

    HAL_GPIO_WritePin(barometer->port, barometer->pin, GPIO_PIN_RESET);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6818      	ldr	r0, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	889b      	ldrh	r3, [r3, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f001 f9b5 	bl	8003e44 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(barometer->spi, tx, rx, (uint16_t) sizeof(tx), 1000);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6898      	ldr	r0, [r3, #8]
 8002ade:	f107 0208 	add.w	r2, r7, #8
 8002ae2:	f107 010c 	add.w	r1, r7, #12
 8002ae6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aea:	9300      	str	r3, [sp, #0]
 8002aec:	2303      	movs	r3, #3
 8002aee:	f003 fd67 	bl	80065c0 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(barometer->port, barometer->pin, GPIO_PIN_SET);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	889b      	ldrh	r3, [r3, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	4619      	mov	r1, r3
 8002afe:	f001 f9a1 	bl	8003e44 <HAL_GPIO_WritePin>

    return (rx[1] << 8) + rx[2];
 8002b02:	7a7b      	ldrb	r3, [r7, #9]
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	021b      	lsls	r3, r3, #8
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	7abb      	ldrb	r3, [r7, #10]
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	4413      	add	r3, r2
 8002b10:	b29b      	uxth	r3, r3
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	0800f854 	.word	0x0800f854

08002b20 <barometer_read_data>:
 * @param[in]  cmd        Determines the timeout to be applied
 *
 * @return a 32-bit value
 */
static uint32_t barometer_read_data(barometer_t *barometer, uint8_t cmd)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	70fb      	strb	r3, [r7, #3]
    uint8_t rx[10] = { 0 };
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	f107 0310 	add.w	r3, r7, #16
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	809a      	strh	r2, [r3, #4]
    uint8_t tx = CMD_ADC_CONV + cmd;
 8002b3a:	78fb      	ldrb	r3, [r7, #3]
 8002b3c:	3340      	adds	r3, #64	; 0x40
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	72fb      	strb	r3, [r7, #11]

    // Pull CS low to initiate communication
    HAL_GPIO_WritePin(barometer->port, barometer->pin, GPIO_PIN_RESET);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6818      	ldr	r0, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	889b      	ldrh	r3, [r3, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	f001 f979 	bl	8003e44 <HAL_GPIO_WritePin>

    // Send conversion command
    HAL_SPI_Transmit(barometer->spi, &tx, 1, 10);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6898      	ldr	r0, [r3, #8]
 8002b56:	f107 010b 	add.w	r1, r7, #11
 8002b5a:	230a      	movs	r3, #10
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f003 fae2 	bl	8006126 <HAL_SPI_Transmit>

    // Wait necessary conversion time, which depends on the specific command
    switch (cmd & 0x0F) {
 8002b62:	78fb      	ldrb	r3, [r7, #3]
 8002b64:	f003 030f 	and.w	r3, r3, #15
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d829      	bhi.n	8002bc0 <barometer_read_data+0xa0>
 8002b6c:	a201      	add	r2, pc, #4	; (adr r2, 8002b74 <barometer_read_data+0x54>)
 8002b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b72:	bf00      	nop
 8002b74:	08002b99 	.word	0x08002b99
 8002b78:	08002bc1 	.word	0x08002bc1
 8002b7c:	08002ba1 	.word	0x08002ba1
 8002b80:	08002bc1 	.word	0x08002bc1
 8002b84:	08002ba9 	.word	0x08002ba9
 8002b88:	08002bc1 	.word	0x08002bc1
 8002b8c:	08002bb1 	.word	0x08002bb1
 8002b90:	08002bc1 	.word	0x08002bc1
 8002b94:	08002bb9 	.word	0x08002bb9
        case CMD_ADC_256:
            //delay = 900us
            osDelay(1);
 8002b98:	2001      	movs	r0, #1
 8002b9a:	f008 f89f 	bl	800acdc <osDelay>
            break;
 8002b9e:	e00f      	b.n	8002bc0 <barometer_read_data+0xa0>
        case CMD_ADC_512:
            //delay = 3ms;
            osDelay(3);
 8002ba0:	2003      	movs	r0, #3
 8002ba2:	f008 f89b 	bl	800acdc <osDelay>
            break;
 8002ba6:	e00b      	b.n	8002bc0 <barometer_read_data+0xa0>
        case CMD_ADC_1024:
            //delay = 4ms;
            osDelay(4);
 8002ba8:	2004      	movs	r0, #4
 8002baa:	f008 f897 	bl	800acdc <osDelay>
            break;
 8002bae:	e007      	b.n	8002bc0 <barometer_read_data+0xa0>
        case CMD_ADC_2048:
            //delay = 6ms;
            osDelay(6);
 8002bb0:	2006      	movs	r0, #6
 8002bb2:	f008 f893 	bl	800acdc <osDelay>
            break;
 8002bb6:	e003      	b.n	8002bc0 <barometer_read_data+0xa0>
        case CMD_ADC_4096:
            //delay = 10ms;
            osDelay(10);
 8002bb8:	200a      	movs	r0, #10
 8002bba:	f008 f88f 	bl	800acdc <osDelay>
            break;
 8002bbe:	bf00      	nop
    }

    // Pull CS high to finish the conversion
    HAL_GPIO_WritePin(barometer->port, barometer->pin, GPIO_PIN_SET);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6818      	ldr	r0, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	889b      	ldrh	r3, [r3, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	4619      	mov	r1, r3
 8002bcc:	f001 f93a 	bl	8003e44 <HAL_GPIO_WritePin>
    osDelay(10);
 8002bd0:	200a      	movs	r0, #10
 8002bd2:	f008 f883 	bl	800acdc <osDelay>
    HAL_GPIO_WritePin(barometer->port, barometer->pin, GPIO_PIN_RESET);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	889b      	ldrh	r3, [r3, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	4619      	mov	r1, r3
 8002be2:	f001 f92f 	bl	8003e44 <HAL_GPIO_WritePin>

    // Receive the data after the conversion
    HAL_SPI_Receive(barometer->spi, rx, 4, 10);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6898      	ldr	r0, [r3, #8]
 8002bea:	f107 010c 	add.w	r1, r7, #12
 8002bee:	230a      	movs	r3, #10
 8002bf0:	2204      	movs	r2, #4
 8002bf2:	f003 fbd4 	bl	800639e <HAL_SPI_Receive>

    // Pull CS high after read
    HAL_GPIO_WritePin(barometer->port, barometer->pin, GPIO_PIN_SET);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6818      	ldr	r0, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	889b      	ldrh	r3, [r3, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	4619      	mov	r1, r3
 8002c02:	f001 f91f 	bl	8003e44 <HAL_GPIO_WritePin>

    // First byte is not data
    return (rx[1] << 16) | (rx[2] << 8) | rx[3];
 8002c06:	7b7b      	ldrb	r3, [r7, #13]
 8002c08:	041a      	lsls	r2, r3, #16
 8002c0a:	7bbb      	ldrb	r3, [r7, #14]
 8002c0c:	021b      	lsls	r3, r3, #8
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	7bfa      	ldrb	r2, [r7, #15]
 8002c12:	4313      	orrs	r3, r2
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <barometer_update>:
/** Update the pressure and temperature value from the barometer
 *
 * @param[in]  barometer  A pointer to the barometer struct
 */
void barometer_update(barometer_t *barometer)
{
 8002c1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c20:	b09c      	sub	sp, #112	; 0x70
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6478      	str	r0, [r7, #68]	; 0x44
    int32_t delta_temperature;
    int64_t offset, sensitivity;
    float new_pressure;

    // See the chip (MS5607) datasheet for more information on these conversions
    raw_pressure = barometer_read_data(barometer, CMD_ADC_D1 + CMD_ADC_1024);
 8002c26:	2104      	movs	r1, #4
 8002c28:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002c2a:	f7ff ff79 	bl	8002b20 <barometer_read_data>
 8002c2e:	66f8      	str	r0, [r7, #108]	; 0x6c
    raw_temperature = barometer_read_data(barometer,  CMD_ADC_D2 + CMD_ADC_1024);
 8002c30:	2114      	movs	r1, #20
 8002c32:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002c34:	f7ff ff74 	bl	8002b20 <barometer_read_data>
 8002c38:	66b8      	str	r0, [r7, #104]	; 0x68

    // dT = D2 - C5 * 2
    // TEMP = 2000 + dT * C6 / 2
    delta_temperature = raw_temperature - (barometer->calibration[4] << 8);
 8002c3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	021a      	lsls	r2, r3, #8
 8002c40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c42:	1a9b      	subs	r3, r3, r2
 8002c44:	667b      	str	r3, [r7, #100]	; 0x64
    barometer->temperature = (2000 + (delta_temperature * barometer->calibration[5] >> 23)) / 100.0f;
 8002c46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c48:	6a1a      	ldr	r2, [r3, #32]
 8002c4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c4c:	fb02 f303 	mul.w	r3, r2, r3
 8002c50:	0ddb      	lsrs	r3, r3, #23
 8002c52:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002c56:	ee07 3a90 	vmov	s15, r3
 8002c5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c5e:	eddf 6a55 	vldr	s13, [pc, #340]	; 8002db4 <barometer_update+0x198>
 8002c62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c68:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    // OFF = = C2 * 2 + (C4 * dT ) / 2
    // SENS = C1 * 2 + (C3 * dT ) / 2
    // PRESSURE = (D1 * SENS / 2 - OFF) / 2
    offset = (((int64_t)barometer->calibration[1]) << 17) + (barometer->calibration[3] * delta_temperature >> 6);
 8002c6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	2200      	movs	r2, #0
 8002c72:	633b      	str	r3, [r7, #48]	; 0x30
 8002c74:	637a      	str	r2, [r7, #52]	; 0x34
 8002c76:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	0bdb      	lsrs	r3, r3, #15
 8002c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c80:	460b      	mov	r3, r1
 8002c82:	045b      	lsls	r3, r3, #17
 8002c84:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c88:	699a      	ldr	r2, [r3, #24]
 8002c8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c8c:	fb02 f303 	mul.w	r3, r2, r3
 8002c90:	099b      	lsrs	r3, r3, #6
 8002c92:	2200      	movs	r2, #0
 8002c94:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c9a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	189b      	adds	r3, r3, r2
 8002ca2:	60bb      	str	r3, [r7, #8]
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ca8:	eb42 0303 	adc.w	r3, r2, r3
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cb2:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    sensitivity = (((int64_t)barometer->calibration[0]) << 16) + (barometer->calibration[2] * delta_temperature >> 7);
 8002cb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	623b      	str	r3, [r7, #32]
 8002cbe:	627a      	str	r2, [r7, #36]	; 0x24
 8002cc0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8002cca:	460b      	mov	r3, r1
 8002ccc:	ea4f 4a03 	mov.w	sl, r3, lsl #16
 8002cd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	09db      	lsrs	r3, r3, #7
 8002cdc:	2200      	movs	r2, #0
 8002cde:	61bb      	str	r3, [r7, #24]
 8002ce0:	61fa      	str	r2, [r7, #28]
 8002ce2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	eb1a 0303 	adds.w	r3, sl, r3
 8002cec:	603b      	str	r3, [r7, #0]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	eb4b 0303 	adc.w	r3, fp, r3
 8002cf4:	607b      	str	r3, [r7, #4]
 8002cf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cfa:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

    //Spike detection to prevent early destruction of the rocket.
    new_pressure = (((raw_pressure * sensitivity >> 21) - offset) >> 15);
 8002cfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d00:	2200      	movs	r2, #0
 8002d02:	613b      	str	r3, [r7, #16]
 8002d04:	617a      	str	r2, [r7, #20]
 8002d06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d0c:	465a      	mov	r2, fp
 8002d0e:	fb02 f203 	mul.w	r2, r2, r3
 8002d12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d14:	4651      	mov	r1, sl
 8002d16:	fb01 f303 	mul.w	r3, r1, r3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d1e:	4651      	mov	r1, sl
 8002d20:	fba2 4501 	umull	r4, r5, r2, r1
 8002d24:	442b      	add	r3, r5
 8002d26:	461d      	mov	r5, r3
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	f04f 0300 	mov.w	r3, #0
 8002d30:	0d62      	lsrs	r2, r4, #21
 8002d32:	ea42 22c5 	orr.w	r2, r2, r5, lsl #11
 8002d36:	156b      	asrs	r3, r5, #21
 8002d38:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002d3c:	ebb2 0800 	subs.w	r8, r2, r0
 8002d40:	eb63 0901 	sbc.w	r9, r3, r1
 8002d44:	f04f 0200 	mov.w	r2, #0
 8002d48:	f04f 0300 	mov.w	r3, #0
 8002d4c:	ea4f 32d8 	mov.w	r2, r8, lsr #15
 8002d50:	ea42 4249 	orr.w	r2, r2, r9, lsl #17
 8002d54:	ea4f 33e9 	mov.w	r3, r9, asr #15
 8002d58:	4610      	mov	r0, r2
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	f7fd fff4 	bl	8000d48 <__aeabi_l2f>
 8002d60:	4603      	mov	r3, r0
 8002d62:	64fb      	str	r3, [r7, #76]	; 0x4c
    if(barometer->pressure > 0) {
 8002d64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d66:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d72:	dd16      	ble.n	8002da2 <barometer_update+0x186>
    	barometer->pressure = fabs(new_pressure - barometer->pressure) > SPIKE_DETECTION_THRESHOLD ? barometer->pressure : new_pressure;
 8002d74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d76:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d7a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002d7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d82:	eef0 7ae7 	vabs.f32	s15, s15
 8002d86:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002db8 <barometer_update+0x19c>
 8002d8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d92:	dd02      	ble.n	8002d9a <barometer_update+0x17e>
 8002d94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	e000      	b.n	8002d9c <barometer_update+0x180>
 8002d9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d9e:	6253      	str	r3, [r2, #36]	; 0x24
    } else {
    	barometer->pressure = new_pressure;
    }
}
 8002da0:	e002      	b.n	8002da8 <barometer_update+0x18c>
    	barometer->pressure = new_pressure;
 8002da2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002da4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002da6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002da8:	bf00      	nop
 8002daa:	3770      	adds	r7, #112	; 0x70
 8002dac:	46bd      	mov	sp, r7
 8002dae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002db2:	bf00      	nop
 8002db4:	42c80000 	.word	0x42c80000
 8002db8:	47c35000 	.word	0x47c35000
 8002dbc:	00000000 	.word	0x00000000

08002dc0 <pressure_to_altitude>:
 * @return the altitude in meters
 *
 * @note uses the NOAA formula, adpated for meters and simplified with my TI
 */
float pressure_to_altitude(float pressure)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	ed87 0a01 	vstr	s0, [r7, #4]
    return 44307.693f - 4942.781f * pow(pressure, 0.190284);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7fd fb6c 	bl	80004a8 <__aeabi_f2d>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8002e18 <pressure_to_altitude+0x58>
 8002dd8:	ec43 2b10 	vmov	d0, r2, r3
 8002ddc:	f00b fd5a 	bl	800e894 <pow>
 8002de0:	ec51 0b10 	vmov	r0, r1, d0
 8002de4:	a30e      	add	r3, pc, #56	; (adr r3, 8002e20 <pressure_to_altitude+0x60>)
 8002de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dea:	f7fd fbb5 	bl	8000558 <__aeabi_dmul>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	a10d      	add	r1, pc, #52	; (adr r1, 8002e28 <pressure_to_altitude+0x68>)
 8002df4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002df8:	f7fd f9f6 	bl	80001e8 <__aeabi_dsub>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	460b      	mov	r3, r1
 8002e00:	4610      	mov	r0, r2
 8002e02:	4619      	mov	r1, r3
 8002e04:	f7fd fe80 	bl	8000b08 <__aeabi_d2f>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	ee07 3a90 	vmov	s15, r3
}
 8002e0e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	e279dd3c 	.word	0xe279dd3c
 8002e1c:	3fc85b39 	.word	0x3fc85b39
 8002e20:	e0000000 	.word	0xe0000000
 8002e24:	40b34ec7 	.word	0x40b34ec7
 8002e28:	20000000 	.word	0x20000000
 8002e2c:	40e5a276 	.word	0x40e5a276

08002e30 <buffer_new>:
 * @return     :	none
 *
 * @Deprecated, use BUFFER_NEW macro
 */
void buffer_new(buffer_t *buffer, float *data, uint32_t size)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
    buffer->idx_in = 0;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	605a      	str	r2, [r3, #4]
    buffer->idx_out = 0;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	609a      	str	r2, [r3, #8]
    buffer->data = data;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	601a      	str	r2, [r3, #0]
    buffer->size = size;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	60da      	str	r2, [r3, #12]
}
 8002e54:	bf00      	nop
 8002e56:	3714      	adds	r7, #20
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <buffer_push>:
 * 				 	float ch			Data to push
 *
 * @return     :	int32_t				Number of elements in the buffer after the push
 */
void buffer_push(buffer_t *buffer, float ch)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	ed87 0a00 	vstr	s0, [r7]
    // Check if buffer is full
    if(buffer->idx_in == buffer->size) {
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d102      	bne.n	8002e7e <buffer_push+0x1e>
    	buffer->idx_in = 0;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	605a      	str	r2, [r3, #4]
    }

	// Push data into the buffer and adjust count and indexer
	buffer->data[buffer->idx_in++] = ch;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	1c58      	adds	r0, r3, #1
 8002e88:	6879      	ldr	r1, [r7, #4]
 8002e8a:	6048      	str	r0, [r1, #4]
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4413      	add	r3, r2
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	601a      	str	r2, [r3, #0]
	buffer->idx_in %= buffer->size;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	68da      	ldr	r2, [r3, #12]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ea0:	fb01 f202 	mul.w	r2, r1, r2
 8002ea4:	1a9a      	subs	r2, r3, r2
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	605a      	str	r2, [r3, #4]
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <kalman_init>:

/** Initialize Kalman structure 
 * 
 * @param  kalmann  pointer to allocated kalman struct
 */
void kalman_init(kalman_t *kalman) {
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
    kalman->acceleration = 0;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f04f 0200 	mov.w	r2, #0
 8002ec4:	611a      	str	r2, [r3, #16]
    kalman->altitude = 0;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
    kalman->velocity = 0;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	60da      	str	r2, [r3, #12]
    kalman->raw_acceleration = 0;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f04f 0200 	mov.w	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
    kalman->raw_altitude = 0;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	605a      	str	r2, [r3, #4]

    kalman->initialized = 1;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	615a      	str	r2, [r3, #20]
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <kalman_update>:

/**
 */
void kalman_update(kalman_t *kalman, float altitude, float acceleration, float dt)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b0ae      	sub	sp, #184	; 0xb8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f04:	edc7 0a01 	vstr	s1, [r7, #4]
 8002f08:	ed87 1a00 	vstr	s2, [r7]
    uint32_t loop_counter = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    uint32_t convergence = 1;
 8002f12:	2301      	movs	r3, #1
 8002f14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

    float temp1_3x1[2] = { 0 };
 8002f18:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
    arm_matrix_instance_f32 temp1_3x1_f32 = { .numCols = 1, .numRows = 3, .pData = temp1_3x1 };
 8002f22:	2303      	movs	r3, #3
 8002f24:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 8002f2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f32:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    float temp1_3x3[9] = { 0 };
 8002f36:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f3a:	2224      	movs	r2, #36	; 0x24
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f00b fca0 	bl	800e884 <memset>
    arm_matrix_instance_f32 temp1_3x3_f32 = { .numCols = 3, .numRows = 3, .pData = temp1_3x3 };
 8002f44:	2303      	movs	r3, #3
 8002f46:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8002f50:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f54:	66fb      	str	r3, [r7, #108]	; 0x6c

    float temp2_3x3[9] = { 0 };
 8002f56:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002f5a:	2224      	movs	r2, #36	; 0x24
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f00b fc90 	bl	800e884 <memset>
    arm_matrix_instance_f32 temp2_3x3_f32 = { .numCols = 3, .numRows = 3, .pData = temp2_3x3 };
 8002f64:	2303      	movs	r3, #3
 8002f66:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8002f68:	2303      	movs	r3, #3
 8002f6a:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8002f6c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002f70:	643b      	str	r3, [r7, #64]	; 0x40

    float temp1_1x3[3] = { 0 };
 8002f72:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	605a      	str	r2, [r3, #4]
 8002f7c:	609a      	str	r2, [r3, #8]
    arm_matrix_instance_f32 temp1_1x3_f32 = { .numCols = 3, .numRows = 1, .pData = temp1_1x3 };
 8002f7e:	2301      	movs	r3, #1
 8002f80:	853b      	strh	r3, [r7, #40]	; 0x28
 8002f82:	2303      	movs	r3, #3
 8002f84:	857b      	strh	r3, [r7, #42]	; 0x2a
 8002f86:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002f8a:	62fb      	str	r3, [r7, #44]	; 0x2c

    float temp1_1x1[1] = { 0 };
 8002f8c:	f04f 0300 	mov.w	r3, #0
 8002f90:	627b      	str	r3, [r7, #36]	; 0x24
    arm_matrix_instance_f32 temp1_1x1_f32 = { .numCols = 1, .numRows = 1, .pData = temp1_1x1 };
 8002f92:	2301      	movs	r3, #1
 8002f94:	83bb      	strh	r3, [r7, #28]
 8002f96:	2301      	movs	r3, #1
 8002f98:	83fb      	strh	r3, [r7, #30]
 8002f9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f9e:	623b      	str	r3, [r7, #32]

    float temp2_1x1[1] = { 0 };
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	61bb      	str	r3, [r7, #24]
    arm_matrix_instance_f32 temp2_1x1_f32 = { .numCols = 1, .numRows = 1, .pData = temp2_1x1 };
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	823b      	strh	r3, [r7, #16]
 8002faa:	2301      	movs	r3, #1
 8002fac:	827b      	strh	r3, [r7, #18]
 8002fae:	f107 0318 	add.w	r3, r7, #24
 8002fb2:	617b      	str	r3, [r7, #20]

    for (int i = X1_f32.numRows * X1_f32.numCols - 1; i >= 0; i--) {
 8002fb4:	4b98      	ldr	r3, [pc, #608]	; (8003218 <kalman_update+0x320>)
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4b97      	ldr	r3, [pc, #604]	; (8003218 <kalman_update+0x320>)
 8002fbc:	885b      	ldrh	r3, [r3, #2]
 8002fbe:	fb02 f303 	mul.w	r3, r2, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002fc8:	e010      	b.n	8002fec <kalman_update+0xf4>
        X_past[i] = X1[i];
 8002fca:	4a94      	ldr	r2, [pc, #592]	; (800321c <kalman_update+0x324>)
 8002fcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	4413      	add	r3, r2
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	4992      	ldr	r1, [pc, #584]	; (8003220 <kalman_update+0x328>)
 8002fd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	440b      	add	r3, r1
 8002fe0:	601a      	str	r2, [r3, #0]
    for (int i = X1_f32.numRows * X1_f32.numCols - 1; i >= 0; i--) {
 8002fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002fec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	daea      	bge.n	8002fca <kalman_update+0xd2>
    }

    for (int i = P1_f32.numRows * P1_f32.numCols - 1; i >= 0; i--) {
 8002ff4:	4b8b      	ldr	r3, [pc, #556]	; (8003224 <kalman_update+0x32c>)
 8002ff6:	881b      	ldrh	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	4b8a      	ldr	r3, [pc, #552]	; (8003224 <kalman_update+0x32c>)
 8002ffc:	885b      	ldrh	r3, [r3, #2]
 8002ffe:	fb02 f303 	mul.w	r3, r2, r3
 8003002:	3b01      	subs	r3, #1
 8003004:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003008:	e010      	b.n	800302c <kalman_update+0x134>
        P_past[i] = P1[i];
 800300a:	4a87      	ldr	r2, [pc, #540]	; (8003228 <kalman_update+0x330>)
 800300c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	4985      	ldr	r1, [pc, #532]	; (800322c <kalman_update+0x334>)
 8003018:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	440b      	add	r3, r1
 8003020:	601a      	str	r2, [r3, #0]
    for (int i = P1_f32.numRows * P1_f32.numCols - 1; i >= 0; i--) {
 8003022:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003026:	3b01      	subs	r3, #1
 8003028:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800302c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003030:	2b00      	cmp	r3, #0
 8003032:	daea      	bge.n	800300a <kalman_update+0x112>
    }

    Z[0] = altitude;
 8003034:	4a7e      	ldr	r2, [pc, #504]	; (8003230 <kalman_update+0x338>)
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	6013      	str	r3, [r2, #0]

    do {
        // Predicted state, a priori estimate
        // x(k|k-1) = A * x(k-1|k-1)
        arm_mat_mult_f32(&A_f32, &X_past_f32, &X0_f32);
 800303a:	4a7e      	ldr	r2, [pc, #504]	; (8003234 <kalman_update+0x33c>)
 800303c:	497e      	ldr	r1, [pc, #504]	; (8003238 <kalman_update+0x340>)
 800303e:	487f      	ldr	r0, [pc, #508]	; (800323c <kalman_update+0x344>)
 8003040:	f7ff fb3d 	bl	80026be <arm_mat_mult_f32>

        // Predicted covariance, a priori estimate
        // P(k|k-1) = A * P(k-1|k-1) * A' + Q
        arm_mat_mult_f32(&A_f32, &P_past_f32, &temp1_3x3_f32);
 8003044:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003048:	461a      	mov	r2, r3
 800304a:	497d      	ldr	r1, [pc, #500]	; (8003240 <kalman_update+0x348>)
 800304c:	487b      	ldr	r0, [pc, #492]	; (800323c <kalman_update+0x344>)
 800304e:	f7ff fb36 	bl	80026be <arm_mat_mult_f32>
        arm_mat_mult_f32(&temp1_3x3_f32, &A_t_f32, &temp2_3x3_f32);
 8003052:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003056:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800305a:	497a      	ldr	r1, [pc, #488]	; (8003244 <kalman_update+0x34c>)
 800305c:	4618      	mov	r0, r3
 800305e:	f7ff fb2e 	bl	80026be <arm_mat_mult_f32>
        arm_mat_add_f32(&temp2_3x3_f32, &Q_f32, &P0_f32);
 8003062:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003066:	4a78      	ldr	r2, [pc, #480]	; (8003248 <kalman_update+0x350>)
 8003068:	4978      	ldr	r1, [pc, #480]	; (800324c <kalman_update+0x354>)
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff f857 	bl	800211e <arm_mat_add_f32>

        // Innovation (or measurement residual)
        // y = Z - H * x(k|k-1)
        arm_mat_mult_f32(&H_f32, &X0_f32, &temp1_1x1_f32);
 8003070:	f107 031c 	add.w	r3, r7, #28
 8003074:	461a      	mov	r2, r3
 8003076:	496f      	ldr	r1, [pc, #444]	; (8003234 <kalman_update+0x33c>)
 8003078:	4875      	ldr	r0, [pc, #468]	; (8003250 <kalman_update+0x358>)
 800307a:	f7ff fb20 	bl	80026be <arm_mat_mult_f32>
        arm_mat_sub_f32(&Z_f32, &temp1_1x1_f32, &Y_f32);
 800307e:	f107 031c 	add.w	r3, r7, #28
 8003082:	4a74      	ldr	r2, [pc, #464]	; (8003254 <kalman_update+0x35c>)
 8003084:	4619      	mov	r1, r3
 8003086:	4874      	ldr	r0, [pc, #464]	; (8003258 <kalman_update+0x360>)
 8003088:	f7ff fc02 	bl	8002890 <arm_mat_sub_f32>

        // Innovation (or residual) covariance
        // S = H * P(k|k-1) * H' + R
        arm_mat_mult_f32(&H_f32, &P0_f32, &temp1_1x3_f32);
 800308c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003090:	461a      	mov	r2, r3
 8003092:	496d      	ldr	r1, [pc, #436]	; (8003248 <kalman_update+0x350>)
 8003094:	486e      	ldr	r0, [pc, #440]	; (8003250 <kalman_update+0x358>)
 8003096:	f7ff fb12 	bl	80026be <arm_mat_mult_f32>
        arm_mat_mult_f32(&temp1_1x3_f32, &H_t_f32, &temp1_1x1_f32);
 800309a:	f107 021c 	add.w	r2, r7, #28
 800309e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030a2:	496e      	ldr	r1, [pc, #440]	; (800325c <kalman_update+0x364>)
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff fb0a 	bl	80026be <arm_mat_mult_f32>
        arm_mat_add_f32(&temp1_1x1_f32, &R_f32, &temp2_1x1_f32);
 80030aa:	f107 0210 	add.w	r2, r7, #16
 80030ae:	f107 031c 	add.w	r3, r7, #28
 80030b2:	496b      	ldr	r1, [pc, #428]	; (8003260 <kalman_update+0x368>)
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff f832 	bl	800211e <arm_mat_add_f32>

        // Optimal Kalman gain
        // K = P(k|k-1) * H' * S^-1
        arm_mat_inverse_f32(&temp2_1x1_f32, &temp1_1x1_f32);
 80030ba:	f107 021c 	add.w	r2, r7, #28
 80030be:	f107 0310 	add.w	r3, r7, #16
 80030c2:	4611      	mov	r1, r2
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff f8c2 	bl	800224e <arm_mat_inverse_f32>
        arm_mat_mult_f32(&P0_f32, &H_t_f32, &temp1_3x1_f32);
 80030ca:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030ce:	461a      	mov	r2, r3
 80030d0:	4962      	ldr	r1, [pc, #392]	; (800325c <kalman_update+0x364>)
 80030d2:	485d      	ldr	r0, [pc, #372]	; (8003248 <kalman_update+0x350>)
 80030d4:	f7ff faf3 	bl	80026be <arm_mat_mult_f32>
        arm_mat_mult_f32(&temp1_3x1_f32, &temp1_1x1_f32, &K_f32);
 80030d8:	f107 011c 	add.w	r1, r7, #28
 80030dc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030e0:	4a60      	ldr	r2, [pc, #384]	; (8003264 <kalman_update+0x36c>)
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff faeb 	bl	80026be <arm_mat_mult_f32>

        // Updated (a posteriori) state estimate
        // X(k|k) = x(k|k-1) + K * y
        arm_mat_mult_f32(&K_f32, &Y_f32, &temp1_3x1_f32);
 80030e8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030ec:	461a      	mov	r2, r3
 80030ee:	4959      	ldr	r1, [pc, #356]	; (8003254 <kalman_update+0x35c>)
 80030f0:	485c      	ldr	r0, [pc, #368]	; (8003264 <kalman_update+0x36c>)
 80030f2:	f7ff fae4 	bl	80026be <arm_mat_mult_f32>
        arm_mat_add_f32(&X0_f32, &temp1_3x1_f32, &X1_f32);
 80030f6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030fa:	4a47      	ldr	r2, [pc, #284]	; (8003218 <kalman_update+0x320>)
 80030fc:	4619      	mov	r1, r3
 80030fe:	484d      	ldr	r0, [pc, #308]	; (8003234 <kalman_update+0x33c>)
 8003100:	f7ff f80d 	bl	800211e <arm_mat_add_f32>

        // Updated (a posteriori) estimate covariance
        // P(k|k) = (I - K * H) * P(k|k-1)
        arm_mat_mult_f32(&K_f32, &H_f32, &temp1_3x3_f32);
 8003104:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003108:	461a      	mov	r2, r3
 800310a:	4951      	ldr	r1, [pc, #324]	; (8003250 <kalman_update+0x358>)
 800310c:	4855      	ldr	r0, [pc, #340]	; (8003264 <kalman_update+0x36c>)
 800310e:	f7ff fad6 	bl	80026be <arm_mat_mult_f32>
        arm_mat_sub_f32(&I_3x3_f32, &temp1_3x3_f32, &temp2_3x3_f32);
 8003112:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003116:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800311a:	4619      	mov	r1, r3
 800311c:	4852      	ldr	r0, [pc, #328]	; (8003268 <kalman_update+0x370>)
 800311e:	f7ff fbb7 	bl	8002890 <arm_mat_sub_f32>
        arm_mat_mult_f32(&temp2_3x3_f32, &P0_f32, &P1_f32);
 8003122:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003126:	4a3f      	ldr	r2, [pc, #252]	; (8003224 <kalman_update+0x32c>)
 8003128:	4947      	ldr	r1, [pc, #284]	; (8003248 <kalman_update+0x350>)
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff fac7 	bl	80026be <arm_mat_mult_f32>

        for (int i = K_last_f32.numRows * K_last_f32.numCols - 1; i >= 0; i--) {
 8003130:	4b4e      	ldr	r3, [pc, #312]	; (800326c <kalman_update+0x374>)
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	461a      	mov	r2, r3
 8003136:	4b4d      	ldr	r3, [pc, #308]	; (800326c <kalman_update+0x374>)
 8003138:	885b      	ldrh	r3, [r3, #2]
 800313a:	fb02 f303 	mul.w	r3, r2, r3
 800313e:	3b01      	subs	r3, #1
 8003140:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003144:	e03f      	b.n	80031c6 <kalman_update+0x2ce>
            if ((K[i] - K_last[i]) / K_last[i] < CONVERGENCE_PRECISION) {
 8003146:	4a4a      	ldr	r2, [pc, #296]	; (8003270 <kalman_update+0x378>)
 8003148:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	4413      	add	r3, r2
 8003150:	ed93 7a00 	vldr	s14, [r3]
 8003154:	4a47      	ldr	r2, [pc, #284]	; (8003274 <kalman_update+0x37c>)
 8003156:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	4413      	add	r3, r2
 800315e:	edd3 7a00 	vldr	s15, [r3]
 8003162:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003166:	4a43      	ldr	r2, [pc, #268]	; (8003274 <kalman_update+0x37c>)
 8003168:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	edd3 7a00 	vldr	s15, [r3]
 8003174:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003178:	ee16 0a90 	vmov	r0, s13
 800317c:	f7fd f994 	bl	80004a8 <__aeabi_f2d>
 8003180:	a323      	add	r3, pc, #140	; (adr r3, 8003210 <kalman_update+0x318>)
 8003182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003186:	f7fd fc59 	bl	8000a3c <__aeabi_dcmplt>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d006      	beq.n	800319e <kalman_update+0x2a6>
                convergence &= 1;
 8003190:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003194:	f003 0301 	and.w	r3, r3, #1
 8003198:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800319c:	e002      	b.n	80031a4 <kalman_update+0x2ac>
            } else {
                convergence = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
            }
            K_last[i] = K[i];
 80031a4:	4a32      	ldr	r2, [pc, #200]	; (8003270 <kalman_update+0x378>)
 80031a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	4413      	add	r3, r2
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	4930      	ldr	r1, [pc, #192]	; (8003274 <kalman_update+0x37c>)
 80031b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	601a      	str	r2, [r3, #0]
        for (int i = K_last_f32.numRows * K_last_f32.numCols - 1; i >= 0; i--) {
 80031bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031c0:	3b01      	subs	r3, #1
 80031c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80031c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	dabb      	bge.n	8003146 <kalman_update+0x24e>
        }

        loop_counter++;
 80031ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031d2:	3301      	adds	r3, #1
 80031d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

    } while (convergence == 0 && loop_counter < CONVERGENCE_TIMEOUT);
 80031d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d104      	bne.n	80031ea <kalman_update+0x2f2>
 80031e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031e4:	2b63      	cmp	r3, #99	; 0x63
 80031e6:	f67f af28 	bls.w	800303a <kalman_update+0x142>

    //update handle values
    kalman->altitude = X1[0];
 80031ea:	4b0c      	ldr	r3, [pc, #48]	; (800321c <kalman_update+0x324>)
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	609a      	str	r2, [r3, #8]
    kalman->velocity = X1[1];
 80031f2:	4b0a      	ldr	r3, [pc, #40]	; (800321c <kalman_update+0x324>)
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	60da      	str	r2, [r3, #12]
    kalman->acceleration = X1[2];
 80031fa:	4b08      	ldr	r3, [pc, #32]	; (800321c <kalman_update+0x324>)
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	611a      	str	r2, [r3, #16]
}
 8003202:	bf00      	nop
 8003204:	37b8      	adds	r7, #184	; 0xb8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	f3af 8000 	nop.w
 8003210:	a0b5ed8d 	.word	0xa0b5ed8d
 8003214:	3eb0c6f7 	.word	0x3eb0c6f7
 8003218:	2000016c 	.word	0x2000016c
 800321c:	20000160 	.word	0x20000160
 8003220:	20000174 	.word	0x20000174
 8003224:	200000f0 	.word	0x200000f0
 8003228:	200000cc 	.word	0x200000cc
 800322c:	200000f8 	.word	0x200000f8
 8003230:	200005a4 	.word	0x200005a4
 8003234:	20000158 	.word	0x20000158
 8003238:	20000180 	.word	0x20000180
 800323c:	2000006c 	.word	0x2000006c
 8003240:	2000011c 	.word	0x2000011c
 8003244:	20000098 	.word	0x20000098
 8003248:	200000c4 	.word	0x200000c4
 800324c:	0800fa24 	.word	0x0800fa24
 8003250:	0800fa0c 	.word	0x0800fa0c
 8003254:	20000190 	.word	0x20000190
 8003258:	20000188 	.word	0x20000188
 800325c:	0800fa14 	.word	0x0800fa14
 8003260:	0800fa1c 	.word	0x0800fa1c
 8003264:	20000130 	.word	0x20000130
 8003268:	200001bc 	.word	0x200001bc
 800326c:	20000144 	.word	0x20000144
 8003270:	20000124 	.word	0x20000124
 8003274:	20000138 	.word	0x20000138

08003278 <write_enable>:
	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_SET);

	increment_memory(memory, increment_counter);
}

void write_enable(memory_t* memory) {
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
	uint8_t tx[1] = { WREN_CMD };
 8003280:	2306      	movs	r3, #6
 8003282:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_RESET);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6818      	ldr	r0, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	889b      	ldrh	r3, [r3, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	4619      	mov	r1, r3
 8003290:	f000 fdd8 	bl	8003e44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(memory->spi, tx, 1, 100);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6898      	ldr	r0, [r3, #8]
 8003298:	f107 010c 	add.w	r1, r7, #12
 800329c:	2364      	movs	r3, #100	; 0x64
 800329e:	2201      	movs	r2, #1
 80032a0:	f002 ff41 	bl	8006126 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_SET);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6818      	ldr	r0, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	889b      	ldrh	r3, [r3, #4]
 80032ac:	2201      	movs	r2, #1
 80032ae:	4619      	mov	r1, r3
 80032b0:	f000 fdc8 	bl	8003e44 <HAL_GPIO_WritePin>
}
 80032b4:	bf00      	nop
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <write_disable>:

void write_disable(memory_t* memory) {
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
	uint8_t tx[1] = { WRDI_CMD };
 80032c4:	2304      	movs	r3, #4
 80032c6:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_RESET);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6818      	ldr	r0, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	889b      	ldrh	r3, [r3, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	4619      	mov	r1, r3
 80032d4:	f000 fdb6 	bl	8003e44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(memory->spi, tx, 1, 100);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6898      	ldr	r0, [r3, #8]
 80032dc:	f107 010c 	add.w	r1, r7, #12
 80032e0:	2364      	movs	r3, #100	; 0x64
 80032e2:	2201      	movs	r2, #1
 80032e4:	f002 ff1f 	bl	8006126 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_SET);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6818      	ldr	r0, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	889b      	ldrh	r3, [r3, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	4619      	mov	r1, r3
 80032f4:	f000 fda6 	bl	8003e44 <HAL_GPIO_WritePin>
}
 80032f8:	bf00      	nop
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <read_status_register>:


void read_status_register(memory_t* memory) {
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
	uint8_t tx[1] = { DBSY_CMD };
 8003308:	2380      	movs	r3, #128	; 0x80
 800330a:	733b      	strb	r3, [r7, #12]
	uint8_t rx[1] = { 0x0 };
 800330c:	2300      	movs	r3, #0
 800330e:	723b      	strb	r3, [r7, #8]

	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_RESET);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6818      	ldr	r0, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	889b      	ldrh	r3, [r3, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	4619      	mov	r1, r3
 800331c:	f000 fd92 	bl	8003e44 <HAL_GPIO_WritePin>
 	HAL_SPI_Transmit(memory->spi, tx, 1, 100);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6898      	ldr	r0, [r3, #8]
 8003324:	f107 010c 	add.w	r1, r7, #12
 8003328:	2364      	movs	r3, #100	; 0x64
 800332a:	2201      	movs	r2, #1
 800332c:	f002 fefb 	bl	8006126 <HAL_SPI_Transmit>
	HAL_SPI_Receive(memory->spi, rx, 1, 100);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6898      	ldr	r0, [r3, #8]
 8003334:	f107 0108 	add.w	r1, r7, #8
 8003338:	2364      	movs	r3, #100	; 0x64
 800333a:	2201      	movs	r2, #1
 800333c:	f003 f82f 	bl	800639e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_SET);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6818      	ldr	r0, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	889b      	ldrh	r3, [r3, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	4619      	mov	r1, r3
 800334c:	f000 fd7a 	bl	8003e44 <HAL_GPIO_WritePin>
}
 8003350:	bf00      	nop
 8003352:	3710      	adds	r7, #16
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <auto_address_increment>:

void auto_address_increment(memory_t* memory, uint8_t data[]) {
 8003358:	b580      	push	{r7, lr}
 800335a:	b08a      	sub	sp, #40	; 0x28
 800335c:	af02      	add	r7, sp, #8
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
	write_enable(memory);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7ff ff88 	bl	8003278 <write_enable>

	uint8_t dataSentCounter = 0;
 8003368:	2300      	movs	r3, #0
 800336a:	77fb      	strb	r3, [r7, #31]

	// preparing command to put the memoring in AAI mode TODO: CHANGE 0x00, 0x01, 0x02 pour l'address de memory de depart
	uint8_t txAAICMD[6] = { AAI_WORD_PROGRAM_CMD, memory->current_memory[2], memory->current_memory[1], memory->current_memory[0], data[dataSentCounter], data[dataSentCounter] };
 800336c:	23ad      	movs	r3, #173	; 0xad
 800336e:	763b      	strb	r3, [r7, #24]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	7b9b      	ldrb	r3, [r3, #14]
 8003374:	767b      	strb	r3, [r7, #25]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	7b5b      	ldrb	r3, [r3, #13]
 800337a:	76bb      	strb	r3, [r7, #26]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	7b1b      	ldrb	r3, [r3, #12]
 8003380:	76fb      	strb	r3, [r7, #27]
 8003382:	7ffb      	ldrb	r3, [r7, #31]
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	4413      	add	r3, r2
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	773b      	strb	r3, [r7, #28]
 800338c:	7ffb      	ldrb	r3, [r7, #31]
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	4413      	add	r3, r2
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	777b      	strb	r3, [r7, #29]

	//initiate the memory in AAI and sending the first 2 set of data;
	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_RESET);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6818      	ldr	r0, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	889b      	ldrh	r3, [r3, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	4619      	mov	r1, r3
 80033a2:	f000 fd4f 	bl	8003e44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(memory->spi, txAAICMD, 1, 100);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6898      	ldr	r0, [r3, #8]
 80033aa:	f107 0118 	add.w	r1, r7, #24
 80033ae:	2364      	movs	r3, #100	; 0x64
 80033b0:	2201      	movs	r2, #1
 80033b2:	f002 feb8 	bl	8006126 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_SET);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6818      	ldr	r0, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	889b      	ldrh	r3, [r3, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	4619      	mov	r1, r3
 80033c2:	f000 fd3f 	bl	8003e44 <HAL_GPIO_WritePin>

	dataSentCounter += 2;
 80033c6:	7ffb      	ldrb	r3, [r7, #31]
 80033c8:	3302      	adds	r3, #2
 80033ca:	77fb      	strb	r3, [r7, #31]

	// preparing command to check if the memory is busy
	uint8_t txStatus[2] = { AAI_WORD_PROGRAM_CMD, 0xFF };
 80033cc:	f64f 73ad 	movw	r3, #65453	; 0xffad
 80033d0:	82bb      	strh	r3, [r7, #20]
	uint8_t rxStatus[2] = { 0xFF, 0xFF };
 80033d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033d6:	823b      	strh	r3, [r7, #16]

	while(dataSentCounter != 64) {
 80033d8:	e047      	b.n	800346a <auto_address_increment+0x112>

		//check if memory is busy
		while(rxStatus[1] & 0x100) {
			HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_RESET);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6818      	ldr	r0, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	889b      	ldrh	r3, [r3, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	4619      	mov	r1, r3
 80033e6:	f000 fd2d 	bl	8003e44 <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive(memory->spi, txStatus, rxStatus, 2, 100);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6898      	ldr	r0, [r3, #8]
 80033ee:	f107 0210 	add.w	r2, r7, #16
 80033f2:	f107 0114 	add.w	r1, r7, #20
 80033f6:	2364      	movs	r3, #100	; 0x64
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	2302      	movs	r3, #2
 80033fc:	f003 f8e0 	bl	80065c0 <HAL_SPI_TransmitReceive>
			HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_SET);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6818      	ldr	r0, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	889b      	ldrh	r3, [r3, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	4619      	mov	r1, r3
 800340c:	f000 fd1a 	bl	8003e44 <HAL_GPIO_WritePin>
		while(rxStatus[1] & 0x100) {
 8003410:	7c7b      	ldrb	r3, [r7, #17]
 8003412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1df      	bne.n	80033da <auto_address_increment+0x82>
		}

		//prepare the next set of data
		uint8_t txData[3] = { AAI_WORD_PROGRAM_CMD, data[dataSentCounter], data[dataSentCounter + 1] };
 800341a:	23ad      	movs	r3, #173	; 0xad
 800341c:	733b      	strb	r3, [r7, #12]
 800341e:	7ffb      	ldrb	r3, [r7, #31]
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	4413      	add	r3, r2
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	737b      	strb	r3, [r7, #13]
 8003428:	7ffb      	ldrb	r3, [r7, #31]
 800342a:	3301      	adds	r3, #1
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	4413      	add	r3, r2
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	73bb      	strb	r3, [r7, #14]

		//send the next set of data
		HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_RESET);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6818      	ldr	r0, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	889b      	ldrh	r3, [r3, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	4619      	mov	r1, r3
 8003440:	f000 fd00 	bl	8003e44 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(memory->spi, txData, 3, 100);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6898      	ldr	r0, [r3, #8]
 8003448:	f107 010c 	add.w	r1, r7, #12
 800344c:	2364      	movs	r3, #100	; 0x64
 800344e:	2203      	movs	r2, #3
 8003450:	f002 fe69 	bl	8006126 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(memory->port, memory->pin, GPIO_PIN_SET);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6818      	ldr	r0, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	889b      	ldrh	r3, [r3, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	4619      	mov	r1, r3
 8003460:	f000 fcf0 	bl	8003e44 <HAL_GPIO_WritePin>

		//increment the counter
		dataSentCounter += 2;
 8003464:	7ffb      	ldrb	r3, [r7, #31]
 8003466:	3302      	adds	r3, #2
 8003468:	77fb      	strb	r3, [r7, #31]
	while(dataSentCounter != 64) {
 800346a:	7ffb      	ldrb	r3, [r7, #31]
 800346c:	2b40      	cmp	r3, #64	; 0x40
 800346e:	d1cf      	bne.n	8003410 <auto_address_increment+0xb8>
	}

	increment_memory(memory, 1);
 8003470:	2101      	movs	r1, #1
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f80a 	bl	800348c <increment_memory>

	write_disable(memory);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7ff ff1f 	bl	80032bc <write_disable>
	read_status_register(memory);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7ff ff3e 	bl	8003300 <read_status_register>
}
 8003484:	bf00      	nop
 8003486:	3720      	adds	r7, #32
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <increment_memory>:


void increment_memory(memory_t* memory, uint32_t increment_counter) {
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
	uint32_t memory_address = (memory->current_memory[0] << 16) + (memory->current_memory[1] << 8) + memory->current_memory[2];
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	7b1b      	ldrb	r3, [r3, #12]
 800349a:	041a      	lsls	r2, r3, #16
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	7b5b      	ldrb	r3, [r3, #13]
 80034a0:	021b      	lsls	r3, r3, #8
 80034a2:	4413      	add	r3, r2
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	7b92      	ldrb	r2, [r2, #14]
 80034a8:	4413      	add	r3, r2
 80034aa:	60fb      	str	r3, [r7, #12]

	memory_address += (512 * increment_counter);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	025b      	lsls	r3, r3, #9
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	4413      	add	r3, r2
 80034b4:	60fb      	str	r3, [r7, #12]

	memory->current_memory[0] = (memory_address >> 16) & 0xFF;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	0c1b      	lsrs	r3, r3, #16
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	731a      	strb	r2, [r3, #12]
	memory->current_memory[1] = (memory_address >> 8) & 0xFF;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	0a1b      	lsrs	r3, r3, #8
 80034c4:	b2da      	uxtb	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	735a      	strb	r2, [r3, #13]
	memory->current_memory[2] = (memory_address >> 0) & 0xFF;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	739a      	strb	r2, [r3, #14]

	//maybe ajouter un check pour s'assurer qu'on depasse pas la memoire
}
 80034d2:	bf00      	nop
 80034d4:	3714      	adds	r7, #20
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
	...

080034e0 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80034e6:	4b26      	ldr	r3, [pc, #152]	; (8003580 <_DoInit+0xa0>)
 80034e8:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80034ea:	22a8      	movs	r2, #168	; 0xa8
 80034ec:	2100      	movs	r1, #0
 80034ee:	6838      	ldr	r0, [r7, #0]
 80034f0:	f00b f9c8 	bl	800e884 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	2203      	movs	r2, #3
 80034f8:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	2203      	movs	r2, #3
 80034fe:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	4a20      	ldr	r2, [pc, #128]	; (8003584 <_DoInit+0xa4>)
 8003504:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	4a1f      	ldr	r2, [pc, #124]	; (8003588 <_DoInit+0xa8>)
 800350a:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003512:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	2200      	movs	r2, #0
 8003518:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	2200      	movs	r2, #0
 800351e:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2200      	movs	r2, #0
 8003524:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	4a16      	ldr	r2, [pc, #88]	; (8003584 <_DoInit+0xa4>)
 800352a:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	4a17      	ldr	r2, [pc, #92]	; (800358c <_DoInit+0xac>)
 8003530:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	2210      	movs	r2, #16
 8003536:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	2200      	movs	r2, #0
 800353c:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	2200      	movs	r2, #0
 8003542:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	2200      	movs	r2, #0
 8003548:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800354a:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800354e:	2300      	movs	r3, #0
 8003550:	607b      	str	r3, [r7, #4]
 8003552:	e00c      	b.n	800356e <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f1c3 030f 	rsb	r3, r3, #15
 800355a:	4a0d      	ldr	r2, [pc, #52]	; (8003590 <_DoInit+0xb0>)
 800355c:	5cd1      	ldrb	r1, [r2, r3]
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4413      	add	r3, r2
 8003564:	460a      	mov	r2, r1
 8003566:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	3301      	adds	r3, #1
 800356c:	607b      	str	r3, [r7, #4]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b0f      	cmp	r3, #15
 8003572:	d9ef      	bls.n	8003554 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8003574:	f3bf 8f5f 	dmb	sy
}
 8003578:	bf00      	nop
 800357a:	3708      	adds	r7, #8
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	200005ac 	.word	0x200005ac
 8003584:	0800f858 	.word	0x0800f858
 8003588:	20000654 	.word	0x20000654
 800358c:	20000a54 	.word	0x20000a54
 8003590:	0800fa2c 	.word	0x0800fa2c

08003594 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003594:	b580      	push	{r7, lr}
 8003596:	b08a      	sub	sp, #40	; 0x28
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80035a0:	2300      	movs	r3, #0
 80035a2:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d905      	bls.n	80035c4 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	3b01      	subs	r3, #1
 80035c0:	627b      	str	r3, [r7, #36]	; 0x24
 80035c2:	e007      	b.n	80035d4 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	69b9      	ldr	r1, [r7, #24]
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	1acb      	subs	r3, r1, r3
 80035ce:	4413      	add	r3, r2
 80035d0:	3b01      	subs	r3, #1
 80035d2:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035de:	4293      	cmp	r3, r2
 80035e0:	bf28      	it	cs
 80035e2:	4613      	movcs	r3, r2
 80035e4:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80035e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4293      	cmp	r3, r2
 80035ec:	bf28      	it	cs
 80035ee:	4613      	movcs	r3, r2
 80035f0:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	4413      	add	r3, r2
 80035fa:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80035fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035fe:	68b9      	ldr	r1, [r7, #8]
 8003600:	6978      	ldr	r0, [r7, #20]
 8003602:	f00b f931 	bl	800e868 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003606:	6a3a      	ldr	r2, [r7, #32]
 8003608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360a:	4413      	add	r3, r2
 800360c:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003612:	4413      	add	r3, r2
 8003614:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800361e:	69fa      	ldr	r2, [r7, #28]
 8003620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003622:	4413      	add	r3, r2
 8003624:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	69fa      	ldr	r2, [r7, #28]
 800362c:	429a      	cmp	r2, r3
 800362e:	d101      	bne.n	8003634 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003630:	2300      	movs	r3, #0
 8003632:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003634:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	69fa      	ldr	r2, [r7, #28]
 800363c:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1b2      	bne.n	80035aa <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003644:	6a3b      	ldr	r3, [r7, #32]
}
 8003646:	4618      	mov	r0, r3
 8003648:	3728      	adds	r7, #40	; 0x28
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800364e:	b580      	push	{r7, lr}
 8003650:	b088      	sub	sp, #32
 8003652:	af00      	add	r7, sp, #0
 8003654:	60f8      	str	r0, [r7, #12]
 8003656:	60b9      	str	r1, [r7, #8]
 8003658:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	429a      	cmp	r2, r3
 8003670:	d911      	bls.n	8003696 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	4413      	add	r3, r2
 800367a:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	68b9      	ldr	r1, [r7, #8]
 8003680:	6938      	ldr	r0, [r7, #16]
 8003682:	f00b f8f1 	bl	800e868 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003686:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800368a:	69fa      	ldr	r2, [r7, #28]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	441a      	add	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003694:	e01f      	b.n	80036d6 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	685a      	ldr	r2, [r3, #4]
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	4413      	add	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	68b9      	ldr	r1, [r7, #8]
 80036a8:	6938      	ldr	r0, [r7, #16]
 80036aa:	f00b f8dd 	bl	800e868 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	4413      	add	r3, r2
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	4619      	mov	r1, r3
 80036c6:	6938      	ldr	r0, [r7, #16]
 80036c8:	f00b f8ce 	bl	800e868 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80036cc:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	60da      	str	r2, [r3, #12]
}
 80036d6:	bf00      	nop
 80036d8:	3720      	adds	r7, #32
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80036de:	b480      	push	{r7}
 80036e0:	b087      	sub	sp, #28
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d808      	bhi.n	800370c <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689a      	ldr	r2, [r3, #8]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1ad2      	subs	r2, r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	4413      	add	r3, r2
 8003706:	3b01      	subs	r3, #1
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	e004      	b.n	8003716 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	3b01      	subs	r3, #1
 8003714:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003716:	697b      	ldr	r3, [r7, #20]
}
 8003718:	4618      	mov	r0, r3
 800371a:	371c      	adds	r7, #28
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	1c5a      	adds	r2, r3, #1
 8003738:	4613      	mov	r3, r2
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	4413      	add	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	4a1f      	ldr	r2, [pc, #124]	; (80037c0 <SEGGER_RTT_WriteNoLock+0x9c>)
 8003742:	4413      	add	r3, r2
 8003744:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d029      	beq.n	80037a2 <SEGGER_RTT_WriteNoLock+0x7e>
 800374e:	2b02      	cmp	r3, #2
 8003750:	d82e      	bhi.n	80037b0 <SEGGER_RTT_WriteNoLock+0x8c>
 8003752:	2b00      	cmp	r3, #0
 8003754:	d002      	beq.n	800375c <SEGGER_RTT_WriteNoLock+0x38>
 8003756:	2b01      	cmp	r3, #1
 8003758:	d013      	beq.n	8003782 <SEGGER_RTT_WriteNoLock+0x5e>
 800375a:	e029      	b.n	80037b0 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800375c:	6978      	ldr	r0, [r7, #20]
 800375e:	f7ff ffbe 	bl	80036de <_GetAvailWriteSpace>
 8003762:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	429a      	cmp	r2, r3
 800376a:	d202      	bcs.n	8003772 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 800376c:	2300      	movs	r3, #0
 800376e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003770:	e021      	b.n	80037b6 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	69b9      	ldr	r1, [r7, #24]
 800377a:	6978      	ldr	r0, [r7, #20]
 800377c:	f7ff ff67 	bl	800364e <_WriteNoCheck>
    break;
 8003780:	e019      	b.n	80037b6 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003782:	6978      	ldr	r0, [r7, #20]
 8003784:	f7ff ffab 	bl	80036de <_GetAvailWriteSpace>
 8003788:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	4293      	cmp	r3, r2
 8003790:	bf28      	it	cs
 8003792:	4613      	movcs	r3, r2
 8003794:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003796:	69fa      	ldr	r2, [r7, #28]
 8003798:	69b9      	ldr	r1, [r7, #24]
 800379a:	6978      	ldr	r0, [r7, #20]
 800379c:	f7ff ff57 	bl	800364e <_WriteNoCheck>
    break;
 80037a0:	e009      	b.n	80037b6 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	69b9      	ldr	r1, [r7, #24]
 80037a6:	6978      	ldr	r0, [r7, #20]
 80037a8:	f7ff fef4 	bl	8003594 <_WriteBlocking>
 80037ac:	61f8      	str	r0, [r7, #28]
    break;
 80037ae:	e002      	b.n	80037b6 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 80037b0:	2300      	movs	r3, #0
 80037b2:	61fb      	str	r3, [r7, #28]
    break;
 80037b4:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80037b6:	69fb      	ldr	r3, [r7, #28]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3720      	adds	r7, #32
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	200005ac 	.word	0x200005ac

080037c4 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80037d0:	4b0e      	ldr	r3, [pc, #56]	; (800380c <SEGGER_RTT_Write+0x48>)
 80037d2:	61fb      	str	r3, [r7, #28]
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <SEGGER_RTT_Write+0x1e>
 80037de:	f7ff fe7f 	bl	80034e0 <_DoInit>
  SEGGER_RTT_LOCK();
 80037e2:	f3ef 8311 	mrs	r3, BASEPRI
 80037e6:	f04f 0120 	mov.w	r1, #32
 80037ea:	f381 8811 	msr	BASEPRI, r1
 80037ee:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	68b9      	ldr	r1, [r7, #8]
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f7ff ff95 	bl	8003724 <SEGGER_RTT_WriteNoLock>
 80037fa:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8003802:	697b      	ldr	r3, [r7, #20]
}
 8003804:	4618      	mov	r0, r3
 8003806:	3720      	adds	r7, #32
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	200005ac 	.word	0x200005ac

08003810 <SEGGER_RTT_WriteString>:
*  Notes
*    (1) Data is stored according to buffer flags.
*    (2) String passed to this function has to be \0 terminated
*    (3) \0 termination character is *not* stored in RTT buffer
*/
unsigned SEGGER_RTT_WriteString(unsigned BufferIndex, const char* s) {
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  unsigned Len;

  Len = STRLEN(s);
 800381a:	6838      	ldr	r0, [r7, #0]
 800381c:	f7fc fcd8 	bl	80001d0 <strlen>
 8003820:	60f8      	str	r0, [r7, #12]
  return SEGGER_RTT_Write(BufferIndex, s, Len);
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	6839      	ldr	r1, [r7, #0]
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7ff ffcc 	bl	80037c4 <SEGGER_RTT_Write>
 800382c:	4603      	mov	r3, r0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800383c:	4b0e      	ldr	r3, [pc, #56]	; (8003878 <HAL_Init+0x40>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a0d      	ldr	r2, [pc, #52]	; (8003878 <HAL_Init+0x40>)
 8003842:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003846:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003848:	4b0b      	ldr	r3, [pc, #44]	; (8003878 <HAL_Init+0x40>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a0a      	ldr	r2, [pc, #40]	; (8003878 <HAL_Init+0x40>)
 800384e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003852:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003854:	4b08      	ldr	r3, [pc, #32]	; (8003878 <HAL_Init+0x40>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a07      	ldr	r2, [pc, #28]	; (8003878 <HAL_Init+0x40>)
 800385a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800385e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003860:	2003      	movs	r0, #3
 8003862:	f000 f8fc 	bl	8003a5e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003866:	200f      	movs	r0, #15
 8003868:	f7fe fb90 	bl	8001f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800386c:	f7fe fa92 	bl	8001d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40023c00 	.word	0x40023c00

0800387c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003880:	4b06      	ldr	r3, [pc, #24]	; (800389c <HAL_IncTick+0x20>)
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	461a      	mov	r2, r3
 8003886:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <HAL_IncTick+0x24>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4413      	add	r3, r2
 800388c:	4a04      	ldr	r2, [pc, #16]	; (80038a0 <HAL_IncTick+0x24>)
 800388e:	6013      	str	r3, [r2, #0]
}
 8003890:	bf00      	nop
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	200001c8 	.word	0x200001c8
 80038a0:	20000a64 	.word	0x20000a64

080038a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  return uwTick;
 80038a8:	4b03      	ldr	r3, [pc, #12]	; (80038b8 <HAL_GetTick+0x14>)
 80038aa:	681b      	ldr	r3, [r3, #0]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	20000a64 	.word	0x20000a64

080038bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038c4:	f7ff ffee 	bl	80038a4 <HAL_GetTick>
 80038c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d4:	d005      	beq.n	80038e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038d6:	4b0a      	ldr	r3, [pc, #40]	; (8003900 <HAL_Delay+0x44>)
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	4413      	add	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038e2:	bf00      	nop
 80038e4:	f7ff ffde 	bl	80038a4 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d8f7      	bhi.n	80038e4 <HAL_Delay+0x28>
  {
  }
}
 80038f4:	bf00      	nop
 80038f6:	bf00      	nop
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	200001c8 	.word	0x200001c8

08003904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f003 0307 	and.w	r3, r3, #7
 8003912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003914:	4b0c      	ldr	r3, [pc, #48]	; (8003948 <__NVIC_SetPriorityGrouping+0x44>)
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800391a:	68ba      	ldr	r2, [r7, #8]
 800391c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003920:	4013      	ands	r3, r2
 8003922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800392c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003936:	4a04      	ldr	r2, [pc, #16]	; (8003948 <__NVIC_SetPriorityGrouping+0x44>)
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	60d3      	str	r3, [r2, #12]
}
 800393c:	bf00      	nop
 800393e:	3714      	adds	r7, #20
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003950:	4b04      	ldr	r3, [pc, #16]	; (8003964 <__NVIC_GetPriorityGrouping+0x18>)
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	0a1b      	lsrs	r3, r3, #8
 8003956:	f003 0307 	and.w	r3, r3, #7
}
 800395a:	4618      	mov	r0, r3
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	e000ed00 	.word	0xe000ed00

08003968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003976:	2b00      	cmp	r3, #0
 8003978:	db0b      	blt.n	8003992 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	f003 021f 	and.w	r2, r3, #31
 8003980:	4907      	ldr	r1, [pc, #28]	; (80039a0 <__NVIC_EnableIRQ+0x38>)
 8003982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003986:	095b      	lsrs	r3, r3, #5
 8003988:	2001      	movs	r0, #1
 800398a:	fa00 f202 	lsl.w	r2, r0, r2
 800398e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003992:	bf00      	nop
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	e000e100 	.word	0xe000e100

080039a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	4603      	mov	r3, r0
 80039ac:	6039      	str	r1, [r7, #0]
 80039ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	db0a      	blt.n	80039ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	b2da      	uxtb	r2, r3
 80039bc:	490c      	ldr	r1, [pc, #48]	; (80039f0 <__NVIC_SetPriority+0x4c>)
 80039be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c2:	0112      	lsls	r2, r2, #4
 80039c4:	b2d2      	uxtb	r2, r2
 80039c6:	440b      	add	r3, r1
 80039c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039cc:	e00a      	b.n	80039e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	4908      	ldr	r1, [pc, #32]	; (80039f4 <__NVIC_SetPriority+0x50>)
 80039d4:	79fb      	ldrb	r3, [r7, #7]
 80039d6:	f003 030f 	and.w	r3, r3, #15
 80039da:	3b04      	subs	r3, #4
 80039dc:	0112      	lsls	r2, r2, #4
 80039de:	b2d2      	uxtb	r2, r2
 80039e0:	440b      	add	r3, r1
 80039e2:	761a      	strb	r2, [r3, #24]
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	e000e100 	.word	0xe000e100
 80039f4:	e000ed00 	.word	0xe000ed00

080039f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b089      	sub	sp, #36	; 0x24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f003 0307 	and.w	r3, r3, #7
 8003a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f1c3 0307 	rsb	r3, r3, #7
 8003a12:	2b04      	cmp	r3, #4
 8003a14:	bf28      	it	cs
 8003a16:	2304      	movcs	r3, #4
 8003a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	3304      	adds	r3, #4
 8003a1e:	2b06      	cmp	r3, #6
 8003a20:	d902      	bls.n	8003a28 <NVIC_EncodePriority+0x30>
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	3b03      	subs	r3, #3
 8003a26:	e000      	b.n	8003a2a <NVIC_EncodePriority+0x32>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	43da      	mvns	r2, r3
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	401a      	ands	r2, r3
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a40:	f04f 31ff 	mov.w	r1, #4294967295
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	fa01 f303 	lsl.w	r3, r1, r3
 8003a4a:	43d9      	mvns	r1, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a50:	4313      	orrs	r3, r2
         );
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3724      	adds	r7, #36	; 0x24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b082      	sub	sp, #8
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f7ff ff4c 	bl	8003904 <__NVIC_SetPriorityGrouping>
}
 8003a6c:	bf00      	nop
 8003a6e:	3708      	adds	r7, #8
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a86:	f7ff ff61 	bl	800394c <__NVIC_GetPriorityGrouping>
 8003a8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	68b9      	ldr	r1, [r7, #8]
 8003a90:	6978      	ldr	r0, [r7, #20]
 8003a92:	f7ff ffb1 	bl	80039f8 <NVIC_EncodePriority>
 8003a96:	4602      	mov	r2, r0
 8003a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a9c:	4611      	mov	r1, r2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7ff ff80 	bl	80039a4 <__NVIC_SetPriority>
}
 8003aa4:	bf00      	nop
 8003aa6:	3718      	adds	r7, #24
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff ff54 	bl	8003968 <__NVIC_EnableIRQ>
}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d004      	beq.n	8003ae6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2280      	movs	r2, #128	; 0x80
 8003ae0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e00c      	b.n	8003b00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2205      	movs	r2, #5
 8003aea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0201 	bic.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b089      	sub	sp, #36	; 0x24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b22:	2300      	movs	r3, #0
 8003b24:	61fb      	str	r3, [r7, #28]
 8003b26:	e16b      	b.n	8003e00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b28:	2201      	movs	r2, #1
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	f040 815a 	bne.w	8003dfa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d005      	beq.n	8003b5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d130      	bne.n	8003bc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	2203      	movs	r2, #3
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4013      	ands	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b94:	2201      	movs	r2, #1
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	43db      	mvns	r3, r3
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	091b      	lsrs	r3, r3, #4
 8003baa:	f003 0201 	and.w	r2, r3, #1
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f003 0303 	and.w	r3, r3, #3
 8003bc8:	2b03      	cmp	r3, #3
 8003bca:	d017      	beq.n	8003bfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	2203      	movs	r2, #3
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	4013      	ands	r3, r2
 8003be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f003 0303 	and.w	r3, r3, #3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d123      	bne.n	8003c50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	08da      	lsrs	r2, r3, #3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3208      	adds	r2, #8
 8003c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	220f      	movs	r2, #15
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	43db      	mvns	r3, r3
 8003c26:	69ba      	ldr	r2, [r7, #24]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	691a      	ldr	r2, [r3, #16]
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	08da      	lsrs	r2, r3, #3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	3208      	adds	r2, #8
 8003c4a:	69b9      	ldr	r1, [r7, #24]
 8003c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	2203      	movs	r2, #3
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 0203 	and.w	r2, r3, #3
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 80b4 	beq.w	8003dfa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c92:	2300      	movs	r3, #0
 8003c94:	60fb      	str	r3, [r7, #12]
 8003c96:	4b60      	ldr	r3, [pc, #384]	; (8003e18 <HAL_GPIO_Init+0x30c>)
 8003c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c9a:	4a5f      	ldr	r2, [pc, #380]	; (8003e18 <HAL_GPIO_Init+0x30c>)
 8003c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ca2:	4b5d      	ldr	r3, [pc, #372]	; (8003e18 <HAL_GPIO_Init+0x30c>)
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003caa:	60fb      	str	r3, [r7, #12]
 8003cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cae:	4a5b      	ldr	r2, [pc, #364]	; (8003e1c <HAL_GPIO_Init+0x310>)
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	089b      	lsrs	r3, r3, #2
 8003cb4:	3302      	adds	r3, #2
 8003cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f003 0303 	and.w	r3, r3, #3
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	220f      	movs	r2, #15
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a52      	ldr	r2, [pc, #328]	; (8003e20 <HAL_GPIO_Init+0x314>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d02b      	beq.n	8003d32 <HAL_GPIO_Init+0x226>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a51      	ldr	r2, [pc, #324]	; (8003e24 <HAL_GPIO_Init+0x318>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d025      	beq.n	8003d2e <HAL_GPIO_Init+0x222>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a50      	ldr	r2, [pc, #320]	; (8003e28 <HAL_GPIO_Init+0x31c>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d01f      	beq.n	8003d2a <HAL_GPIO_Init+0x21e>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a4f      	ldr	r2, [pc, #316]	; (8003e2c <HAL_GPIO_Init+0x320>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d019      	beq.n	8003d26 <HAL_GPIO_Init+0x21a>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a4e      	ldr	r2, [pc, #312]	; (8003e30 <HAL_GPIO_Init+0x324>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d013      	beq.n	8003d22 <HAL_GPIO_Init+0x216>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a4d      	ldr	r2, [pc, #308]	; (8003e34 <HAL_GPIO_Init+0x328>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d00d      	beq.n	8003d1e <HAL_GPIO_Init+0x212>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a4c      	ldr	r2, [pc, #304]	; (8003e38 <HAL_GPIO_Init+0x32c>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d007      	beq.n	8003d1a <HAL_GPIO_Init+0x20e>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a4b      	ldr	r2, [pc, #300]	; (8003e3c <HAL_GPIO_Init+0x330>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d101      	bne.n	8003d16 <HAL_GPIO_Init+0x20a>
 8003d12:	2307      	movs	r3, #7
 8003d14:	e00e      	b.n	8003d34 <HAL_GPIO_Init+0x228>
 8003d16:	2308      	movs	r3, #8
 8003d18:	e00c      	b.n	8003d34 <HAL_GPIO_Init+0x228>
 8003d1a:	2306      	movs	r3, #6
 8003d1c:	e00a      	b.n	8003d34 <HAL_GPIO_Init+0x228>
 8003d1e:	2305      	movs	r3, #5
 8003d20:	e008      	b.n	8003d34 <HAL_GPIO_Init+0x228>
 8003d22:	2304      	movs	r3, #4
 8003d24:	e006      	b.n	8003d34 <HAL_GPIO_Init+0x228>
 8003d26:	2303      	movs	r3, #3
 8003d28:	e004      	b.n	8003d34 <HAL_GPIO_Init+0x228>
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	e002      	b.n	8003d34 <HAL_GPIO_Init+0x228>
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e000      	b.n	8003d34 <HAL_GPIO_Init+0x228>
 8003d32:	2300      	movs	r3, #0
 8003d34:	69fa      	ldr	r2, [r7, #28]
 8003d36:	f002 0203 	and.w	r2, r2, #3
 8003d3a:	0092      	lsls	r2, r2, #2
 8003d3c:	4093      	lsls	r3, r2
 8003d3e:	69ba      	ldr	r2, [r7, #24]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d44:	4935      	ldr	r1, [pc, #212]	; (8003e1c <HAL_GPIO_Init+0x310>)
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	089b      	lsrs	r3, r3, #2
 8003d4a:	3302      	adds	r3, #2
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d52:	4b3b      	ldr	r3, [pc, #236]	; (8003e40 <HAL_GPIO_Init+0x334>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	43db      	mvns	r3, r3
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	4013      	ands	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d003      	beq.n	8003d76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d76:	4a32      	ldr	r2, [pc, #200]	; (8003e40 <HAL_GPIO_Init+0x334>)
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d7c:	4b30      	ldr	r3, [pc, #192]	; (8003e40 <HAL_GPIO_Init+0x334>)
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	43db      	mvns	r3, r3
 8003d86:	69ba      	ldr	r2, [r7, #24]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d003      	beq.n	8003da0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003da0:	4a27      	ldr	r2, [pc, #156]	; (8003e40 <HAL_GPIO_Init+0x334>)
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003da6:	4b26      	ldr	r3, [pc, #152]	; (8003e40 <HAL_GPIO_Init+0x334>)
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	43db      	mvns	r3, r3
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	4013      	ands	r3, r2
 8003db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d003      	beq.n	8003dca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dca:	4a1d      	ldr	r2, [pc, #116]	; (8003e40 <HAL_GPIO_Init+0x334>)
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003dd0:	4b1b      	ldr	r3, [pc, #108]	; (8003e40 <HAL_GPIO_Init+0x334>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d003      	beq.n	8003df4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003df4:	4a12      	ldr	r2, [pc, #72]	; (8003e40 <HAL_GPIO_Init+0x334>)
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	61fb      	str	r3, [r7, #28]
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	2b0f      	cmp	r3, #15
 8003e04:	f67f ae90 	bls.w	8003b28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e08:	bf00      	nop
 8003e0a:	bf00      	nop
 8003e0c:	3724      	adds	r7, #36	; 0x24
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	40023800 	.word	0x40023800
 8003e1c:	40013800 	.word	0x40013800
 8003e20:	40020000 	.word	0x40020000
 8003e24:	40020400 	.word	0x40020400
 8003e28:	40020800 	.word	0x40020800
 8003e2c:	40020c00 	.word	0x40020c00
 8003e30:	40021000 	.word	0x40021000
 8003e34:	40021400 	.word	0x40021400
 8003e38:	40021800 	.word	0x40021800
 8003e3c:	40021c00 	.word	0x40021c00
 8003e40:	40013c00 	.word	0x40013c00

08003e44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	807b      	strh	r3, [r7, #2]
 8003e50:	4613      	mov	r3, r2
 8003e52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e54:	787b      	ldrb	r3, [r7, #1]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d003      	beq.n	8003e62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e5a:	887a      	ldrh	r2, [r7, #2]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e60:	e003      	b.n	8003e6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e62:	887b      	ldrh	r3, [r7, #2]
 8003e64:	041a      	lsls	r2, r3, #16
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	619a      	str	r2, [r3, #24]
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e78:	b08f      	sub	sp, #60	; 0x3c
 8003e7a:	af0a      	add	r7, sp, #40	; 0x28
 8003e7c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e10f      	b.n	80040a8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d106      	bne.n	8003ea8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f00a f9a2 	bl	800e1ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2203      	movs	r2, #3
 8003eac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d102      	bne.n	8003ec2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f003 fb2d 	bl	8007526 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	603b      	str	r3, [r7, #0]
 8003ed2:	687e      	ldr	r6, [r7, #4]
 8003ed4:	466d      	mov	r5, sp
 8003ed6:	f106 0410 	add.w	r4, r6, #16
 8003eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ede:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ee0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ee2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ee6:	e885 0003 	stmia.w	r5, {r0, r1}
 8003eea:	1d33      	adds	r3, r6, #4
 8003eec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003eee:	6838      	ldr	r0, [r7, #0]
 8003ef0:	f003 fa04 	bl	80072fc <USB_CoreInit>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d005      	beq.n	8003f06 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2202      	movs	r2, #2
 8003efe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e0d0      	b.n	80040a8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f003 fb1b 	bl	8007548 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f12:	2300      	movs	r3, #0
 8003f14:	73fb      	strb	r3, [r7, #15]
 8003f16:	e04a      	b.n	8003fae <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f18:	7bfa      	ldrb	r2, [r7, #15]
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	4413      	add	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	440b      	add	r3, r1
 8003f26:	333d      	adds	r3, #61	; 0x3d
 8003f28:	2201      	movs	r2, #1
 8003f2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f2c:	7bfa      	ldrb	r2, [r7, #15]
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	4413      	add	r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	333c      	adds	r3, #60	; 0x3c
 8003f3c:	7bfa      	ldrb	r2, [r7, #15]
 8003f3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f40:	7bfa      	ldrb	r2, [r7, #15]
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
 8003f44:	b298      	uxth	r0, r3
 8003f46:	6879      	ldr	r1, [r7, #4]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	4413      	add	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	3344      	adds	r3, #68	; 0x44
 8003f54:	4602      	mov	r2, r0
 8003f56:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f58:	7bfa      	ldrb	r2, [r7, #15]
 8003f5a:	6879      	ldr	r1, [r7, #4]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	4413      	add	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	440b      	add	r3, r1
 8003f66:	3340      	adds	r3, #64	; 0x40
 8003f68:	2200      	movs	r2, #0
 8003f6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f6c:	7bfa      	ldrb	r2, [r7, #15]
 8003f6e:	6879      	ldr	r1, [r7, #4]
 8003f70:	4613      	mov	r3, r2
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	4413      	add	r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	440b      	add	r3, r1
 8003f7a:	3348      	adds	r3, #72	; 0x48
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f80:	7bfa      	ldrb	r2, [r7, #15]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	4413      	add	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	334c      	adds	r3, #76	; 0x4c
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f94:	7bfa      	ldrb	r2, [r7, #15]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	4413      	add	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	3354      	adds	r3, #84	; 0x54
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
 8003faa:	3301      	adds	r3, #1
 8003fac:	73fb      	strb	r3, [r7, #15]
 8003fae:	7bfa      	ldrb	r2, [r7, #15]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d3af      	bcc.n	8003f18 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fb8:	2300      	movs	r3, #0
 8003fba:	73fb      	strb	r3, [r7, #15]
 8003fbc:	e044      	b.n	8004048 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003fbe:	7bfa      	ldrb	r2, [r7, #15]
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	4413      	add	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	440b      	add	r3, r1
 8003fcc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003fd4:	7bfa      	ldrb	r2, [r7, #15]
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003fe6:	7bfa      	ldrb	r2, [r7, #15]
 8003fe8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fea:	7bfa      	ldrb	r2, [r7, #15]
 8003fec:	6879      	ldr	r1, [r7, #4]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	440b      	add	r3, r1
 8003ff8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004000:	7bfa      	ldrb	r2, [r7, #15]
 8004002:	6879      	ldr	r1, [r7, #4]
 8004004:	4613      	mov	r3, r2
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	4413      	add	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	440b      	add	r3, r1
 800400e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004016:	7bfa      	ldrb	r2, [r7, #15]
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	4413      	add	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	440b      	add	r3, r1
 8004024:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004028:	2200      	movs	r2, #0
 800402a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800402c:	7bfa      	ldrb	r2, [r7, #15]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4613      	mov	r3, r2
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	4413      	add	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800403e:	2200      	movs	r2, #0
 8004040:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004042:	7bfb      	ldrb	r3, [r7, #15]
 8004044:	3301      	adds	r3, #1
 8004046:	73fb      	strb	r3, [r7, #15]
 8004048:	7bfa      	ldrb	r2, [r7, #15]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	429a      	cmp	r2, r3
 8004050:	d3b5      	bcc.n	8003fbe <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	687e      	ldr	r6, [r7, #4]
 800405a:	466d      	mov	r5, sp
 800405c:	f106 0410 	add.w	r4, r6, #16
 8004060:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004062:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004064:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004066:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004068:	e894 0003 	ldmia.w	r4, {r0, r1}
 800406c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004070:	1d33      	adds	r3, r6, #4
 8004072:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004074:	6838      	ldr	r0, [r7, #0]
 8004076:	f003 fab3 	bl	80075e0 <USB_DevInit>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2202      	movs	r2, #2
 8004084:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e00d      	b.n	80040a8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f004 fc02 	bl	80088aa <USB_DevDisconnect>

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040b0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d101      	bne.n	80040cc <HAL_PCD_Start+0x1c>
 80040c8:	2302      	movs	r3, #2
 80040ca:	e020      	b.n	800410e <HAL_PCD_Start+0x5e>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d109      	bne.n	80040f0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d005      	beq.n	80040f0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f003 fa05 	bl	8007504 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f004 fbb2 	bl	8008868 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004116:	b590      	push	{r4, r7, lr}
 8004118:	b08d      	sub	sp, #52	; 0x34
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004124:	6a3b      	ldr	r3, [r7, #32]
 8004126:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f004 fc70 	bl	8008a12 <USB_GetMode>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	f040 848a 	bne.w	8004a4e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4618      	mov	r0, r3
 8004140:	f004 fbd4 	bl	80088ec <USB_ReadInterrupts>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 8480 	beq.w	8004a4c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	0a1b      	lsrs	r3, r3, #8
 8004156:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f004 fbc1 	bl	80088ec <USB_ReadInterrupts>
 800416a:	4603      	mov	r3, r0
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b02      	cmp	r3, #2
 8004172:	d107      	bne.n	8004184 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	695a      	ldr	r2, [r3, #20]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f002 0202 	and.w	r2, r2, #2
 8004182:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	f004 fbaf 	bl	80088ec <USB_ReadInterrupts>
 800418e:	4603      	mov	r3, r0
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	2b10      	cmp	r3, #16
 8004196:	d161      	bne.n	800425c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	699a      	ldr	r2, [r3, #24]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0210 	bic.w	r2, r2, #16
 80041a6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	f003 020f 	and.w	r2, r3, #15
 80041b4:	4613      	mov	r3, r2
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	4413      	add	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	4413      	add	r3, r2
 80041c4:	3304      	adds	r3, #4
 80041c6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	0c5b      	lsrs	r3, r3, #17
 80041cc:	f003 030f 	and.w	r3, r3, #15
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d124      	bne.n	800421e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80041da:	4013      	ands	r3, r2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d035      	beq.n	800424c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	091b      	lsrs	r3, r3, #4
 80041e8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	461a      	mov	r2, r3
 80041f2:	6a38      	ldr	r0, [r7, #32]
 80041f4:	f004 f9e6 	bl	80085c4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	691a      	ldr	r2, [r3, #16]
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	091b      	lsrs	r3, r3, #4
 8004200:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004204:	441a      	add	r2, r3
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	6a1a      	ldr	r2, [r3, #32]
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	091b      	lsrs	r3, r3, #4
 8004212:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004216:	441a      	add	r2, r3
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	621a      	str	r2, [r3, #32]
 800421c:	e016      	b.n	800424c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	0c5b      	lsrs	r3, r3, #17
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	2b06      	cmp	r3, #6
 8004228:	d110      	bne.n	800424c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004230:	2208      	movs	r2, #8
 8004232:	4619      	mov	r1, r3
 8004234:	6a38      	ldr	r0, [r7, #32]
 8004236:	f004 f9c5 	bl	80085c4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	6a1a      	ldr	r2, [r3, #32]
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	091b      	lsrs	r3, r3, #4
 8004242:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004246:	441a      	add	r2, r3
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699a      	ldr	r2, [r3, #24]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f042 0210 	orr.w	r2, r2, #16
 800425a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4618      	mov	r0, r3
 8004262:	f004 fb43 	bl	80088ec <USB_ReadInterrupts>
 8004266:	4603      	mov	r3, r0
 8004268:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800426c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004270:	f040 80a7 	bne.w	80043c2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4618      	mov	r0, r3
 800427e:	f004 fb48 	bl	8008912 <USB_ReadDevAllOutEpInterrupt>
 8004282:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004284:	e099      	b.n	80043ba <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 808e 	beq.w	80043ae <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	4611      	mov	r1, r2
 800429c:	4618      	mov	r0, r3
 800429e:	f004 fb6c 	bl	800897a <USB_ReadDevOutEPInterrupt>
 80042a2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00c      	beq.n	80042c8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80042ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ba:	461a      	mov	r2, r3
 80042bc:	2301      	movs	r3, #1
 80042be:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fec2 	bl	800504c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	f003 0308 	and.w	r3, r3, #8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00c      	beq.n	80042ec <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d4:	015a      	lsls	r2, r3, #5
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	4413      	add	r3, r2
 80042da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042de:	461a      	mov	r2, r3
 80042e0:	2308      	movs	r3, #8
 80042e2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 ff98 	bl	800521c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f003 0310 	and.w	r3, r3, #16
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d008      	beq.n	8004308 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f8:	015a      	lsls	r2, r3, #5
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	4413      	add	r3, r2
 80042fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004302:	461a      	mov	r2, r3
 8004304:	2310      	movs	r3, #16
 8004306:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d030      	beq.n	8004374 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800431a:	2b80      	cmp	r3, #128	; 0x80
 800431c:	d109      	bne.n	8004332 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	69fa      	ldr	r2, [r7, #28]
 8004328:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800432c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004330:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004334:	4613      	mov	r3, r2
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	4413      	add	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	4413      	add	r3, r2
 8004344:	3304      	adds	r3, #4
 8004346:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	78db      	ldrb	r3, [r3, #3]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d108      	bne.n	8004362 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	2200      	movs	r2, #0
 8004354:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004358:	b2db      	uxtb	r3, r3
 800435a:	4619      	mov	r1, r3
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f00a f84b 	bl	800e3f8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004364:	015a      	lsls	r2, r3, #5
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	4413      	add	r3, r2
 800436a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800436e:	461a      	mov	r2, r3
 8004370:	2302      	movs	r3, #2
 8004372:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b00      	cmp	r3, #0
 800437c:	d008      	beq.n	8004390 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	015a      	lsls	r2, r3, #5
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	4413      	add	r3, r2
 8004386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800438a:	461a      	mov	r2, r3
 800438c:	2320      	movs	r3, #32
 800438e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d009      	beq.n	80043ae <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800439a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439c:	015a      	lsls	r2, r3, #5
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	4413      	add	r3, r2
 80043a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043a6:	461a      	mov	r2, r3
 80043a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043ac:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80043ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b0:	3301      	adds	r3, #1
 80043b2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80043b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b6:	085b      	lsrs	r3, r3, #1
 80043b8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80043ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f47f af62 	bne.w	8004286 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f004 fa90 	bl	80088ec <USB_ReadInterrupts>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80043d6:	f040 80db 	bne.w	8004590 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f004 fab1 	bl	8008946 <USB_ReadDevAllInEpInterrupt>
 80043e4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80043ea:	e0cd      	b.n	8004588 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80043ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 80c2 	beq.w	800457c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043fe:	b2d2      	uxtb	r2, r2
 8004400:	4611      	mov	r1, r2
 8004402:	4618      	mov	r0, r3
 8004404:	f004 fad7 	bl	80089b6 <USB_ReadDevInEPInterrupt>
 8004408:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	2b00      	cmp	r3, #0
 8004412:	d057      	beq.n	80044c4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	2201      	movs	r2, #1
 800441c:	fa02 f303 	lsl.w	r3, r2, r3
 8004420:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004428:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	43db      	mvns	r3, r3
 800442e:	69f9      	ldr	r1, [r7, #28]
 8004430:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004434:	4013      	ands	r3, r2
 8004436:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	4413      	add	r3, r2
 8004440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004444:	461a      	mov	r2, r3
 8004446:	2301      	movs	r3, #1
 8004448:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d132      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004456:	4613      	mov	r3, r2
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	4413      	add	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	440b      	add	r3, r1
 8004460:	334c      	adds	r3, #76	; 0x4c
 8004462:	6819      	ldr	r1, [r3, #0]
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004468:	4613      	mov	r3, r2
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4413      	add	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4403      	add	r3, r0
 8004472:	3348      	adds	r3, #72	; 0x48
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4419      	add	r1, r3
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800447c:	4613      	mov	r3, r2
 800447e:	00db      	lsls	r3, r3, #3
 8004480:	4413      	add	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4403      	add	r3, r0
 8004486:	334c      	adds	r3, #76	; 0x4c
 8004488:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800448a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448c:	2b00      	cmp	r3, #0
 800448e:	d113      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x3a2>
 8004490:	6879      	ldr	r1, [r7, #4]
 8004492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004494:	4613      	mov	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	4413      	add	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	440b      	add	r3, r1
 800449e:	3354      	adds	r3, #84	; 0x54
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d108      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80044b0:	461a      	mov	r2, r3
 80044b2:	2101      	movs	r1, #1
 80044b4:	f004 fade 	bl	8008a74 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	4619      	mov	r1, r3
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f009 ff15 	bl	800e2ee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	f003 0308 	and.w	r3, r3, #8
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d008      	beq.n	80044e0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	015a      	lsls	r2, r3, #5
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	4413      	add	r3, r2
 80044d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044da:	461a      	mov	r2, r3
 80044dc:	2308      	movs	r3, #8
 80044de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f003 0310 	and.w	r3, r3, #16
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d008      	beq.n	80044fc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80044ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ec:	015a      	lsls	r2, r3, #5
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	4413      	add	r3, r2
 80044f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044f6:	461a      	mov	r2, r3
 80044f8:	2310      	movs	r3, #16
 80044fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004502:	2b00      	cmp	r3, #0
 8004504:	d008      	beq.n	8004518 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	015a      	lsls	r2, r3, #5
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	4413      	add	r3, r2
 800450e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004512:	461a      	mov	r2, r3
 8004514:	2340      	movs	r3, #64	; 0x40
 8004516:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d023      	beq.n	800456a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004522:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004524:	6a38      	ldr	r0, [r7, #32]
 8004526:	f003 f9bf 	bl	80078a8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800452a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800452c:	4613      	mov	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	3338      	adds	r3, #56	; 0x38
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	4413      	add	r3, r2
 800453a:	3304      	adds	r3, #4
 800453c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	78db      	ldrb	r3, [r3, #3]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d108      	bne.n	8004558 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	2200      	movs	r2, #0
 800454a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800454c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454e:	b2db      	uxtb	r3, r3
 8004550:	4619      	mov	r1, r3
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f009 ff62 	bl	800e41c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455a:	015a      	lsls	r2, r3, #5
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	4413      	add	r3, r2
 8004560:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004564:	461a      	mov	r2, r3
 8004566:	2302      	movs	r3, #2
 8004568:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004570:	2b00      	cmp	r3, #0
 8004572:	d003      	beq.n	800457c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004574:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fcdb 	bl	8004f32 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457e:	3301      	adds	r3, #1
 8004580:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004584:	085b      	lsrs	r3, r3, #1
 8004586:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458a:	2b00      	cmp	r3, #0
 800458c:	f47f af2e 	bne.w	80043ec <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4618      	mov	r0, r3
 8004596:	f004 f9a9 	bl	80088ec <USB_ReadInterrupts>
 800459a:	4603      	mov	r3, r0
 800459c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80045a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80045a4:	d122      	bne.n	80045ec <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	69fa      	ldr	r2, [r7, #28]
 80045b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d108      	bne.n	80045d6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80045cc:	2100      	movs	r1, #0
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 fec2 	bl	8005358 <HAL_PCDEx_LPM_Callback>
 80045d4:	e002      	b.n	80045dc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f009 ff00 	bl	800e3dc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	695a      	ldr	r2, [r3, #20]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80045ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f004 f97b 	bl	80088ec <USB_ReadInterrupts>
 80045f6:	4603      	mov	r3, r0
 80045f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004600:	d112      	bne.n	8004628 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b01      	cmp	r3, #1
 8004610:	d102      	bne.n	8004618 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f009 febc 	bl	800e390 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	695a      	ldr	r2, [r3, #20]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004626:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f004 f95d 	bl	80088ec <USB_ReadInterrupts>
 8004632:	4603      	mov	r3, r0
 8004634:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800463c:	f040 80b7 	bne.w	80047ae <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800464e:	f023 0301 	bic.w	r3, r3, #1
 8004652:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2110      	movs	r1, #16
 800465a:	4618      	mov	r0, r3
 800465c:	f003 f924 	bl	80078a8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004660:	2300      	movs	r3, #0
 8004662:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004664:	e046      	b.n	80046f4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004672:	461a      	mov	r2, r3
 8004674:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004678:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800467a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800467c:	015a      	lsls	r2, r3, #5
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	4413      	add	r3, r2
 8004682:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800468a:	0151      	lsls	r1, r2, #5
 800468c:	69fa      	ldr	r2, [r7, #28]
 800468e:	440a      	add	r2, r1
 8004690:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004694:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004698:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800469a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800469c:	015a      	lsls	r2, r3, #5
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	4413      	add	r3, r2
 80046a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046a6:	461a      	mov	r2, r3
 80046a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80046ac:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80046ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046b0:	015a      	lsls	r2, r3, #5
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	4413      	add	r3, r2
 80046b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046be:	0151      	lsls	r1, r2, #5
 80046c0:	69fa      	ldr	r2, [r7, #28]
 80046c2:	440a      	add	r2, r1
 80046c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80046c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80046cc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80046ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046d0:	015a      	lsls	r2, r3, #5
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	4413      	add	r3, r2
 80046d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046de:	0151      	lsls	r1, r2, #5
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	440a      	add	r2, r1
 80046e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80046e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80046ec:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046f0:	3301      	adds	r3, #1
 80046f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d3b3      	bcc.n	8004666 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	69fa      	ldr	r2, [r7, #28]
 8004708:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800470c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004710:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004716:	2b00      	cmp	r3, #0
 8004718:	d016      	beq.n	8004748 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004720:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004724:	69fa      	ldr	r2, [r7, #28]
 8004726:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800472a:	f043 030b 	orr.w	r3, r3, #11
 800472e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473a:	69fa      	ldr	r2, [r7, #28]
 800473c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004740:	f043 030b 	orr.w	r3, r3, #11
 8004744:	6453      	str	r3, [r2, #68]	; 0x44
 8004746:	e015      	b.n	8004774 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	69fa      	ldr	r2, [r7, #28]
 8004752:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004756:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800475a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800475e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800476e:	f043 030b 	orr.w	r3, r3, #11
 8004772:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	69fa      	ldr	r2, [r7, #28]
 800477e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004782:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004786:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6818      	ldr	r0, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004798:	461a      	mov	r2, r3
 800479a:	f004 f96b 	bl	8008a74 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	695a      	ldr	r2, [r3, #20]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80047ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f004 f89a 	bl	80088ec <USB_ReadInterrupts>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047c2:	d124      	bne.n	800480e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f004 f930 	bl	8008a2e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f003 f8e5 	bl	80079a2 <USB_GetDevSpeed>
 80047d8:	4603      	mov	r3, r0
 80047da:	461a      	mov	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681c      	ldr	r4, [r3, #0]
 80047e4:	f001 f9e8 	bl	8005bb8 <HAL_RCC_GetHCLKFreq>
 80047e8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	461a      	mov	r2, r3
 80047f2:	4620      	mov	r0, r4
 80047f4:	f002 fde4 	bl	80073c0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f009 fda0 	bl	800e33e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695a      	ldr	r2, [r3, #20]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800480c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4618      	mov	r0, r3
 8004814:	f004 f86a 	bl	80088ec <USB_ReadInterrupts>
 8004818:	4603      	mov	r3, r0
 800481a:	f003 0308 	and.w	r3, r3, #8
 800481e:	2b08      	cmp	r3, #8
 8004820:	d10a      	bne.n	8004838 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f009 fd7d 	bl	800e322 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	695a      	ldr	r2, [r3, #20]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f002 0208 	and.w	r2, r2, #8
 8004836:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f004 f855 	bl	80088ec <USB_ReadInterrupts>
 8004842:	4603      	mov	r3, r0
 8004844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004848:	2b80      	cmp	r3, #128	; 0x80
 800484a:	d122      	bne.n	8004892 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004854:	6a3b      	ldr	r3, [r7, #32]
 8004856:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004858:	2301      	movs	r3, #1
 800485a:	627b      	str	r3, [r7, #36]	; 0x24
 800485c:	e014      	b.n	8004888 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800485e:	6879      	ldr	r1, [r7, #4]
 8004860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004862:	4613      	mov	r3, r2
 8004864:	00db      	lsls	r3, r3, #3
 8004866:	4413      	add	r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	440b      	add	r3, r1
 800486c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d105      	bne.n	8004882 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004878:	b2db      	uxtb	r3, r3
 800487a:	4619      	mov	r1, r3
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 fb27 	bl	8004ed0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004884:	3301      	adds	r3, #1
 8004886:	627b      	str	r3, [r7, #36]	; 0x24
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800488e:	429a      	cmp	r2, r3
 8004890:	d3e5      	bcc.n	800485e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4618      	mov	r0, r3
 8004898:	f004 f828 	bl	80088ec <USB_ReadInterrupts>
 800489c:	4603      	mov	r3, r0
 800489e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048a6:	d13b      	bne.n	8004920 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048a8:	2301      	movs	r3, #1
 80048aa:	627b      	str	r3, [r7, #36]	; 0x24
 80048ac:	e02b      	b.n	8004906 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80048ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b0:	015a      	lsls	r2, r3, #5
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048be:	6879      	ldr	r1, [r7, #4]
 80048c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048c2:	4613      	mov	r3, r2
 80048c4:	00db      	lsls	r3, r3, #3
 80048c6:	4413      	add	r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	440b      	add	r3, r1
 80048cc:	3340      	adds	r3, #64	; 0x40
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d115      	bne.n	8004900 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80048d4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	da12      	bge.n	8004900 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048de:	4613      	mov	r3, r2
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4413      	add	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	440b      	add	r3, r1
 80048e8:	333f      	adds	r3, #63	; 0x3f
 80048ea:	2201      	movs	r2, #1
 80048ec:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	4619      	mov	r1, r3
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 fae8 	bl	8004ed0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004902:	3301      	adds	r3, #1
 8004904:	627b      	str	r3, [r7, #36]	; 0x24
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800490c:	429a      	cmp	r2, r3
 800490e:	d3ce      	bcc.n	80048ae <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	695a      	ldr	r2, [r3, #20]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800491e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4618      	mov	r0, r3
 8004926:	f003 ffe1 	bl	80088ec <USB_ReadInterrupts>
 800492a:	4603      	mov	r3, r0
 800492c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004930:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004934:	d155      	bne.n	80049e2 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004936:	2301      	movs	r3, #1
 8004938:	627b      	str	r3, [r7, #36]	; 0x24
 800493a:	e045      	b.n	80049c8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800493c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493e:	015a      	lsls	r2, r3, #5
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	4413      	add	r3, r2
 8004944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004950:	4613      	mov	r3, r2
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	4413      	add	r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	440b      	add	r3, r1
 800495a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2b01      	cmp	r3, #1
 8004962:	d12e      	bne.n	80049c2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004964:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004966:	2b00      	cmp	r3, #0
 8004968:	da2b      	bge.n	80049c2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004976:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800497a:	429a      	cmp	r2, r3
 800497c:	d121      	bne.n	80049c2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800497e:	6879      	ldr	r1, [r7, #4]
 8004980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004982:	4613      	mov	r3, r2
 8004984:	00db      	lsls	r3, r3, #3
 8004986:	4413      	add	r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004990:	2201      	movs	r2, #1
 8004992:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800499c:	6a3b      	ldr	r3, [r7, #32]
 800499e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80049a0:	6a3b      	ldr	r3, [r7, #32]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10a      	bne.n	80049c2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	69fa      	ldr	r2, [r7, #28]
 80049b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049be:	6053      	str	r3, [r2, #4]
            break;
 80049c0:	e007      	b.n	80049d2 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c4:	3301      	adds	r3, #1
 80049c6:	627b      	str	r3, [r7, #36]	; 0x24
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d3b4      	bcc.n	800493c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695a      	ldr	r2, [r3, #20]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80049e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f003 ff80 	bl	80088ec <USB_ReadInterrupts>
 80049ec:	4603      	mov	r3, r0
 80049ee:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80049f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f6:	d10a      	bne.n	8004a0e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f009 fd21 	bl	800e440 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	695a      	ldr	r2, [r3, #20]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004a0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f003 ff6a 	bl	80088ec <USB_ReadInterrupts>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	f003 0304 	and.w	r3, r3, #4
 8004a1e:	2b04      	cmp	r3, #4
 8004a20:	d115      	bne.n	8004a4e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	f003 0304 	and.w	r3, r3, #4
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d002      	beq.n	8004a3a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f009 fd11 	bl	800e45c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	6859      	ldr	r1, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	69ba      	ldr	r2, [r7, #24]
 8004a46:	430a      	orrs	r2, r1
 8004a48:	605a      	str	r2, [r3, #4]
 8004a4a:	e000      	b.n	8004a4e <HAL_PCD_IRQHandler+0x938>
      return;
 8004a4c:	bf00      	nop
    }
  }
}
 8004a4e:	3734      	adds	r7, #52	; 0x34
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd90      	pop	{r4, r7, pc}

08004a54 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d101      	bne.n	8004a6e <HAL_PCD_SetAddress+0x1a>
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	e013      	b.n	8004a96 <HAL_PCD_SetAddress+0x42>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	78fa      	ldrb	r2, [r7, #3]
 8004a7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	78fa      	ldrb	r2, [r7, #3]
 8004a84:	4611      	mov	r1, r2
 8004a86:	4618      	mov	r0, r3
 8004a88:	f003 fec8 	bl	800881c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b084      	sub	sp, #16
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
 8004aa6:	4608      	mov	r0, r1
 8004aa8:	4611      	mov	r1, r2
 8004aaa:	461a      	mov	r2, r3
 8004aac:	4603      	mov	r3, r0
 8004aae:	70fb      	strb	r3, [r7, #3]
 8004ab0:	460b      	mov	r3, r1
 8004ab2:	803b      	strh	r3, [r7, #0]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004abc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	da0f      	bge.n	8004ae4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ac4:	78fb      	ldrb	r3, [r7, #3]
 8004ac6:	f003 020f 	and.w	r2, r3, #15
 8004aca:	4613      	mov	r3, r2
 8004acc:	00db      	lsls	r3, r3, #3
 8004ace:	4413      	add	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	3338      	adds	r3, #56	; 0x38
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	3304      	adds	r3, #4
 8004ada:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	705a      	strb	r2, [r3, #1]
 8004ae2:	e00f      	b.n	8004b04 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ae4:	78fb      	ldrb	r3, [r7, #3]
 8004ae6:	f003 020f 	and.w	r2, r3, #15
 8004aea:	4613      	mov	r3, r2
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	4413      	add	r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	4413      	add	r3, r2
 8004afa:	3304      	adds	r3, #4
 8004afc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004b04:	78fb      	ldrb	r3, [r7, #3]
 8004b06:	f003 030f 	and.w	r3, r3, #15
 8004b0a:	b2da      	uxtb	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004b10:	883a      	ldrh	r2, [r7, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	78ba      	ldrb	r2, [r7, #2]
 8004b1a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	785b      	ldrb	r3, [r3, #1]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d004      	beq.n	8004b2e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004b2e:	78bb      	ldrb	r3, [r7, #2]
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d102      	bne.n	8004b3a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d101      	bne.n	8004b48 <HAL_PCD_EP_Open+0xaa>
 8004b44:	2302      	movs	r3, #2
 8004b46:	e00e      	b.n	8004b66 <HAL_PCD_EP_Open+0xc8>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68f9      	ldr	r1, [r7, #12]
 8004b56:	4618      	mov	r0, r3
 8004b58:	f002 ff48 	bl	80079ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004b64:	7afb      	ldrb	r3, [r7, #11]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}

08004b6e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b6e:	b580      	push	{r7, lr}
 8004b70:	b084      	sub	sp, #16
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
 8004b76:	460b      	mov	r3, r1
 8004b78:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	da0f      	bge.n	8004ba2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b82:	78fb      	ldrb	r3, [r7, #3]
 8004b84:	f003 020f 	and.w	r2, r3, #15
 8004b88:	4613      	mov	r3, r2
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	4413      	add	r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	3338      	adds	r3, #56	; 0x38
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	4413      	add	r3, r2
 8004b96:	3304      	adds	r3, #4
 8004b98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	705a      	strb	r2, [r3, #1]
 8004ba0:	e00f      	b.n	8004bc2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ba2:	78fb      	ldrb	r3, [r7, #3]
 8004ba4:	f003 020f 	and.w	r2, r3, #15
 8004ba8:	4613      	mov	r3, r2
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	4413      	add	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3304      	adds	r3, #4
 8004bba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004bc2:	78fb      	ldrb	r3, [r7, #3]
 8004bc4:	f003 030f 	and.w	r3, r3, #15
 8004bc8:	b2da      	uxtb	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d101      	bne.n	8004bdc <HAL_PCD_EP_Close+0x6e>
 8004bd8:	2302      	movs	r3, #2
 8004bda:	e00e      	b.n	8004bfa <HAL_PCD_EP_Close+0x8c>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68f9      	ldr	r1, [r7, #12]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f002 ff86 	bl	8007afc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c02:	b580      	push	{r7, lr}
 8004c04:	b086      	sub	sp, #24
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	60f8      	str	r0, [r7, #12]
 8004c0a:	607a      	str	r2, [r7, #4]
 8004c0c:	603b      	str	r3, [r7, #0]
 8004c0e:	460b      	mov	r3, r1
 8004c10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c12:	7afb      	ldrb	r3, [r7, #11]
 8004c14:	f003 020f 	and.w	r2, r3, #15
 8004c18:	4613      	mov	r3, r2
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	4413      	add	r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4413      	add	r3, r2
 8004c28:	3304      	adds	r3, #4
 8004c2a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	683a      	ldr	r2, [r7, #0]
 8004c36:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2200      	movs	r2, #0
 8004c42:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c44:	7afb      	ldrb	r3, [r7, #11]
 8004c46:	f003 030f 	and.w	r3, r3, #15
 8004c4a:	b2da      	uxtb	r2, r3
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d102      	bne.n	8004c5e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c5e:	7afb      	ldrb	r3, [r7, #11]
 8004c60:	f003 030f 	and.w	r3, r3, #15
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d109      	bne.n	8004c7c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6818      	ldr	r0, [r3, #0]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	461a      	mov	r2, r3
 8004c74:	6979      	ldr	r1, [r7, #20]
 8004c76:	f003 fa65 	bl	8008144 <USB_EP0StartXfer>
 8004c7a:	e008      	b.n	8004c8e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6818      	ldr	r0, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	691b      	ldr	r3, [r3, #16]
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	461a      	mov	r2, r3
 8004c88:	6979      	ldr	r1, [r7, #20]
 8004c8a:	f003 f813 	bl	8007cb4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3718      	adds	r7, #24
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004ca4:	78fb      	ldrb	r3, [r7, #3]
 8004ca6:	f003 020f 	and.w	r2, r3, #15
 8004caa:	6879      	ldr	r1, [r7, #4]
 8004cac:	4613      	mov	r3, r2
 8004cae:	00db      	lsls	r3, r3, #3
 8004cb0:	4413      	add	r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004cba:	681b      	ldr	r3, [r3, #0]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	370c      	adds	r7, #12
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr

08004cc8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	607a      	str	r2, [r7, #4]
 8004cd2:	603b      	str	r3, [r7, #0]
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cd8:	7afb      	ldrb	r3, [r7, #11]
 8004cda:	f003 020f 	and.w	r2, r3, #15
 8004cde:	4613      	mov	r3, r2
 8004ce0:	00db      	lsls	r3, r3, #3
 8004ce2:	4413      	add	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	3338      	adds	r3, #56	; 0x38
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	4413      	add	r3, r2
 8004cec:	3304      	adds	r3, #4
 8004cee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	2201      	movs	r2, #1
 8004d06:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d08:	7afb      	ldrb	r3, [r7, #11]
 8004d0a:	f003 030f 	and.w	r3, r3, #15
 8004d0e:	b2da      	uxtb	r2, r3
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d102      	bne.n	8004d22 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d22:	7afb      	ldrb	r3, [r7, #11]
 8004d24:	f003 030f 	and.w	r3, r3, #15
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d109      	bne.n	8004d40 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6818      	ldr	r0, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	461a      	mov	r2, r3
 8004d38:	6979      	ldr	r1, [r7, #20]
 8004d3a:	f003 fa03 	bl	8008144 <USB_EP0StartXfer>
 8004d3e:	e008      	b.n	8004d52 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6818      	ldr	r0, [r3, #0]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	6979      	ldr	r1, [r7, #20]
 8004d4e:	f002 ffb1 	bl	8007cb4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3718      	adds	r7, #24
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	460b      	mov	r3, r1
 8004d66:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d68:	78fb      	ldrb	r3, [r7, #3]
 8004d6a:	f003 020f 	and.w	r2, r3, #15
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d901      	bls.n	8004d7a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e050      	b.n	8004e1c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	da0f      	bge.n	8004da2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d82:	78fb      	ldrb	r3, [r7, #3]
 8004d84:	f003 020f 	and.w	r2, r3, #15
 8004d88:	4613      	mov	r3, r2
 8004d8a:	00db      	lsls	r3, r3, #3
 8004d8c:	4413      	add	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	3338      	adds	r3, #56	; 0x38
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	4413      	add	r3, r2
 8004d96:	3304      	adds	r3, #4
 8004d98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	705a      	strb	r2, [r3, #1]
 8004da0:	e00d      	b.n	8004dbe <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004da2:	78fa      	ldrb	r2, [r7, #3]
 8004da4:	4613      	mov	r3, r2
 8004da6:	00db      	lsls	r3, r3, #3
 8004da8:	4413      	add	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	4413      	add	r3, r2
 8004db4:	3304      	adds	r3, #4
 8004db6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dc4:	78fb      	ldrb	r3, [r7, #3]
 8004dc6:	f003 030f 	and.w	r3, r3, #15
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d101      	bne.n	8004dde <HAL_PCD_EP_SetStall+0x82>
 8004dda:	2302      	movs	r3, #2
 8004ddc:	e01e      	b.n	8004e1c <HAL_PCD_EP_SetStall+0xc0>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68f9      	ldr	r1, [r7, #12]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f003 fc41 	bl	8008674 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004df2:	78fb      	ldrb	r3, [r7, #3]
 8004df4:	f003 030f 	and.w	r3, r3, #15
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10a      	bne.n	8004e12 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6818      	ldr	r0, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	b2d9      	uxtb	r1, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	f003 fe31 	bl	8008a74 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3710      	adds	r7, #16
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	f003 020f 	and.w	r2, r3, #15
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d901      	bls.n	8004e42 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e042      	b.n	8004ec8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	da0f      	bge.n	8004e6a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e4a:	78fb      	ldrb	r3, [r7, #3]
 8004e4c:	f003 020f 	and.w	r2, r3, #15
 8004e50:	4613      	mov	r3, r2
 8004e52:	00db      	lsls	r3, r3, #3
 8004e54:	4413      	add	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	3338      	adds	r3, #56	; 0x38
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	3304      	adds	r3, #4
 8004e60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2201      	movs	r2, #1
 8004e66:	705a      	strb	r2, [r3, #1]
 8004e68:	e00f      	b.n	8004e8a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e6a:	78fb      	ldrb	r3, [r7, #3]
 8004e6c:	f003 020f 	and.w	r2, r3, #15
 8004e70:	4613      	mov	r3, r2
 8004e72:	00db      	lsls	r3, r3, #3
 8004e74:	4413      	add	r3, r2
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	4413      	add	r3, r2
 8004e80:	3304      	adds	r3, #4
 8004e82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e90:	78fb      	ldrb	r3, [r7, #3]
 8004e92:	f003 030f 	and.w	r3, r3, #15
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d101      	bne.n	8004eaa <HAL_PCD_EP_ClrStall+0x86>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	e00e      	b.n	8004ec8 <HAL_PCD_EP_ClrStall+0xa4>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68f9      	ldr	r1, [r7, #12]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f003 fc49 	bl	8008750 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	460b      	mov	r3, r1
 8004eda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004edc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	da0c      	bge.n	8004efe <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	f003 020f 	and.w	r2, r3, #15
 8004eea:	4613      	mov	r3, r2
 8004eec:	00db      	lsls	r3, r3, #3
 8004eee:	4413      	add	r3, r2
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	3338      	adds	r3, #56	; 0x38
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	3304      	adds	r3, #4
 8004efa:	60fb      	str	r3, [r7, #12]
 8004efc:	e00c      	b.n	8004f18 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004efe:	78fb      	ldrb	r3, [r7, #3]
 8004f00:	f003 020f 	and.w	r2, r3, #15
 8004f04:	4613      	mov	r3, r2
 8004f06:	00db      	lsls	r3, r3, #3
 8004f08:	4413      	add	r3, r2
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	4413      	add	r3, r2
 8004f14:	3304      	adds	r3, #4
 8004f16:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68f9      	ldr	r1, [r7, #12]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f003 fa68 	bl	80083f4 <USB_EPStopXfer>
 8004f24:	4603      	mov	r3, r0
 8004f26:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004f28:	7afb      	ldrb	r3, [r7, #11]
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3710      	adds	r7, #16
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b08a      	sub	sp, #40	; 0x28
 8004f36:	af02      	add	r7, sp, #8
 8004f38:	6078      	str	r0, [r7, #4]
 8004f3a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	3338      	adds	r3, #56	; 0x38
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	4413      	add	r3, r2
 8004f56:	3304      	adds	r3, #4
 8004f58:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a1a      	ldr	r2, [r3, #32]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d901      	bls.n	8004f6a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e06c      	b.n	8005044 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	699a      	ldr	r2, [r3, #24]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	69fa      	ldr	r2, [r7, #28]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d902      	bls.n	8004f86 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	3303      	adds	r3, #3
 8004f8a:	089b      	lsrs	r3, r3, #2
 8004f8c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f8e:	e02b      	b.n	8004fe8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	699a      	ldr	r2, [r3, #24]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a1b      	ldr	r3, [r3, #32]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	69fa      	ldr	r2, [r7, #28]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d902      	bls.n	8004fac <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	3303      	adds	r3, #3
 8004fb0:	089b      	lsrs	r3, r3, #2
 8004fb2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6919      	ldr	r1, [r3, #16]
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	b2da      	uxtb	r2, r3
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	4603      	mov	r3, r0
 8004fca:	6978      	ldr	r0, [r7, #20]
 8004fcc:	f003 fabc 	bl	8008548 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	691a      	ldr	r2, [r3, #16]
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	441a      	add	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6a1a      	ldr	r2, [r3, #32]
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	441a      	add	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	015a      	lsls	r2, r3, #5
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	4413      	add	r3, r2
 8004ff0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d809      	bhi.n	8005012 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a1a      	ldr	r2, [r3, #32]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005006:	429a      	cmp	r2, r3
 8005008:	d203      	bcs.n	8005012 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1be      	bne.n	8004f90 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	699a      	ldr	r2, [r3, #24]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	429a      	cmp	r2, r3
 800501c:	d811      	bhi.n	8005042 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	f003 030f 	and.w	r3, r3, #15
 8005024:	2201      	movs	r2, #1
 8005026:	fa02 f303 	lsl.w	r3, r2, r3
 800502a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005032:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	43db      	mvns	r3, r3
 8005038:	6939      	ldr	r1, [r7, #16]
 800503a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800503e:	4013      	ands	r3, r2
 8005040:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3720      	adds	r7, #32
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b088      	sub	sp, #32
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	333c      	adds	r3, #60	; 0x3c
 8005064:	3304      	adds	r3, #4
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	015a      	lsls	r2, r3, #5
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	4413      	add	r3, r2
 8005072:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d17b      	bne.n	800517a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	f003 0308 	and.w	r3, r3, #8
 8005088:	2b00      	cmp	r3, #0
 800508a:	d015      	beq.n	80050b8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	4a61      	ldr	r2, [pc, #388]	; (8005214 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005090:	4293      	cmp	r3, r2
 8005092:	f240 80b9 	bls.w	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800509c:	2b00      	cmp	r3, #0
 800509e:	f000 80b3 	beq.w	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ae:	461a      	mov	r2, r3
 80050b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050b4:	6093      	str	r3, [r2, #8]
 80050b6:	e0a7      	b.n	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	f003 0320 	and.w	r3, r3, #32
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d009      	beq.n	80050d6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	015a      	lsls	r2, r3, #5
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	4413      	add	r3, r2
 80050ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ce:	461a      	mov	r2, r3
 80050d0:	2320      	movs	r3, #32
 80050d2:	6093      	str	r3, [r2, #8]
 80050d4:	e098      	b.n	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f040 8093 	bne.w	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	4a4b      	ldr	r2, [pc, #300]	; (8005214 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d90f      	bls.n	800510a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d00a      	beq.n	800510a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	015a      	lsls	r2, r3, #5
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	4413      	add	r3, r2
 80050fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005100:	461a      	mov	r2, r3
 8005102:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005106:	6093      	str	r3, [r2, #8]
 8005108:	e07e      	b.n	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	4613      	mov	r3, r2
 800510e:	00db      	lsls	r3, r3, #3
 8005110:	4413      	add	r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	4413      	add	r3, r2
 800511c:	3304      	adds	r3, #4
 800511e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	69da      	ldr	r2, [r3, #28]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	0159      	lsls	r1, r3, #5
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	440b      	add	r3, r1
 800512c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005136:	1ad2      	subs	r2, r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d114      	bne.n	800516c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d109      	bne.n	800515e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6818      	ldr	r0, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005154:	461a      	mov	r2, r3
 8005156:	2101      	movs	r1, #1
 8005158:	f003 fc8c 	bl	8008a74 <USB_EP0_OutStart>
 800515c:	e006      	b.n	800516c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	691a      	ldr	r2, [r3, #16]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	441a      	add	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	b2db      	uxtb	r3, r3
 8005170:	4619      	mov	r1, r3
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f009 f8a0 	bl	800e2b8 <HAL_PCD_DataOutStageCallback>
 8005178:	e046      	b.n	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	4a26      	ldr	r2, [pc, #152]	; (8005218 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d124      	bne.n	80051cc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00a      	beq.n	80051a2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	015a      	lsls	r2, r3, #5
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	4413      	add	r3, r2
 8005194:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005198:	461a      	mov	r2, r3
 800519a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800519e:	6093      	str	r3, [r2, #8]
 80051a0:	e032      	b.n	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	f003 0320 	and.w	r3, r3, #32
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d008      	beq.n	80051be <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	015a      	lsls	r2, r3, #5
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	4413      	add	r3, r2
 80051b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051b8:	461a      	mov	r2, r3
 80051ba:	2320      	movs	r3, #32
 80051bc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	4619      	mov	r1, r3
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f009 f877 	bl	800e2b8 <HAL_PCD_DataOutStageCallback>
 80051ca:	e01d      	b.n	8005208 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d114      	bne.n	80051fc <PCD_EP_OutXfrComplete_int+0x1b0>
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	683a      	ldr	r2, [r7, #0]
 80051d6:	4613      	mov	r3, r2
 80051d8:	00db      	lsls	r3, r3, #3
 80051da:	4413      	add	r3, r2
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	440b      	add	r3, r1
 80051e0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d108      	bne.n	80051fc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6818      	ldr	r0, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80051f4:	461a      	mov	r2, r3
 80051f6:	2100      	movs	r1, #0
 80051f8:	f003 fc3c 	bl	8008a74 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	4619      	mov	r1, r3
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f009 f858 	bl	800e2b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	3720      	adds	r7, #32
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	4f54300a 	.word	0x4f54300a
 8005218:	4f54310a 	.word	0x4f54310a

0800521c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	333c      	adds	r3, #60	; 0x3c
 8005234:	3304      	adds	r3, #4
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	015a      	lsls	r2, r3, #5
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	4413      	add	r3, r2
 8005242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	4a15      	ldr	r2, [pc, #84]	; (80052a4 <PCD_EP_OutSetupPacket_int+0x88>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d90e      	bls.n	8005270 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005258:	2b00      	cmp	r3, #0
 800525a:	d009      	beq.n	8005270 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	015a      	lsls	r2, r3, #5
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	4413      	add	r3, r2
 8005264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005268:	461a      	mov	r2, r3
 800526a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800526e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f009 f80f 	bl	800e294 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	4a0a      	ldr	r2, [pc, #40]	; (80052a4 <PCD_EP_OutSetupPacket_int+0x88>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d90c      	bls.n	8005298 <PCD_EP_OutSetupPacket_int+0x7c>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d108      	bne.n	8005298 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005290:	461a      	mov	r2, r3
 8005292:	2101      	movs	r1, #1
 8005294:	f003 fbee 	bl	8008a74 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3718      	adds	r7, #24
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	4f54300a 	.word	0x4f54300a

080052a8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	460b      	mov	r3, r1
 80052b2:	70fb      	strb	r3, [r7, #3]
 80052b4:	4613      	mov	r3, r2
 80052b6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052be:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80052c0:	78fb      	ldrb	r3, [r7, #3]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d107      	bne.n	80052d6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80052c6:	883b      	ldrh	r3, [r7, #0]
 80052c8:	0419      	lsls	r1, r3, #16
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	629a      	str	r2, [r3, #40]	; 0x28
 80052d4:	e028      	b.n	8005328 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052dc:	0c1b      	lsrs	r3, r3, #16
 80052de:	68ba      	ldr	r2, [r7, #8]
 80052e0:	4413      	add	r3, r2
 80052e2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052e4:	2300      	movs	r3, #0
 80052e6:	73fb      	strb	r3, [r7, #15]
 80052e8:	e00d      	b.n	8005306 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	7bfb      	ldrb	r3, [r7, #15]
 80052f0:	3340      	adds	r3, #64	; 0x40
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	4413      	add	r3, r2
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	0c1b      	lsrs	r3, r3, #16
 80052fa:	68ba      	ldr	r2, [r7, #8]
 80052fc:	4413      	add	r3, r2
 80052fe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	3301      	adds	r3, #1
 8005304:	73fb      	strb	r3, [r7, #15]
 8005306:	7bfa      	ldrb	r2, [r7, #15]
 8005308:	78fb      	ldrb	r3, [r7, #3]
 800530a:	3b01      	subs	r3, #1
 800530c:	429a      	cmp	r2, r3
 800530e:	d3ec      	bcc.n	80052ea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005310:	883b      	ldrh	r3, [r7, #0]
 8005312:	0418      	lsls	r0, r3, #16
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6819      	ldr	r1, [r3, #0]
 8005318:	78fb      	ldrb	r3, [r7, #3]
 800531a:	3b01      	subs	r3, #1
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	4302      	orrs	r2, r0
 8005320:	3340      	adds	r3, #64	; 0x40
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	440b      	add	r3, r1
 8005326:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005336:	b480      	push	{r7}
 8005338:	b083      	sub	sp, #12
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
 800533e:	460b      	mov	r3, r1
 8005340:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	887a      	ldrh	r2, [r7, #2]
 8005348:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	460b      	mov	r3, r1
 8005362:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e267      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d075      	beq.n	800547a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800538e:	4b88      	ldr	r3, [pc, #544]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f003 030c 	and.w	r3, r3, #12
 8005396:	2b04      	cmp	r3, #4
 8005398:	d00c      	beq.n	80053b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800539a:	4b85      	ldr	r3, [pc, #532]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053a2:	2b08      	cmp	r3, #8
 80053a4:	d112      	bne.n	80053cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053a6:	4b82      	ldr	r3, [pc, #520]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053b2:	d10b      	bne.n	80053cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053b4:	4b7e      	ldr	r3, [pc, #504]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d05b      	beq.n	8005478 <HAL_RCC_OscConfig+0x108>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d157      	bne.n	8005478 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e242      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053d4:	d106      	bne.n	80053e4 <HAL_RCC_OscConfig+0x74>
 80053d6:	4b76      	ldr	r3, [pc, #472]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a75      	ldr	r2, [pc, #468]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80053dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053e0:	6013      	str	r3, [r2, #0]
 80053e2:	e01d      	b.n	8005420 <HAL_RCC_OscConfig+0xb0>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053ec:	d10c      	bne.n	8005408 <HAL_RCC_OscConfig+0x98>
 80053ee:	4b70      	ldr	r3, [pc, #448]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a6f      	ldr	r2, [pc, #444]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80053f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80053f8:	6013      	str	r3, [r2, #0]
 80053fa:	4b6d      	ldr	r3, [pc, #436]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a6c      	ldr	r2, [pc, #432]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005404:	6013      	str	r3, [r2, #0]
 8005406:	e00b      	b.n	8005420 <HAL_RCC_OscConfig+0xb0>
 8005408:	4b69      	ldr	r3, [pc, #420]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a68      	ldr	r2, [pc, #416]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 800540e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005412:	6013      	str	r3, [r2, #0]
 8005414:	4b66      	ldr	r3, [pc, #408]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a65      	ldr	r2, [pc, #404]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 800541a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800541e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d013      	beq.n	8005450 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005428:	f7fe fa3c 	bl	80038a4 <HAL_GetTick>
 800542c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800542e:	e008      	b.n	8005442 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005430:	f7fe fa38 	bl	80038a4 <HAL_GetTick>
 8005434:	4602      	mov	r2, r0
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	2b64      	cmp	r3, #100	; 0x64
 800543c:	d901      	bls.n	8005442 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e207      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005442:	4b5b      	ldr	r3, [pc, #364]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d0f0      	beq.n	8005430 <HAL_RCC_OscConfig+0xc0>
 800544e:	e014      	b.n	800547a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005450:	f7fe fa28 	bl	80038a4 <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005456:	e008      	b.n	800546a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005458:	f7fe fa24 	bl	80038a4 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b64      	cmp	r3, #100	; 0x64
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e1f3      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800546a:	4b51      	ldr	r3, [pc, #324]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1f0      	bne.n	8005458 <HAL_RCC_OscConfig+0xe8>
 8005476:	e000      	b.n	800547a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005478:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b00      	cmp	r3, #0
 8005484:	d063      	beq.n	800554e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005486:	4b4a      	ldr	r3, [pc, #296]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f003 030c 	and.w	r3, r3, #12
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00b      	beq.n	80054aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005492:	4b47      	ldr	r3, [pc, #284]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800549a:	2b08      	cmp	r3, #8
 800549c:	d11c      	bne.n	80054d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800549e:	4b44      	ldr	r3, [pc, #272]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d116      	bne.n	80054d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054aa:	4b41      	ldr	r3, [pc, #260]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0302 	and.w	r3, r3, #2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d005      	beq.n	80054c2 <HAL_RCC_OscConfig+0x152>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d001      	beq.n	80054c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e1c7      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054c2:	4b3b      	ldr	r3, [pc, #236]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	00db      	lsls	r3, r3, #3
 80054d0:	4937      	ldr	r1, [pc, #220]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 80054d2:	4313      	orrs	r3, r2
 80054d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054d6:	e03a      	b.n	800554e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d020      	beq.n	8005522 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054e0:	4b34      	ldr	r3, [pc, #208]	; (80055b4 <HAL_RCC_OscConfig+0x244>)
 80054e2:	2201      	movs	r2, #1
 80054e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e6:	f7fe f9dd 	bl	80038a4 <HAL_GetTick>
 80054ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ec:	e008      	b.n	8005500 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054ee:	f7fe f9d9 	bl	80038a4 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d901      	bls.n	8005500 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e1a8      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005500:	4b2b      	ldr	r3, [pc, #172]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0f0      	beq.n	80054ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800550c:	4b28      	ldr	r3, [pc, #160]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	00db      	lsls	r3, r3, #3
 800551a:	4925      	ldr	r1, [pc, #148]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 800551c:	4313      	orrs	r3, r2
 800551e:	600b      	str	r3, [r1, #0]
 8005520:	e015      	b.n	800554e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005522:	4b24      	ldr	r3, [pc, #144]	; (80055b4 <HAL_RCC_OscConfig+0x244>)
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005528:	f7fe f9bc 	bl	80038a4 <HAL_GetTick>
 800552c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800552e:	e008      	b.n	8005542 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005530:	f7fe f9b8 	bl	80038a4 <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	2b02      	cmp	r3, #2
 800553c:	d901      	bls.n	8005542 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e187      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005542:	4b1b      	ldr	r3, [pc, #108]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0302 	and.w	r3, r3, #2
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1f0      	bne.n	8005530 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0308 	and.w	r3, r3, #8
 8005556:	2b00      	cmp	r3, #0
 8005558:	d036      	beq.n	80055c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d016      	beq.n	8005590 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005562:	4b15      	ldr	r3, [pc, #84]	; (80055b8 <HAL_RCC_OscConfig+0x248>)
 8005564:	2201      	movs	r2, #1
 8005566:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005568:	f7fe f99c 	bl	80038a4 <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005570:	f7fe f998 	bl	80038a4 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e167      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005582:	4b0b      	ldr	r3, [pc, #44]	; (80055b0 <HAL_RCC_OscConfig+0x240>)
 8005584:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0f0      	beq.n	8005570 <HAL_RCC_OscConfig+0x200>
 800558e:	e01b      	b.n	80055c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005590:	4b09      	ldr	r3, [pc, #36]	; (80055b8 <HAL_RCC_OscConfig+0x248>)
 8005592:	2200      	movs	r2, #0
 8005594:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005596:	f7fe f985 	bl	80038a4 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800559c:	e00e      	b.n	80055bc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800559e:	f7fe f981 	bl	80038a4 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d907      	bls.n	80055bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e150      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
 80055b0:	40023800 	.word	0x40023800
 80055b4:	42470000 	.word	0x42470000
 80055b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055bc:	4b88      	ldr	r3, [pc, #544]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80055be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1ea      	bne.n	800559e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0304 	and.w	r3, r3, #4
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f000 8097 	beq.w	8005704 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055d6:	2300      	movs	r3, #0
 80055d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055da:	4b81      	ldr	r3, [pc, #516]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80055dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d10f      	bne.n	8005606 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055e6:	2300      	movs	r3, #0
 80055e8:	60bb      	str	r3, [r7, #8]
 80055ea:	4b7d      	ldr	r3, [pc, #500]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80055ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ee:	4a7c      	ldr	r2, [pc, #496]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80055f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055f4:	6413      	str	r3, [r2, #64]	; 0x40
 80055f6:	4b7a      	ldr	r3, [pc, #488]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055fe:	60bb      	str	r3, [r7, #8]
 8005600:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005602:	2301      	movs	r3, #1
 8005604:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005606:	4b77      	ldr	r3, [pc, #476]	; (80057e4 <HAL_RCC_OscConfig+0x474>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800560e:	2b00      	cmp	r3, #0
 8005610:	d118      	bne.n	8005644 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005612:	4b74      	ldr	r3, [pc, #464]	; (80057e4 <HAL_RCC_OscConfig+0x474>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a73      	ldr	r2, [pc, #460]	; (80057e4 <HAL_RCC_OscConfig+0x474>)
 8005618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800561c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800561e:	f7fe f941 	bl	80038a4 <HAL_GetTick>
 8005622:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005624:	e008      	b.n	8005638 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005626:	f7fe f93d 	bl	80038a4 <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d901      	bls.n	8005638 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e10c      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005638:	4b6a      	ldr	r3, [pc, #424]	; (80057e4 <HAL_RCC_OscConfig+0x474>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005640:	2b00      	cmp	r3, #0
 8005642:	d0f0      	beq.n	8005626 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d106      	bne.n	800565a <HAL_RCC_OscConfig+0x2ea>
 800564c:	4b64      	ldr	r3, [pc, #400]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 800564e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005650:	4a63      	ldr	r2, [pc, #396]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005652:	f043 0301 	orr.w	r3, r3, #1
 8005656:	6713      	str	r3, [r2, #112]	; 0x70
 8005658:	e01c      	b.n	8005694 <HAL_RCC_OscConfig+0x324>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	2b05      	cmp	r3, #5
 8005660:	d10c      	bne.n	800567c <HAL_RCC_OscConfig+0x30c>
 8005662:	4b5f      	ldr	r3, [pc, #380]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005666:	4a5e      	ldr	r2, [pc, #376]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005668:	f043 0304 	orr.w	r3, r3, #4
 800566c:	6713      	str	r3, [r2, #112]	; 0x70
 800566e:	4b5c      	ldr	r3, [pc, #368]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005672:	4a5b      	ldr	r2, [pc, #364]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005674:	f043 0301 	orr.w	r3, r3, #1
 8005678:	6713      	str	r3, [r2, #112]	; 0x70
 800567a:	e00b      	b.n	8005694 <HAL_RCC_OscConfig+0x324>
 800567c:	4b58      	ldr	r3, [pc, #352]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 800567e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005680:	4a57      	ldr	r2, [pc, #348]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005682:	f023 0301 	bic.w	r3, r3, #1
 8005686:	6713      	str	r3, [r2, #112]	; 0x70
 8005688:	4b55      	ldr	r3, [pc, #340]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 800568a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800568c:	4a54      	ldr	r2, [pc, #336]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 800568e:	f023 0304 	bic.w	r3, r3, #4
 8005692:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d015      	beq.n	80056c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800569c:	f7fe f902 	bl	80038a4 <HAL_GetTick>
 80056a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056a2:	e00a      	b.n	80056ba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056a4:	f7fe f8fe 	bl	80038a4 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e0cb      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ba:	4b49      	ldr	r3, [pc, #292]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80056bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056be:	f003 0302 	and.w	r3, r3, #2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d0ee      	beq.n	80056a4 <HAL_RCC_OscConfig+0x334>
 80056c6:	e014      	b.n	80056f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056c8:	f7fe f8ec 	bl	80038a4 <HAL_GetTick>
 80056cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056ce:	e00a      	b.n	80056e6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056d0:	f7fe f8e8 	bl	80038a4 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	f241 3288 	movw	r2, #5000	; 0x1388
 80056de:	4293      	cmp	r3, r2
 80056e0:	d901      	bls.n	80056e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e0b5      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056e6:	4b3e      	ldr	r3, [pc, #248]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80056e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1ee      	bne.n	80056d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056f2:	7dfb      	ldrb	r3, [r7, #23]
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d105      	bne.n	8005704 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056f8:	4b39      	ldr	r3, [pc, #228]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80056fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fc:	4a38      	ldr	r2, [pc, #224]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80056fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005702:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	2b00      	cmp	r3, #0
 800570a:	f000 80a1 	beq.w	8005850 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800570e:	4b34      	ldr	r3, [pc, #208]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f003 030c 	and.w	r3, r3, #12
 8005716:	2b08      	cmp	r3, #8
 8005718:	d05c      	beq.n	80057d4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	2b02      	cmp	r3, #2
 8005720:	d141      	bne.n	80057a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005722:	4b31      	ldr	r3, [pc, #196]	; (80057e8 <HAL_RCC_OscConfig+0x478>)
 8005724:	2200      	movs	r2, #0
 8005726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005728:	f7fe f8bc 	bl	80038a4 <HAL_GetTick>
 800572c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005730:	f7fe f8b8 	bl	80038a4 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b02      	cmp	r3, #2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e087      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005742:	4b27      	ldr	r3, [pc, #156]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1f0      	bne.n	8005730 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	69da      	ldr	r2, [r3, #28]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	431a      	orrs	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	019b      	lsls	r3, r3, #6
 800575e:	431a      	orrs	r2, r3
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005764:	085b      	lsrs	r3, r3, #1
 8005766:	3b01      	subs	r3, #1
 8005768:	041b      	lsls	r3, r3, #16
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005770:	061b      	lsls	r3, r3, #24
 8005772:	491b      	ldr	r1, [pc, #108]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 8005774:	4313      	orrs	r3, r2
 8005776:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005778:	4b1b      	ldr	r3, [pc, #108]	; (80057e8 <HAL_RCC_OscConfig+0x478>)
 800577a:	2201      	movs	r2, #1
 800577c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800577e:	f7fe f891 	bl	80038a4 <HAL_GetTick>
 8005782:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005784:	e008      	b.n	8005798 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005786:	f7fe f88d 	bl	80038a4 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d901      	bls.n	8005798 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e05c      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005798:	4b11      	ldr	r3, [pc, #68]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d0f0      	beq.n	8005786 <HAL_RCC_OscConfig+0x416>
 80057a4:	e054      	b.n	8005850 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057a6:	4b10      	ldr	r3, [pc, #64]	; (80057e8 <HAL_RCC_OscConfig+0x478>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ac:	f7fe f87a 	bl	80038a4 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057b4:	f7fe f876 	bl	80038a4 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e045      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057c6:	4b06      	ldr	r3, [pc, #24]	; (80057e0 <HAL_RCC_OscConfig+0x470>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f0      	bne.n	80057b4 <HAL_RCC_OscConfig+0x444>
 80057d2:	e03d      	b.n	8005850 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d107      	bne.n	80057ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e038      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
 80057e0:	40023800 	.word	0x40023800
 80057e4:	40007000 	.word	0x40007000
 80057e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80057ec:	4b1b      	ldr	r3, [pc, #108]	; (800585c <HAL_RCC_OscConfig+0x4ec>)
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d028      	beq.n	800584c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005804:	429a      	cmp	r2, r3
 8005806:	d121      	bne.n	800584c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005812:	429a      	cmp	r2, r3
 8005814:	d11a      	bne.n	800584c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800581c:	4013      	ands	r3, r2
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005822:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005824:	4293      	cmp	r3, r2
 8005826:	d111      	bne.n	800584c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005832:	085b      	lsrs	r3, r3, #1
 8005834:	3b01      	subs	r3, #1
 8005836:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005838:	429a      	cmp	r2, r3
 800583a:	d107      	bne.n	800584c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005846:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005848:	429a      	cmp	r2, r3
 800584a:	d001      	beq.n	8005850 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e000      	b.n	8005852 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3718      	adds	r7, #24
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	40023800 	.word	0x40023800

08005860 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e0cc      	b.n	8005a0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005874:	4b68      	ldr	r3, [pc, #416]	; (8005a18 <HAL_RCC_ClockConfig+0x1b8>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0307 	and.w	r3, r3, #7
 800587c:	683a      	ldr	r2, [r7, #0]
 800587e:	429a      	cmp	r2, r3
 8005880:	d90c      	bls.n	800589c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005882:	4b65      	ldr	r3, [pc, #404]	; (8005a18 <HAL_RCC_ClockConfig+0x1b8>)
 8005884:	683a      	ldr	r2, [r7, #0]
 8005886:	b2d2      	uxtb	r2, r2
 8005888:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800588a:	4b63      	ldr	r3, [pc, #396]	; (8005a18 <HAL_RCC_ClockConfig+0x1b8>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0307 	and.w	r3, r3, #7
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	429a      	cmp	r2, r3
 8005896:	d001      	beq.n	800589c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e0b8      	b.n	8005a0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0302 	and.w	r3, r3, #2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d020      	beq.n	80058ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0304 	and.w	r3, r3, #4
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d005      	beq.n	80058c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058b4:	4b59      	ldr	r3, [pc, #356]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	4a58      	ldr	r2, [pc, #352]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80058ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80058be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0308 	and.w	r3, r3, #8
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d005      	beq.n	80058d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058cc:	4b53      	ldr	r3, [pc, #332]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	4a52      	ldr	r2, [pc, #328]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80058d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80058d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058d8:	4b50      	ldr	r3, [pc, #320]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	494d      	ldr	r1, [pc, #308]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0301 	and.w	r3, r3, #1
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d044      	beq.n	8005980 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d107      	bne.n	800590e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058fe:	4b47      	ldr	r3, [pc, #284]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d119      	bne.n	800593e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e07f      	b.n	8005a0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2b02      	cmp	r3, #2
 8005914:	d003      	beq.n	800591e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800591a:	2b03      	cmp	r3, #3
 800591c:	d107      	bne.n	800592e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800591e:	4b3f      	ldr	r3, [pc, #252]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d109      	bne.n	800593e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e06f      	b.n	8005a0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800592e:	4b3b      	ldr	r3, [pc, #236]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0302 	and.w	r3, r3, #2
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e067      	b.n	8005a0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800593e:	4b37      	ldr	r3, [pc, #220]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f023 0203 	bic.w	r2, r3, #3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	4934      	ldr	r1, [pc, #208]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 800594c:	4313      	orrs	r3, r2
 800594e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005950:	f7fd ffa8 	bl	80038a4 <HAL_GetTick>
 8005954:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005956:	e00a      	b.n	800596e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005958:	f7fd ffa4 	bl	80038a4 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	f241 3288 	movw	r2, #5000	; 0x1388
 8005966:	4293      	cmp	r3, r2
 8005968:	d901      	bls.n	800596e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e04f      	b.n	8005a0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800596e:	4b2b      	ldr	r3, [pc, #172]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f003 020c 	and.w	r2, r3, #12
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	429a      	cmp	r2, r3
 800597e:	d1eb      	bne.n	8005958 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005980:	4b25      	ldr	r3, [pc, #148]	; (8005a18 <HAL_RCC_ClockConfig+0x1b8>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0307 	and.w	r3, r3, #7
 8005988:	683a      	ldr	r2, [r7, #0]
 800598a:	429a      	cmp	r2, r3
 800598c:	d20c      	bcs.n	80059a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800598e:	4b22      	ldr	r3, [pc, #136]	; (8005a18 <HAL_RCC_ClockConfig+0x1b8>)
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	b2d2      	uxtb	r2, r2
 8005994:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005996:	4b20      	ldr	r3, [pc, #128]	; (8005a18 <HAL_RCC_ClockConfig+0x1b8>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0307 	and.w	r3, r3, #7
 800599e:	683a      	ldr	r2, [r7, #0]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d001      	beq.n	80059a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e032      	b.n	8005a0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d008      	beq.n	80059c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059b4:	4b19      	ldr	r3, [pc, #100]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	4916      	ldr	r1, [pc, #88]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0308 	and.w	r3, r3, #8
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d009      	beq.n	80059e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059d2:	4b12      	ldr	r3, [pc, #72]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	00db      	lsls	r3, r3, #3
 80059e0:	490e      	ldr	r1, [pc, #56]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80059e2:	4313      	orrs	r3, r2
 80059e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80059e6:	f000 f821 	bl	8005a2c <HAL_RCC_GetSysClockFreq>
 80059ea:	4602      	mov	r2, r0
 80059ec:	4b0b      	ldr	r3, [pc, #44]	; (8005a1c <HAL_RCC_ClockConfig+0x1bc>)
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	091b      	lsrs	r3, r3, #4
 80059f2:	f003 030f 	and.w	r3, r3, #15
 80059f6:	490a      	ldr	r1, [pc, #40]	; (8005a20 <HAL_RCC_ClockConfig+0x1c0>)
 80059f8:	5ccb      	ldrb	r3, [r1, r3]
 80059fa:	fa22 f303 	lsr.w	r3, r2, r3
 80059fe:	4a09      	ldr	r2, [pc, #36]	; (8005a24 <HAL_RCC_ClockConfig+0x1c4>)
 8005a00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a02:	4b09      	ldr	r3, [pc, #36]	; (8005a28 <HAL_RCC_ClockConfig+0x1c8>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fc fac0 	bl	8001f8c <HAL_InitTick>

  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	40023c00 	.word	0x40023c00
 8005a1c:	40023800 	.word	0x40023800
 8005a20:	0800f9f4 	.word	0x0800f9f4
 8005a24:	20000004 	.word	0x20000004
 8005a28:	200001c4 	.word	0x200001c4

08005a2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a30:	b090      	sub	sp, #64	; 0x40
 8005a32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a34:	2300      	movs	r3, #0
 8005a36:	637b      	str	r3, [r7, #52]	; 0x34
 8005a38:	2300      	movs	r3, #0
 8005a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005a40:	2300      	movs	r3, #0
 8005a42:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a44:	4b59      	ldr	r3, [pc, #356]	; (8005bac <HAL_RCC_GetSysClockFreq+0x180>)
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f003 030c 	and.w	r3, r3, #12
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d00d      	beq.n	8005a6c <HAL_RCC_GetSysClockFreq+0x40>
 8005a50:	2b08      	cmp	r3, #8
 8005a52:	f200 80a1 	bhi.w	8005b98 <HAL_RCC_GetSysClockFreq+0x16c>
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d002      	beq.n	8005a60 <HAL_RCC_GetSysClockFreq+0x34>
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d003      	beq.n	8005a66 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a5e:	e09b      	b.n	8005b98 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a60:	4b53      	ldr	r3, [pc, #332]	; (8005bb0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a62:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005a64:	e09b      	b.n	8005b9e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a66:	4b53      	ldr	r3, [pc, #332]	; (8005bb4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a68:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a6a:	e098      	b.n	8005b9e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a6c:	4b4f      	ldr	r3, [pc, #316]	; (8005bac <HAL_RCC_GetSysClockFreq+0x180>)
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a74:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a76:	4b4d      	ldr	r3, [pc, #308]	; (8005bac <HAL_RCC_GetSysClockFreq+0x180>)
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d028      	beq.n	8005ad4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a82:	4b4a      	ldr	r3, [pc, #296]	; (8005bac <HAL_RCC_GetSysClockFreq+0x180>)
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	099b      	lsrs	r3, r3, #6
 8005a88:	2200      	movs	r2, #0
 8005a8a:	623b      	str	r3, [r7, #32]
 8005a8c:	627a      	str	r2, [r7, #36]	; 0x24
 8005a8e:	6a3b      	ldr	r3, [r7, #32]
 8005a90:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a94:	2100      	movs	r1, #0
 8005a96:	4b47      	ldr	r3, [pc, #284]	; (8005bb4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a98:	fb03 f201 	mul.w	r2, r3, r1
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	fb00 f303 	mul.w	r3, r0, r3
 8005aa2:	4413      	add	r3, r2
 8005aa4:	4a43      	ldr	r2, [pc, #268]	; (8005bb4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005aa6:	fba0 1202 	umull	r1, r2, r0, r2
 8005aaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005aac:	460a      	mov	r2, r1
 8005aae:	62ba      	str	r2, [r7, #40]	; 0x28
 8005ab0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ab2:	4413      	add	r3, r2
 8005ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ab8:	2200      	movs	r2, #0
 8005aba:	61bb      	str	r3, [r7, #24]
 8005abc:	61fa      	str	r2, [r7, #28]
 8005abe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ac2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005ac6:	f7fb f97d 	bl	8000dc4 <__aeabi_uldivmod>
 8005aca:	4602      	mov	r2, r0
 8005acc:	460b      	mov	r3, r1
 8005ace:	4613      	mov	r3, r2
 8005ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ad2:	e053      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ad4:	4b35      	ldr	r3, [pc, #212]	; (8005bac <HAL_RCC_GetSysClockFreq+0x180>)
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	099b      	lsrs	r3, r3, #6
 8005ada:	2200      	movs	r2, #0
 8005adc:	613b      	str	r3, [r7, #16]
 8005ade:	617a      	str	r2, [r7, #20]
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005ae6:	f04f 0b00 	mov.w	fp, #0
 8005aea:	4652      	mov	r2, sl
 8005aec:	465b      	mov	r3, fp
 8005aee:	f04f 0000 	mov.w	r0, #0
 8005af2:	f04f 0100 	mov.w	r1, #0
 8005af6:	0159      	lsls	r1, r3, #5
 8005af8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005afc:	0150      	lsls	r0, r2, #5
 8005afe:	4602      	mov	r2, r0
 8005b00:	460b      	mov	r3, r1
 8005b02:	ebb2 080a 	subs.w	r8, r2, sl
 8005b06:	eb63 090b 	sbc.w	r9, r3, fp
 8005b0a:	f04f 0200 	mov.w	r2, #0
 8005b0e:	f04f 0300 	mov.w	r3, #0
 8005b12:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005b16:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005b1a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005b1e:	ebb2 0408 	subs.w	r4, r2, r8
 8005b22:	eb63 0509 	sbc.w	r5, r3, r9
 8005b26:	f04f 0200 	mov.w	r2, #0
 8005b2a:	f04f 0300 	mov.w	r3, #0
 8005b2e:	00eb      	lsls	r3, r5, #3
 8005b30:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b34:	00e2      	lsls	r2, r4, #3
 8005b36:	4614      	mov	r4, r2
 8005b38:	461d      	mov	r5, r3
 8005b3a:	eb14 030a 	adds.w	r3, r4, sl
 8005b3e:	603b      	str	r3, [r7, #0]
 8005b40:	eb45 030b 	adc.w	r3, r5, fp
 8005b44:	607b      	str	r3, [r7, #4]
 8005b46:	f04f 0200 	mov.w	r2, #0
 8005b4a:	f04f 0300 	mov.w	r3, #0
 8005b4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b52:	4629      	mov	r1, r5
 8005b54:	028b      	lsls	r3, r1, #10
 8005b56:	4621      	mov	r1, r4
 8005b58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b5c:	4621      	mov	r1, r4
 8005b5e:	028a      	lsls	r2, r1, #10
 8005b60:	4610      	mov	r0, r2
 8005b62:	4619      	mov	r1, r3
 8005b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b66:	2200      	movs	r2, #0
 8005b68:	60bb      	str	r3, [r7, #8]
 8005b6a:	60fa      	str	r2, [r7, #12]
 8005b6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b70:	f7fb f928 	bl	8000dc4 <__aeabi_uldivmod>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	4613      	mov	r3, r2
 8005b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005b7c:	4b0b      	ldr	r3, [pc, #44]	; (8005bac <HAL_RCC_GetSysClockFreq+0x180>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	0c1b      	lsrs	r3, r3, #16
 8005b82:	f003 0303 	and.w	r3, r3, #3
 8005b86:	3301      	adds	r3, #1
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005b8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b94:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005b96:	e002      	b.n	8005b9e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b98:	4b05      	ldr	r3, [pc, #20]	; (8005bb0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b9a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005b9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3740      	adds	r7, #64	; 0x40
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005baa:	bf00      	nop
 8005bac:	40023800 	.word	0x40023800
 8005bb0:	00f42400 	.word	0x00f42400
 8005bb4:	017d7840 	.word	0x017d7840

08005bb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bbc:	4b03      	ldr	r3, [pc, #12]	; (8005bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	20000004 	.word	0x20000004

08005bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005bd4:	f7ff fff0 	bl	8005bb8 <HAL_RCC_GetHCLKFreq>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	0a9b      	lsrs	r3, r3, #10
 8005be0:	f003 0307 	and.w	r3, r3, #7
 8005be4:	4903      	ldr	r1, [pc, #12]	; (8005bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005be6:	5ccb      	ldrb	r3, [r1, r3]
 8005be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	40023800 	.word	0x40023800
 8005bf4:	0800fa04 	.word	0x0800fa04

08005bf8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	220f      	movs	r2, #15
 8005c06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c08:	4b12      	ldr	r3, [pc, #72]	; (8005c54 <HAL_RCC_GetClockConfig+0x5c>)
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f003 0203 	and.w	r2, r3, #3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005c14:	4b0f      	ldr	r3, [pc, #60]	; (8005c54 <HAL_RCC_GetClockConfig+0x5c>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005c20:	4b0c      	ldr	r3, [pc, #48]	; (8005c54 <HAL_RCC_GetClockConfig+0x5c>)
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005c2c:	4b09      	ldr	r3, [pc, #36]	; (8005c54 <HAL_RCC_GetClockConfig+0x5c>)
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	08db      	lsrs	r3, r3, #3
 8005c32:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005c3a:	4b07      	ldr	r3, [pc, #28]	; (8005c58 <HAL_RCC_GetClockConfig+0x60>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0207 	and.w	r2, r3, #7
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	601a      	str	r2, [r3, #0]
}
 8005c46:	bf00      	nop
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40023800 	.word	0x40023800
 8005c58:	40023c00 	.word	0x40023c00

08005c5c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d105      	bne.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d035      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005c84:	4b62      	ldr	r3, [pc, #392]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005c86:	2200      	movs	r2, #0
 8005c88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c8a:	f7fd fe0b 	bl	80038a4 <HAL_GetTick>
 8005c8e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c90:	e008      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005c92:	f7fd fe07 	bl	80038a4 <HAL_GetTick>
 8005c96:	4602      	mov	r2, r0
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	2b02      	cmp	r3, #2
 8005c9e:	d901      	bls.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e0b0      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ca4:	4b5b      	ldr	r3, [pc, #364]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1f0      	bne.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	019a      	lsls	r2, r3, #6
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	071b      	lsls	r3, r3, #28
 8005cbc:	4955      	ldr	r1, [pc, #340]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005cc4:	4b52      	ldr	r3, [pc, #328]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005cca:	f7fd fdeb 	bl	80038a4 <HAL_GetTick>
 8005cce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005cd0:	e008      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005cd2:	f7fd fde7 	bl	80038a4 <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d901      	bls.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e090      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ce4:	4b4b      	ldr	r3, [pc, #300]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0f0      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0302 	and.w	r3, r3, #2
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	f000 8083 	beq.w	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005cfe:	2300      	movs	r3, #0
 8005d00:	60fb      	str	r3, [r7, #12]
 8005d02:	4b44      	ldr	r3, [pc, #272]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d06:	4a43      	ldr	r2, [pc, #268]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8005d0e:	4b41      	ldr	r3, [pc, #260]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005d1a:	4b3f      	ldr	r3, [pc, #252]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a3e      	ldr	r2, [pc, #248]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d24:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d26:	f7fd fdbd 	bl	80038a4 <HAL_GetTick>
 8005d2a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005d2c:	e008      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005d2e:	f7fd fdb9 	bl	80038a4 <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d901      	bls.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e062      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005d40:	4b35      	ldr	r3, [pc, #212]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d0f0      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d4c:	4b31      	ldr	r3, [pc, #196]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d54:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d02f      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d028      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d6a:	4b2a      	ldr	r3, [pc, #168]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d72:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d74:	4b29      	ldr	r3, [pc, #164]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005d76:	2201      	movs	r2, #1
 8005d78:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d7a:	4b28      	ldr	r3, [pc, #160]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005d80:	4a24      	ldr	r2, [pc, #144]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005d86:	4b23      	ldr	r3, [pc, #140]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d114      	bne.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005d92:	f7fd fd87 	bl	80038a4 <HAL_GetTick>
 8005d96:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d98:	e00a      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d9a:	f7fd fd83 	bl	80038a4 <HAL_GetTick>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d901      	bls.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005dac:	2303      	movs	r3, #3
 8005dae:	e02a      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005db0:	4b18      	ldr	r3, [pc, #96]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db4:	f003 0302 	and.w	r3, r3, #2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d0ee      	beq.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dc4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dc8:	d10d      	bne.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005dca:	4b12      	ldr	r3, [pc, #72]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005dda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dde:	490d      	ldr	r1, [pc, #52]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	608b      	str	r3, [r1, #8]
 8005de4:	e005      	b.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005de6:	4b0b      	ldr	r3, [pc, #44]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	4a0a      	ldr	r2, [pc, #40]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005dec:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005df0:	6093      	str	r3, [r2, #8]
 8005df2:	4b08      	ldr	r3, [pc, #32]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005df4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dfe:	4905      	ldr	r1, [pc, #20]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	42470068 	.word	0x42470068
 8005e14:	40023800 	.word	0x40023800
 8005e18:	40007000 	.word	0x40007000
 8005e1c:	42470e40 	.word	0x42470e40

08005e20 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e066      	b.n	8005f04 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	7f5b      	ldrb	r3, [r3, #29]
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7fb ffd0 	bl	8001dec <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	22ca      	movs	r2, #202	; 0xca
 8005e58:	625a      	str	r2, [r3, #36]	; 0x24
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2253      	movs	r2, #83	; 0x53
 8005e60:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f87a 	bl	8005f5c <RTC_EnterInitMode>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005e6c:	7bfb      	ldrb	r3, [r7, #15]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d12c      	bne.n	8005ecc <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6812      	ldr	r2, [r2, #0]
 8005e7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005e80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e84:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6899      	ldr	r1, [r3, #8]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685a      	ldr	r2, [r3, #4]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	691b      	ldr	r3, [r3, #16]
 8005e94:	431a      	orrs	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	68d2      	ldr	r2, [r2, #12]
 8005eac:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	6919      	ldr	r1, [r3, #16]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	041a      	lsls	r2, r3, #16
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f881 	bl	8005fca <RTC_ExitInitMode>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005ecc:	7bfb      	ldrb	r3, [r7, #15]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d113      	bne.n	8005efa <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ee0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	699a      	ldr	r2, [r3, #24]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	22ff      	movs	r2, #255	; 0xff
 8005f00:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f14:	2300      	movs	r3, #0
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68da      	ldr	r2, [r3, #12]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f26:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f28:	f7fd fcbc 	bl	80038a4 <HAL_GetTick>
 8005f2c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f2e:	e009      	b.n	8005f44 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f30:	f7fd fcb8 	bl	80038a4 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f3e:	d901      	bls.n	8005f44 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e007      	b.n	8005f54 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	f003 0320 	and.w	r3, r3, #32
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d0ee      	beq.n	8005f30 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005f52:	2300      	movs	r3, #0
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3710      	adds	r7, #16
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}

08005f5c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f64:	2300      	movs	r3, #0
 8005f66:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d122      	bne.n	8005fc0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	68da      	ldr	r2, [r3, #12]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f88:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f8a:	f7fd fc8b 	bl	80038a4 <HAL_GetTick>
 8005f8e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005f90:	e00c      	b.n	8005fac <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f92:	f7fd fc87 	bl	80038a4 <HAL_GetTick>
 8005f96:	4602      	mov	r2, r0
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fa0:	d904      	bls.n	8005fac <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2204      	movs	r2, #4
 8005fa6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d102      	bne.n	8005fc0 <RTC_EnterInitMode+0x64>
 8005fba:	7bfb      	ldrb	r3, [r7, #15]
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d1e8      	bne.n	8005f92 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b084      	sub	sp, #16
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68da      	ldr	r2, [r3, #12]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fe4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f003 0320 	and.w	r3, r3, #32
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d10a      	bne.n	800600a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7ff ff89 	bl	8005f0c <HAL_RTC_WaitForSynchro>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d004      	beq.n	800600a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2204      	movs	r2, #4
 8006004:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800600a:	7bfb      	ldrb	r3, [r7, #15]
}
 800600c:	4618      	mov	r0, r3
 800600e:	3710      	adds	r7, #16
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e07b      	b.n	800611e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602a:	2b00      	cmp	r3, #0
 800602c:	d108      	bne.n	8006040 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006036:	d009      	beq.n	800604c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	61da      	str	r2, [r3, #28]
 800603e:	e005      	b.n	800604c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006058:	b2db      	uxtb	r3, r3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d106      	bne.n	800606c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f7fb feea 	bl	8001e40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2202      	movs	r2, #2
 8006070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006082:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006094:	431a      	orrs	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800609e:	431a      	orrs	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	431a      	orrs	r2, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	431a      	orrs	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060bc:	431a      	orrs	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060c6:	431a      	orrs	r2, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a1b      	ldr	r3, [r3, #32]
 80060cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060d0:	ea42 0103 	orr.w	r1, r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	430a      	orrs	r2, r1
 80060e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	0c1b      	lsrs	r3, r3, #16
 80060ea:	f003 0104 	and.w	r1, r3, #4
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f2:	f003 0210 	and.w	r2, r3, #16
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	430a      	orrs	r2, r1
 80060fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	69da      	ldr	r2, [r3, #28]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800610c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3708      	adds	r7, #8
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006126:	b580      	push	{r7, lr}
 8006128:	b088      	sub	sp, #32
 800612a:	af00      	add	r7, sp, #0
 800612c:	60f8      	str	r0, [r7, #12]
 800612e:	60b9      	str	r1, [r7, #8]
 8006130:	603b      	str	r3, [r7, #0]
 8006132:	4613      	mov	r3, r2
 8006134:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006136:	2300      	movs	r3, #0
 8006138:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006140:	2b01      	cmp	r3, #1
 8006142:	d101      	bne.n	8006148 <HAL_SPI_Transmit+0x22>
 8006144:	2302      	movs	r3, #2
 8006146:	e126      	b.n	8006396 <HAL_SPI_Transmit+0x270>
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006150:	f7fd fba8 	bl	80038a4 <HAL_GetTick>
 8006154:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006156:	88fb      	ldrh	r3, [r7, #6]
 8006158:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b01      	cmp	r3, #1
 8006164:	d002      	beq.n	800616c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006166:	2302      	movs	r3, #2
 8006168:	77fb      	strb	r3, [r7, #31]
    goto error;
 800616a:	e10b      	b.n	8006384 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d002      	beq.n	8006178 <HAL_SPI_Transmit+0x52>
 8006172:	88fb      	ldrh	r3, [r7, #6]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d102      	bne.n	800617e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800617c:	e102      	b.n	8006384 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2203      	movs	r2, #3
 8006182:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	88fa      	ldrh	r2, [r7, #6]
 8006196:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	88fa      	ldrh	r2, [r7, #6]
 800619c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2200      	movs	r2, #0
 80061a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061c4:	d10f      	bne.n	80061e6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f0:	2b40      	cmp	r3, #64	; 0x40
 80061f2:	d007      	beq.n	8006204 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006202:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800620c:	d14b      	bne.n	80062a6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d002      	beq.n	800621c <HAL_SPI_Transmit+0xf6>
 8006216:	8afb      	ldrh	r3, [r7, #22]
 8006218:	2b01      	cmp	r3, #1
 800621a:	d13e      	bne.n	800629a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006220:	881a      	ldrh	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800622c:	1c9a      	adds	r2, r3, #2
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006236:	b29b      	uxth	r3, r3
 8006238:	3b01      	subs	r3, #1
 800623a:	b29a      	uxth	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006240:	e02b      	b.n	800629a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	f003 0302 	and.w	r3, r3, #2
 800624c:	2b02      	cmp	r3, #2
 800624e:	d112      	bne.n	8006276 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006254:	881a      	ldrh	r2, [r3, #0]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006260:	1c9a      	adds	r2, r3, #2
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800626a:	b29b      	uxth	r3, r3
 800626c:	3b01      	subs	r3, #1
 800626e:	b29a      	uxth	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	86da      	strh	r2, [r3, #54]	; 0x36
 8006274:	e011      	b.n	800629a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006276:	f7fd fb15 	bl	80038a4 <HAL_GetTick>
 800627a:	4602      	mov	r2, r0
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	429a      	cmp	r2, r3
 8006284:	d803      	bhi.n	800628e <HAL_SPI_Transmit+0x168>
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628c:	d102      	bne.n	8006294 <HAL_SPI_Transmit+0x16e>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d102      	bne.n	800629a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006298:	e074      	b.n	8006384 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800629e:	b29b      	uxth	r3, r3
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1ce      	bne.n	8006242 <HAL_SPI_Transmit+0x11c>
 80062a4:	e04c      	b.n	8006340 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d002      	beq.n	80062b4 <HAL_SPI_Transmit+0x18e>
 80062ae:	8afb      	ldrh	r3, [r7, #22]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d140      	bne.n	8006336 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	330c      	adds	r3, #12
 80062be:	7812      	ldrb	r2, [r2, #0]
 80062c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80062da:	e02c      	b.n	8006336 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d113      	bne.n	8006312 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	330c      	adds	r3, #12
 80062f4:	7812      	ldrb	r2, [r2, #0]
 80062f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062fc:	1c5a      	adds	r2, r3, #1
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006306:	b29b      	uxth	r3, r3
 8006308:	3b01      	subs	r3, #1
 800630a:	b29a      	uxth	r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006310:	e011      	b.n	8006336 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006312:	f7fd fac7 	bl	80038a4 <HAL_GetTick>
 8006316:	4602      	mov	r2, r0
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	683a      	ldr	r2, [r7, #0]
 800631e:	429a      	cmp	r2, r3
 8006320:	d803      	bhi.n	800632a <HAL_SPI_Transmit+0x204>
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006328:	d102      	bne.n	8006330 <HAL_SPI_Transmit+0x20a>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d102      	bne.n	8006336 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006334:	e026      	b.n	8006384 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800633a:	b29b      	uxth	r3, r3
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1cd      	bne.n	80062dc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006340:	69ba      	ldr	r2, [r7, #24]
 8006342:	6839      	ldr	r1, [r7, #0]
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f000 fce9 	bl	8006d1c <SPI_EndRxTxTransaction>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d002      	beq.n	8006356 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2220      	movs	r2, #32
 8006354:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d10a      	bne.n	8006374 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800635e:	2300      	movs	r3, #0
 8006360:	613b      	str	r3, [r7, #16]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	613b      	str	r3, [r7, #16]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	613b      	str	r3, [r7, #16]
 8006372:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006378:	2b00      	cmp	r3, #0
 800637a:	d002      	beq.n	8006382 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	77fb      	strb	r3, [r7, #31]
 8006380:	e000      	b.n	8006384 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006382:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006394:	7ffb      	ldrb	r3, [r7, #31]
}
 8006396:	4618      	mov	r0, r3
 8006398:	3720      	adds	r7, #32
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b088      	sub	sp, #32
 80063a2:	af02      	add	r7, sp, #8
 80063a4:	60f8      	str	r0, [r7, #12]
 80063a6:	60b9      	str	r1, [r7, #8]
 80063a8:	603b      	str	r3, [r7, #0]
 80063aa:	4613      	mov	r3, r2
 80063ac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80063ae:	2300      	movs	r3, #0
 80063b0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063ba:	d112      	bne.n	80063e2 <HAL_SPI_Receive+0x44>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d10e      	bne.n	80063e2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2204      	movs	r2, #4
 80063c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80063cc:	88fa      	ldrh	r2, [r7, #6]
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	4613      	mov	r3, r2
 80063d4:	68ba      	ldr	r2, [r7, #8]
 80063d6:	68b9      	ldr	r1, [r7, #8]
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 f8f1 	bl	80065c0 <HAL_SPI_TransmitReceive>
 80063de:	4603      	mov	r3, r0
 80063e0:	e0ea      	b.n	80065b8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d101      	bne.n	80063f0 <HAL_SPI_Receive+0x52>
 80063ec:	2302      	movs	r3, #2
 80063ee:	e0e3      	b.n	80065b8 <HAL_SPI_Receive+0x21a>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063f8:	f7fd fa54 	bl	80038a4 <HAL_GetTick>
 80063fc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b01      	cmp	r3, #1
 8006408:	d002      	beq.n	8006410 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800640a:	2302      	movs	r3, #2
 800640c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800640e:	e0ca      	b.n	80065a6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d002      	beq.n	800641c <HAL_SPI_Receive+0x7e>
 8006416:	88fb      	ldrh	r3, [r7, #6]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d102      	bne.n	8006422 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006420:	e0c1      	b.n	80065a6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2204      	movs	r2, #4
 8006426:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	88fa      	ldrh	r2, [r7, #6]
 800643a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	88fa      	ldrh	r2, [r7, #6]
 8006440:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006468:	d10f      	bne.n	800648a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006478:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006488:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006494:	2b40      	cmp	r3, #64	; 0x40
 8006496:	d007      	beq.n	80064a8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d162      	bne.n	8006576 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80064b0:	e02e      	b.n	8006510 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d115      	bne.n	80064ec <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f103 020c 	add.w	r2, r3, #12
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064cc:	7812      	ldrb	r2, [r2, #0]
 80064ce:	b2d2      	uxtb	r2, r2
 80064d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d6:	1c5a      	adds	r2, r3, #1
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	3b01      	subs	r3, #1
 80064e4:	b29a      	uxth	r2, r3
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80064ea:	e011      	b.n	8006510 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064ec:	f7fd f9da 	bl	80038a4 <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	683a      	ldr	r2, [r7, #0]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d803      	bhi.n	8006504 <HAL_SPI_Receive+0x166>
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006502:	d102      	bne.n	800650a <HAL_SPI_Receive+0x16c>
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d102      	bne.n	8006510 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800650a:	2303      	movs	r3, #3
 800650c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800650e:	e04a      	b.n	80065a6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006514:	b29b      	uxth	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1cb      	bne.n	80064b2 <HAL_SPI_Receive+0x114>
 800651a:	e031      	b.n	8006580 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b01      	cmp	r3, #1
 8006528:	d113      	bne.n	8006552 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68da      	ldr	r2, [r3, #12]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006534:	b292      	uxth	r2, r2
 8006536:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800653c:	1c9a      	adds	r2, r3, #2
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006546:	b29b      	uxth	r3, r3
 8006548:	3b01      	subs	r3, #1
 800654a:	b29a      	uxth	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006550:	e011      	b.n	8006576 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006552:	f7fd f9a7 	bl	80038a4 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	429a      	cmp	r2, r3
 8006560:	d803      	bhi.n	800656a <HAL_SPI_Receive+0x1cc>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006568:	d102      	bne.n	8006570 <HAL_SPI_Receive+0x1d2>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d102      	bne.n	8006576 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006574:	e017      	b.n	80065a6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800657a:	b29b      	uxth	r3, r3
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1cd      	bne.n	800651c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006580:	693a      	ldr	r2, [r7, #16]
 8006582:	6839      	ldr	r1, [r7, #0]
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fb63 	bl	8006c50 <SPI_EndRxTransaction>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d002      	beq.n	8006596 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2220      	movs	r2, #32
 8006594:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800659a:	2b00      	cmp	r3, #0
 800659c:	d002      	beq.n	80065a4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	75fb      	strb	r3, [r7, #23]
 80065a2:	e000      	b.n	80065a6 <HAL_SPI_Receive+0x208>
  }

error :
 80065a4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3718      	adds	r7, #24
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b08c      	sub	sp, #48	; 0x30
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
 80065cc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065ce:	2301      	movs	r3, #1
 80065d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d101      	bne.n	80065e6 <HAL_SPI_TransmitReceive+0x26>
 80065e2:	2302      	movs	r3, #2
 80065e4:	e18a      	b.n	80068fc <HAL_SPI_TransmitReceive+0x33c>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065ee:	f7fd f959 	bl	80038a4 <HAL_GetTick>
 80065f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006604:	887b      	ldrh	r3, [r7, #2]
 8006606:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006608:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800660c:	2b01      	cmp	r3, #1
 800660e:	d00f      	beq.n	8006630 <HAL_SPI_TransmitReceive+0x70>
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006616:	d107      	bne.n	8006628 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d103      	bne.n	8006628 <HAL_SPI_TransmitReceive+0x68>
 8006620:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006624:	2b04      	cmp	r3, #4
 8006626:	d003      	beq.n	8006630 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006628:	2302      	movs	r3, #2
 800662a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800662e:	e15b      	b.n	80068e8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d005      	beq.n	8006642 <HAL_SPI_TransmitReceive+0x82>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <HAL_SPI_TransmitReceive+0x82>
 800663c:	887b      	ldrh	r3, [r7, #2]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d103      	bne.n	800664a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006648:	e14e      	b.n	80068e8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b04      	cmp	r3, #4
 8006654:	d003      	beq.n	800665e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2205      	movs	r2, #5
 800665a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	887a      	ldrh	r2, [r7, #2]
 800666e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	887a      	ldrh	r2, [r7, #2]
 8006674:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	887a      	ldrh	r2, [r7, #2]
 8006680:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	887a      	ldrh	r2, [r7, #2]
 8006686:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800669e:	2b40      	cmp	r3, #64	; 0x40
 80066a0:	d007      	beq.n	80066b2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066ba:	d178      	bne.n	80067ae <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d002      	beq.n	80066ca <HAL_SPI_TransmitReceive+0x10a>
 80066c4:	8b7b      	ldrh	r3, [r7, #26]
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d166      	bne.n	8006798 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ce:	881a      	ldrh	r2, [r3, #0]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066da:	1c9a      	adds	r2, r3, #2
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	3b01      	subs	r3, #1
 80066e8:	b29a      	uxth	r2, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066ee:	e053      	b.n	8006798 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d11b      	bne.n	8006736 <HAL_SPI_TransmitReceive+0x176>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006702:	b29b      	uxth	r3, r3
 8006704:	2b00      	cmp	r3, #0
 8006706:	d016      	beq.n	8006736 <HAL_SPI_TransmitReceive+0x176>
 8006708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670a:	2b01      	cmp	r3, #1
 800670c:	d113      	bne.n	8006736 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006712:	881a      	ldrh	r2, [r3, #0]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671e:	1c9a      	adds	r2, r3, #2
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b01      	cmp	r3, #1
 8006742:	d119      	bne.n	8006778 <HAL_SPI_TransmitReceive+0x1b8>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006748:	b29b      	uxth	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d014      	beq.n	8006778 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68da      	ldr	r2, [r3, #12]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006758:	b292      	uxth	r2, r2
 800675a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006760:	1c9a      	adds	r2, r3, #2
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800676a:	b29b      	uxth	r3, r3
 800676c:	3b01      	subs	r3, #1
 800676e:	b29a      	uxth	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006774:	2301      	movs	r3, #1
 8006776:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006778:	f7fd f894 	bl	80038a4 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006784:	429a      	cmp	r2, r3
 8006786:	d807      	bhi.n	8006798 <HAL_SPI_TransmitReceive+0x1d8>
 8006788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800678a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678e:	d003      	beq.n	8006798 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006796:	e0a7      	b.n	80068e8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800679c:	b29b      	uxth	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1a6      	bne.n	80066f0 <HAL_SPI_TransmitReceive+0x130>
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1a1      	bne.n	80066f0 <HAL_SPI_TransmitReceive+0x130>
 80067ac:	e07c      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d002      	beq.n	80067bc <HAL_SPI_TransmitReceive+0x1fc>
 80067b6:	8b7b      	ldrh	r3, [r7, #26]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d16b      	bne.n	8006894 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	330c      	adds	r3, #12
 80067c6:	7812      	ldrb	r2, [r2, #0]
 80067c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067d8:	b29b      	uxth	r3, r3
 80067da:	3b01      	subs	r3, #1
 80067dc:	b29a      	uxth	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067e2:	e057      	b.n	8006894 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f003 0302 	and.w	r3, r3, #2
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	d11c      	bne.n	800682c <HAL_SPI_TransmitReceive+0x26c>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d017      	beq.n	800682c <HAL_SPI_TransmitReceive+0x26c>
 80067fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d114      	bne.n	800682c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	330c      	adds	r3, #12
 800680c:	7812      	ldrb	r2, [r2, #0]
 800680e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006814:	1c5a      	adds	r2, r3, #1
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800681e:	b29b      	uxth	r3, r3
 8006820:	3b01      	subs	r3, #1
 8006822:	b29a      	uxth	r2, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006828:	2300      	movs	r3, #0
 800682a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f003 0301 	and.w	r3, r3, #1
 8006836:	2b01      	cmp	r3, #1
 8006838:	d119      	bne.n	800686e <HAL_SPI_TransmitReceive+0x2ae>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800683e:	b29b      	uxth	r3, r3
 8006840:	2b00      	cmp	r3, #0
 8006842:	d014      	beq.n	800686e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68da      	ldr	r2, [r3, #12]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800684e:	b2d2      	uxtb	r2, r2
 8006850:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006856:	1c5a      	adds	r2, r3, #1
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006860:	b29b      	uxth	r3, r3
 8006862:	3b01      	subs	r3, #1
 8006864:	b29a      	uxth	r2, r3
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800686a:	2301      	movs	r3, #1
 800686c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800686e:	f7fd f819 	bl	80038a4 <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800687a:	429a      	cmp	r2, r3
 800687c:	d803      	bhi.n	8006886 <HAL_SPI_TransmitReceive+0x2c6>
 800687e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006884:	d102      	bne.n	800688c <HAL_SPI_TransmitReceive+0x2cc>
 8006886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006888:	2b00      	cmp	r3, #0
 800688a:	d103      	bne.n	8006894 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800688c:	2303      	movs	r3, #3
 800688e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006892:	e029      	b.n	80068e8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006898:	b29b      	uxth	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1a2      	bne.n	80067e4 <HAL_SPI_TransmitReceive+0x224>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d19d      	bne.n	80067e4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068ac:	68f8      	ldr	r0, [r7, #12]
 80068ae:	f000 fa35 	bl	8006d1c <SPI_EndRxTxTransaction>
 80068b2:	4603      	mov	r3, r0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d006      	beq.n	80068c6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2220      	movs	r2, #32
 80068c2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068c4:	e010      	b.n	80068e8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10b      	bne.n	80068e6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068ce:	2300      	movs	r3, #0
 80068d0:	617b      	str	r3, [r7, #20]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	617b      	str	r3, [r7, #20]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	617b      	str	r3, [r7, #20]
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	e000      	b.n	80068e8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80068e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80068f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3730      	adds	r7, #48	; 0x30
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	099b      	lsrs	r3, r3, #6
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b00      	cmp	r3, #0
 8006926:	d10f      	bne.n	8006948 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00a      	beq.n	8006948 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	099b      	lsrs	r3, r3, #6
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b00      	cmp	r3, #0
 800693c:	d004      	beq.n	8006948 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	4798      	blx	r3
    return;
 8006946:	e0d7      	b.n	8006af8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	085b      	lsrs	r3, r3, #1
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00a      	beq.n	800696a <HAL_SPI_IRQHandler+0x66>
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	09db      	lsrs	r3, r3, #7
 8006958:	f003 0301 	and.w	r3, r3, #1
 800695c:	2b00      	cmp	r3, #0
 800695e:	d004      	beq.n	800696a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	4798      	blx	r3
    return;
 8006968:	e0c6      	b.n	8006af8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	095b      	lsrs	r3, r3, #5
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10c      	bne.n	8006990 <HAL_SPI_IRQHandler+0x8c>
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	099b      	lsrs	r3, r3, #6
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d106      	bne.n	8006990 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	0a1b      	lsrs	r3, r3, #8
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 80b4 	beq.w	8006af8 <HAL_SPI_IRQHandler+0x1f4>
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	095b      	lsrs	r3, r3, #5
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	2b00      	cmp	r3, #0
 800699a:	f000 80ad 	beq.w	8006af8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	099b      	lsrs	r3, r3, #6
 80069a2:	f003 0301 	and.w	r3, r3, #1
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d023      	beq.n	80069f2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b03      	cmp	r3, #3
 80069b4:	d011      	beq.n	80069da <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069ba:	f043 0204 	orr.w	r2, r3, #4
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069c2:	2300      	movs	r3, #0
 80069c4:	617b      	str	r3, [r7, #20]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	617b      	str	r3, [r7, #20]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	617b      	str	r3, [r7, #20]
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	e00b      	b.n	80069f2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069da:	2300      	movs	r3, #0
 80069dc:	613b      	str	r3, [r7, #16]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	613b      	str	r3, [r7, #16]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	613b      	str	r3, [r7, #16]
 80069ee:	693b      	ldr	r3, [r7, #16]
        return;
 80069f0:	e082      	b.n	8006af8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	095b      	lsrs	r3, r3, #5
 80069f6:	f003 0301 	and.w	r3, r3, #1
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d014      	beq.n	8006a28 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a02:	f043 0201 	orr.w	r2, r3, #1
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	60fb      	str	r3, [r7, #12]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a24:	601a      	str	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	0a1b      	lsrs	r3, r3, #8
 8006a2c:	f003 0301 	and.w	r3, r3, #1
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00c      	beq.n	8006a4e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a38:	f043 0208 	orr.w	r2, r3, #8
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006a40:	2300      	movs	r3, #0
 8006a42:	60bb      	str	r3, [r7, #8]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	60bb      	str	r3, [r7, #8]
 8006a4c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d04f      	beq.n	8006af6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685a      	ldr	r2, [r3, #4]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006a64:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006a6e:	69fb      	ldr	r3, [r7, #28]
 8006a70:	f003 0302 	and.w	r3, r3, #2
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d104      	bne.n	8006a82 <HAL_SPI_IRQHandler+0x17e>
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	f003 0301 	and.w	r3, r3, #1
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d034      	beq.n	8006aec <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0203 	bic.w	r2, r2, #3
 8006a90:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d011      	beq.n	8006abe <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a9e:	4a18      	ldr	r2, [pc, #96]	; (8006b00 <HAL_SPI_IRQHandler+0x1fc>)
 8006aa0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7fd f80e 	bl	8003ac8 <HAL_DMA_Abort_IT>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d005      	beq.n	8006abe <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ab6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d016      	beq.n	8006af4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aca:	4a0d      	ldr	r2, [pc, #52]	; (8006b00 <HAL_SPI_IRQHandler+0x1fc>)
 8006acc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7fc fff8 	bl	8003ac8 <HAL_DMA_Abort_IT>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00a      	beq.n	8006af4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ae2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006aea:	e003      	b.n	8006af4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 f809 	bl	8006b04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006af2:	e000      	b.n	8006af6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006af4:	bf00      	nop
    return;
 8006af6:	bf00      	nop
  }
}
 8006af8:	3720      	adds	r7, #32
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	08006b19 	.word	0x08006b19

08006b04 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b24:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f7ff ffe6 	bl	8006b04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b38:	bf00      	nop
 8006b3a:	3710      	adds	r7, #16
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b088      	sub	sp, #32
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	603b      	str	r3, [r7, #0]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b50:	f7fc fea8 	bl	80038a4 <HAL_GetTick>
 8006b54:	4602      	mov	r2, r0
 8006b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b58:	1a9b      	subs	r3, r3, r2
 8006b5a:	683a      	ldr	r2, [r7, #0]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b60:	f7fc fea0 	bl	80038a4 <HAL_GetTick>
 8006b64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b66:	4b39      	ldr	r3, [pc, #228]	; (8006c4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	015b      	lsls	r3, r3, #5
 8006b6c:	0d1b      	lsrs	r3, r3, #20
 8006b6e:	69fa      	ldr	r2, [r7, #28]
 8006b70:	fb02 f303 	mul.w	r3, r2, r3
 8006b74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b76:	e054      	b.n	8006c22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b7e:	d050      	beq.n	8006c22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b80:	f7fc fe90 	bl	80038a4 <HAL_GetTick>
 8006b84:	4602      	mov	r2, r0
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	69fa      	ldr	r2, [r7, #28]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d902      	bls.n	8006b96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d13d      	bne.n	8006c12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	685a      	ldr	r2, [r3, #4]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ba4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bae:	d111      	bne.n	8006bd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bb8:	d004      	beq.n	8006bc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bc2:	d107      	bne.n	8006bd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bdc:	d10f      	bne.n	8006bfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bec:	601a      	str	r2, [r3, #0]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2201      	movs	r2, #1
 8006c02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c0e:	2303      	movs	r3, #3
 8006c10:	e017      	b.n	8006c42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d101      	bne.n	8006c1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	689a      	ldr	r2, [r3, #8]
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	bf0c      	ite	eq
 8006c32:	2301      	moveq	r3, #1
 8006c34:	2300      	movne	r3, #0
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	461a      	mov	r2, r3
 8006c3a:	79fb      	ldrb	r3, [r7, #7]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d19b      	bne.n	8006b78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3720      	adds	r7, #32
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	20000004 	.word	0x20000004

08006c50 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af02      	add	r7, sp, #8
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c64:	d111      	bne.n	8006c8a <SPI_EndRxTransaction+0x3a>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c6e:	d004      	beq.n	8006c7a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c78:	d107      	bne.n	8006c8a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c88:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c92:	d12a      	bne.n	8006cea <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c9c:	d012      	beq.n	8006cc4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	9300      	str	r3, [sp, #0]
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	2180      	movs	r1, #128	; 0x80
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f7ff ff49 	bl	8006b40 <SPI_WaitFlagStateUntilTimeout>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d02d      	beq.n	8006d10 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cb8:	f043 0220 	orr.w	r2, r3, #32
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e026      	b.n	8006d12 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2101      	movs	r1, #1
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f7ff ff36 	bl	8006b40 <SPI_WaitFlagStateUntilTimeout>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d01a      	beq.n	8006d10 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cde:	f043 0220 	orr.w	r2, r3, #32
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e013      	b.n	8006d12 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	2101      	movs	r1, #1
 8006cf4:	68f8      	ldr	r0, [r7, #12]
 8006cf6:	f7ff ff23 	bl	8006b40 <SPI_WaitFlagStateUntilTimeout>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d007      	beq.n	8006d10 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d04:	f043 0220 	orr.w	r2, r3, #32
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e000      	b.n	8006d12 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
	...

08006d1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b088      	sub	sp, #32
 8006d20:	af02      	add	r7, sp, #8
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d28:	4b1b      	ldr	r3, [pc, #108]	; (8006d98 <SPI_EndRxTxTransaction+0x7c>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a1b      	ldr	r2, [pc, #108]	; (8006d9c <SPI_EndRxTxTransaction+0x80>)
 8006d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d32:	0d5b      	lsrs	r3, r3, #21
 8006d34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d38:	fb02 f303 	mul.w	r3, r2, r3
 8006d3c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d46:	d112      	bne.n	8006d6e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	9300      	str	r3, [sp, #0]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	2180      	movs	r1, #128	; 0x80
 8006d52:	68f8      	ldr	r0, [r7, #12]
 8006d54:	f7ff fef4 	bl	8006b40 <SPI_WaitFlagStateUntilTimeout>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d016      	beq.n	8006d8c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d62:	f043 0220 	orr.w	r2, r3, #32
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e00f      	b.n	8006d8e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00a      	beq.n	8006d8a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	3b01      	subs	r3, #1
 8006d78:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d84:	2b80      	cmp	r3, #128	; 0x80
 8006d86:	d0f2      	beq.n	8006d6e <SPI_EndRxTxTransaction+0x52>
 8006d88:	e000      	b.n	8006d8c <SPI_EndRxTxTransaction+0x70>
        break;
 8006d8a:	bf00      	nop
  }

  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3718      	adds	r7, #24
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	20000004 	.word	0x20000004
 8006d9c:	165e9f81 	.word	0x165e9f81

08006da0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d101      	bne.n	8006db2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e041      	b.n	8006e36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d106      	bne.n	8006dcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 f839 	bl	8006e3e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2202      	movs	r2, #2
 8006dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	3304      	adds	r3, #4
 8006ddc:	4619      	mov	r1, r3
 8006dde:	4610      	mov	r0, r2
 8006de0:	f000 f9d8 	bl	8007194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e34:	2300      	movs	r3, #0
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3708      	adds	r7, #8
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}

08006e3e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b083      	sub	sp, #12
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
	...

08006e54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b085      	sub	sp, #20
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d001      	beq.n	8006e6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e04e      	b.n	8006f0a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2202      	movs	r2, #2
 8006e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68da      	ldr	r2, [r3, #12]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f042 0201 	orr.w	r2, r2, #1
 8006e82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a23      	ldr	r2, [pc, #140]	; (8006f18 <HAL_TIM_Base_Start_IT+0xc4>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d022      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0x80>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e96:	d01d      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0x80>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a1f      	ldr	r2, [pc, #124]	; (8006f1c <HAL_TIM_Base_Start_IT+0xc8>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d018      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0x80>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a1e      	ldr	r2, [pc, #120]	; (8006f20 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d013      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0x80>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a1c      	ldr	r2, [pc, #112]	; (8006f24 <HAL_TIM_Base_Start_IT+0xd0>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d00e      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0x80>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a1b      	ldr	r2, [pc, #108]	; (8006f28 <HAL_TIM_Base_Start_IT+0xd4>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d009      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0x80>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a19      	ldr	r2, [pc, #100]	; (8006f2c <HAL_TIM_Base_Start_IT+0xd8>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d004      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0x80>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a18      	ldr	r2, [pc, #96]	; (8006f30 <HAL_TIM_Base_Start_IT+0xdc>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d111      	bne.n	8006ef8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f003 0307 	and.w	r3, r3, #7
 8006ede:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2b06      	cmp	r3, #6
 8006ee4:	d010      	beq.n	8006f08 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f042 0201 	orr.w	r2, r2, #1
 8006ef4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef6:	e007      	b.n	8006f08 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f042 0201 	orr.w	r2, r2, #1
 8006f06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3714      	adds	r7, #20
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	40010000 	.word	0x40010000
 8006f1c:	40000400 	.word	0x40000400
 8006f20:	40000800 	.word	0x40000800
 8006f24:	40000c00 	.word	0x40000c00
 8006f28:	40010400 	.word	0x40010400
 8006f2c:	40014000 	.word	0x40014000
 8006f30:	40001800 	.word	0x40001800

08006f34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	f003 0302 	and.w	r3, r3, #2
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d122      	bne.n	8006f90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	f003 0302 	and.w	r3, r3, #2
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d11b      	bne.n	8006f90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f06f 0202 	mvn.w	r2, #2
 8006f60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	699b      	ldr	r3, [r3, #24]
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f8ee 	bl	8007158 <HAL_TIM_IC_CaptureCallback>
 8006f7c:	e005      	b.n	8006f8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 f8e0 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 f8f1 	bl	800716c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	f003 0304 	and.w	r3, r3, #4
 8006f9a:	2b04      	cmp	r3, #4
 8006f9c:	d122      	bne.n	8006fe4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	f003 0304 	and.w	r3, r3, #4
 8006fa8:	2b04      	cmp	r3, #4
 8006faa:	d11b      	bne.n	8006fe4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f06f 0204 	mvn.w	r2, #4
 8006fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2202      	movs	r2, #2
 8006fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d003      	beq.n	8006fd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 f8c4 	bl	8007158 <HAL_TIM_IC_CaptureCallback>
 8006fd0:	e005      	b.n	8006fde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f8b6 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 f8c7 	bl	800716c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	f003 0308 	and.w	r3, r3, #8
 8006fee:	2b08      	cmp	r3, #8
 8006ff0:	d122      	bne.n	8007038 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	f003 0308 	and.w	r3, r3, #8
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	d11b      	bne.n	8007038 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f06f 0208 	mvn.w	r2, #8
 8007008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2204      	movs	r2, #4
 800700e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	69db      	ldr	r3, [r3, #28]
 8007016:	f003 0303 	and.w	r3, r3, #3
 800701a:	2b00      	cmp	r3, #0
 800701c:	d003      	beq.n	8007026 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f89a 	bl	8007158 <HAL_TIM_IC_CaptureCallback>
 8007024:	e005      	b.n	8007032 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 f88c 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 f89d 	bl	800716c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	f003 0310 	and.w	r3, r3, #16
 8007042:	2b10      	cmp	r3, #16
 8007044:	d122      	bne.n	800708c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	f003 0310 	and.w	r3, r3, #16
 8007050:	2b10      	cmp	r3, #16
 8007052:	d11b      	bne.n	800708c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f06f 0210 	mvn.w	r2, #16
 800705c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2208      	movs	r2, #8
 8007062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	69db      	ldr	r3, [r3, #28]
 800706a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800706e:	2b00      	cmp	r3, #0
 8007070:	d003      	beq.n	800707a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f870 	bl	8007158 <HAL_TIM_IC_CaptureCallback>
 8007078:	e005      	b.n	8007086 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f862 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 f873 	bl	800716c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	f003 0301 	and.w	r3, r3, #1
 8007096:	2b01      	cmp	r3, #1
 8007098:	d10e      	bne.n	80070b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d107      	bne.n	80070b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f06f 0201 	mvn.w	r2, #1
 80070b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7fa fe56 	bl	8001d64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070c2:	2b80      	cmp	r3, #128	; 0x80
 80070c4:	d10e      	bne.n	80070e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070d0:	2b80      	cmp	r3, #128	; 0x80
 80070d2:	d107      	bne.n	80070e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 f902 	bl	80072e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ee:	2b40      	cmp	r3, #64	; 0x40
 80070f0:	d10e      	bne.n	8007110 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070fc:	2b40      	cmp	r3, #64	; 0x40
 80070fe:	d107      	bne.n	8007110 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f838 	bl	8007180 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f003 0320 	and.w	r3, r3, #32
 800711a:	2b20      	cmp	r3, #32
 800711c:	d10e      	bne.n	800713c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	f003 0320 	and.w	r3, r3, #32
 8007128:	2b20      	cmp	r3, #32
 800712a:	d107      	bne.n	800713c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f06f 0220 	mvn.w	r2, #32
 8007134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f8cc 	bl	80072d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800713c:	bf00      	nop
 800713e:	3708      	adds	r7, #8
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}

08007144 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800714c:	bf00      	nop
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007174:	bf00      	nop
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007194:	b480      	push	{r7}
 8007196:	b085      	sub	sp, #20
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a40      	ldr	r2, [pc, #256]	; (80072a8 <TIM_Base_SetConfig+0x114>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d013      	beq.n	80071d4 <TIM_Base_SetConfig+0x40>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071b2:	d00f      	beq.n	80071d4 <TIM_Base_SetConfig+0x40>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a3d      	ldr	r2, [pc, #244]	; (80072ac <TIM_Base_SetConfig+0x118>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d00b      	beq.n	80071d4 <TIM_Base_SetConfig+0x40>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a3c      	ldr	r2, [pc, #240]	; (80072b0 <TIM_Base_SetConfig+0x11c>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d007      	beq.n	80071d4 <TIM_Base_SetConfig+0x40>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a3b      	ldr	r2, [pc, #236]	; (80072b4 <TIM_Base_SetConfig+0x120>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d003      	beq.n	80071d4 <TIM_Base_SetConfig+0x40>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4a3a      	ldr	r2, [pc, #232]	; (80072b8 <TIM_Base_SetConfig+0x124>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d108      	bne.n	80071e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a2f      	ldr	r2, [pc, #188]	; (80072a8 <TIM_Base_SetConfig+0x114>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d02b      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071f4:	d027      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a2c      	ldr	r2, [pc, #176]	; (80072ac <TIM_Base_SetConfig+0x118>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d023      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a2b      	ldr	r2, [pc, #172]	; (80072b0 <TIM_Base_SetConfig+0x11c>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d01f      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a2a      	ldr	r2, [pc, #168]	; (80072b4 <TIM_Base_SetConfig+0x120>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d01b      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a29      	ldr	r2, [pc, #164]	; (80072b8 <TIM_Base_SetConfig+0x124>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d017      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a28      	ldr	r2, [pc, #160]	; (80072bc <TIM_Base_SetConfig+0x128>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d013      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a27      	ldr	r2, [pc, #156]	; (80072c0 <TIM_Base_SetConfig+0x12c>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d00f      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a26      	ldr	r2, [pc, #152]	; (80072c4 <TIM_Base_SetConfig+0x130>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d00b      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a25      	ldr	r2, [pc, #148]	; (80072c8 <TIM_Base_SetConfig+0x134>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d007      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a24      	ldr	r2, [pc, #144]	; (80072cc <TIM_Base_SetConfig+0x138>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d003      	beq.n	8007246 <TIM_Base_SetConfig+0xb2>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a23      	ldr	r2, [pc, #140]	; (80072d0 <TIM_Base_SetConfig+0x13c>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d108      	bne.n	8007258 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800724c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	4313      	orrs	r3, r2
 8007256:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	4313      	orrs	r3, r2
 8007264:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	689a      	ldr	r2, [r3, #8]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a0a      	ldr	r2, [pc, #40]	; (80072a8 <TIM_Base_SetConfig+0x114>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d003      	beq.n	800728c <TIM_Base_SetConfig+0xf8>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a0c      	ldr	r2, [pc, #48]	; (80072b8 <TIM_Base_SetConfig+0x124>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d103      	bne.n	8007294 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	691a      	ldr	r2, [r3, #16]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	615a      	str	r2, [r3, #20]
}
 800729a:	bf00      	nop
 800729c:	3714      	adds	r7, #20
 800729e:	46bd      	mov	sp, r7
 80072a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop
 80072a8:	40010000 	.word	0x40010000
 80072ac:	40000400 	.word	0x40000400
 80072b0:	40000800 	.word	0x40000800
 80072b4:	40000c00 	.word	0x40000c00
 80072b8:	40010400 	.word	0x40010400
 80072bc:	40014000 	.word	0x40014000
 80072c0:	40014400 	.word	0x40014400
 80072c4:	40014800 	.word	0x40014800
 80072c8:	40001800 	.word	0x40001800
 80072cc:	40001c00 	.word	0x40001c00
 80072d0:	40002000 	.word	0x40002000

080072d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072f0:	bf00      	nop
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072fc:	b084      	sub	sp, #16
 80072fe:	b580      	push	{r7, lr}
 8007300:	b084      	sub	sp, #16
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
 8007306:	f107 001c 	add.w	r0, r7, #28
 800730a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800730e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007310:	2b01      	cmp	r3, #1
 8007312:	d122      	bne.n	800735a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007318:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800733c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800733e:	2b01      	cmp	r3, #1
 8007340:	d105      	bne.n	800734e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f001 fbee 	bl	8008b30 <USB_CoreReset>
 8007354:	4603      	mov	r3, r0
 8007356:	73fb      	strb	r3, [r7, #15]
 8007358:	e01a      	b.n	8007390 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f001 fbe2 	bl	8008b30 <USB_CoreReset>
 800736c:	4603      	mov	r3, r0
 800736e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007372:	2b00      	cmp	r3, #0
 8007374:	d106      	bne.n	8007384 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	639a      	str	r2, [r3, #56]	; 0x38
 8007382:	e005      	b.n	8007390 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007388:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007392:	2b01      	cmp	r3, #1
 8007394:	d10b      	bne.n	80073ae <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f043 0206 	orr.w	r2, r3, #6
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	f043 0220 	orr.w	r2, r3, #32
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80073ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3710      	adds	r7, #16
 80073b4:	46bd      	mov	sp, r7
 80073b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073ba:	b004      	add	sp, #16
 80073bc:	4770      	bx	lr
	...

080073c0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b087      	sub	sp, #28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	4613      	mov	r3, r2
 80073cc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80073ce:	79fb      	ldrb	r3, [r7, #7]
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d165      	bne.n	80074a0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	4a41      	ldr	r2, [pc, #260]	; (80074dc <USB_SetTurnaroundTime+0x11c>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d906      	bls.n	80073ea <USB_SetTurnaroundTime+0x2a>
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	4a40      	ldr	r2, [pc, #256]	; (80074e0 <USB_SetTurnaroundTime+0x120>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d202      	bcs.n	80073ea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80073e4:	230f      	movs	r3, #15
 80073e6:	617b      	str	r3, [r7, #20]
 80073e8:	e062      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	4a3c      	ldr	r2, [pc, #240]	; (80074e0 <USB_SetTurnaroundTime+0x120>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d306      	bcc.n	8007400 <USB_SetTurnaroundTime+0x40>
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	4a3b      	ldr	r2, [pc, #236]	; (80074e4 <USB_SetTurnaroundTime+0x124>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d202      	bcs.n	8007400 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80073fa:	230e      	movs	r3, #14
 80073fc:	617b      	str	r3, [r7, #20]
 80073fe:	e057      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	4a38      	ldr	r2, [pc, #224]	; (80074e4 <USB_SetTurnaroundTime+0x124>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d306      	bcc.n	8007416 <USB_SetTurnaroundTime+0x56>
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	4a37      	ldr	r2, [pc, #220]	; (80074e8 <USB_SetTurnaroundTime+0x128>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d202      	bcs.n	8007416 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007410:	230d      	movs	r3, #13
 8007412:	617b      	str	r3, [r7, #20]
 8007414:	e04c      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	4a33      	ldr	r2, [pc, #204]	; (80074e8 <USB_SetTurnaroundTime+0x128>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d306      	bcc.n	800742c <USB_SetTurnaroundTime+0x6c>
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	4a32      	ldr	r2, [pc, #200]	; (80074ec <USB_SetTurnaroundTime+0x12c>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d802      	bhi.n	800742c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007426:	230c      	movs	r3, #12
 8007428:	617b      	str	r3, [r7, #20]
 800742a:	e041      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	4a2f      	ldr	r2, [pc, #188]	; (80074ec <USB_SetTurnaroundTime+0x12c>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d906      	bls.n	8007442 <USB_SetTurnaroundTime+0x82>
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	4a2e      	ldr	r2, [pc, #184]	; (80074f0 <USB_SetTurnaroundTime+0x130>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d802      	bhi.n	8007442 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800743c:	230b      	movs	r3, #11
 800743e:	617b      	str	r3, [r7, #20]
 8007440:	e036      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	4a2a      	ldr	r2, [pc, #168]	; (80074f0 <USB_SetTurnaroundTime+0x130>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d906      	bls.n	8007458 <USB_SetTurnaroundTime+0x98>
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	4a29      	ldr	r2, [pc, #164]	; (80074f4 <USB_SetTurnaroundTime+0x134>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d802      	bhi.n	8007458 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007452:	230a      	movs	r3, #10
 8007454:	617b      	str	r3, [r7, #20]
 8007456:	e02b      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	4a26      	ldr	r2, [pc, #152]	; (80074f4 <USB_SetTurnaroundTime+0x134>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d906      	bls.n	800746e <USB_SetTurnaroundTime+0xae>
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	4a25      	ldr	r2, [pc, #148]	; (80074f8 <USB_SetTurnaroundTime+0x138>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d202      	bcs.n	800746e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007468:	2309      	movs	r3, #9
 800746a:	617b      	str	r3, [r7, #20]
 800746c:	e020      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	4a21      	ldr	r2, [pc, #132]	; (80074f8 <USB_SetTurnaroundTime+0x138>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d306      	bcc.n	8007484 <USB_SetTurnaroundTime+0xc4>
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	4a20      	ldr	r2, [pc, #128]	; (80074fc <USB_SetTurnaroundTime+0x13c>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d802      	bhi.n	8007484 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800747e:	2308      	movs	r3, #8
 8007480:	617b      	str	r3, [r7, #20]
 8007482:	e015      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	4a1d      	ldr	r2, [pc, #116]	; (80074fc <USB_SetTurnaroundTime+0x13c>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d906      	bls.n	800749a <USB_SetTurnaroundTime+0xda>
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	4a1c      	ldr	r2, [pc, #112]	; (8007500 <USB_SetTurnaroundTime+0x140>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d202      	bcs.n	800749a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007494:	2307      	movs	r3, #7
 8007496:	617b      	str	r3, [r7, #20]
 8007498:	e00a      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800749a:	2306      	movs	r3, #6
 800749c:	617b      	str	r3, [r7, #20]
 800749e:	e007      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80074a0:	79fb      	ldrb	r3, [r7, #7]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d102      	bne.n	80074ac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80074a6:	2309      	movs	r3, #9
 80074a8:	617b      	str	r3, [r7, #20]
 80074aa:	e001      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80074ac:	2309      	movs	r3, #9
 80074ae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	68da      	ldr	r2, [r3, #12]
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	029b      	lsls	r3, r3, #10
 80074c4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80074c8:	431a      	orrs	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	371c      	adds	r7, #28
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr
 80074dc:	00d8acbf 	.word	0x00d8acbf
 80074e0:	00e4e1c0 	.word	0x00e4e1c0
 80074e4:	00f42400 	.word	0x00f42400
 80074e8:	01067380 	.word	0x01067380
 80074ec:	011a499f 	.word	0x011a499f
 80074f0:	01312cff 	.word	0x01312cff
 80074f4:	014ca43f 	.word	0x014ca43f
 80074f8:	016e3600 	.word	0x016e3600
 80074fc:	01a6ab1f 	.word	0x01a6ab1f
 8007500:	01e84800 	.word	0x01e84800

08007504 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	f043 0201 	orr.w	r2, r3, #1
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	370c      	adds	r7, #12
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr

08007526 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007526:	b480      	push	{r7}
 8007528:	b083      	sub	sp, #12
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	f023 0201 	bic.w	r2, r3, #1
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	460b      	mov	r3, r1
 8007552:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007554:	2300      	movs	r3, #0
 8007556:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007564:	78fb      	ldrb	r3, [r7, #3]
 8007566:	2b01      	cmp	r3, #1
 8007568:	d115      	bne.n	8007596 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007576:	2001      	movs	r0, #1
 8007578:	f7fc f9a0 	bl	80038bc <HAL_Delay>
      ms++;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	3301      	adds	r3, #1
 8007580:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f001 fa45 	bl	8008a12 <USB_GetMode>
 8007588:	4603      	mov	r3, r0
 800758a:	2b01      	cmp	r3, #1
 800758c:	d01e      	beq.n	80075cc <USB_SetCurrentMode+0x84>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2b31      	cmp	r3, #49	; 0x31
 8007592:	d9f0      	bls.n	8007576 <USB_SetCurrentMode+0x2e>
 8007594:	e01a      	b.n	80075cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007596:	78fb      	ldrb	r3, [r7, #3]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d115      	bne.n	80075c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80075a8:	2001      	movs	r0, #1
 80075aa:	f7fc f987 	bl	80038bc <HAL_Delay>
      ms++;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	3301      	adds	r3, #1
 80075b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f001 fa2c 	bl	8008a12 <USB_GetMode>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d005      	beq.n	80075cc <USB_SetCurrentMode+0x84>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2b31      	cmp	r3, #49	; 0x31
 80075c4:	d9f0      	bls.n	80075a8 <USB_SetCurrentMode+0x60>
 80075c6:	e001      	b.n	80075cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	e005      	b.n	80075d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2b32      	cmp	r3, #50	; 0x32
 80075d0:	d101      	bne.n	80075d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e000      	b.n	80075d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80075d6:	2300      	movs	r3, #0
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075e0:	b084      	sub	sp, #16
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b086      	sub	sp, #24
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]
 80075ea:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80075ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80075fa:	2300      	movs	r3, #0
 80075fc:	613b      	str	r3, [r7, #16]
 80075fe:	e009      	b.n	8007614 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	3340      	adds	r3, #64	; 0x40
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	4413      	add	r3, r2
 800760a:	2200      	movs	r2, #0
 800760c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	3301      	adds	r3, #1
 8007612:	613b      	str	r3, [r7, #16]
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	2b0e      	cmp	r3, #14
 8007618:	d9f2      	bls.n	8007600 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800761a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800761c:	2b00      	cmp	r3, #0
 800761e:	d11c      	bne.n	800765a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	68fa      	ldr	r2, [r7, #12]
 800762a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800762e:	f043 0302 	orr.w	r3, r3, #2
 8007632:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007638:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007644:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007650:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	639a      	str	r2, [r3, #56]	; 0x38
 8007658:	e00b      	b.n	8007672 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800765e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800766a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007678:	461a      	mov	r2, r3
 800767a:	2300      	movs	r3, #0
 800767c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007684:	4619      	mov	r1, r3
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800768c:	461a      	mov	r2, r3
 800768e:	680b      	ldr	r3, [r1, #0]
 8007690:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007694:	2b01      	cmp	r3, #1
 8007696:	d10c      	bne.n	80076b2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800769a:	2b00      	cmp	r3, #0
 800769c:	d104      	bne.n	80076a8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800769e:	2100      	movs	r1, #0
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f965 	bl	8007970 <USB_SetDevSpeed>
 80076a6:	e008      	b.n	80076ba <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80076a8:	2101      	movs	r1, #1
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 f960 	bl	8007970 <USB_SetDevSpeed>
 80076b0:	e003      	b.n	80076ba <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80076b2:	2103      	movs	r1, #3
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 f95b 	bl	8007970 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80076ba:	2110      	movs	r1, #16
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 f8f3 	bl	80078a8 <USB_FlushTxFifo>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d001      	beq.n	80076cc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 f91f 	bl	8007910 <USB_FlushRxFifo>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d001      	beq.n	80076dc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076e2:	461a      	mov	r2, r3
 80076e4:	2300      	movs	r3, #0
 80076e6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ee:	461a      	mov	r2, r3
 80076f0:	2300      	movs	r3, #0
 80076f2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076fa:	461a      	mov	r2, r3
 80076fc:	2300      	movs	r3, #0
 80076fe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007700:	2300      	movs	r3, #0
 8007702:	613b      	str	r3, [r7, #16]
 8007704:	e043      	b.n	800778e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	015a      	lsls	r2, r3, #5
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	4413      	add	r3, r2
 800770e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007718:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800771c:	d118      	bne.n	8007750 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d10a      	bne.n	800773a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4413      	add	r3, r2
 800772c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007730:	461a      	mov	r2, r3
 8007732:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007736:	6013      	str	r3, [r2, #0]
 8007738:	e013      	b.n	8007762 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	015a      	lsls	r2, r3, #5
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	4413      	add	r3, r2
 8007742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007746:	461a      	mov	r2, r3
 8007748:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800774c:	6013      	str	r3, [r2, #0]
 800774e:	e008      	b.n	8007762 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	015a      	lsls	r2, r3, #5
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	4413      	add	r3, r2
 8007758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800775c:	461a      	mov	r2, r3
 800775e:	2300      	movs	r3, #0
 8007760:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	015a      	lsls	r2, r3, #5
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	4413      	add	r3, r2
 800776a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800776e:	461a      	mov	r2, r3
 8007770:	2300      	movs	r3, #0
 8007772:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	015a      	lsls	r2, r3, #5
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	4413      	add	r3, r2
 800777c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007780:	461a      	mov	r2, r3
 8007782:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007786:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	3301      	adds	r3, #1
 800778c:	613b      	str	r3, [r7, #16]
 800778e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	429a      	cmp	r2, r3
 8007794:	d3b7      	bcc.n	8007706 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007796:	2300      	movs	r3, #0
 8007798:	613b      	str	r3, [r7, #16]
 800779a:	e043      	b.n	8007824 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	015a      	lsls	r2, r3, #5
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	4413      	add	r3, r2
 80077a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80077ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80077b2:	d118      	bne.n	80077e6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d10a      	bne.n	80077d0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077c6:	461a      	mov	r2, r3
 80077c8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80077cc:	6013      	str	r3, [r2, #0]
 80077ce:	e013      	b.n	80077f8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	015a      	lsls	r2, r3, #5
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	4413      	add	r3, r2
 80077d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077dc:	461a      	mov	r2, r3
 80077de:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80077e2:	6013      	str	r3, [r2, #0]
 80077e4:	e008      	b.n	80077f8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	015a      	lsls	r2, r3, #5
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	4413      	add	r3, r2
 80077ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077f2:	461a      	mov	r2, r3
 80077f4:	2300      	movs	r3, #0
 80077f6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	015a      	lsls	r2, r3, #5
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	4413      	add	r3, r2
 8007800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007804:	461a      	mov	r2, r3
 8007806:	2300      	movs	r3, #0
 8007808:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	015a      	lsls	r2, r3, #5
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	4413      	add	r3, r2
 8007812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007816:	461a      	mov	r2, r3
 8007818:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800781c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	3301      	adds	r3, #1
 8007822:	613b      	str	r3, [r7, #16]
 8007824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007826:	693a      	ldr	r2, [r7, #16]
 8007828:	429a      	cmp	r2, r3
 800782a:	d3b7      	bcc.n	800779c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800783a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800783e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800784c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800784e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007850:	2b00      	cmp	r3, #0
 8007852:	d105      	bne.n	8007860 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	f043 0210 	orr.w	r2, r3, #16
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	699a      	ldr	r2, [r3, #24]
 8007864:	4b0f      	ldr	r3, [pc, #60]	; (80078a4 <USB_DevInit+0x2c4>)
 8007866:	4313      	orrs	r3, r2
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800786c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800786e:	2b00      	cmp	r3, #0
 8007870:	d005      	beq.n	800787e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	f043 0208 	orr.w	r2, r3, #8
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800787e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007880:	2b01      	cmp	r3, #1
 8007882:	d107      	bne.n	8007894 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	699b      	ldr	r3, [r3, #24]
 8007888:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800788c:	f043 0304 	orr.w	r3, r3, #4
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007894:	7dfb      	ldrb	r3, [r7, #23]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3718      	adds	r7, #24
 800789a:	46bd      	mov	sp, r7
 800789c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078a0:	b004      	add	sp, #16
 80078a2:	4770      	bx	lr
 80078a4:	803c3800 	.word	0x803c3800

080078a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	3301      	adds	r3, #1
 80078ba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	4a13      	ldr	r2, [pc, #76]	; (800790c <USB_FlushTxFifo+0x64>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d901      	bls.n	80078c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80078c4:	2303      	movs	r3, #3
 80078c6:	e01b      	b.n	8007900 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	691b      	ldr	r3, [r3, #16]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	daf2      	bge.n	80078b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	019b      	lsls	r3, r3, #6
 80078d8:	f043 0220 	orr.w	r2, r3, #32
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	3301      	adds	r3, #1
 80078e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	4a08      	ldr	r2, [pc, #32]	; (800790c <USB_FlushTxFifo+0x64>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d901      	bls.n	80078f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e006      	b.n	8007900 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	f003 0320 	and.w	r3, r3, #32
 80078fa:	2b20      	cmp	r3, #32
 80078fc:	d0f0      	beq.n	80078e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3714      	adds	r7, #20
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr
 800790c:	00030d40 	.word	0x00030d40

08007910 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	3301      	adds	r3, #1
 8007920:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	4a11      	ldr	r2, [pc, #68]	; (800796c <USB_FlushRxFifo+0x5c>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d901      	bls.n	800792e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800792a:	2303      	movs	r3, #3
 800792c:	e018      	b.n	8007960 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	2b00      	cmp	r3, #0
 8007934:	daf2      	bge.n	800791c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007936:	2300      	movs	r3, #0
 8007938:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2210      	movs	r2, #16
 800793e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	3301      	adds	r3, #1
 8007944:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	4a08      	ldr	r2, [pc, #32]	; (800796c <USB_FlushRxFifo+0x5c>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d901      	bls.n	8007952 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800794e:	2303      	movs	r3, #3
 8007950:	e006      	b.n	8007960 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	f003 0310 	and.w	r3, r3, #16
 800795a:	2b10      	cmp	r3, #16
 800795c:	d0f0      	beq.n	8007940 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800795e:	2300      	movs	r3, #0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3714      	adds	r7, #20
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr
 800796c:	00030d40 	.word	0x00030d40

08007970 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	460b      	mov	r3, r1
 800797a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	78fb      	ldrb	r3, [r7, #3]
 800798a:	68f9      	ldr	r1, [r7, #12]
 800798c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007990:	4313      	orrs	r3, r2
 8007992:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	3714      	adds	r7, #20
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr

080079a2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80079a2:	b480      	push	{r7}
 80079a4:	b087      	sub	sp, #28
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f003 0306 	and.w	r3, r3, #6
 80079ba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d102      	bne.n	80079c8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80079c2:	2300      	movs	r3, #0
 80079c4:	75fb      	strb	r3, [r7, #23]
 80079c6:	e00a      	b.n	80079de <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	d002      	beq.n	80079d4 <USB_GetDevSpeed+0x32>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2b06      	cmp	r3, #6
 80079d2:	d102      	bne.n	80079da <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80079d4:	2302      	movs	r3, #2
 80079d6:	75fb      	strb	r3, [r7, #23]
 80079d8:	e001      	b.n	80079de <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80079da:	230f      	movs	r3, #15
 80079dc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80079de:	7dfb      	ldrb	r3, [r7, #23]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	371c      	adds	r7, #28
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	785b      	ldrb	r3, [r3, #1]
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d13a      	bne.n	8007a7e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a0e:	69da      	ldr	r2, [r3, #28]
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	f003 030f 	and.w	r3, r3, #15
 8007a18:	2101      	movs	r1, #1
 8007a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	68f9      	ldr	r1, [r7, #12]
 8007a22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a26:	4313      	orrs	r3, r2
 8007a28:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	015a      	lsls	r2, r3, #5
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	4413      	add	r3, r2
 8007a32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d155      	bne.n	8007aec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	015a      	lsls	r2, r3, #5
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	4413      	add	r3, r2
 8007a48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	791b      	ldrb	r3, [r3, #4]
 8007a5a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a5c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	059b      	lsls	r3, r3, #22
 8007a62:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a64:	4313      	orrs	r3, r2
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	0151      	lsls	r1, r2, #5
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	440a      	add	r2, r1
 8007a6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a7a:	6013      	str	r3, [r2, #0]
 8007a7c:	e036      	b.n	8007aec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a84:	69da      	ldr	r2, [r3, #28]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	f003 030f 	and.w	r3, r3, #15
 8007a8e:	2101      	movs	r1, #1
 8007a90:	fa01 f303 	lsl.w	r3, r1, r3
 8007a94:	041b      	lsls	r3, r3, #16
 8007a96:	68f9      	ldr	r1, [r7, #12]
 8007a98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	015a      	lsls	r2, r3, #5
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	4413      	add	r3, r2
 8007aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d11a      	bne.n	8007aec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	015a      	lsls	r2, r3, #5
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	4413      	add	r3, r2
 8007abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	791b      	ldrb	r3, [r3, #4]
 8007ad0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007ad2:	430b      	orrs	r3, r1
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	68ba      	ldr	r2, [r7, #8]
 8007ad8:	0151      	lsls	r1, r2, #5
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	440a      	add	r2, r1
 8007ade:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ae6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007aea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3714      	adds	r7, #20
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
	...

08007afc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b085      	sub	sp, #20
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	785b      	ldrb	r3, [r3, #1]
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d161      	bne.n	8007bdc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	015a      	lsls	r2, r3, #5
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	4413      	add	r3, r2
 8007b20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b2e:	d11f      	bne.n	8007b70 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	015a      	lsls	r2, r3, #5
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68ba      	ldr	r2, [r7, #8]
 8007b40:	0151      	lsls	r1, r2, #5
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	440a      	add	r2, r1
 8007b46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b4a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007b4e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	015a      	lsls	r2, r3, #5
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	4413      	add	r3, r2
 8007b58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	68ba      	ldr	r2, [r7, #8]
 8007b60:	0151      	lsls	r1, r2, #5
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	440a      	add	r2, r1
 8007b66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b6a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b6e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	f003 030f 	and.w	r3, r3, #15
 8007b80:	2101      	movs	r1, #1
 8007b82:	fa01 f303 	lsl.w	r3, r1, r3
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	43db      	mvns	r3, r3
 8007b8a:	68f9      	ldr	r1, [r7, #12]
 8007b8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b90:	4013      	ands	r3, r2
 8007b92:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b9a:	69da      	ldr	r2, [r3, #28]
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	f003 030f 	and.w	r3, r3, #15
 8007ba4:	2101      	movs	r1, #1
 8007ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	43db      	mvns	r3, r3
 8007bae:	68f9      	ldr	r1, [r7, #12]
 8007bb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007bb4:	4013      	ands	r3, r2
 8007bb6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	015a      	lsls	r2, r3, #5
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	0159      	lsls	r1, r3, #5
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	440b      	add	r3, r1
 8007bce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	4b35      	ldr	r3, [pc, #212]	; (8007cac <USB_DeactivateEndpoint+0x1b0>)
 8007bd6:	4013      	ands	r3, r2
 8007bd8:	600b      	str	r3, [r1, #0]
 8007bda:	e060      	b.n	8007c9e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	015a      	lsls	r2, r3, #5
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	4413      	add	r3, r2
 8007be4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007bee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007bf2:	d11f      	bne.n	8007c34 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	015a      	lsls	r2, r3, #5
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	68ba      	ldr	r2, [r7, #8]
 8007c04:	0151      	lsls	r1, r2, #5
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	440a      	add	r2, r1
 8007c0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c0e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007c12:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	015a      	lsls	r2, r3, #5
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	4413      	add	r3, r2
 8007c1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68ba      	ldr	r2, [r7, #8]
 8007c24:	0151      	lsls	r1, r2, #5
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	440a      	add	r2, r1
 8007c2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007c32:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	f003 030f 	and.w	r3, r3, #15
 8007c44:	2101      	movs	r1, #1
 8007c46:	fa01 f303 	lsl.w	r3, r1, r3
 8007c4a:	041b      	lsls	r3, r3, #16
 8007c4c:	43db      	mvns	r3, r3
 8007c4e:	68f9      	ldr	r1, [r7, #12]
 8007c50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c54:	4013      	ands	r3, r2
 8007c56:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c5e:	69da      	ldr	r2, [r3, #28]
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	f003 030f 	and.w	r3, r3, #15
 8007c68:	2101      	movs	r1, #1
 8007c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c6e:	041b      	lsls	r3, r3, #16
 8007c70:	43db      	mvns	r3, r3
 8007c72:	68f9      	ldr	r1, [r7, #12]
 8007c74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c78:	4013      	ands	r3, r2
 8007c7a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	015a      	lsls	r2, r3, #5
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	4413      	add	r3, r2
 8007c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	0159      	lsls	r1, r3, #5
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	440b      	add	r3, r1
 8007c92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c96:	4619      	mov	r1, r3
 8007c98:	4b05      	ldr	r3, [pc, #20]	; (8007cb0 <USB_DeactivateEndpoint+0x1b4>)
 8007c9a:	4013      	ands	r3, r2
 8007c9c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3714      	adds	r7, #20
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr
 8007cac:	ec337800 	.word	0xec337800
 8007cb0:	eff37800 	.word	0xeff37800

08007cb4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b08a      	sub	sp, #40	; 0x28
 8007cb8:	af02      	add	r7, sp, #8
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	785b      	ldrb	r3, [r3, #1]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	f040 815c 	bne.w	8007f8e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	699b      	ldr	r3, [r3, #24]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d132      	bne.n	8007d44 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cde:	69bb      	ldr	r3, [r7, #24]
 8007ce0:	015a      	lsls	r2, r3, #5
 8007ce2:	69fb      	ldr	r3, [r7, #28]
 8007ce4:	4413      	add	r3, r2
 8007ce6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cea:	691b      	ldr	r3, [r3, #16]
 8007cec:	69ba      	ldr	r2, [r7, #24]
 8007cee:	0151      	lsls	r1, r2, #5
 8007cf0:	69fa      	ldr	r2, [r7, #28]
 8007cf2:	440a      	add	r2, r1
 8007cf4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cf8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007cfc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007d00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d02:	69bb      	ldr	r3, [r7, #24]
 8007d04:	015a      	lsls	r2, r3, #5
 8007d06:	69fb      	ldr	r3, [r7, #28]
 8007d08:	4413      	add	r3, r2
 8007d0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d0e:	691b      	ldr	r3, [r3, #16]
 8007d10:	69ba      	ldr	r2, [r7, #24]
 8007d12:	0151      	lsls	r1, r2, #5
 8007d14:	69fa      	ldr	r2, [r7, #28]
 8007d16:	440a      	add	r2, r1
 8007d18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d1c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d20:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	015a      	lsls	r2, r3, #5
 8007d26:	69fb      	ldr	r3, [r7, #28]
 8007d28:	4413      	add	r3, r2
 8007d2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	69ba      	ldr	r2, [r7, #24]
 8007d32:	0151      	lsls	r1, r2, #5
 8007d34:	69fa      	ldr	r2, [r7, #28]
 8007d36:	440a      	add	r2, r1
 8007d38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d3c:	0cdb      	lsrs	r3, r3, #19
 8007d3e:	04db      	lsls	r3, r3, #19
 8007d40:	6113      	str	r3, [r2, #16]
 8007d42:	e074      	b.n	8007e2e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	015a      	lsls	r2, r3, #5
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	69ba      	ldr	r2, [r7, #24]
 8007d54:	0151      	lsls	r1, r2, #5
 8007d56:	69fa      	ldr	r2, [r7, #28]
 8007d58:	440a      	add	r2, r1
 8007d5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d5e:	0cdb      	lsrs	r3, r3, #19
 8007d60:	04db      	lsls	r3, r3, #19
 8007d62:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	015a      	lsls	r2, r3, #5
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	69ba      	ldr	r2, [r7, #24]
 8007d74:	0151      	lsls	r1, r2, #5
 8007d76:	69fa      	ldr	r2, [r7, #28]
 8007d78:	440a      	add	r2, r1
 8007d7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d7e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007d82:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007d86:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	015a      	lsls	r2, r3, #5
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	4413      	add	r3, r2
 8007d90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d94:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	6999      	ldr	r1, [r3, #24]
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	440b      	add	r3, r1
 8007da0:	1e59      	subs	r1, r3, #1
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	fbb1 f3f3 	udiv	r3, r1, r3
 8007daa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007dac:	4b9d      	ldr	r3, [pc, #628]	; (8008024 <USB_EPStartXfer+0x370>)
 8007dae:	400b      	ands	r3, r1
 8007db0:	69b9      	ldr	r1, [r7, #24]
 8007db2:	0148      	lsls	r0, r1, #5
 8007db4:	69f9      	ldr	r1, [r7, #28]
 8007db6:	4401      	add	r1, r0
 8007db8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	015a      	lsls	r2, r3, #5
 8007dc4:	69fb      	ldr	r3, [r7, #28]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dcc:	691a      	ldr	r2, [r3, #16]
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	699b      	ldr	r3, [r3, #24]
 8007dd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dd6:	69b9      	ldr	r1, [r7, #24]
 8007dd8:	0148      	lsls	r0, r1, #5
 8007dda:	69f9      	ldr	r1, [r7, #28]
 8007ddc:	4401      	add	r1, r0
 8007dde:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007de2:	4313      	orrs	r3, r2
 8007de4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	791b      	ldrb	r3, [r3, #4]
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d11f      	bne.n	8007e2e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007dee:	69bb      	ldr	r3, [r7, #24]
 8007df0:	015a      	lsls	r2, r3, #5
 8007df2:	69fb      	ldr	r3, [r7, #28]
 8007df4:	4413      	add	r3, r2
 8007df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dfa:	691b      	ldr	r3, [r3, #16]
 8007dfc:	69ba      	ldr	r2, [r7, #24]
 8007dfe:	0151      	lsls	r1, r2, #5
 8007e00:	69fa      	ldr	r2, [r7, #28]
 8007e02:	440a      	add	r2, r1
 8007e04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e08:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007e0c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	015a      	lsls	r2, r3, #5
 8007e12:	69fb      	ldr	r3, [r7, #28]
 8007e14:	4413      	add	r3, r2
 8007e16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e1a:	691b      	ldr	r3, [r3, #16]
 8007e1c:	69ba      	ldr	r2, [r7, #24]
 8007e1e:	0151      	lsls	r1, r2, #5
 8007e20:	69fa      	ldr	r2, [r7, #28]
 8007e22:	440a      	add	r2, r1
 8007e24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e28:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007e2c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007e2e:	79fb      	ldrb	r3, [r7, #7]
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d14b      	bne.n	8007ecc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	695b      	ldr	r3, [r3, #20]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d009      	beq.n	8007e50 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007e3c:	69bb      	ldr	r3, [r7, #24]
 8007e3e:	015a      	lsls	r2, r3, #5
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	4413      	add	r3, r2
 8007e44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e48:	461a      	mov	r2, r3
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	791b      	ldrb	r3, [r3, #4]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d128      	bne.n	8007eaa <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d110      	bne.n	8007e8a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	69fb      	ldr	r3, [r7, #28]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	0151      	lsls	r1, r2, #5
 8007e7a:	69fa      	ldr	r2, [r7, #28]
 8007e7c:	440a      	add	r2, r1
 8007e7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e82:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	e00f      	b.n	8007eaa <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	015a      	lsls	r2, r3, #5
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	4413      	add	r3, r2
 8007e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	69ba      	ldr	r2, [r7, #24]
 8007e9a:	0151      	lsls	r1, r2, #5
 8007e9c:	69fa      	ldr	r2, [r7, #28]
 8007e9e:	440a      	add	r2, r1
 8007ea0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ea8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	015a      	lsls	r2, r3, #5
 8007eae:	69fb      	ldr	r3, [r7, #28]
 8007eb0:	4413      	add	r3, r2
 8007eb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	69ba      	ldr	r2, [r7, #24]
 8007eba:	0151      	lsls	r1, r2, #5
 8007ebc:	69fa      	ldr	r2, [r7, #28]
 8007ebe:	440a      	add	r2, r1
 8007ec0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ec4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007ec8:	6013      	str	r3, [r2, #0]
 8007eca:	e133      	b.n	8008134 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	015a      	lsls	r2, r3, #5
 8007ed0:	69fb      	ldr	r3, [r7, #28]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	69ba      	ldr	r2, [r7, #24]
 8007edc:	0151      	lsls	r1, r2, #5
 8007ede:	69fa      	ldr	r2, [r7, #28]
 8007ee0:	440a      	add	r2, r1
 8007ee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ee6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007eea:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	791b      	ldrb	r3, [r3, #4]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d015      	beq.n	8007f20 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	699b      	ldr	r3, [r3, #24]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f000 811b 	beq.w	8008134 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	f003 030f 	and.w	r3, r3, #15
 8007f0e:	2101      	movs	r1, #1
 8007f10:	fa01 f303 	lsl.w	r3, r1, r3
 8007f14:	69f9      	ldr	r1, [r7, #28]
 8007f16:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	634b      	str	r3, [r1, #52]	; 0x34
 8007f1e:	e109      	b.n	8008134 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d110      	bne.n	8007f52 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	015a      	lsls	r2, r3, #5
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	4413      	add	r3, r2
 8007f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	0151      	lsls	r1, r2, #5
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	440a      	add	r2, r1
 8007f46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f4a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f4e:	6013      	str	r3, [r2, #0]
 8007f50:	e00f      	b.n	8007f72 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	015a      	lsls	r2, r3, #5
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	4413      	add	r3, r2
 8007f5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	69ba      	ldr	r2, [r7, #24]
 8007f62:	0151      	lsls	r1, r2, #5
 8007f64:	69fa      	ldr	r2, [r7, #28]
 8007f66:	440a      	add	r2, r1
 8007f68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f70:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	6919      	ldr	r1, [r3, #16]
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	781a      	ldrb	r2, [r3, #0]
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	b298      	uxth	r0, r3
 8007f80:	79fb      	ldrb	r3, [r7, #7]
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	4603      	mov	r3, r0
 8007f86:	68f8      	ldr	r0, [r7, #12]
 8007f88:	f000 fade 	bl	8008548 <USB_WritePacket>
 8007f8c:	e0d2      	b.n	8008134 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	015a      	lsls	r2, r3, #5
 8007f92:	69fb      	ldr	r3, [r7, #28]
 8007f94:	4413      	add	r3, r2
 8007f96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	69ba      	ldr	r2, [r7, #24]
 8007f9e:	0151      	lsls	r1, r2, #5
 8007fa0:	69fa      	ldr	r2, [r7, #28]
 8007fa2:	440a      	add	r2, r1
 8007fa4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fa8:	0cdb      	lsrs	r3, r3, #19
 8007faa:	04db      	lsls	r3, r3, #19
 8007fac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007fae:	69bb      	ldr	r3, [r7, #24]
 8007fb0:	015a      	lsls	r2, r3, #5
 8007fb2:	69fb      	ldr	r3, [r7, #28]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fba:	691b      	ldr	r3, [r3, #16]
 8007fbc:	69ba      	ldr	r2, [r7, #24]
 8007fbe:	0151      	lsls	r1, r2, #5
 8007fc0:	69fa      	ldr	r2, [r7, #28]
 8007fc2:	440a      	add	r2, r1
 8007fc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fc8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007fcc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007fd0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	699b      	ldr	r3, [r3, #24]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d126      	bne.n	8008028 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	015a      	lsls	r2, r3, #5
 8007fde:	69fb      	ldr	r3, [r7, #28]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fe6:	691a      	ldr	r2, [r3, #16]
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	68db      	ldr	r3, [r3, #12]
 8007fec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ff0:	69b9      	ldr	r1, [r7, #24]
 8007ff2:	0148      	lsls	r0, r1, #5
 8007ff4:	69f9      	ldr	r1, [r7, #28]
 8007ff6:	4401      	add	r1, r0
 8007ff8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	015a      	lsls	r2, r3, #5
 8008004:	69fb      	ldr	r3, [r7, #28]
 8008006:	4413      	add	r3, r2
 8008008:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	69ba      	ldr	r2, [r7, #24]
 8008010:	0151      	lsls	r1, r2, #5
 8008012:	69fa      	ldr	r2, [r7, #28]
 8008014:	440a      	add	r2, r1
 8008016:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800801a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800801e:	6113      	str	r3, [r2, #16]
 8008020:	e03a      	b.n	8008098 <USB_EPStartXfer+0x3e4>
 8008022:	bf00      	nop
 8008024:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	699a      	ldr	r2, [r3, #24]
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	4413      	add	r3, r2
 8008032:	1e5a      	subs	r2, r3, #1
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	68db      	ldr	r3, [r3, #12]
 8008038:	fbb2 f3f3 	udiv	r3, r2, r3
 800803c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	68db      	ldr	r3, [r3, #12]
 8008042:	8afa      	ldrh	r2, [r7, #22]
 8008044:	fb03 f202 	mul.w	r2, r3, r2
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	015a      	lsls	r2, r3, #5
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	4413      	add	r3, r2
 8008054:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008058:	691a      	ldr	r2, [r3, #16]
 800805a:	8afb      	ldrh	r3, [r7, #22]
 800805c:	04d9      	lsls	r1, r3, #19
 800805e:	4b38      	ldr	r3, [pc, #224]	; (8008140 <USB_EPStartXfer+0x48c>)
 8008060:	400b      	ands	r3, r1
 8008062:	69b9      	ldr	r1, [r7, #24]
 8008064:	0148      	lsls	r0, r1, #5
 8008066:	69f9      	ldr	r1, [r7, #28]
 8008068:	4401      	add	r1, r0
 800806a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800806e:	4313      	orrs	r3, r2
 8008070:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	015a      	lsls	r2, r3, #5
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	4413      	add	r3, r2
 800807a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800807e:	691a      	ldr	r2, [r3, #16]
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	69db      	ldr	r3, [r3, #28]
 8008084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008088:	69b9      	ldr	r1, [r7, #24]
 800808a:	0148      	lsls	r0, r1, #5
 800808c:	69f9      	ldr	r1, [r7, #28]
 800808e:	4401      	add	r1, r0
 8008090:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008094:	4313      	orrs	r3, r2
 8008096:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008098:	79fb      	ldrb	r3, [r7, #7]
 800809a:	2b01      	cmp	r3, #1
 800809c:	d10d      	bne.n	80080ba <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d009      	beq.n	80080ba <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	6919      	ldr	r1, [r3, #16]
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	015a      	lsls	r2, r3, #5
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	4413      	add	r3, r2
 80080b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080b6:	460a      	mov	r2, r1
 80080b8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	791b      	ldrb	r3, [r3, #4]
 80080be:	2b01      	cmp	r3, #1
 80080c0:	d128      	bne.n	8008114 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d110      	bne.n	80080f4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	015a      	lsls	r2, r3, #5
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	4413      	add	r3, r2
 80080da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	69ba      	ldr	r2, [r7, #24]
 80080e2:	0151      	lsls	r1, r2, #5
 80080e4:	69fa      	ldr	r2, [r7, #28]
 80080e6:	440a      	add	r2, r1
 80080e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80080ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80080f0:	6013      	str	r3, [r2, #0]
 80080f2:	e00f      	b.n	8008114 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80080f4:	69bb      	ldr	r3, [r7, #24]
 80080f6:	015a      	lsls	r2, r3, #5
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	4413      	add	r3, r2
 80080fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	69ba      	ldr	r2, [r7, #24]
 8008104:	0151      	lsls	r1, r2, #5
 8008106:	69fa      	ldr	r2, [r7, #28]
 8008108:	440a      	add	r2, r1
 800810a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800810e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008112:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	015a      	lsls	r2, r3, #5
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	4413      	add	r3, r2
 800811c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	69ba      	ldr	r2, [r7, #24]
 8008124:	0151      	lsls	r1, r2, #5
 8008126:	69fa      	ldr	r2, [r7, #28]
 8008128:	440a      	add	r2, r1
 800812a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800812e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008132:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3720      	adds	r7, #32
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop
 8008140:	1ff80000 	.word	0x1ff80000

08008144 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008144:	b480      	push	{r7}
 8008146:	b087      	sub	sp, #28
 8008148:	af00      	add	r7, sp, #0
 800814a:	60f8      	str	r0, [r7, #12]
 800814c:	60b9      	str	r1, [r7, #8]
 800814e:	4613      	mov	r3, r2
 8008150:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	781b      	ldrb	r3, [r3, #0]
 800815a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	785b      	ldrb	r3, [r3, #1]
 8008160:	2b01      	cmp	r3, #1
 8008162:	f040 80ce 	bne.w	8008302 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	699b      	ldr	r3, [r3, #24]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d132      	bne.n	80081d4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	015a      	lsls	r2, r3, #5
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	4413      	add	r3, r2
 8008176:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800817a:	691b      	ldr	r3, [r3, #16]
 800817c:	693a      	ldr	r2, [r7, #16]
 800817e:	0151      	lsls	r1, r2, #5
 8008180:	697a      	ldr	r2, [r7, #20]
 8008182:	440a      	add	r2, r1
 8008184:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008188:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800818c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008190:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	015a      	lsls	r2, r3, #5
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	4413      	add	r3, r2
 800819a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800819e:	691b      	ldr	r3, [r3, #16]
 80081a0:	693a      	ldr	r2, [r7, #16]
 80081a2:	0151      	lsls	r1, r2, #5
 80081a4:	697a      	ldr	r2, [r7, #20]
 80081a6:	440a      	add	r2, r1
 80081a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80081b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	015a      	lsls	r2, r3, #5
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	4413      	add	r3, r2
 80081ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	0151      	lsls	r1, r2, #5
 80081c4:	697a      	ldr	r2, [r7, #20]
 80081c6:	440a      	add	r2, r1
 80081c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081cc:	0cdb      	lsrs	r3, r3, #19
 80081ce:	04db      	lsls	r3, r3, #19
 80081d0:	6113      	str	r3, [r2, #16]
 80081d2:	e04e      	b.n	8008272 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	693a      	ldr	r2, [r7, #16]
 80081e4:	0151      	lsls	r1, r2, #5
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	440a      	add	r2, r1
 80081ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081ee:	0cdb      	lsrs	r3, r3, #19
 80081f0:	04db      	lsls	r3, r3, #19
 80081f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	015a      	lsls	r2, r3, #5
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	4413      	add	r3, r2
 80081fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008200:	691b      	ldr	r3, [r3, #16]
 8008202:	693a      	ldr	r2, [r7, #16]
 8008204:	0151      	lsls	r1, r2, #5
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	440a      	add	r2, r1
 800820a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800820e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008212:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008216:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	699a      	ldr	r2, [r3, #24]
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	68db      	ldr	r3, [r3, #12]
 8008220:	429a      	cmp	r2, r3
 8008222:	d903      	bls.n	800822c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	68da      	ldr	r2, [r3, #12]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	015a      	lsls	r2, r3, #5
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	4413      	add	r3, r2
 8008234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008238:	691b      	ldr	r3, [r3, #16]
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	0151      	lsls	r1, r2, #5
 800823e:	697a      	ldr	r2, [r7, #20]
 8008240:	440a      	add	r2, r1
 8008242:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008246:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800824a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	015a      	lsls	r2, r3, #5
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	4413      	add	r3, r2
 8008254:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008258:	691a      	ldr	r2, [r3, #16]
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	699b      	ldr	r3, [r3, #24]
 800825e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008262:	6939      	ldr	r1, [r7, #16]
 8008264:	0148      	lsls	r0, r1, #5
 8008266:	6979      	ldr	r1, [r7, #20]
 8008268:	4401      	add	r1, r0
 800826a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800826e:	4313      	orrs	r3, r2
 8008270:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008272:	79fb      	ldrb	r3, [r7, #7]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d11e      	bne.n	80082b6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	695b      	ldr	r3, [r3, #20]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d009      	beq.n	8008294 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	015a      	lsls	r2, r3, #5
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	4413      	add	r3, r2
 8008288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800828c:	461a      	mov	r2, r3
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	695b      	ldr	r3, [r3, #20]
 8008292:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	015a      	lsls	r2, r3, #5
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	4413      	add	r3, r2
 800829c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	693a      	ldr	r2, [r7, #16]
 80082a4:	0151      	lsls	r1, r2, #5
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	440a      	add	r2, r1
 80082aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80082b2:	6013      	str	r3, [r2, #0]
 80082b4:	e097      	b.n	80083e6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	015a      	lsls	r2, r3, #5
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	4413      	add	r3, r2
 80082be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	693a      	ldr	r2, [r7, #16]
 80082c6:	0151      	lsls	r1, r2, #5
 80082c8:	697a      	ldr	r2, [r7, #20]
 80082ca:	440a      	add	r2, r1
 80082cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80082d4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	f000 8083 	beq.w	80083e6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	f003 030f 	and.w	r3, r3, #15
 80082f0:	2101      	movs	r1, #1
 80082f2:	fa01 f303 	lsl.w	r3, r1, r3
 80082f6:	6979      	ldr	r1, [r7, #20]
 80082f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80082fc:	4313      	orrs	r3, r2
 80082fe:	634b      	str	r3, [r1, #52]	; 0x34
 8008300:	e071      	b.n	80083e6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	015a      	lsls	r2, r3, #5
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	4413      	add	r3, r2
 800830a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800830e:	691b      	ldr	r3, [r3, #16]
 8008310:	693a      	ldr	r2, [r7, #16]
 8008312:	0151      	lsls	r1, r2, #5
 8008314:	697a      	ldr	r2, [r7, #20]
 8008316:	440a      	add	r2, r1
 8008318:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800831c:	0cdb      	lsrs	r3, r3, #19
 800831e:	04db      	lsls	r3, r3, #19
 8008320:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	015a      	lsls	r2, r3, #5
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	4413      	add	r3, r2
 800832a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	0151      	lsls	r1, r2, #5
 8008334:	697a      	ldr	r2, [r7, #20]
 8008336:	440a      	add	r2, r1
 8008338:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800833c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008340:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008344:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	699b      	ldr	r3, [r3, #24]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d003      	beq.n	8008356 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	68da      	ldr	r2, [r3, #12]
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	68da      	ldr	r2, [r3, #12]
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	015a      	lsls	r2, r3, #5
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	4413      	add	r3, r2
 8008366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	693a      	ldr	r2, [r7, #16]
 800836e:	0151      	lsls	r1, r2, #5
 8008370:	697a      	ldr	r2, [r7, #20]
 8008372:	440a      	add	r2, r1
 8008374:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008378:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800837c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	015a      	lsls	r2, r3, #5
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	4413      	add	r3, r2
 8008386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800838a:	691a      	ldr	r2, [r3, #16]
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008394:	6939      	ldr	r1, [r7, #16]
 8008396:	0148      	lsls	r0, r1, #5
 8008398:	6979      	ldr	r1, [r7, #20]
 800839a:	4401      	add	r1, r0
 800839c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80083a0:	4313      	orrs	r3, r2
 80083a2:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80083a4:	79fb      	ldrb	r3, [r7, #7]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d10d      	bne.n	80083c6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d009      	beq.n	80083c6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	6919      	ldr	r1, [r3, #16]
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	015a      	lsls	r2, r3, #5
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	4413      	add	r3, r2
 80083be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083c2:	460a      	mov	r2, r1
 80083c4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	015a      	lsls	r2, r3, #5
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	4413      	add	r3, r2
 80083ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	693a      	ldr	r2, [r7, #16]
 80083d6:	0151      	lsls	r1, r2, #5
 80083d8:	697a      	ldr	r2, [r7, #20]
 80083da:	440a      	add	r2, r1
 80083dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80083e4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	371c      	adds	r7, #28
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b087      	sub	sp, #28
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
 80083fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80083fe:	2300      	movs	r3, #0
 8008400:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008402:	2300      	movs	r3, #0
 8008404:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	785b      	ldrb	r3, [r3, #1]
 800840e:	2b01      	cmp	r3, #1
 8008410:	d14a      	bne.n	80084a8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	015a      	lsls	r2, r3, #5
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	4413      	add	r3, r2
 800841c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008426:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800842a:	f040 8086 	bne.w	800853a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	015a      	lsls	r2, r3, #5
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	4413      	add	r3, r2
 8008438:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	683a      	ldr	r2, [r7, #0]
 8008440:	7812      	ldrb	r2, [r2, #0]
 8008442:	0151      	lsls	r1, r2, #5
 8008444:	693a      	ldr	r2, [r7, #16]
 8008446:	440a      	add	r2, r1
 8008448:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800844c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008450:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	4413      	add	r3, r2
 800845c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	683a      	ldr	r2, [r7, #0]
 8008464:	7812      	ldrb	r2, [r2, #0]
 8008466:	0151      	lsls	r1, r2, #5
 8008468:	693a      	ldr	r2, [r7, #16]
 800846a:	440a      	add	r2, r1
 800846c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008470:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008474:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	3301      	adds	r3, #1
 800847a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f242 7210 	movw	r2, #10000	; 0x2710
 8008482:	4293      	cmp	r3, r2
 8008484:	d902      	bls.n	800848c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	75fb      	strb	r3, [r7, #23]
          break;
 800848a:	e056      	b.n	800853a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	781b      	ldrb	r3, [r3, #0]
 8008490:	015a      	lsls	r2, r3, #5
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	4413      	add	r3, r2
 8008496:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084a4:	d0e7      	beq.n	8008476 <USB_EPStopXfer+0x82>
 80084a6:	e048      	b.n	800853a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084c0:	d13b      	bne.n	800853a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	015a      	lsls	r2, r3, #5
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	4413      	add	r3, r2
 80084cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	683a      	ldr	r2, [r7, #0]
 80084d4:	7812      	ldrb	r2, [r2, #0]
 80084d6:	0151      	lsls	r1, r2, #5
 80084d8:	693a      	ldr	r2, [r7, #16]
 80084da:	440a      	add	r2, r1
 80084dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80084e4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	683a      	ldr	r2, [r7, #0]
 80084f8:	7812      	ldrb	r2, [r2, #0]
 80084fa:	0151      	lsls	r1, r2, #5
 80084fc:	693a      	ldr	r2, [r7, #16]
 80084fe:	440a      	add	r2, r1
 8008500:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008504:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008508:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	3301      	adds	r3, #1
 800850e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f242 7210 	movw	r2, #10000	; 0x2710
 8008516:	4293      	cmp	r3, r2
 8008518:	d902      	bls.n	8008520 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	75fb      	strb	r3, [r7, #23]
          break;
 800851e:	e00c      	b.n	800853a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	015a      	lsls	r2, r3, #5
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	4413      	add	r3, r2
 800852a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008534:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008538:	d0e7      	beq.n	800850a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800853a:	7dfb      	ldrb	r3, [r7, #23]
}
 800853c:	4618      	mov	r0, r3
 800853e:	371c      	adds	r7, #28
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008548:	b480      	push	{r7}
 800854a:	b089      	sub	sp, #36	; 0x24
 800854c:	af00      	add	r7, sp, #0
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	4611      	mov	r1, r2
 8008554:	461a      	mov	r2, r3
 8008556:	460b      	mov	r3, r1
 8008558:	71fb      	strb	r3, [r7, #7]
 800855a:	4613      	mov	r3, r2
 800855c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008566:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800856a:	2b00      	cmp	r3, #0
 800856c:	d123      	bne.n	80085b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800856e:	88bb      	ldrh	r3, [r7, #4]
 8008570:	3303      	adds	r3, #3
 8008572:	089b      	lsrs	r3, r3, #2
 8008574:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008576:	2300      	movs	r3, #0
 8008578:	61bb      	str	r3, [r7, #24]
 800857a:	e018      	b.n	80085ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800857c:	79fb      	ldrb	r3, [r7, #7]
 800857e:	031a      	lsls	r2, r3, #12
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	4413      	add	r3, r2
 8008584:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008588:	461a      	mov	r2, r3
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	3301      	adds	r3, #1
 8008594:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008596:	69fb      	ldr	r3, [r7, #28]
 8008598:	3301      	adds	r3, #1
 800859a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	3301      	adds	r3, #1
 80085a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	3301      	adds	r3, #1
 80085a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	3301      	adds	r3, #1
 80085ac:	61bb      	str	r3, [r7, #24]
 80085ae:	69ba      	ldr	r2, [r7, #24]
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d3e2      	bcc.n	800857c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80085b6:	2300      	movs	r3, #0
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3724      	adds	r7, #36	; 0x24
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b08b      	sub	sp, #44	; 0x2c
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	4613      	mov	r3, r2
 80085d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80085da:	88fb      	ldrh	r3, [r7, #6]
 80085dc:	089b      	lsrs	r3, r3, #2
 80085de:	b29b      	uxth	r3, r3
 80085e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80085e2:	88fb      	ldrh	r3, [r7, #6]
 80085e4:	f003 0303 	and.w	r3, r3, #3
 80085e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80085ea:	2300      	movs	r3, #0
 80085ec:	623b      	str	r3, [r7, #32]
 80085ee:	e014      	b.n	800861a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80085fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fe:	3301      	adds	r3, #1
 8008600:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008604:	3301      	adds	r3, #1
 8008606:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860a:	3301      	adds	r3, #1
 800860c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800860e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008610:	3301      	adds	r3, #1
 8008612:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008614:	6a3b      	ldr	r3, [r7, #32]
 8008616:	3301      	adds	r3, #1
 8008618:	623b      	str	r3, [r7, #32]
 800861a:	6a3a      	ldr	r2, [r7, #32]
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	429a      	cmp	r2, r3
 8008620:	d3e6      	bcc.n	80085f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008622:	8bfb      	ldrh	r3, [r7, #30]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d01e      	beq.n	8008666 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008628:	2300      	movs	r3, #0
 800862a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800862c:	69bb      	ldr	r3, [r7, #24]
 800862e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008632:	461a      	mov	r2, r3
 8008634:	f107 0310 	add.w	r3, r7, #16
 8008638:	6812      	ldr	r2, [r2, #0]
 800863a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	6a3b      	ldr	r3, [r7, #32]
 8008640:	b2db      	uxtb	r3, r3
 8008642:	00db      	lsls	r3, r3, #3
 8008644:	fa22 f303 	lsr.w	r3, r2, r3
 8008648:	b2da      	uxtb	r2, r3
 800864a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864c:	701a      	strb	r2, [r3, #0]
      i++;
 800864e:	6a3b      	ldr	r3, [r7, #32]
 8008650:	3301      	adds	r3, #1
 8008652:	623b      	str	r3, [r7, #32]
      pDest++;
 8008654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008656:	3301      	adds	r3, #1
 8008658:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800865a:	8bfb      	ldrh	r3, [r7, #30]
 800865c:	3b01      	subs	r3, #1
 800865e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008660:	8bfb      	ldrh	r3, [r7, #30]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1ea      	bne.n	800863c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008668:	4618      	mov	r0, r3
 800866a:	372c      	adds	r7, #44	; 0x2c
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008674:	b480      	push	{r7}
 8008676:	b085      	sub	sp, #20
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
 800867c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	785b      	ldrb	r3, [r3, #1]
 800868c:	2b01      	cmp	r3, #1
 800868e:	d12c      	bne.n	80086ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	015a      	lsls	r2, r3, #5
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	4413      	add	r3, r2
 8008698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	db12      	blt.n	80086c8 <USB_EPSetStall+0x54>
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d00f      	beq.n	80086c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	015a      	lsls	r2, r3, #5
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4413      	add	r3, r2
 80086b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68ba      	ldr	r2, [r7, #8]
 80086b8:	0151      	lsls	r1, r2, #5
 80086ba:	68fa      	ldr	r2, [r7, #12]
 80086bc:	440a      	add	r2, r1
 80086be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80086c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	68ba      	ldr	r2, [r7, #8]
 80086d8:	0151      	lsls	r1, r2, #5
 80086da:	68fa      	ldr	r2, [r7, #12]
 80086dc:	440a      	add	r2, r1
 80086de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80086e6:	6013      	str	r3, [r2, #0]
 80086e8:	e02b      	b.n	8008742 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	015a      	lsls	r2, r3, #5
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	db12      	blt.n	8008722 <USB_EPSetStall+0xae>
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00f      	beq.n	8008722 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	015a      	lsls	r2, r3, #5
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	4413      	add	r3, r2
 800870a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	68ba      	ldr	r2, [r7, #8]
 8008712:	0151      	lsls	r1, r2, #5
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	440a      	add	r2, r1
 8008718:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800871c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008720:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	015a      	lsls	r2, r3, #5
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	4413      	add	r3, r2
 800872a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	68ba      	ldr	r2, [r7, #8]
 8008732:	0151      	lsls	r1, r2, #5
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	440a      	add	r2, r1
 8008738:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800873c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008740:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008742:	2300      	movs	r3, #0
}
 8008744:	4618      	mov	r0, r3
 8008746:	3714      	adds	r7, #20
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008750:	b480      	push	{r7}
 8008752:	b085      	sub	sp, #20
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	785b      	ldrb	r3, [r3, #1]
 8008768:	2b01      	cmp	r3, #1
 800876a:	d128      	bne.n	80087be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	015a      	lsls	r2, r3, #5
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	4413      	add	r3, r2
 8008774:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	68ba      	ldr	r2, [r7, #8]
 800877c:	0151      	lsls	r1, r2, #5
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	440a      	add	r2, r1
 8008782:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008786:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800878a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	791b      	ldrb	r3, [r3, #4]
 8008790:	2b03      	cmp	r3, #3
 8008792:	d003      	beq.n	800879c <USB_EPClearStall+0x4c>
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	791b      	ldrb	r3, [r3, #4]
 8008798:	2b02      	cmp	r3, #2
 800879a:	d138      	bne.n	800880e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	68ba      	ldr	r2, [r7, #8]
 80087ac:	0151      	lsls	r1, r2, #5
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	440a      	add	r2, r1
 80087b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087ba:	6013      	str	r3, [r2, #0]
 80087bc:	e027      	b.n	800880e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	015a      	lsls	r2, r3, #5
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	4413      	add	r3, r2
 80087c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	68ba      	ldr	r2, [r7, #8]
 80087ce:	0151      	lsls	r1, r2, #5
 80087d0:	68fa      	ldr	r2, [r7, #12]
 80087d2:	440a      	add	r2, r1
 80087d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087d8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80087dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	791b      	ldrb	r3, [r3, #4]
 80087e2:	2b03      	cmp	r3, #3
 80087e4:	d003      	beq.n	80087ee <USB_EPClearStall+0x9e>
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	791b      	ldrb	r3, [r3, #4]
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d10f      	bne.n	800880e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	0151      	lsls	r1, r2, #5
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	440a      	add	r2, r1
 8008804:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800880c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800880e:	2300      	movs	r3, #0
}
 8008810:	4618      	mov	r0, r3
 8008812:	3714      	adds	r7, #20
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800881c:	b480      	push	{r7}
 800881e:	b085      	sub	sp, #20
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	460b      	mov	r3, r1
 8008826:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800883a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800883e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	78fb      	ldrb	r3, [r7, #3]
 800884a:	011b      	lsls	r3, r3, #4
 800884c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008850:	68f9      	ldr	r1, [r7, #12]
 8008852:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008856:	4313      	orrs	r3, r2
 8008858:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3714      	adds	r7, #20
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr

08008868 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008868:	b480      	push	{r7}
 800886a:	b085      	sub	sp, #20
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008882:	f023 0303 	bic.w	r3, r3, #3
 8008886:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008896:	f023 0302 	bic.w	r3, r3, #2
 800889a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3714      	adds	r7, #20
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr

080088aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80088aa:	b480      	push	{r7}
 80088ac:	b085      	sub	sp, #20
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	68fa      	ldr	r2, [r7, #12]
 80088c0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80088c4:	f023 0303 	bic.w	r3, r3, #3
 80088c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088d0:	685b      	ldr	r3, [r3, #4]
 80088d2:	68fa      	ldr	r2, [r7, #12]
 80088d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088d8:	f043 0302 	orr.w	r3, r3, #2
 80088dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088de:	2300      	movs	r3, #0
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3714      	adds	r7, #20
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b085      	sub	sp, #20
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	695b      	ldr	r3, [r3, #20]
 80088f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	4013      	ands	r3, r2
 8008902:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008904:	68fb      	ldr	r3, [r7, #12]
}
 8008906:	4618      	mov	r0, r3
 8008908:	3714      	adds	r7, #20
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr

08008912 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008912:	b480      	push	{r7}
 8008914:	b085      	sub	sp, #20
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008924:	699b      	ldr	r3, [r3, #24]
 8008926:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800892e:	69db      	ldr	r3, [r3, #28]
 8008930:	68ba      	ldr	r2, [r7, #8]
 8008932:	4013      	ands	r3, r2
 8008934:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	0c1b      	lsrs	r3, r3, #16
}
 800893a:	4618      	mov	r0, r3
 800893c:	3714      	adds	r7, #20
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr

08008946 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008946:	b480      	push	{r7}
 8008948:	b085      	sub	sp, #20
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008958:	699b      	ldr	r3, [r3, #24]
 800895a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008962:	69db      	ldr	r3, [r3, #28]
 8008964:	68ba      	ldr	r2, [r7, #8]
 8008966:	4013      	ands	r3, r2
 8008968:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	b29b      	uxth	r3, r3
}
 800896e:	4618      	mov	r0, r3
 8008970:	3714      	adds	r7, #20
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr

0800897a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800897a:	b480      	push	{r7}
 800897c:	b085      	sub	sp, #20
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
 8008982:	460b      	mov	r3, r1
 8008984:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800898a:	78fb      	ldrb	r3, [r7, #3]
 800898c:	015a      	lsls	r2, r3, #5
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	4413      	add	r3, r2
 8008992:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089a0:	695b      	ldr	r3, [r3, #20]
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	4013      	ands	r3, r2
 80089a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089a8:	68bb      	ldr	r3, [r7, #8]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3714      	adds	r7, #20
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr

080089b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089b6:	b480      	push	{r7}
 80089b8:	b087      	sub	sp, #28
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
 80089be:	460b      	mov	r3, r1
 80089c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089cc:	691b      	ldr	r3, [r3, #16]
 80089ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80089da:	78fb      	ldrb	r3, [r7, #3]
 80089dc:	f003 030f 	and.w	r3, r3, #15
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	fa22 f303 	lsr.w	r3, r2, r3
 80089e6:	01db      	lsls	r3, r3, #7
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	693a      	ldr	r2, [r7, #16]
 80089ec:	4313      	orrs	r3, r2
 80089ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80089f0:	78fb      	ldrb	r3, [r7, #3]
 80089f2:	015a      	lsls	r2, r3, #5
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	4413      	add	r3, r2
 80089f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	693a      	ldr	r2, [r7, #16]
 8008a00:	4013      	ands	r3, r2
 8008a02:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a04:	68bb      	ldr	r3, [r7, #8]
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	371c      	adds	r7, #28
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr

08008a12 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008a12:	b480      	push	{r7}
 8008a14:	b083      	sub	sp, #12
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	695b      	ldr	r3, [r3, #20]
 8008a1e:	f003 0301 	and.w	r3, r3, #1
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	370c      	adds	r7, #12
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr

08008a2e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008a2e:	b480      	push	{r7}
 8008a30:	b085      	sub	sp, #20
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a48:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008a4c:	f023 0307 	bic.w	r3, r3, #7
 8008a50:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	68fa      	ldr	r2, [r7, #12]
 8008a5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a64:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3714      	adds	r7, #20
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b087      	sub	sp, #28
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	607a      	str	r2, [r7, #4]
 8008a80:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	333c      	adds	r3, #60	; 0x3c
 8008a8a:	3304      	adds	r3, #4
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	4a26      	ldr	r2, [pc, #152]	; (8008b2c <USB_EP0_OutStart+0xb8>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d90a      	bls.n	8008aae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008aa4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008aa8:	d101      	bne.n	8008aae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	e037      	b.n	8008b1e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ac0:	691b      	ldr	r3, [r3, #16]
 8008ac2:	697a      	ldr	r2, [r7, #20]
 8008ac4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ac8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008acc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	697a      	ldr	r2, [r7, #20]
 8008ad8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008adc:	f043 0318 	orr.w	r3, r3, #24
 8008ae0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ae8:	691b      	ldr	r3, [r3, #16]
 8008aea:	697a      	ldr	r2, [r7, #20]
 8008aec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008af0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008af4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008af6:	7afb      	ldrb	r3, [r7, #11]
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	d10f      	bne.n	8008b1c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b02:	461a      	mov	r2, r3
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	697a      	ldr	r2, [r7, #20]
 8008b12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b16:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008b1a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b1c:	2300      	movs	r3, #0
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	371c      	adds	r7, #28
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	4f54300a 	.word	0x4f54300a

08008b30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b085      	sub	sp, #20
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	4a13      	ldr	r2, [pc, #76]	; (8008b94 <USB_CoreReset+0x64>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d901      	bls.n	8008b4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	e01b      	b.n	8008b86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	691b      	ldr	r3, [r3, #16]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	daf2      	bge.n	8008b3c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008b56:	2300      	movs	r3, #0
 8008b58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	691b      	ldr	r3, [r3, #16]
 8008b5e:	f043 0201 	orr.w	r2, r3, #1
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	4a09      	ldr	r2, [pc, #36]	; (8008b94 <USB_CoreReset+0x64>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d901      	bls.n	8008b78 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008b74:	2303      	movs	r3, #3
 8008b76:	e006      	b.n	8008b86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	691b      	ldr	r3, [r3, #16]
 8008b7c:	f003 0301 	and.w	r3, r3, #1
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d0f0      	beq.n	8008b66 <USB_CoreReset+0x36>

  return HAL_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3714      	adds	r7, #20
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop
 8008b94:	00030d40 	.word	0x00030d40

08008b98 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008ba4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008ba8:	f005 fdf0 	bl	800e78c <USBD_static_malloc>
 8008bac:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d109      	bne.n	8008bc8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	32b0      	adds	r2, #176	; 0xb0
 8008bbe:	2100      	movs	r1, #0
 8008bc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008bc4:	2302      	movs	r3, #2
 8008bc6:	e0d4      	b.n	8008d72 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008bc8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008bcc:	2100      	movs	r1, #0
 8008bce:	68f8      	ldr	r0, [r7, #12]
 8008bd0:	f005 fe58 	bl	800e884 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	32b0      	adds	r2, #176	; 0xb0
 8008bde:	68f9      	ldr	r1, [r7, #12]
 8008be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	32b0      	adds	r2, #176	; 0xb0
 8008bee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	7c1b      	ldrb	r3, [r3, #16]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d138      	bne.n	8008c72 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008c00:	4b5e      	ldr	r3, [pc, #376]	; (8008d7c <USBD_CDC_Init+0x1e4>)
 8008c02:	7819      	ldrb	r1, [r3, #0]
 8008c04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c08:	2202      	movs	r2, #2
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f005 fc9b 	bl	800e546 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008c10:	4b5a      	ldr	r3, [pc, #360]	; (8008d7c <USBD_CDC_Init+0x1e4>)
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	f003 020f 	and.w	r2, r3, #15
 8008c18:	6879      	ldr	r1, [r7, #4]
 8008c1a:	4613      	mov	r3, r2
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	4413      	add	r3, r2
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	440b      	add	r3, r1
 8008c24:	3324      	adds	r3, #36	; 0x24
 8008c26:	2201      	movs	r2, #1
 8008c28:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008c2a:	4b55      	ldr	r3, [pc, #340]	; (8008d80 <USBD_CDC_Init+0x1e8>)
 8008c2c:	7819      	ldrb	r1, [r3, #0]
 8008c2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c32:	2202      	movs	r2, #2
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f005 fc86 	bl	800e546 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008c3a:	4b51      	ldr	r3, [pc, #324]	; (8008d80 <USBD_CDC_Init+0x1e8>)
 8008c3c:	781b      	ldrb	r3, [r3, #0]
 8008c3e:	f003 020f 	and.w	r2, r3, #15
 8008c42:	6879      	ldr	r1, [r7, #4]
 8008c44:	4613      	mov	r3, r2
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	4413      	add	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	440b      	add	r3, r1
 8008c4e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008c52:	2201      	movs	r2, #1
 8008c54:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008c56:	4b4b      	ldr	r3, [pc, #300]	; (8008d84 <USBD_CDC_Init+0x1ec>)
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	f003 020f 	and.w	r2, r3, #15
 8008c5e:	6879      	ldr	r1, [r7, #4]
 8008c60:	4613      	mov	r3, r2
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	4413      	add	r3, r2
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	440b      	add	r3, r1
 8008c6a:	3326      	adds	r3, #38	; 0x26
 8008c6c:	2210      	movs	r2, #16
 8008c6e:	801a      	strh	r2, [r3, #0]
 8008c70:	e035      	b.n	8008cde <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008c72:	4b42      	ldr	r3, [pc, #264]	; (8008d7c <USBD_CDC_Init+0x1e4>)
 8008c74:	7819      	ldrb	r1, [r3, #0]
 8008c76:	2340      	movs	r3, #64	; 0x40
 8008c78:	2202      	movs	r2, #2
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f005 fc63 	bl	800e546 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008c80:	4b3e      	ldr	r3, [pc, #248]	; (8008d7c <USBD_CDC_Init+0x1e4>)
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	f003 020f 	and.w	r2, r3, #15
 8008c88:	6879      	ldr	r1, [r7, #4]
 8008c8a:	4613      	mov	r3, r2
 8008c8c:	009b      	lsls	r3, r3, #2
 8008c8e:	4413      	add	r3, r2
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	440b      	add	r3, r1
 8008c94:	3324      	adds	r3, #36	; 0x24
 8008c96:	2201      	movs	r2, #1
 8008c98:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008c9a:	4b39      	ldr	r3, [pc, #228]	; (8008d80 <USBD_CDC_Init+0x1e8>)
 8008c9c:	7819      	ldrb	r1, [r3, #0]
 8008c9e:	2340      	movs	r3, #64	; 0x40
 8008ca0:	2202      	movs	r2, #2
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f005 fc4f 	bl	800e546 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008ca8:	4b35      	ldr	r3, [pc, #212]	; (8008d80 <USBD_CDC_Init+0x1e8>)
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	f003 020f 	and.w	r2, r3, #15
 8008cb0:	6879      	ldr	r1, [r7, #4]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008cc4:	4b2f      	ldr	r3, [pc, #188]	; (8008d84 <USBD_CDC_Init+0x1ec>)
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	f003 020f 	and.w	r2, r3, #15
 8008ccc:	6879      	ldr	r1, [r7, #4]
 8008cce:	4613      	mov	r3, r2
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	4413      	add	r3, r2
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	440b      	add	r3, r1
 8008cd8:	3326      	adds	r3, #38	; 0x26
 8008cda:	2210      	movs	r2, #16
 8008cdc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008cde:	4b29      	ldr	r3, [pc, #164]	; (8008d84 <USBD_CDC_Init+0x1ec>)
 8008ce0:	7819      	ldrb	r1, [r3, #0]
 8008ce2:	2308      	movs	r3, #8
 8008ce4:	2203      	movs	r2, #3
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f005 fc2d 	bl	800e546 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008cec:	4b25      	ldr	r3, [pc, #148]	; (8008d84 <USBD_CDC_Init+0x1ec>)
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	f003 020f 	and.w	r2, r3, #15
 8008cf4:	6879      	ldr	r1, [r7, #4]
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	4413      	add	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	440b      	add	r3, r1
 8008d00:	3324      	adds	r3, #36	; 0x24
 8008d02:	2201      	movs	r2, #1
 8008d04:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	33b0      	adds	r3, #176	; 0xb0
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	4413      	add	r3, r2
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2200      	movs	r2, #0
 8008d26:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d101      	bne.n	8008d40 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008d3c:	2302      	movs	r3, #2
 8008d3e:	e018      	b.n	8008d72 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	7c1b      	ldrb	r3, [r3, #16]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d10a      	bne.n	8008d5e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d48:	4b0d      	ldr	r3, [pc, #52]	; (8008d80 <USBD_CDC_Init+0x1e8>)
 8008d4a:	7819      	ldrb	r1, [r3, #0]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008d52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f005 fce4 	bl	800e724 <USBD_LL_PrepareReceive>
 8008d5c:	e008      	b.n	8008d70 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d5e:	4b08      	ldr	r3, [pc, #32]	; (8008d80 <USBD_CDC_Init+0x1e8>)
 8008d60:	7819      	ldrb	r1, [r3, #0]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008d68:	2340      	movs	r3, #64	; 0x40
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f005 fcda 	bl	800e724 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3710      	adds	r7, #16
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	20000253 	.word	0x20000253
 8008d80:	20000254 	.word	0x20000254
 8008d84:	20000255 	.word	0x20000255

08008d88 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	460b      	mov	r3, r1
 8008d92:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008d94:	4b3a      	ldr	r3, [pc, #232]	; (8008e80 <USBD_CDC_DeInit+0xf8>)
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	4619      	mov	r1, r3
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f005 fbf9 	bl	800e592 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008da0:	4b37      	ldr	r3, [pc, #220]	; (8008e80 <USBD_CDC_DeInit+0xf8>)
 8008da2:	781b      	ldrb	r3, [r3, #0]
 8008da4:	f003 020f 	and.w	r2, r3, #15
 8008da8:	6879      	ldr	r1, [r7, #4]
 8008daa:	4613      	mov	r3, r2
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	4413      	add	r3, r2
 8008db0:	009b      	lsls	r3, r3, #2
 8008db2:	440b      	add	r3, r1
 8008db4:	3324      	adds	r3, #36	; 0x24
 8008db6:	2200      	movs	r2, #0
 8008db8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008dba:	4b32      	ldr	r3, [pc, #200]	; (8008e84 <USBD_CDC_DeInit+0xfc>)
 8008dbc:	781b      	ldrb	r3, [r3, #0]
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f005 fbe6 	bl	800e592 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008dc6:	4b2f      	ldr	r3, [pc, #188]	; (8008e84 <USBD_CDC_DeInit+0xfc>)
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	f003 020f 	and.w	r2, r3, #15
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	4413      	add	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	440b      	add	r3, r1
 8008dda:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008dde:	2200      	movs	r2, #0
 8008de0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008de2:	4b29      	ldr	r3, [pc, #164]	; (8008e88 <USBD_CDC_DeInit+0x100>)
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	4619      	mov	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f005 fbd2 	bl	800e592 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008dee:	4b26      	ldr	r3, [pc, #152]	; (8008e88 <USBD_CDC_DeInit+0x100>)
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	f003 020f 	and.w	r2, r3, #15
 8008df6:	6879      	ldr	r1, [r7, #4]
 8008df8:	4613      	mov	r3, r2
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	4413      	add	r3, r2
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	440b      	add	r3, r1
 8008e02:	3324      	adds	r3, #36	; 0x24
 8008e04:	2200      	movs	r2, #0
 8008e06:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008e08:	4b1f      	ldr	r3, [pc, #124]	; (8008e88 <USBD_CDC_DeInit+0x100>)
 8008e0a:	781b      	ldrb	r3, [r3, #0]
 8008e0c:	f003 020f 	and.w	r2, r3, #15
 8008e10:	6879      	ldr	r1, [r7, #4]
 8008e12:	4613      	mov	r3, r2
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	4413      	add	r3, r2
 8008e18:	009b      	lsls	r3, r3, #2
 8008e1a:	440b      	add	r3, r1
 8008e1c:	3326      	adds	r3, #38	; 0x26
 8008e1e:	2200      	movs	r2, #0
 8008e20:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	32b0      	adds	r2, #176	; 0xb0
 8008e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d01f      	beq.n	8008e74 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008e3a:	687a      	ldr	r2, [r7, #4]
 8008e3c:	33b0      	adds	r3, #176	; 0xb0
 8008e3e:	009b      	lsls	r3, r3, #2
 8008e40:	4413      	add	r3, r2
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	32b0      	adds	r2, #176	; 0xb0
 8008e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e56:	4618      	mov	r0, r3
 8008e58:	f005 fca6 	bl	800e7a8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	32b0      	adds	r2, #176	; 0xb0
 8008e66:	2100      	movs	r1, #0
 8008e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3708      	adds	r7, #8
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	20000253 	.word	0x20000253
 8008e84:	20000254 	.word	0x20000254
 8008e88:	20000255 	.word	0x20000255

08008e8c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b086      	sub	sp, #24
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	32b0      	adds	r2, #176	; 0xb0
 8008ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ea4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d101      	bne.n	8008ebc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	e0bf      	b.n	800903c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d050      	beq.n	8008f6a <USBD_CDC_Setup+0xde>
 8008ec8:	2b20      	cmp	r3, #32
 8008eca:	f040 80af 	bne.w	800902c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	88db      	ldrh	r3, [r3, #6]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d03a      	beq.n	8008f4c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	b25b      	sxtb	r3, r3
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	da1b      	bge.n	8008f18 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ee6:	687a      	ldr	r2, [r7, #4]
 8008ee8:	33b0      	adds	r3, #176	; 0xb0
 8008eea:	009b      	lsls	r3, r3, #2
 8008eec:	4413      	add	r3, r2
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	683a      	ldr	r2, [r7, #0]
 8008ef4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008ef6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	88d2      	ldrh	r2, [r2, #6]
 8008efc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	88db      	ldrh	r3, [r3, #6]
 8008f02:	2b07      	cmp	r3, #7
 8008f04:	bf28      	it	cs
 8008f06:	2307      	movcs	r3, #7
 8008f08:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	89fa      	ldrh	r2, [r7, #14]
 8008f0e:	4619      	mov	r1, r3
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f001 fd43 	bl	800a99c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008f16:	e090      	b.n	800903a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	785a      	ldrb	r2, [r3, #1]
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	88db      	ldrh	r3, [r3, #6]
 8008f26:	2b3f      	cmp	r3, #63	; 0x3f
 8008f28:	d803      	bhi.n	8008f32 <USBD_CDC_Setup+0xa6>
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	88db      	ldrh	r3, [r3, #6]
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	e000      	b.n	8008f34 <USBD_CDC_Setup+0xa8>
 8008f32:	2240      	movs	r2, #64	; 0x40
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008f3a:	6939      	ldr	r1, [r7, #16]
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008f42:	461a      	mov	r2, r3
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f001 fd55 	bl	800a9f4 <USBD_CtlPrepareRx>
      break;
 8008f4a:	e076      	b.n	800903a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	33b0      	adds	r3, #176	; 0xb0
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	4413      	add	r3, r2
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	683a      	ldr	r2, [r7, #0]
 8008f60:	7850      	ldrb	r0, [r2, #1]
 8008f62:	2200      	movs	r2, #0
 8008f64:	6839      	ldr	r1, [r7, #0]
 8008f66:	4798      	blx	r3
      break;
 8008f68:	e067      	b.n	800903a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	785b      	ldrb	r3, [r3, #1]
 8008f6e:	2b0b      	cmp	r3, #11
 8008f70:	d851      	bhi.n	8009016 <USBD_CDC_Setup+0x18a>
 8008f72:	a201      	add	r2, pc, #4	; (adr r2, 8008f78 <USBD_CDC_Setup+0xec>)
 8008f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f78:	08008fa9 	.word	0x08008fa9
 8008f7c:	08009025 	.word	0x08009025
 8008f80:	08009017 	.word	0x08009017
 8008f84:	08009017 	.word	0x08009017
 8008f88:	08009017 	.word	0x08009017
 8008f8c:	08009017 	.word	0x08009017
 8008f90:	08009017 	.word	0x08009017
 8008f94:	08009017 	.word	0x08009017
 8008f98:	08009017 	.word	0x08009017
 8008f9c:	08009017 	.word	0x08009017
 8008fa0:	08008fd3 	.word	0x08008fd3
 8008fa4:	08008ffd 	.word	0x08008ffd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b03      	cmp	r3, #3
 8008fb2:	d107      	bne.n	8008fc4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008fb4:	f107 030a 	add.w	r3, r7, #10
 8008fb8:	2202      	movs	r2, #2
 8008fba:	4619      	mov	r1, r3
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f001 fced 	bl	800a99c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008fc2:	e032      	b.n	800902a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008fc4:	6839      	ldr	r1, [r7, #0]
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f001 fc77 	bl	800a8ba <USBD_CtlError>
            ret = USBD_FAIL;
 8008fcc:	2303      	movs	r3, #3
 8008fce:	75fb      	strb	r3, [r7, #23]
          break;
 8008fd0:	e02b      	b.n	800902a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	2b03      	cmp	r3, #3
 8008fdc:	d107      	bne.n	8008fee <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008fde:	f107 030d 	add.w	r3, r7, #13
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f001 fcd8 	bl	800a99c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008fec:	e01d      	b.n	800902a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008fee:	6839      	ldr	r1, [r7, #0]
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f001 fc62 	bl	800a8ba <USBD_CtlError>
            ret = USBD_FAIL;
 8008ff6:	2303      	movs	r3, #3
 8008ff8:	75fb      	strb	r3, [r7, #23]
          break;
 8008ffa:	e016      	b.n	800902a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009002:	b2db      	uxtb	r3, r3
 8009004:	2b03      	cmp	r3, #3
 8009006:	d00f      	beq.n	8009028 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009008:	6839      	ldr	r1, [r7, #0]
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f001 fc55 	bl	800a8ba <USBD_CtlError>
            ret = USBD_FAIL;
 8009010:	2303      	movs	r3, #3
 8009012:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009014:	e008      	b.n	8009028 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009016:	6839      	ldr	r1, [r7, #0]
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f001 fc4e 	bl	800a8ba <USBD_CtlError>
          ret = USBD_FAIL;
 800901e:	2303      	movs	r3, #3
 8009020:	75fb      	strb	r3, [r7, #23]
          break;
 8009022:	e002      	b.n	800902a <USBD_CDC_Setup+0x19e>
          break;
 8009024:	bf00      	nop
 8009026:	e008      	b.n	800903a <USBD_CDC_Setup+0x1ae>
          break;
 8009028:	bf00      	nop
      }
      break;
 800902a:	e006      	b.n	800903a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800902c:	6839      	ldr	r1, [r7, #0]
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f001 fc43 	bl	800a8ba <USBD_CtlError>
      ret = USBD_FAIL;
 8009034:	2303      	movs	r3, #3
 8009036:	75fb      	strb	r3, [r7, #23]
      break;
 8009038:	bf00      	nop
  }

  return (uint8_t)ret;
 800903a:	7dfb      	ldrb	r3, [r7, #23]
}
 800903c:	4618      	mov	r0, r3
 800903e:	3718      	adds	r7, #24
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b084      	sub	sp, #16
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	460b      	mov	r3, r1
 800904e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009056:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	32b0      	adds	r2, #176	; 0xb0
 8009062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d101      	bne.n	800906e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800906a:	2303      	movs	r3, #3
 800906c:	e065      	b.n	800913a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	32b0      	adds	r2, #176	; 0xb0
 8009078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800907c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800907e:	78fb      	ldrb	r3, [r7, #3]
 8009080:	f003 020f 	and.w	r2, r3, #15
 8009084:	6879      	ldr	r1, [r7, #4]
 8009086:	4613      	mov	r3, r2
 8009088:	009b      	lsls	r3, r3, #2
 800908a:	4413      	add	r3, r2
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	440b      	add	r3, r1
 8009090:	3318      	adds	r3, #24
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d02f      	beq.n	80090f8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009098:	78fb      	ldrb	r3, [r7, #3]
 800909a:	f003 020f 	and.w	r2, r3, #15
 800909e:	6879      	ldr	r1, [r7, #4]
 80090a0:	4613      	mov	r3, r2
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	4413      	add	r3, r2
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	440b      	add	r3, r1
 80090aa:	3318      	adds	r3, #24
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	78fb      	ldrb	r3, [r7, #3]
 80090b0:	f003 010f 	and.w	r1, r3, #15
 80090b4:	68f8      	ldr	r0, [r7, #12]
 80090b6:	460b      	mov	r3, r1
 80090b8:	00db      	lsls	r3, r3, #3
 80090ba:	440b      	add	r3, r1
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4403      	add	r3, r0
 80090c0:	3348      	adds	r3, #72	; 0x48
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	fbb2 f1f3 	udiv	r1, r2, r3
 80090c8:	fb01 f303 	mul.w	r3, r1, r3
 80090cc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d112      	bne.n	80090f8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80090d2:	78fb      	ldrb	r3, [r7, #3]
 80090d4:	f003 020f 	and.w	r2, r3, #15
 80090d8:	6879      	ldr	r1, [r7, #4]
 80090da:	4613      	mov	r3, r2
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	4413      	add	r3, r2
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	440b      	add	r3, r1
 80090e4:	3318      	adds	r3, #24
 80090e6:	2200      	movs	r2, #0
 80090e8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80090ea:	78f9      	ldrb	r1, [r7, #3]
 80090ec:	2300      	movs	r3, #0
 80090ee:	2200      	movs	r2, #0
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f005 faf6 	bl	800e6e2 <USBD_LL_Transmit>
 80090f6:	e01f      	b.n	8009138 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	2200      	movs	r2, #0
 80090fc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	33b0      	adds	r3, #176	; 0xb0
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	4413      	add	r3, r2
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	691b      	ldr	r3, [r3, #16]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d010      	beq.n	8009138 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	33b0      	adds	r3, #176	; 0xb0
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	4413      	add	r3, r2
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	691b      	ldr	r3, [r3, #16]
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800912e:	68ba      	ldr	r2, [r7, #8]
 8009130:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009134:	78fa      	ldrb	r2, [r7, #3]
 8009136:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009138:	2300      	movs	r3, #0
}
 800913a:	4618      	mov	r0, r3
 800913c:	3710      	adds	r7, #16
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b084      	sub	sp, #16
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
 800914a:	460b      	mov	r3, r1
 800914c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	32b0      	adds	r2, #176	; 0xb0
 8009158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800915c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	32b0      	adds	r2, #176	; 0xb0
 8009168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d101      	bne.n	8009174 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009170:	2303      	movs	r3, #3
 8009172:	e01a      	b.n	80091aa <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009174:	78fb      	ldrb	r3, [r7, #3]
 8009176:	4619      	mov	r1, r3
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f005 faf4 	bl	800e766 <USBD_LL_GetRxDataSize>
 800917e:	4602      	mov	r2, r0
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	33b0      	adds	r3, #176	; 0xb0
 8009190:	009b      	lsls	r3, r3, #2
 8009192:	4413      	add	r3, r2
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80091a4:	4611      	mov	r1, r2
 80091a6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3710      	adds	r7, #16
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b084      	sub	sp, #16
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	32b0      	adds	r2, #176	; 0xb0
 80091c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091c8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d101      	bne.n	80091d4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80091d0:	2303      	movs	r3, #3
 80091d2:	e025      	b.n	8009220 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	33b0      	adds	r3, #176	; 0xb0
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	4413      	add	r3, r2
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d01a      	beq.n	800921e <USBD_CDC_EP0_RxReady+0x6c>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80091ee:	2bff      	cmp	r3, #255	; 0xff
 80091f0:	d015      	beq.n	800921e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	33b0      	adds	r3, #176	; 0xb0
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	4413      	add	r3, r2
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	68fa      	ldr	r2, [r7, #12]
 8009206:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800920a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800920c:	68fa      	ldr	r2, [r7, #12]
 800920e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009212:	b292      	uxth	r2, r2
 8009214:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	22ff      	movs	r2, #255	; 0xff
 800921a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800921e:	2300      	movs	r3, #0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3710      	adds	r7, #16
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b086      	sub	sp, #24
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009230:	2182      	movs	r1, #130	; 0x82
 8009232:	4818      	ldr	r0, [pc, #96]	; (8009294 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009234:	f000 fd09 	bl	8009c4a <USBD_GetEpDesc>
 8009238:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800923a:	2101      	movs	r1, #1
 800923c:	4815      	ldr	r0, [pc, #84]	; (8009294 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800923e:	f000 fd04 	bl	8009c4a <USBD_GetEpDesc>
 8009242:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009244:	2181      	movs	r1, #129	; 0x81
 8009246:	4813      	ldr	r0, [pc, #76]	; (8009294 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009248:	f000 fcff 	bl	8009c4a <USBD_GetEpDesc>
 800924c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d002      	beq.n	800925a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	2210      	movs	r2, #16
 8009258:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d006      	beq.n	800926e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	2200      	movs	r2, #0
 8009264:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009268:	711a      	strb	r2, [r3, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d006      	beq.n	8009282 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2200      	movs	r2, #0
 8009278:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800927c:	711a      	strb	r2, [r3, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2243      	movs	r2, #67	; 0x43
 8009286:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009288:	4b02      	ldr	r3, [pc, #8]	; (8009294 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800928a:	4618      	mov	r0, r3
 800928c:	3718      	adds	r7, #24
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}
 8009292:	bf00      	nop
 8009294:	20000210 	.word	0x20000210

08009298 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80092a0:	2182      	movs	r1, #130	; 0x82
 80092a2:	4818      	ldr	r0, [pc, #96]	; (8009304 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80092a4:	f000 fcd1 	bl	8009c4a <USBD_GetEpDesc>
 80092a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80092aa:	2101      	movs	r1, #1
 80092ac:	4815      	ldr	r0, [pc, #84]	; (8009304 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80092ae:	f000 fccc 	bl	8009c4a <USBD_GetEpDesc>
 80092b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80092b4:	2181      	movs	r1, #129	; 0x81
 80092b6:	4813      	ldr	r0, [pc, #76]	; (8009304 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80092b8:	f000 fcc7 	bl	8009c4a <USBD_GetEpDesc>
 80092bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d002      	beq.n	80092ca <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	2210      	movs	r2, #16
 80092c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d006      	beq.n	80092de <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	2200      	movs	r2, #0
 80092d4:	711a      	strb	r2, [r3, #4]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f042 0202 	orr.w	r2, r2, #2
 80092dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d006      	beq.n	80092f2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2200      	movs	r2, #0
 80092e8:	711a      	strb	r2, [r3, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f042 0202 	orr.w	r2, r2, #2
 80092f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2243      	movs	r2, #67	; 0x43
 80092f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80092f8:	4b02      	ldr	r3, [pc, #8]	; (8009304 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3718      	adds	r7, #24
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	20000210 	.word	0x20000210

08009308 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b086      	sub	sp, #24
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009310:	2182      	movs	r1, #130	; 0x82
 8009312:	4818      	ldr	r0, [pc, #96]	; (8009374 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009314:	f000 fc99 	bl	8009c4a <USBD_GetEpDesc>
 8009318:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800931a:	2101      	movs	r1, #1
 800931c:	4815      	ldr	r0, [pc, #84]	; (8009374 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800931e:	f000 fc94 	bl	8009c4a <USBD_GetEpDesc>
 8009322:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009324:	2181      	movs	r1, #129	; 0x81
 8009326:	4813      	ldr	r0, [pc, #76]	; (8009374 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009328:	f000 fc8f 	bl	8009c4a <USBD_GetEpDesc>
 800932c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d002      	beq.n	800933a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	2210      	movs	r2, #16
 8009338:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d006      	beq.n	800934e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	2200      	movs	r2, #0
 8009344:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009348:	711a      	strb	r2, [r3, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d006      	beq.n	8009362 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2200      	movs	r2, #0
 8009358:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800935c:	711a      	strb	r2, [r3, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2243      	movs	r2, #67	; 0x43
 8009366:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009368:	4b02      	ldr	r3, [pc, #8]	; (8009374 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800936a:	4618      	mov	r0, r3
 800936c:	3718      	adds	r7, #24
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}
 8009372:	bf00      	nop
 8009374:	20000210 	.word	0x20000210

08009378 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	220a      	movs	r2, #10
 8009384:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009386:	4b03      	ldr	r3, [pc, #12]	; (8009394 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009388:	4618      	mov	r0, r3
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr
 8009394:	200001cc 	.word	0x200001cc

08009398 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009398:	b480      	push	{r7}
 800939a:	b083      	sub	sp, #12
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d101      	bne.n	80093ac <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80093a8:	2303      	movs	r3, #3
 80093aa:	e009      	b.n	80093c0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	33b0      	adds	r3, #176	; 0xb0
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	4413      	add	r3, r2
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b087      	sub	sp, #28
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	32b0      	adds	r2, #176	; 0xb0
 80093e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e6:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d101      	bne.n	80093f2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80093ee:	2303      	movs	r3, #3
 80093f0:	e008      	b.n	8009404 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	68ba      	ldr	r2, [r7, #8]
 80093f6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	687a      	ldr	r2, [r7, #4]
 80093fe:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009402:	2300      	movs	r3, #0
}
 8009404:	4618      	mov	r0, r3
 8009406:	371c      	adds	r7, #28
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	32b0      	adds	r2, #176	; 0xb0
 8009424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009428:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d101      	bne.n	8009434 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009430:	2303      	movs	r3, #3
 8009432:	e004      	b.n	800943e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	683a      	ldr	r2, [r7, #0]
 8009438:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800943c:	2300      	movs	r3, #0
}
 800943e:	4618      	mov	r0, r3
 8009440:	3714      	adds	r7, #20
 8009442:	46bd      	mov	sp, r7
 8009444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009448:	4770      	bx	lr
	...

0800944c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	32b0      	adds	r2, #176	; 0xb0
 800945e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009462:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	32b0      	adds	r2, #176	; 0xb0
 800946e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d101      	bne.n	800947a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009476:	2303      	movs	r3, #3
 8009478:	e018      	b.n	80094ac <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	7c1b      	ldrb	r3, [r3, #16]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d10a      	bne.n	8009498 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009482:	4b0c      	ldr	r3, [pc, #48]	; (80094b4 <USBD_CDC_ReceivePacket+0x68>)
 8009484:	7819      	ldrb	r1, [r3, #0]
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800948c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f005 f947 	bl	800e724 <USBD_LL_PrepareReceive>
 8009496:	e008      	b.n	80094aa <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009498:	4b06      	ldr	r3, [pc, #24]	; (80094b4 <USBD_CDC_ReceivePacket+0x68>)
 800949a:	7819      	ldrb	r1, [r3, #0]
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80094a2:	2340      	movs	r3, #64	; 0x40
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f005 f93d 	bl	800e724 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}
 80094b4:	20000254 	.word	0x20000254

080094b8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b086      	sub	sp, #24
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	4613      	mov	r3, r2
 80094c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d101      	bne.n	80094d0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80094cc:	2303      	movs	r3, #3
 80094ce:	e01f      	b.n	8009510 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2200      	movs	r2, #0
 80094dc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2200      	movs	r2, #0
 80094e4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d003      	beq.n	80094f6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2201      	movs	r2, #1
 80094fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	79fa      	ldrb	r2, [r7, #7]
 8009502:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009504:	68f8      	ldr	r0, [r7, #12]
 8009506:	f004 ffb7 	bl	800e478 <USBD_LL_Init>
 800950a:	4603      	mov	r3, r0
 800950c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800950e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009510:	4618      	mov	r0, r3
 8009512:	3718      	adds	r7, #24
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009522:	2300      	movs	r3, #0
 8009524:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d101      	bne.n	8009530 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800952c:	2303      	movs	r3, #3
 800952e:	e025      	b.n	800957c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	683a      	ldr	r2, [r7, #0]
 8009534:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	32ae      	adds	r2, #174	; 0xae
 8009542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009548:	2b00      	cmp	r3, #0
 800954a:	d00f      	beq.n	800956c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	32ae      	adds	r2, #174	; 0xae
 8009556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800955a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800955c:	f107 020e 	add.w	r2, r7, #14
 8009560:	4610      	mov	r0, r2
 8009562:	4798      	blx	r3
 8009564:	4602      	mov	r2, r0
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009572:	1c5a      	adds	r2, r3, #1
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3710      	adds	r7, #16
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f004 ffbf 	bl	800e510 <USBD_LL_Start>
 8009592:	4603      	mov	r3, r0
}
 8009594:	4618      	mov	r0, r3
 8009596:	3708      	adds	r7, #8
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800959c:	b480      	push	{r7}
 800959e:	b083      	sub	sp, #12
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80095a4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	370c      	adds	r7, #12
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr

080095b2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b084      	sub	sp, #16
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
 80095ba:	460b      	mov	r3, r1
 80095bc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80095be:	2300      	movs	r3, #0
 80095c0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d009      	beq.n	80095e0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	78fa      	ldrb	r2, [r7, #3]
 80095d6:	4611      	mov	r1, r2
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	4798      	blx	r3
 80095dc:	4603      	mov	r3, r0
 80095de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80095e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3710      	adds	r7, #16
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b084      	sub	sp, #16
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
 80095f2:	460b      	mov	r3, r1
 80095f4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80095f6:	2300      	movs	r3, #0
 80095f8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	78fa      	ldrb	r2, [r7, #3]
 8009604:	4611      	mov	r1, r2
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	4798      	blx	r3
 800960a:	4603      	mov	r3, r0
 800960c:	2b00      	cmp	r3, #0
 800960e:	d001      	beq.n	8009614 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009610:	2303      	movs	r3, #3
 8009612:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009614:	7bfb      	ldrb	r3, [r7, #15]
}
 8009616:	4618      	mov	r0, r3
 8009618:	3710      	adds	r7, #16
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}

0800961e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800961e:	b580      	push	{r7, lr}
 8009620:	b084      	sub	sp, #16
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
 8009626:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800962e:	6839      	ldr	r1, [r7, #0]
 8009630:	4618      	mov	r0, r3
 8009632:	f001 f908 	bl	800a846 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2201      	movs	r2, #1
 800963a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009644:	461a      	mov	r2, r3
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009652:	f003 031f 	and.w	r3, r3, #31
 8009656:	2b02      	cmp	r3, #2
 8009658:	d01a      	beq.n	8009690 <USBD_LL_SetupStage+0x72>
 800965a:	2b02      	cmp	r3, #2
 800965c:	d822      	bhi.n	80096a4 <USBD_LL_SetupStage+0x86>
 800965e:	2b00      	cmp	r3, #0
 8009660:	d002      	beq.n	8009668 <USBD_LL_SetupStage+0x4a>
 8009662:	2b01      	cmp	r3, #1
 8009664:	d00a      	beq.n	800967c <USBD_LL_SetupStage+0x5e>
 8009666:	e01d      	b.n	80096a4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800966e:	4619      	mov	r1, r3
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fb5f 	bl	8009d34 <USBD_StdDevReq>
 8009676:	4603      	mov	r3, r0
 8009678:	73fb      	strb	r3, [r7, #15]
      break;
 800967a:	e020      	b.n	80096be <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009682:	4619      	mov	r1, r3
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 fbc7 	bl	8009e18 <USBD_StdItfReq>
 800968a:	4603      	mov	r3, r0
 800968c:	73fb      	strb	r3, [r7, #15]
      break;
 800968e:	e016      	b.n	80096be <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009696:	4619      	mov	r1, r3
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 fc29 	bl	8009ef0 <USBD_StdEPReq>
 800969e:	4603      	mov	r3, r0
 80096a0:	73fb      	strb	r3, [r7, #15]
      break;
 80096a2:	e00c      	b.n	80096be <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80096aa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	4619      	mov	r1, r3
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f004 ff8c 	bl	800e5d0 <USBD_LL_StallEP>
 80096b8:	4603      	mov	r3, r0
 80096ba:	73fb      	strb	r3, [r7, #15]
      break;
 80096bc:	bf00      	nop
  }

  return ret;
 80096be:	7bfb      	ldrb	r3, [r7, #15]
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3710      	adds	r7, #16
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b086      	sub	sp, #24
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	460b      	mov	r3, r1
 80096d2:	607a      	str	r2, [r7, #4]
 80096d4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80096d6:	2300      	movs	r3, #0
 80096d8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80096da:	7afb      	ldrb	r3, [r7, #11]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d16e      	bne.n	80097be <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80096e6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80096ee:	2b03      	cmp	r3, #3
 80096f0:	f040 8098 	bne.w	8009824 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	689a      	ldr	r2, [r3, #8]
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	68db      	ldr	r3, [r3, #12]
 80096fc:	429a      	cmp	r2, r3
 80096fe:	d913      	bls.n	8009728 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	689a      	ldr	r2, [r3, #8]
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	68db      	ldr	r3, [r3, #12]
 8009708:	1ad2      	subs	r2, r2, r3
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	68da      	ldr	r2, [r3, #12]
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	4293      	cmp	r3, r2
 8009718:	bf28      	it	cs
 800971a:	4613      	movcs	r3, r2
 800971c:	461a      	mov	r2, r3
 800971e:	6879      	ldr	r1, [r7, #4]
 8009720:	68f8      	ldr	r0, [r7, #12]
 8009722:	f001 f984 	bl	800aa2e <USBD_CtlContinueRx>
 8009726:	e07d      	b.n	8009824 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800972e:	f003 031f 	and.w	r3, r3, #31
 8009732:	2b02      	cmp	r3, #2
 8009734:	d014      	beq.n	8009760 <USBD_LL_DataOutStage+0x98>
 8009736:	2b02      	cmp	r3, #2
 8009738:	d81d      	bhi.n	8009776 <USBD_LL_DataOutStage+0xae>
 800973a:	2b00      	cmp	r3, #0
 800973c:	d002      	beq.n	8009744 <USBD_LL_DataOutStage+0x7c>
 800973e:	2b01      	cmp	r3, #1
 8009740:	d003      	beq.n	800974a <USBD_LL_DataOutStage+0x82>
 8009742:	e018      	b.n	8009776 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009744:	2300      	movs	r3, #0
 8009746:	75bb      	strb	r3, [r7, #22]
            break;
 8009748:	e018      	b.n	800977c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009750:	b2db      	uxtb	r3, r3
 8009752:	4619      	mov	r1, r3
 8009754:	68f8      	ldr	r0, [r7, #12]
 8009756:	f000 fa5e 	bl	8009c16 <USBD_CoreFindIF>
 800975a:	4603      	mov	r3, r0
 800975c:	75bb      	strb	r3, [r7, #22]
            break;
 800975e:	e00d      	b.n	800977c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009766:	b2db      	uxtb	r3, r3
 8009768:	4619      	mov	r1, r3
 800976a:	68f8      	ldr	r0, [r7, #12]
 800976c:	f000 fa60 	bl	8009c30 <USBD_CoreFindEP>
 8009770:	4603      	mov	r3, r0
 8009772:	75bb      	strb	r3, [r7, #22]
            break;
 8009774:	e002      	b.n	800977c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009776:	2300      	movs	r3, #0
 8009778:	75bb      	strb	r3, [r7, #22]
            break;
 800977a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800977c:	7dbb      	ldrb	r3, [r7, #22]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d119      	bne.n	80097b6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009788:	b2db      	uxtb	r3, r3
 800978a:	2b03      	cmp	r3, #3
 800978c:	d113      	bne.n	80097b6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800978e:	7dba      	ldrb	r2, [r7, #22]
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	32ae      	adds	r2, #174	; 0xae
 8009794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009798:	691b      	ldr	r3, [r3, #16]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d00b      	beq.n	80097b6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800979e:	7dba      	ldrb	r2, [r7, #22]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80097a6:	7dba      	ldrb	r2, [r7, #22]
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	32ae      	adds	r2, #174	; 0xae
 80097ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097b0:	691b      	ldr	r3, [r3, #16]
 80097b2:	68f8      	ldr	r0, [r7, #12]
 80097b4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80097b6:	68f8      	ldr	r0, [r7, #12]
 80097b8:	f001 f94a 	bl	800aa50 <USBD_CtlSendStatus>
 80097bc:	e032      	b.n	8009824 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80097be:	7afb      	ldrb	r3, [r7, #11]
 80097c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	4619      	mov	r1, r3
 80097c8:	68f8      	ldr	r0, [r7, #12]
 80097ca:	f000 fa31 	bl	8009c30 <USBD_CoreFindEP>
 80097ce:	4603      	mov	r3, r0
 80097d0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80097d2:	7dbb      	ldrb	r3, [r7, #22]
 80097d4:	2bff      	cmp	r3, #255	; 0xff
 80097d6:	d025      	beq.n	8009824 <USBD_LL_DataOutStage+0x15c>
 80097d8:	7dbb      	ldrb	r3, [r7, #22]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d122      	bne.n	8009824 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	2b03      	cmp	r3, #3
 80097e8:	d117      	bne.n	800981a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80097ea:	7dba      	ldrb	r2, [r7, #22]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	32ae      	adds	r2, #174	; 0xae
 80097f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097f4:	699b      	ldr	r3, [r3, #24]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d00f      	beq.n	800981a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80097fa:	7dba      	ldrb	r2, [r7, #22]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009802:	7dba      	ldrb	r2, [r7, #22]
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	32ae      	adds	r2, #174	; 0xae
 8009808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800980c:	699b      	ldr	r3, [r3, #24]
 800980e:	7afa      	ldrb	r2, [r7, #11]
 8009810:	4611      	mov	r1, r2
 8009812:	68f8      	ldr	r0, [r7, #12]
 8009814:	4798      	blx	r3
 8009816:	4603      	mov	r3, r0
 8009818:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800981a:	7dfb      	ldrb	r3, [r7, #23]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d001      	beq.n	8009824 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009820:	7dfb      	ldrb	r3, [r7, #23]
 8009822:	e000      	b.n	8009826 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009824:	2300      	movs	r3, #0
}
 8009826:	4618      	mov	r0, r3
 8009828:	3718      	adds	r7, #24
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b086      	sub	sp, #24
 8009832:	af00      	add	r7, sp, #0
 8009834:	60f8      	str	r0, [r7, #12]
 8009836:	460b      	mov	r3, r1
 8009838:	607a      	str	r2, [r7, #4]
 800983a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800983c:	7afb      	ldrb	r3, [r7, #11]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d16f      	bne.n	8009922 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	3314      	adds	r3, #20
 8009846:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800984e:	2b02      	cmp	r3, #2
 8009850:	d15a      	bne.n	8009908 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	689a      	ldr	r2, [r3, #8]
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	68db      	ldr	r3, [r3, #12]
 800985a:	429a      	cmp	r2, r3
 800985c:	d914      	bls.n	8009888 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	689a      	ldr	r2, [r3, #8]
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	68db      	ldr	r3, [r3, #12]
 8009866:	1ad2      	subs	r2, r2, r3
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	461a      	mov	r2, r3
 8009872:	6879      	ldr	r1, [r7, #4]
 8009874:	68f8      	ldr	r0, [r7, #12]
 8009876:	f001 f8ac 	bl	800a9d2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800987a:	2300      	movs	r3, #0
 800987c:	2200      	movs	r2, #0
 800987e:	2100      	movs	r1, #0
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	f004 ff4f 	bl	800e724 <USBD_LL_PrepareReceive>
 8009886:	e03f      	b.n	8009908 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	68da      	ldr	r2, [r3, #12]
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	689b      	ldr	r3, [r3, #8]
 8009890:	429a      	cmp	r2, r3
 8009892:	d11c      	bne.n	80098ce <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	685a      	ldr	r2, [r3, #4]
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800989c:	429a      	cmp	r2, r3
 800989e:	d316      	bcc.n	80098ce <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	685a      	ldr	r2, [r3, #4]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d20f      	bcs.n	80098ce <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80098ae:	2200      	movs	r2, #0
 80098b0:	2100      	movs	r1, #0
 80098b2:	68f8      	ldr	r0, [r7, #12]
 80098b4:	f001 f88d 	bl	800a9d2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80098c0:	2300      	movs	r3, #0
 80098c2:	2200      	movs	r2, #0
 80098c4:	2100      	movs	r1, #0
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f004 ff2c 	bl	800e724 <USBD_LL_PrepareReceive>
 80098cc:	e01c      	b.n	8009908 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	2b03      	cmp	r3, #3
 80098d8:	d10f      	bne.n	80098fa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098e0:	68db      	ldr	r3, [r3, #12]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d009      	beq.n	80098fa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2200      	movs	r2, #0
 80098ea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	68f8      	ldr	r0, [r7, #12]
 80098f8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80098fa:	2180      	movs	r1, #128	; 0x80
 80098fc:	68f8      	ldr	r0, [r7, #12]
 80098fe:	f004 fe67 	bl	800e5d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009902:	68f8      	ldr	r0, [r7, #12]
 8009904:	f001 f8b7 	bl	800aa76 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800990e:	2b00      	cmp	r3, #0
 8009910:	d03a      	beq.n	8009988 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009912:	68f8      	ldr	r0, [r7, #12]
 8009914:	f7ff fe42 	bl	800959c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2200      	movs	r2, #0
 800991c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009920:	e032      	b.n	8009988 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009922:	7afb      	ldrb	r3, [r7, #11]
 8009924:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009928:	b2db      	uxtb	r3, r3
 800992a:	4619      	mov	r1, r3
 800992c:	68f8      	ldr	r0, [r7, #12]
 800992e:	f000 f97f 	bl	8009c30 <USBD_CoreFindEP>
 8009932:	4603      	mov	r3, r0
 8009934:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009936:	7dfb      	ldrb	r3, [r7, #23]
 8009938:	2bff      	cmp	r3, #255	; 0xff
 800993a:	d025      	beq.n	8009988 <USBD_LL_DataInStage+0x15a>
 800993c:	7dfb      	ldrb	r3, [r7, #23]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d122      	bne.n	8009988 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009948:	b2db      	uxtb	r3, r3
 800994a:	2b03      	cmp	r3, #3
 800994c:	d11c      	bne.n	8009988 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800994e:	7dfa      	ldrb	r2, [r7, #23]
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	32ae      	adds	r2, #174	; 0xae
 8009954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009958:	695b      	ldr	r3, [r3, #20]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d014      	beq.n	8009988 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800995e:	7dfa      	ldrb	r2, [r7, #23]
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009966:	7dfa      	ldrb	r2, [r7, #23]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	32ae      	adds	r2, #174	; 0xae
 800996c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	7afa      	ldrb	r2, [r7, #11]
 8009974:	4611      	mov	r1, r2
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	4798      	blx	r3
 800997a:	4603      	mov	r3, r0
 800997c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800997e:	7dbb      	ldrb	r3, [r7, #22]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d001      	beq.n	8009988 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009984:	7dbb      	ldrb	r3, [r7, #22]
 8009986:	e000      	b.n	800998a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009988:	2300      	movs	r3, #0
}
 800998a:	4618      	mov	r0, r3
 800998c:	3718      	adds	r7, #24
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}

08009992 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009992:	b580      	push	{r7, lr}
 8009994:	b084      	sub	sp, #16
 8009996:	af00      	add	r7, sp, #0
 8009998:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800999a:	2300      	movs	r3, #0
 800999c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2201      	movs	r2, #1
 80099a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2200      	movs	r2, #0
 80099b2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d014      	beq.n	80099f8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d00e      	beq.n	80099f8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	6852      	ldr	r2, [r2, #4]
 80099e6:	b2d2      	uxtb	r2, r2
 80099e8:	4611      	mov	r1, r2
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	4798      	blx	r3
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d001      	beq.n	80099f8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80099f4:	2303      	movs	r3, #3
 80099f6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80099f8:	2340      	movs	r3, #64	; 0x40
 80099fa:	2200      	movs	r2, #0
 80099fc:	2100      	movs	r1, #0
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f004 fda1 	bl	800e546 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2240      	movs	r2, #64	; 0x40
 8009a10:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a14:	2340      	movs	r3, #64	; 0x40
 8009a16:	2200      	movs	r2, #0
 8009a18:	2180      	movs	r1, #128	; 0x80
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f004 fd93 	bl	800e546 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2201      	movs	r2, #1
 8009a24:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2240      	movs	r2, #64	; 0x40
 8009a2a:	621a      	str	r2, [r3, #32]

  return ret;
 8009a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}

08009a36 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009a36:	b480      	push	{r7}
 8009a38:	b083      	sub	sp, #12
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
 8009a3e:	460b      	mov	r3, r1
 8009a40:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	78fa      	ldrb	r2, [r7, #3]
 8009a46:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	370c      	adds	r7, #12
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr

08009a56 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009a56:	b480      	push	{r7}
 8009a58:	b083      	sub	sp, #12
 8009a5a:	af00      	add	r7, sp, #0
 8009a5c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a64:	b2da      	uxtb	r2, r3
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2204      	movs	r2, #4
 8009a70:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009a74:	2300      	movs	r3, #0
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	370c      	adds	r7, #12
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a80:	4770      	bx	lr

08009a82 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009a82:	b480      	push	{r7}
 8009a84:	b083      	sub	sp, #12
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	2b04      	cmp	r3, #4
 8009a94:	d106      	bne.n	8009aa4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009a9c:	b2da      	uxtb	r2, r3
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009aa4:	2300      	movs	r3, #0
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	370c      	adds	r7, #12
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab0:	4770      	bx	lr

08009ab2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009ab2:	b580      	push	{r7, lr}
 8009ab4:	b082      	sub	sp, #8
 8009ab6:	af00      	add	r7, sp, #0
 8009ab8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ac0:	b2db      	uxtb	r3, r3
 8009ac2:	2b03      	cmp	r3, #3
 8009ac4:	d110      	bne.n	8009ae8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00b      	beq.n	8009ae8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ad6:	69db      	ldr	r3, [r3, #28]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d005      	beq.n	8009ae8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ae2:	69db      	ldr	r3, [r3, #28]
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009ae8:	2300      	movs	r3, #0
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3708      	adds	r7, #8
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b082      	sub	sp, #8
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
 8009afa:	460b      	mov	r3, r1
 8009afc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	32ae      	adds	r2, #174	; 0xae
 8009b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d101      	bne.n	8009b14 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e01c      	b.n	8009b4e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	2b03      	cmp	r3, #3
 8009b1e:	d115      	bne.n	8009b4c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	32ae      	adds	r2, #174	; 0xae
 8009b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b2e:	6a1b      	ldr	r3, [r3, #32]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d00b      	beq.n	8009b4c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	32ae      	adds	r2, #174	; 0xae
 8009b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b42:	6a1b      	ldr	r3, [r3, #32]
 8009b44:	78fa      	ldrb	r2, [r7, #3]
 8009b46:	4611      	mov	r1, r2
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009b4c:	2300      	movs	r3, #0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3708      	adds	r7, #8
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b082      	sub	sp, #8
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
 8009b5e:	460b      	mov	r3, r1
 8009b60:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	32ae      	adds	r2, #174	; 0xae
 8009b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d101      	bne.n	8009b78 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009b74:	2303      	movs	r3, #3
 8009b76:	e01c      	b.n	8009bb2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	2b03      	cmp	r3, #3
 8009b82:	d115      	bne.n	8009bb0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	32ae      	adds	r2, #174	; 0xae
 8009b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d00b      	beq.n	8009bb0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	32ae      	adds	r2, #174	; 0xae
 8009ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ba8:	78fa      	ldrb	r2, [r7, #3]
 8009baa:	4611      	mov	r1, r2
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3708      	adds	r7, #8
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009bba:	b480      	push	{r7}
 8009bbc:	b083      	sub	sp, #12
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	370c      	adds	r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2201      	movs	r2, #1
 8009be0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00e      	beq.n	8009c0c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	687a      	ldr	r2, [r7, #4]
 8009bf8:	6852      	ldr	r2, [r2, #4]
 8009bfa:	b2d2      	uxtb	r2, r2
 8009bfc:	4611      	mov	r1, r2
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	4798      	blx	r3
 8009c02:	4603      	mov	r3, r0
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d001      	beq.n	8009c0c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009c08:	2303      	movs	r3, #3
 8009c0a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009c16:	b480      	push	{r7}
 8009c18:	b083      	sub	sp, #12
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	6078      	str	r0, [r7, #4]
 8009c1e:	460b      	mov	r3, r1
 8009c20:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009c22:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	370c      	adds	r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	460b      	mov	r3, r1
 8009c3a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009c3c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	370c      	adds	r7, #12
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr

08009c4a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009c4a:	b580      	push	{r7, lr}
 8009c4c:	b086      	sub	sp, #24
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
 8009c52:	460b      	mov	r3, r1
 8009c54:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	885b      	ldrh	r3, [r3, #2]
 8009c66:	b29a      	uxth	r2, r3
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	781b      	ldrb	r3, [r3, #0]
 8009c6c:	b29b      	uxth	r3, r3
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d920      	bls.n	8009cb4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009c7a:	e013      	b.n	8009ca4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009c7c:	f107 030a 	add.w	r3, r7, #10
 8009c80:	4619      	mov	r1, r3
 8009c82:	6978      	ldr	r0, [r7, #20]
 8009c84:	f000 f81b 	bl	8009cbe <USBD_GetNextDesc>
 8009c88:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	785b      	ldrb	r3, [r3, #1]
 8009c8e:	2b05      	cmp	r3, #5
 8009c90:	d108      	bne.n	8009ca4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	789b      	ldrb	r3, [r3, #2]
 8009c9a:	78fa      	ldrb	r2, [r7, #3]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d008      	beq.n	8009cb2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	885b      	ldrh	r3, [r3, #2]
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	897b      	ldrh	r3, [r7, #10]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d8e5      	bhi.n	8009c7c <USBD_GetEpDesc+0x32>
 8009cb0:	e000      	b.n	8009cb4 <USBD_GetEpDesc+0x6a>
          break;
 8009cb2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009cb4:	693b      	ldr	r3, [r7, #16]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3718      	adds	r7, #24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b085      	sub	sp, #20
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
 8009cc6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	881a      	ldrh	r2, [r3, #0]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	b29b      	uxth	r3, r3
 8009cd6:	4413      	add	r3, r2
 8009cd8:	b29a      	uxth	r2, r3
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009cea:	68fb      	ldr	r3, [r7, #12]
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3714      	adds	r7, #20
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b087      	sub	sp, #28
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009d04:	697b      	ldr	r3, [r7, #20]
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009d16:	8a3b      	ldrh	r3, [r7, #16]
 8009d18:	021b      	lsls	r3, r3, #8
 8009d1a:	b21a      	sxth	r2, r3
 8009d1c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009d20:	4313      	orrs	r3, r2
 8009d22:	b21b      	sxth	r3, r3
 8009d24:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009d26:	89fb      	ldrh	r3, [r7, #14]
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	371c      	adds	r7, #28
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009d4a:	2b40      	cmp	r3, #64	; 0x40
 8009d4c:	d005      	beq.n	8009d5a <USBD_StdDevReq+0x26>
 8009d4e:	2b40      	cmp	r3, #64	; 0x40
 8009d50:	d857      	bhi.n	8009e02 <USBD_StdDevReq+0xce>
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d00f      	beq.n	8009d76 <USBD_StdDevReq+0x42>
 8009d56:	2b20      	cmp	r3, #32
 8009d58:	d153      	bne.n	8009e02 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	32ae      	adds	r2, #174	; 0xae
 8009d64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d68:	689b      	ldr	r3, [r3, #8]
 8009d6a:	6839      	ldr	r1, [r7, #0]
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	4798      	blx	r3
 8009d70:	4603      	mov	r3, r0
 8009d72:	73fb      	strb	r3, [r7, #15]
      break;
 8009d74:	e04a      	b.n	8009e0c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	785b      	ldrb	r3, [r3, #1]
 8009d7a:	2b09      	cmp	r3, #9
 8009d7c:	d83b      	bhi.n	8009df6 <USBD_StdDevReq+0xc2>
 8009d7e:	a201      	add	r2, pc, #4	; (adr r2, 8009d84 <USBD_StdDevReq+0x50>)
 8009d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d84:	08009dd9 	.word	0x08009dd9
 8009d88:	08009ded 	.word	0x08009ded
 8009d8c:	08009df7 	.word	0x08009df7
 8009d90:	08009de3 	.word	0x08009de3
 8009d94:	08009df7 	.word	0x08009df7
 8009d98:	08009db7 	.word	0x08009db7
 8009d9c:	08009dad 	.word	0x08009dad
 8009da0:	08009df7 	.word	0x08009df7
 8009da4:	08009dcf 	.word	0x08009dcf
 8009da8:	08009dc1 	.word	0x08009dc1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009dac:	6839      	ldr	r1, [r7, #0]
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f000 fa3c 	bl	800a22c <USBD_GetDescriptor>
          break;
 8009db4:	e024      	b.n	8009e00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009db6:	6839      	ldr	r1, [r7, #0]
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 fba1 	bl	800a500 <USBD_SetAddress>
          break;
 8009dbe:	e01f      	b.n	8009e00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009dc0:	6839      	ldr	r1, [r7, #0]
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fbe0 	bl	800a588 <USBD_SetConfig>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	73fb      	strb	r3, [r7, #15]
          break;
 8009dcc:	e018      	b.n	8009e00 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009dce:	6839      	ldr	r1, [r7, #0]
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 fc83 	bl	800a6dc <USBD_GetConfig>
          break;
 8009dd6:	e013      	b.n	8009e00 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009dd8:	6839      	ldr	r1, [r7, #0]
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 fcb4 	bl	800a748 <USBD_GetStatus>
          break;
 8009de0:	e00e      	b.n	8009e00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009de2:	6839      	ldr	r1, [r7, #0]
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f000 fce3 	bl	800a7b0 <USBD_SetFeature>
          break;
 8009dea:	e009      	b.n	8009e00 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009dec:	6839      	ldr	r1, [r7, #0]
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 fd07 	bl	800a802 <USBD_ClrFeature>
          break;
 8009df4:	e004      	b.n	8009e00 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009df6:	6839      	ldr	r1, [r7, #0]
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f000 fd5e 	bl	800a8ba <USBD_CtlError>
          break;
 8009dfe:	bf00      	nop
      }
      break;
 8009e00:	e004      	b.n	8009e0c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009e02:	6839      	ldr	r1, [r7, #0]
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 fd58 	bl	800a8ba <USBD_CtlError>
      break;
 8009e0a:	bf00      	nop
  }

  return ret;
 8009e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3710      	adds	r7, #16
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop

08009e18 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b084      	sub	sp, #16
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e22:	2300      	movs	r3, #0
 8009e24:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	781b      	ldrb	r3, [r3, #0]
 8009e2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009e2e:	2b40      	cmp	r3, #64	; 0x40
 8009e30:	d005      	beq.n	8009e3e <USBD_StdItfReq+0x26>
 8009e32:	2b40      	cmp	r3, #64	; 0x40
 8009e34:	d852      	bhi.n	8009edc <USBD_StdItfReq+0xc4>
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d001      	beq.n	8009e3e <USBD_StdItfReq+0x26>
 8009e3a:	2b20      	cmp	r3, #32
 8009e3c:	d14e      	bne.n	8009edc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e44:	b2db      	uxtb	r3, r3
 8009e46:	3b01      	subs	r3, #1
 8009e48:	2b02      	cmp	r3, #2
 8009e4a:	d840      	bhi.n	8009ece <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	889b      	ldrh	r3, [r3, #4]
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d836      	bhi.n	8009ec4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	889b      	ldrh	r3, [r3, #4]
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f7ff fed9 	bl	8009c16 <USBD_CoreFindIF>
 8009e64:	4603      	mov	r3, r0
 8009e66:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009e68:	7bbb      	ldrb	r3, [r7, #14]
 8009e6a:	2bff      	cmp	r3, #255	; 0xff
 8009e6c:	d01d      	beq.n	8009eaa <USBD_StdItfReq+0x92>
 8009e6e:	7bbb      	ldrb	r3, [r7, #14]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d11a      	bne.n	8009eaa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009e74:	7bba      	ldrb	r2, [r7, #14]
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	32ae      	adds	r2, #174	; 0xae
 8009e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d00f      	beq.n	8009ea4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009e84:	7bba      	ldrb	r2, [r7, #14]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009e8c:	7bba      	ldrb	r2, [r7, #14]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	32ae      	adds	r2, #174	; 0xae
 8009e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e96:	689b      	ldr	r3, [r3, #8]
 8009e98:	6839      	ldr	r1, [r7, #0]
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	4798      	blx	r3
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009ea2:	e004      	b.n	8009eae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009ea4:	2303      	movs	r3, #3
 8009ea6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009ea8:	e001      	b.n	8009eae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009eaa:	2303      	movs	r3, #3
 8009eac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	88db      	ldrh	r3, [r3, #6]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d110      	bne.n	8009ed8 <USBD_StdItfReq+0xc0>
 8009eb6:	7bfb      	ldrb	r3, [r7, #15]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d10d      	bne.n	8009ed8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f000 fdc7 	bl	800aa50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009ec2:	e009      	b.n	8009ed8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009ec4:	6839      	ldr	r1, [r7, #0]
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f000 fcf7 	bl	800a8ba <USBD_CtlError>
          break;
 8009ecc:	e004      	b.n	8009ed8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009ece:	6839      	ldr	r1, [r7, #0]
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 fcf2 	bl	800a8ba <USBD_CtlError>
          break;
 8009ed6:	e000      	b.n	8009eda <USBD_StdItfReq+0xc2>
          break;
 8009ed8:	bf00      	nop
      }
      break;
 8009eda:	e004      	b.n	8009ee6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009edc:	6839      	ldr	r1, [r7, #0]
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fceb 	bl	800a8ba <USBD_CtlError>
      break;
 8009ee4:	bf00      	nop
  }

  return ret;
 8009ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3710      	adds	r7, #16
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009efa:	2300      	movs	r3, #0
 8009efc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	889b      	ldrh	r3, [r3, #4]
 8009f02:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009f0c:	2b40      	cmp	r3, #64	; 0x40
 8009f0e:	d007      	beq.n	8009f20 <USBD_StdEPReq+0x30>
 8009f10:	2b40      	cmp	r3, #64	; 0x40
 8009f12:	f200 817f 	bhi.w	800a214 <USBD_StdEPReq+0x324>
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d02a      	beq.n	8009f70 <USBD_StdEPReq+0x80>
 8009f1a:	2b20      	cmp	r3, #32
 8009f1c:	f040 817a 	bne.w	800a214 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009f20:	7bbb      	ldrb	r3, [r7, #14]
 8009f22:	4619      	mov	r1, r3
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f7ff fe83 	bl	8009c30 <USBD_CoreFindEP>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f2e:	7b7b      	ldrb	r3, [r7, #13]
 8009f30:	2bff      	cmp	r3, #255	; 0xff
 8009f32:	f000 8174 	beq.w	800a21e <USBD_StdEPReq+0x32e>
 8009f36:	7b7b      	ldrb	r3, [r7, #13]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	f040 8170 	bne.w	800a21e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009f3e:	7b7a      	ldrb	r2, [r7, #13]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009f46:	7b7a      	ldrb	r2, [r7, #13]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	32ae      	adds	r2, #174	; 0xae
 8009f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f50:	689b      	ldr	r3, [r3, #8]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	f000 8163 	beq.w	800a21e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009f58:	7b7a      	ldrb	r2, [r7, #13]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	32ae      	adds	r2, #174	; 0xae
 8009f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f62:	689b      	ldr	r3, [r3, #8]
 8009f64:	6839      	ldr	r1, [r7, #0]
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	4798      	blx	r3
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009f6e:	e156      	b.n	800a21e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	785b      	ldrb	r3, [r3, #1]
 8009f74:	2b03      	cmp	r3, #3
 8009f76:	d008      	beq.n	8009f8a <USBD_StdEPReq+0x9a>
 8009f78:	2b03      	cmp	r3, #3
 8009f7a:	f300 8145 	bgt.w	800a208 <USBD_StdEPReq+0x318>
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	f000 809b 	beq.w	800a0ba <USBD_StdEPReq+0x1ca>
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d03c      	beq.n	800a002 <USBD_StdEPReq+0x112>
 8009f88:	e13e      	b.n	800a208 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f90:	b2db      	uxtb	r3, r3
 8009f92:	2b02      	cmp	r3, #2
 8009f94:	d002      	beq.n	8009f9c <USBD_StdEPReq+0xac>
 8009f96:	2b03      	cmp	r3, #3
 8009f98:	d016      	beq.n	8009fc8 <USBD_StdEPReq+0xd8>
 8009f9a:	e02c      	b.n	8009ff6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f9c:	7bbb      	ldrb	r3, [r7, #14]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d00d      	beq.n	8009fbe <USBD_StdEPReq+0xce>
 8009fa2:	7bbb      	ldrb	r3, [r7, #14]
 8009fa4:	2b80      	cmp	r3, #128	; 0x80
 8009fa6:	d00a      	beq.n	8009fbe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fa8:	7bbb      	ldrb	r3, [r7, #14]
 8009faa:	4619      	mov	r1, r3
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f004 fb0f 	bl	800e5d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009fb2:	2180      	movs	r1, #128	; 0x80
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f004 fb0b 	bl	800e5d0 <USBD_LL_StallEP>
 8009fba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009fbc:	e020      	b.n	800a000 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009fbe:	6839      	ldr	r1, [r7, #0]
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 fc7a 	bl	800a8ba <USBD_CtlError>
              break;
 8009fc6:	e01b      	b.n	800a000 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	885b      	ldrh	r3, [r3, #2]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d10e      	bne.n	8009fee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009fd0:	7bbb      	ldrb	r3, [r7, #14]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d00b      	beq.n	8009fee <USBD_StdEPReq+0xfe>
 8009fd6:	7bbb      	ldrb	r3, [r7, #14]
 8009fd8:	2b80      	cmp	r3, #128	; 0x80
 8009fda:	d008      	beq.n	8009fee <USBD_StdEPReq+0xfe>
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	88db      	ldrh	r3, [r3, #6]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d104      	bne.n	8009fee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fe4:	7bbb      	ldrb	r3, [r7, #14]
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f004 faf1 	bl	800e5d0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 fd2e 	bl	800aa50 <USBD_CtlSendStatus>

              break;
 8009ff4:	e004      	b.n	800a000 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009ff6:	6839      	ldr	r1, [r7, #0]
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f000 fc5e 	bl	800a8ba <USBD_CtlError>
              break;
 8009ffe:	bf00      	nop
          }
          break;
 800a000:	e107      	b.n	800a212 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	2b02      	cmp	r3, #2
 800a00c:	d002      	beq.n	800a014 <USBD_StdEPReq+0x124>
 800a00e:	2b03      	cmp	r3, #3
 800a010:	d016      	beq.n	800a040 <USBD_StdEPReq+0x150>
 800a012:	e04b      	b.n	800a0ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a014:	7bbb      	ldrb	r3, [r7, #14]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d00d      	beq.n	800a036 <USBD_StdEPReq+0x146>
 800a01a:	7bbb      	ldrb	r3, [r7, #14]
 800a01c:	2b80      	cmp	r3, #128	; 0x80
 800a01e:	d00a      	beq.n	800a036 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a020:	7bbb      	ldrb	r3, [r7, #14]
 800a022:	4619      	mov	r1, r3
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f004 fad3 	bl	800e5d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a02a:	2180      	movs	r1, #128	; 0x80
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f004 facf 	bl	800e5d0 <USBD_LL_StallEP>
 800a032:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a034:	e040      	b.n	800a0b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a036:	6839      	ldr	r1, [r7, #0]
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f000 fc3e 	bl	800a8ba <USBD_CtlError>
              break;
 800a03e:	e03b      	b.n	800a0b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	885b      	ldrh	r3, [r3, #2]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d136      	bne.n	800a0b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a048:	7bbb      	ldrb	r3, [r7, #14]
 800a04a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d004      	beq.n	800a05c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a052:	7bbb      	ldrb	r3, [r7, #14]
 800a054:	4619      	mov	r1, r3
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f004 fad9 	bl	800e60e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f000 fcf7 	bl	800aa50 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a062:	7bbb      	ldrb	r3, [r7, #14]
 800a064:	4619      	mov	r1, r3
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f7ff fde2 	bl	8009c30 <USBD_CoreFindEP>
 800a06c:	4603      	mov	r3, r0
 800a06e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a070:	7b7b      	ldrb	r3, [r7, #13]
 800a072:	2bff      	cmp	r3, #255	; 0xff
 800a074:	d01f      	beq.n	800a0b6 <USBD_StdEPReq+0x1c6>
 800a076:	7b7b      	ldrb	r3, [r7, #13]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d11c      	bne.n	800a0b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a07c:	7b7a      	ldrb	r2, [r7, #13]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a084:	7b7a      	ldrb	r2, [r7, #13]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	32ae      	adds	r2, #174	; 0xae
 800a08a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a08e:	689b      	ldr	r3, [r3, #8]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d010      	beq.n	800a0b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a094:	7b7a      	ldrb	r2, [r7, #13]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	32ae      	adds	r2, #174	; 0xae
 800a09a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	4798      	blx	r3
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a0aa:	e004      	b.n	800a0b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a0ac:	6839      	ldr	r1, [r7, #0]
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 fc03 	bl	800a8ba <USBD_CtlError>
              break;
 800a0b4:	e000      	b.n	800a0b8 <USBD_StdEPReq+0x1c8>
              break;
 800a0b6:	bf00      	nop
          }
          break;
 800a0b8:	e0ab      	b.n	800a212 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0c0:	b2db      	uxtb	r3, r3
 800a0c2:	2b02      	cmp	r3, #2
 800a0c4:	d002      	beq.n	800a0cc <USBD_StdEPReq+0x1dc>
 800a0c6:	2b03      	cmp	r3, #3
 800a0c8:	d032      	beq.n	800a130 <USBD_StdEPReq+0x240>
 800a0ca:	e097      	b.n	800a1fc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a0cc:	7bbb      	ldrb	r3, [r7, #14]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d007      	beq.n	800a0e2 <USBD_StdEPReq+0x1f2>
 800a0d2:	7bbb      	ldrb	r3, [r7, #14]
 800a0d4:	2b80      	cmp	r3, #128	; 0x80
 800a0d6:	d004      	beq.n	800a0e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a0d8:	6839      	ldr	r1, [r7, #0]
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 fbed 	bl	800a8ba <USBD_CtlError>
                break;
 800a0e0:	e091      	b.n	800a206 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a0e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	da0b      	bge.n	800a102 <USBD_StdEPReq+0x212>
 800a0ea:	7bbb      	ldrb	r3, [r7, #14]
 800a0ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0f0:	4613      	mov	r3, r2
 800a0f2:	009b      	lsls	r3, r3, #2
 800a0f4:	4413      	add	r3, r2
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	3310      	adds	r3, #16
 800a0fa:	687a      	ldr	r2, [r7, #4]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	3304      	adds	r3, #4
 800a100:	e00b      	b.n	800a11a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a102:	7bbb      	ldrb	r3, [r7, #14]
 800a104:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a108:	4613      	mov	r3, r2
 800a10a:	009b      	lsls	r3, r3, #2
 800a10c:	4413      	add	r3, r2
 800a10e:	009b      	lsls	r3, r3, #2
 800a110:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	4413      	add	r3, r2
 800a118:	3304      	adds	r3, #4
 800a11a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	2200      	movs	r2, #0
 800a120:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	2202      	movs	r2, #2
 800a126:	4619      	mov	r1, r3
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f000 fc37 	bl	800a99c <USBD_CtlSendData>
              break;
 800a12e:	e06a      	b.n	800a206 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a130:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a134:	2b00      	cmp	r3, #0
 800a136:	da11      	bge.n	800a15c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a138:	7bbb      	ldrb	r3, [r7, #14]
 800a13a:	f003 020f 	and.w	r2, r3, #15
 800a13e:	6879      	ldr	r1, [r7, #4]
 800a140:	4613      	mov	r3, r2
 800a142:	009b      	lsls	r3, r3, #2
 800a144:	4413      	add	r3, r2
 800a146:	009b      	lsls	r3, r3, #2
 800a148:	440b      	add	r3, r1
 800a14a:	3324      	adds	r3, #36	; 0x24
 800a14c:	881b      	ldrh	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d117      	bne.n	800a182 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a152:	6839      	ldr	r1, [r7, #0]
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 fbb0 	bl	800a8ba <USBD_CtlError>
                  break;
 800a15a:	e054      	b.n	800a206 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a15c:	7bbb      	ldrb	r3, [r7, #14]
 800a15e:	f003 020f 	and.w	r2, r3, #15
 800a162:	6879      	ldr	r1, [r7, #4]
 800a164:	4613      	mov	r3, r2
 800a166:	009b      	lsls	r3, r3, #2
 800a168:	4413      	add	r3, r2
 800a16a:	009b      	lsls	r3, r3, #2
 800a16c:	440b      	add	r3, r1
 800a16e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a172:	881b      	ldrh	r3, [r3, #0]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d104      	bne.n	800a182 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a178:	6839      	ldr	r1, [r7, #0]
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 fb9d 	bl	800a8ba <USBD_CtlError>
                  break;
 800a180:	e041      	b.n	800a206 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a182:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a186:	2b00      	cmp	r3, #0
 800a188:	da0b      	bge.n	800a1a2 <USBD_StdEPReq+0x2b2>
 800a18a:	7bbb      	ldrb	r3, [r7, #14]
 800a18c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a190:	4613      	mov	r3, r2
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	4413      	add	r3, r2
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	3310      	adds	r3, #16
 800a19a:	687a      	ldr	r2, [r7, #4]
 800a19c:	4413      	add	r3, r2
 800a19e:	3304      	adds	r3, #4
 800a1a0:	e00b      	b.n	800a1ba <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a1a2:	7bbb      	ldrb	r3, [r7, #14]
 800a1a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1a8:	4613      	mov	r3, r2
 800a1aa:	009b      	lsls	r3, r3, #2
 800a1ac:	4413      	add	r3, r2
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a1b4:	687a      	ldr	r2, [r7, #4]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	3304      	adds	r3, #4
 800a1ba:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a1bc:	7bbb      	ldrb	r3, [r7, #14]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d002      	beq.n	800a1c8 <USBD_StdEPReq+0x2d8>
 800a1c2:	7bbb      	ldrb	r3, [r7, #14]
 800a1c4:	2b80      	cmp	r3, #128	; 0x80
 800a1c6:	d103      	bne.n	800a1d0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	601a      	str	r2, [r3, #0]
 800a1ce:	e00e      	b.n	800a1ee <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a1d0:	7bbb      	ldrb	r3, [r7, #14]
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f004 fa39 	bl	800e64c <USBD_LL_IsStallEP>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d003      	beq.n	800a1e8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	601a      	str	r2, [r3, #0]
 800a1e6:	e002      	b.n	800a1ee <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	2202      	movs	r2, #2
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 fbd1 	bl	800a99c <USBD_CtlSendData>
              break;
 800a1fa:	e004      	b.n	800a206 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a1fc:	6839      	ldr	r1, [r7, #0]
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f000 fb5b 	bl	800a8ba <USBD_CtlError>
              break;
 800a204:	bf00      	nop
          }
          break;
 800a206:	e004      	b.n	800a212 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a208:	6839      	ldr	r1, [r7, #0]
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 fb55 	bl	800a8ba <USBD_CtlError>
          break;
 800a210:	bf00      	nop
      }
      break;
 800a212:	e005      	b.n	800a220 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a214:	6839      	ldr	r1, [r7, #0]
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 fb4f 	bl	800a8ba <USBD_CtlError>
      break;
 800a21c:	e000      	b.n	800a220 <USBD_StdEPReq+0x330>
      break;
 800a21e:	bf00      	nop
  }

  return ret;
 800a220:	7bfb      	ldrb	r3, [r7, #15]
}
 800a222:	4618      	mov	r0, r3
 800a224:	3710      	adds	r7, #16
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
	...

0800a22c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a236:	2300      	movs	r3, #0
 800a238:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a23a:	2300      	movs	r3, #0
 800a23c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a23e:	2300      	movs	r3, #0
 800a240:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	885b      	ldrh	r3, [r3, #2]
 800a246:	0a1b      	lsrs	r3, r3, #8
 800a248:	b29b      	uxth	r3, r3
 800a24a:	3b01      	subs	r3, #1
 800a24c:	2b06      	cmp	r3, #6
 800a24e:	f200 8128 	bhi.w	800a4a2 <USBD_GetDescriptor+0x276>
 800a252:	a201      	add	r2, pc, #4	; (adr r2, 800a258 <USBD_GetDescriptor+0x2c>)
 800a254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a258:	0800a275 	.word	0x0800a275
 800a25c:	0800a28d 	.word	0x0800a28d
 800a260:	0800a2cd 	.word	0x0800a2cd
 800a264:	0800a4a3 	.word	0x0800a4a3
 800a268:	0800a4a3 	.word	0x0800a4a3
 800a26c:	0800a443 	.word	0x0800a443
 800a270:	0800a46f 	.word	0x0800a46f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	687a      	ldr	r2, [r7, #4]
 800a27e:	7c12      	ldrb	r2, [r2, #16]
 800a280:	f107 0108 	add.w	r1, r7, #8
 800a284:	4610      	mov	r0, r2
 800a286:	4798      	blx	r3
 800a288:	60f8      	str	r0, [r7, #12]
      break;
 800a28a:	e112      	b.n	800a4b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	7c1b      	ldrb	r3, [r3, #16]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d10d      	bne.n	800a2b0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a29a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a29c:	f107 0208 	add.w	r2, r7, #8
 800a2a0:	4610      	mov	r0, r2
 800a2a2:	4798      	blx	r3
 800a2a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	3301      	adds	r3, #1
 800a2aa:	2202      	movs	r2, #2
 800a2ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a2ae:	e100      	b.n	800a4b2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2b8:	f107 0208 	add.w	r2, r7, #8
 800a2bc:	4610      	mov	r0, r2
 800a2be:	4798      	blx	r3
 800a2c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	3301      	adds	r3, #1
 800a2c6:	2202      	movs	r2, #2
 800a2c8:	701a      	strb	r2, [r3, #0]
      break;
 800a2ca:	e0f2      	b.n	800a4b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	885b      	ldrh	r3, [r3, #2]
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b05      	cmp	r3, #5
 800a2d4:	f200 80ac 	bhi.w	800a430 <USBD_GetDescriptor+0x204>
 800a2d8:	a201      	add	r2, pc, #4	; (adr r2, 800a2e0 <USBD_GetDescriptor+0xb4>)
 800a2da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2de:	bf00      	nop
 800a2e0:	0800a2f9 	.word	0x0800a2f9
 800a2e4:	0800a32d 	.word	0x0800a32d
 800a2e8:	0800a361 	.word	0x0800a361
 800a2ec:	0800a395 	.word	0x0800a395
 800a2f0:	0800a3c9 	.word	0x0800a3c9
 800a2f4:	0800a3fd 	.word	0x0800a3fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d00b      	beq.n	800a31c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	687a      	ldr	r2, [r7, #4]
 800a30e:	7c12      	ldrb	r2, [r2, #16]
 800a310:	f107 0108 	add.w	r1, r7, #8
 800a314:	4610      	mov	r0, r2
 800a316:	4798      	blx	r3
 800a318:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a31a:	e091      	b.n	800a440 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a31c:	6839      	ldr	r1, [r7, #0]
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 facb 	bl	800a8ba <USBD_CtlError>
            err++;
 800a324:	7afb      	ldrb	r3, [r7, #11]
 800a326:	3301      	adds	r3, #1
 800a328:	72fb      	strb	r3, [r7, #11]
          break;
 800a32a:	e089      	b.n	800a440 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d00b      	beq.n	800a350 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a33e:	689b      	ldr	r3, [r3, #8]
 800a340:	687a      	ldr	r2, [r7, #4]
 800a342:	7c12      	ldrb	r2, [r2, #16]
 800a344:	f107 0108 	add.w	r1, r7, #8
 800a348:	4610      	mov	r0, r2
 800a34a:	4798      	blx	r3
 800a34c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a34e:	e077      	b.n	800a440 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a350:	6839      	ldr	r1, [r7, #0]
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 fab1 	bl	800a8ba <USBD_CtlError>
            err++;
 800a358:	7afb      	ldrb	r3, [r7, #11]
 800a35a:	3301      	adds	r3, #1
 800a35c:	72fb      	strb	r3, [r7, #11]
          break;
 800a35e:	e06f      	b.n	800a440 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a366:	68db      	ldr	r3, [r3, #12]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d00b      	beq.n	800a384 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a372:	68db      	ldr	r3, [r3, #12]
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	7c12      	ldrb	r2, [r2, #16]
 800a378:	f107 0108 	add.w	r1, r7, #8
 800a37c:	4610      	mov	r0, r2
 800a37e:	4798      	blx	r3
 800a380:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a382:	e05d      	b.n	800a440 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a384:	6839      	ldr	r1, [r7, #0]
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 fa97 	bl	800a8ba <USBD_CtlError>
            err++;
 800a38c:	7afb      	ldrb	r3, [r7, #11]
 800a38e:	3301      	adds	r3, #1
 800a390:	72fb      	strb	r3, [r7, #11]
          break;
 800a392:	e055      	b.n	800a440 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a39a:	691b      	ldr	r3, [r3, #16]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d00b      	beq.n	800a3b8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3a6:	691b      	ldr	r3, [r3, #16]
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	7c12      	ldrb	r2, [r2, #16]
 800a3ac:	f107 0108 	add.w	r1, r7, #8
 800a3b0:	4610      	mov	r0, r2
 800a3b2:	4798      	blx	r3
 800a3b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3b6:	e043      	b.n	800a440 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3b8:	6839      	ldr	r1, [r7, #0]
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f000 fa7d 	bl	800a8ba <USBD_CtlError>
            err++;
 800a3c0:	7afb      	ldrb	r3, [r7, #11]
 800a3c2:	3301      	adds	r3, #1
 800a3c4:	72fb      	strb	r3, [r7, #11]
          break;
 800a3c6:	e03b      	b.n	800a440 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3ce:	695b      	ldr	r3, [r3, #20]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d00b      	beq.n	800a3ec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3da:	695b      	ldr	r3, [r3, #20]
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	7c12      	ldrb	r2, [r2, #16]
 800a3e0:	f107 0108 	add.w	r1, r7, #8
 800a3e4:	4610      	mov	r0, r2
 800a3e6:	4798      	blx	r3
 800a3e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3ea:	e029      	b.n	800a440 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3ec:	6839      	ldr	r1, [r7, #0]
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fa63 	bl	800a8ba <USBD_CtlError>
            err++;
 800a3f4:	7afb      	ldrb	r3, [r7, #11]
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a3fa:	e021      	b.n	800a440 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a402:	699b      	ldr	r3, [r3, #24]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d00b      	beq.n	800a420 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a40e:	699b      	ldr	r3, [r3, #24]
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	7c12      	ldrb	r2, [r2, #16]
 800a414:	f107 0108 	add.w	r1, r7, #8
 800a418:	4610      	mov	r0, r2
 800a41a:	4798      	blx	r3
 800a41c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a41e:	e00f      	b.n	800a440 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a420:	6839      	ldr	r1, [r7, #0]
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 fa49 	bl	800a8ba <USBD_CtlError>
            err++;
 800a428:	7afb      	ldrb	r3, [r7, #11]
 800a42a:	3301      	adds	r3, #1
 800a42c:	72fb      	strb	r3, [r7, #11]
          break;
 800a42e:	e007      	b.n	800a440 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a430:	6839      	ldr	r1, [r7, #0]
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f000 fa41 	bl	800a8ba <USBD_CtlError>
          err++;
 800a438:	7afb      	ldrb	r3, [r7, #11]
 800a43a:	3301      	adds	r3, #1
 800a43c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a43e:	bf00      	nop
      }
      break;
 800a440:	e037      	b.n	800a4b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	7c1b      	ldrb	r3, [r3, #16]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d109      	bne.n	800a45e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a452:	f107 0208 	add.w	r2, r7, #8
 800a456:	4610      	mov	r0, r2
 800a458:	4798      	blx	r3
 800a45a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a45c:	e029      	b.n	800a4b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a45e:	6839      	ldr	r1, [r7, #0]
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 fa2a 	bl	800a8ba <USBD_CtlError>
        err++;
 800a466:	7afb      	ldrb	r3, [r7, #11]
 800a468:	3301      	adds	r3, #1
 800a46a:	72fb      	strb	r3, [r7, #11]
      break;
 800a46c:	e021      	b.n	800a4b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	7c1b      	ldrb	r3, [r3, #16]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d10d      	bne.n	800a492 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a47c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a47e:	f107 0208 	add.w	r2, r7, #8
 800a482:	4610      	mov	r0, r2
 800a484:	4798      	blx	r3
 800a486:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	3301      	adds	r3, #1
 800a48c:	2207      	movs	r2, #7
 800a48e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a490:	e00f      	b.n	800a4b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a492:	6839      	ldr	r1, [r7, #0]
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f000 fa10 	bl	800a8ba <USBD_CtlError>
        err++;
 800a49a:	7afb      	ldrb	r3, [r7, #11]
 800a49c:	3301      	adds	r3, #1
 800a49e:	72fb      	strb	r3, [r7, #11]
      break;
 800a4a0:	e007      	b.n	800a4b2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a4a2:	6839      	ldr	r1, [r7, #0]
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f000 fa08 	bl	800a8ba <USBD_CtlError>
      err++;
 800a4aa:	7afb      	ldrb	r3, [r7, #11]
 800a4ac:	3301      	adds	r3, #1
 800a4ae:	72fb      	strb	r3, [r7, #11]
      break;
 800a4b0:	bf00      	nop
  }

  if (err != 0U)
 800a4b2:	7afb      	ldrb	r3, [r7, #11]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d11e      	bne.n	800a4f6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	88db      	ldrh	r3, [r3, #6]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d016      	beq.n	800a4ee <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a4c0:	893b      	ldrh	r3, [r7, #8]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d00e      	beq.n	800a4e4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	88da      	ldrh	r2, [r3, #6]
 800a4ca:	893b      	ldrh	r3, [r7, #8]
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	bf28      	it	cs
 800a4d0:	4613      	movcs	r3, r2
 800a4d2:	b29b      	uxth	r3, r3
 800a4d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a4d6:	893b      	ldrh	r3, [r7, #8]
 800a4d8:	461a      	mov	r2, r3
 800a4da:	68f9      	ldr	r1, [r7, #12]
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 fa5d 	bl	800a99c <USBD_CtlSendData>
 800a4e2:	e009      	b.n	800a4f8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a4e4:	6839      	ldr	r1, [r7, #0]
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f000 f9e7 	bl	800a8ba <USBD_CtlError>
 800a4ec:	e004      	b.n	800a4f8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 faae 	bl	800aa50 <USBD_CtlSendStatus>
 800a4f4:	e000      	b.n	800a4f8 <USBD_GetDescriptor+0x2cc>
    return;
 800a4f6:	bf00      	nop
  }
}
 800a4f8:	3710      	adds	r7, #16
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop

0800a500 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b084      	sub	sp, #16
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	889b      	ldrh	r3, [r3, #4]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d131      	bne.n	800a576 <USBD_SetAddress+0x76>
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	88db      	ldrh	r3, [r3, #6]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d12d      	bne.n	800a576 <USBD_SetAddress+0x76>
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	885b      	ldrh	r3, [r3, #2]
 800a51e:	2b7f      	cmp	r3, #127	; 0x7f
 800a520:	d829      	bhi.n	800a576 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	885b      	ldrh	r3, [r3, #2]
 800a526:	b2db      	uxtb	r3, r3
 800a528:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a52c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a534:	b2db      	uxtb	r3, r3
 800a536:	2b03      	cmp	r3, #3
 800a538:	d104      	bne.n	800a544 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a53a:	6839      	ldr	r1, [r7, #0]
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f000 f9bc 	bl	800a8ba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a542:	e01d      	b.n	800a580 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	7bfa      	ldrb	r2, [r7, #15]
 800a548:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a54c:	7bfb      	ldrb	r3, [r7, #15]
 800a54e:	4619      	mov	r1, r3
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f004 f8a7 	bl	800e6a4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f000 fa7a 	bl	800aa50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a55c:	7bfb      	ldrb	r3, [r7, #15]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d004      	beq.n	800a56c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2202      	movs	r2, #2
 800a566:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a56a:	e009      	b.n	800a580 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2201      	movs	r2, #1
 800a570:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a574:	e004      	b.n	800a580 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a576:	6839      	ldr	r1, [r7, #0]
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 f99e 	bl	800a8ba <USBD_CtlError>
  }
}
 800a57e:	bf00      	nop
 800a580:	bf00      	nop
 800a582:	3710      	adds	r7, #16
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}

0800a588 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b084      	sub	sp, #16
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a592:	2300      	movs	r3, #0
 800a594:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	885b      	ldrh	r3, [r3, #2]
 800a59a:	b2da      	uxtb	r2, r3
 800a59c:	4b4e      	ldr	r3, [pc, #312]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a59e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a5a0:	4b4d      	ldr	r3, [pc, #308]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d905      	bls.n	800a5b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a5a8:	6839      	ldr	r1, [r7, #0]
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f000 f985 	bl	800a8ba <USBD_CtlError>
    return USBD_FAIL;
 800a5b0:	2303      	movs	r3, #3
 800a5b2:	e08c      	b.n	800a6ce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b02      	cmp	r3, #2
 800a5be:	d002      	beq.n	800a5c6 <USBD_SetConfig+0x3e>
 800a5c0:	2b03      	cmp	r3, #3
 800a5c2:	d029      	beq.n	800a618 <USBD_SetConfig+0x90>
 800a5c4:	e075      	b.n	800a6b2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a5c6:	4b44      	ldr	r3, [pc, #272]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d020      	beq.n	800a610 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a5ce:	4b42      	ldr	r3, [pc, #264]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a5d0:	781b      	ldrb	r3, [r3, #0]
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a5d8:	4b3f      	ldr	r3, [pc, #252]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a5da:	781b      	ldrb	r3, [r3, #0]
 800a5dc:	4619      	mov	r1, r3
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f7fe ffe7 	bl	80095b2 <USBD_SetClassConfig>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a5e8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d008      	beq.n	800a600 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a5ee:	6839      	ldr	r1, [r7, #0]
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f000 f962 	bl	800a8ba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2202      	movs	r2, #2
 800a5fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a5fe:	e065      	b.n	800a6cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f000 fa25 	bl	800aa50 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2203      	movs	r2, #3
 800a60a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a60e:	e05d      	b.n	800a6cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 fa1d 	bl	800aa50 <USBD_CtlSendStatus>
      break;
 800a616:	e059      	b.n	800a6cc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a618:	4b2f      	ldr	r3, [pc, #188]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a61a:	781b      	ldrb	r3, [r3, #0]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d112      	bne.n	800a646 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2202      	movs	r2, #2
 800a624:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a628:	4b2b      	ldr	r3, [pc, #172]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a62a:	781b      	ldrb	r3, [r3, #0]
 800a62c:	461a      	mov	r2, r3
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a632:	4b29      	ldr	r3, [pc, #164]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	4619      	mov	r1, r3
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f7fe ffd6 	bl	80095ea <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 fa06 	bl	800aa50 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a644:	e042      	b.n	800a6cc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a646:	4b24      	ldr	r3, [pc, #144]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	461a      	mov	r2, r3
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	429a      	cmp	r2, r3
 800a652:	d02a      	beq.n	800a6aa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	4619      	mov	r1, r3
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f7fe ffc4 	bl	80095ea <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a662:	4b1d      	ldr	r3, [pc, #116]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a664:	781b      	ldrb	r3, [r3, #0]
 800a666:	461a      	mov	r2, r3
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a66c:	4b1a      	ldr	r3, [pc, #104]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a66e:	781b      	ldrb	r3, [r3, #0]
 800a670:	4619      	mov	r1, r3
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f7fe ff9d 	bl	80095b2 <USBD_SetClassConfig>
 800a678:	4603      	mov	r3, r0
 800a67a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a67c:	7bfb      	ldrb	r3, [r7, #15]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d00f      	beq.n	800a6a2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a682:	6839      	ldr	r1, [r7, #0]
 800a684:	6878      	ldr	r0, [r7, #4]
 800a686:	f000 f918 	bl	800a8ba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	b2db      	uxtb	r3, r3
 800a690:	4619      	mov	r1, r3
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f7fe ffa9 	bl	80095ea <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2202      	movs	r2, #2
 800a69c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a6a0:	e014      	b.n	800a6cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 f9d4 	bl	800aa50 <USBD_CtlSendStatus>
      break;
 800a6a8:	e010      	b.n	800a6cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 f9d0 	bl	800aa50 <USBD_CtlSendStatus>
      break;
 800a6b0:	e00c      	b.n	800a6cc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a6b2:	6839      	ldr	r1, [r7, #0]
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 f900 	bl	800a8ba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a6ba:	4b07      	ldr	r3, [pc, #28]	; (800a6d8 <USBD_SetConfig+0x150>)
 800a6bc:	781b      	ldrb	r3, [r3, #0]
 800a6be:	4619      	mov	r1, r3
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f7fe ff92 	bl	80095ea <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a6c6:	2303      	movs	r3, #3
 800a6c8:	73fb      	strb	r3, [r7, #15]
      break;
 800a6ca:	bf00      	nop
  }

  return ret;
 800a6cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	3710      	adds	r7, #16
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	20000a68 	.word	0x20000a68

0800a6dc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	88db      	ldrh	r3, [r3, #6]
 800a6ea:	2b01      	cmp	r3, #1
 800a6ec:	d004      	beq.n	800a6f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a6ee:	6839      	ldr	r1, [r7, #0]
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 f8e2 	bl	800a8ba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a6f6:	e023      	b.n	800a740 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6fe:	b2db      	uxtb	r3, r3
 800a700:	2b02      	cmp	r3, #2
 800a702:	dc02      	bgt.n	800a70a <USBD_GetConfig+0x2e>
 800a704:	2b00      	cmp	r3, #0
 800a706:	dc03      	bgt.n	800a710 <USBD_GetConfig+0x34>
 800a708:	e015      	b.n	800a736 <USBD_GetConfig+0x5a>
 800a70a:	2b03      	cmp	r3, #3
 800a70c:	d00b      	beq.n	800a726 <USBD_GetConfig+0x4a>
 800a70e:	e012      	b.n	800a736 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	3308      	adds	r3, #8
 800a71a:	2201      	movs	r2, #1
 800a71c:	4619      	mov	r1, r3
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 f93c 	bl	800a99c <USBD_CtlSendData>
        break;
 800a724:	e00c      	b.n	800a740 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	3304      	adds	r3, #4
 800a72a:	2201      	movs	r2, #1
 800a72c:	4619      	mov	r1, r3
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f000 f934 	bl	800a99c <USBD_CtlSendData>
        break;
 800a734:	e004      	b.n	800a740 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a736:	6839      	ldr	r1, [r7, #0]
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 f8be 	bl	800a8ba <USBD_CtlError>
        break;
 800a73e:	bf00      	nop
}
 800a740:	bf00      	nop
 800a742:	3708      	adds	r7, #8
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}

0800a748 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b082      	sub	sp, #8
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a758:	b2db      	uxtb	r3, r3
 800a75a:	3b01      	subs	r3, #1
 800a75c:	2b02      	cmp	r3, #2
 800a75e:	d81e      	bhi.n	800a79e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	88db      	ldrh	r3, [r3, #6]
 800a764:	2b02      	cmp	r3, #2
 800a766:	d004      	beq.n	800a772 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a768:	6839      	ldr	r1, [r7, #0]
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f000 f8a5 	bl	800a8ba <USBD_CtlError>
        break;
 800a770:	e01a      	b.n	800a7a8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2201      	movs	r2, #1
 800a776:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d005      	beq.n	800a78e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	68db      	ldr	r3, [r3, #12]
 800a786:	f043 0202 	orr.w	r2, r3, #2
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	330c      	adds	r3, #12
 800a792:	2202      	movs	r2, #2
 800a794:	4619      	mov	r1, r3
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 f900 	bl	800a99c <USBD_CtlSendData>
      break;
 800a79c:	e004      	b.n	800a7a8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a79e:	6839      	ldr	r1, [r7, #0]
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 f88a 	bl	800a8ba <USBD_CtlError>
      break;
 800a7a6:	bf00      	nop
  }
}
 800a7a8:	bf00      	nop
 800a7aa:	3708      	adds	r7, #8
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bd80      	pop	{r7, pc}

0800a7b0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b082      	sub	sp, #8
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
 800a7b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	885b      	ldrh	r3, [r3, #2]
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d107      	bne.n	800a7d2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 f940 	bl	800aa50 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a7d0:	e013      	b.n	800a7fa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	885b      	ldrh	r3, [r3, #2]
 800a7d6:	2b02      	cmp	r3, #2
 800a7d8:	d10b      	bne.n	800a7f2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	889b      	ldrh	r3, [r3, #4]
 800a7de:	0a1b      	lsrs	r3, r3, #8
 800a7e0:	b29b      	uxth	r3, r3
 800a7e2:	b2da      	uxtb	r2, r3
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f000 f930 	bl	800aa50 <USBD_CtlSendStatus>
}
 800a7f0:	e003      	b.n	800a7fa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a7f2:	6839      	ldr	r1, [r7, #0]
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 f860 	bl	800a8ba <USBD_CtlError>
}
 800a7fa:	bf00      	nop
 800a7fc:	3708      	adds	r7, #8
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a802:	b580      	push	{r7, lr}
 800a804:	b082      	sub	sp, #8
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
 800a80a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a812:	b2db      	uxtb	r3, r3
 800a814:	3b01      	subs	r3, #1
 800a816:	2b02      	cmp	r3, #2
 800a818:	d80b      	bhi.n	800a832 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	885b      	ldrh	r3, [r3, #2]
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d10c      	bne.n	800a83c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f000 f910 	bl	800aa50 <USBD_CtlSendStatus>
      }
      break;
 800a830:	e004      	b.n	800a83c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a832:	6839      	ldr	r1, [r7, #0]
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 f840 	bl	800a8ba <USBD_CtlError>
      break;
 800a83a:	e000      	b.n	800a83e <USBD_ClrFeature+0x3c>
      break;
 800a83c:	bf00      	nop
  }
}
 800a83e:	bf00      	nop
 800a840:	3708      	adds	r7, #8
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}

0800a846 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a846:	b580      	push	{r7, lr}
 800a848:	b084      	sub	sp, #16
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	6078      	str	r0, [r7, #4]
 800a84e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	781a      	ldrb	r2, [r3, #0]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	3301      	adds	r3, #1
 800a860:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	781a      	ldrb	r2, [r3, #0]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	3301      	adds	r3, #1
 800a86e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a870:	68f8      	ldr	r0, [r7, #12]
 800a872:	f7ff fa41 	bl	8009cf8 <SWAPBYTE>
 800a876:	4603      	mov	r3, r0
 800a878:	461a      	mov	r2, r3
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	3301      	adds	r3, #1
 800a882:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	3301      	adds	r3, #1
 800a888:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a88a:	68f8      	ldr	r0, [r7, #12]
 800a88c:	f7ff fa34 	bl	8009cf8 <SWAPBYTE>
 800a890:	4603      	mov	r3, r0
 800a892:	461a      	mov	r2, r3
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	3301      	adds	r3, #1
 800a89c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f7ff fa27 	bl	8009cf8 <SWAPBYTE>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	461a      	mov	r2, r3
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	80da      	strh	r2, [r3, #6]
}
 800a8b2:	bf00      	nop
 800a8b4:	3710      	adds	r7, #16
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}

0800a8ba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b082      	sub	sp, #8
 800a8be:	af00      	add	r7, sp, #0
 800a8c0:	6078      	str	r0, [r7, #4]
 800a8c2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8c4:	2180      	movs	r1, #128	; 0x80
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f003 fe82 	bl	800e5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a8cc:	2100      	movs	r1, #0
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f003 fe7e 	bl	800e5d0 <USBD_LL_StallEP>
}
 800a8d4:	bf00      	nop
 800a8d6:	3708      	adds	r7, #8
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b086      	sub	sp, #24
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d036      	beq.n	800a960 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a8f6:	6938      	ldr	r0, [r7, #16]
 800a8f8:	f000 f836 	bl	800a968 <USBD_GetLen>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	3301      	adds	r3, #1
 800a900:	b29b      	uxth	r3, r3
 800a902:	005b      	lsls	r3, r3, #1
 800a904:	b29a      	uxth	r2, r3
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a90a:	7dfb      	ldrb	r3, [r7, #23]
 800a90c:	68ba      	ldr	r2, [r7, #8]
 800a90e:	4413      	add	r3, r2
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	7812      	ldrb	r2, [r2, #0]
 800a914:	701a      	strb	r2, [r3, #0]
  idx++;
 800a916:	7dfb      	ldrb	r3, [r7, #23]
 800a918:	3301      	adds	r3, #1
 800a91a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a91c:	7dfb      	ldrb	r3, [r7, #23]
 800a91e:	68ba      	ldr	r2, [r7, #8]
 800a920:	4413      	add	r3, r2
 800a922:	2203      	movs	r2, #3
 800a924:	701a      	strb	r2, [r3, #0]
  idx++;
 800a926:	7dfb      	ldrb	r3, [r7, #23]
 800a928:	3301      	adds	r3, #1
 800a92a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a92c:	e013      	b.n	800a956 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a92e:	7dfb      	ldrb	r3, [r7, #23]
 800a930:	68ba      	ldr	r2, [r7, #8]
 800a932:	4413      	add	r3, r2
 800a934:	693a      	ldr	r2, [r7, #16]
 800a936:	7812      	ldrb	r2, [r2, #0]
 800a938:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	3301      	adds	r3, #1
 800a93e:	613b      	str	r3, [r7, #16]
    idx++;
 800a940:	7dfb      	ldrb	r3, [r7, #23]
 800a942:	3301      	adds	r3, #1
 800a944:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a946:	7dfb      	ldrb	r3, [r7, #23]
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	4413      	add	r3, r2
 800a94c:	2200      	movs	r2, #0
 800a94e:	701a      	strb	r2, [r3, #0]
    idx++;
 800a950:	7dfb      	ldrb	r3, [r7, #23]
 800a952:	3301      	adds	r3, #1
 800a954:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d1e7      	bne.n	800a92e <USBD_GetString+0x52>
 800a95e:	e000      	b.n	800a962 <USBD_GetString+0x86>
    return;
 800a960:	bf00      	nop
  }
}
 800a962:	3718      	adds	r7, #24
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a968:	b480      	push	{r7}
 800a96a:	b085      	sub	sp, #20
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a970:	2300      	movs	r3, #0
 800a972:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a978:	e005      	b.n	800a986 <USBD_GetLen+0x1e>
  {
    len++;
 800a97a:	7bfb      	ldrb	r3, [r7, #15]
 800a97c:	3301      	adds	r3, #1
 800a97e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	3301      	adds	r3, #1
 800a984:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d1f5      	bne.n	800a97a <USBD_GetLen+0x12>
  }

  return len;
 800a98e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3714      	adds	r7, #20
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr

0800a99c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2202      	movs	r2, #2
 800a9ac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	687a      	ldr	r2, [r7, #4]
 800a9b4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	687a      	ldr	r2, [r7, #4]
 800a9ba:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	68ba      	ldr	r2, [r7, #8]
 800a9c0:	2100      	movs	r1, #0
 800a9c2:	68f8      	ldr	r0, [r7, #12]
 800a9c4:	f003 fe8d 	bl	800e6e2 <USBD_LL_Transmit>

  return USBD_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3710      	adds	r7, #16
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}

0800a9d2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a9d2:	b580      	push	{r7, lr}
 800a9d4:	b084      	sub	sp, #16
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	60f8      	str	r0, [r7, #12]
 800a9da:	60b9      	str	r1, [r7, #8]
 800a9dc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	68ba      	ldr	r2, [r7, #8]
 800a9e2:	2100      	movs	r1, #0
 800a9e4:	68f8      	ldr	r0, [r7, #12]
 800a9e6:	f003 fe7c 	bl	800e6e2 <USBD_LL_Transmit>

  return USBD_OK;
 800a9ea:	2300      	movs	r3, #0
}
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	3710      	adds	r7, #16
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	60f8      	str	r0, [r7, #12]
 800a9fc:	60b9      	str	r1, [r7, #8]
 800a9fe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2203      	movs	r2, #3
 800aa04:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	687a      	ldr	r2, [r7, #4]
 800aa0c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	687a      	ldr	r2, [r7, #4]
 800aa14:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	68ba      	ldr	r2, [r7, #8]
 800aa1c:	2100      	movs	r1, #0
 800aa1e:	68f8      	ldr	r0, [r7, #12]
 800aa20:	f003 fe80 	bl	800e724 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa24:	2300      	movs	r3, #0
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}

0800aa2e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800aa2e:	b580      	push	{r7, lr}
 800aa30:	b084      	sub	sp, #16
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	60f8      	str	r0, [r7, #12]
 800aa36:	60b9      	str	r1, [r7, #8]
 800aa38:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	68ba      	ldr	r2, [r7, #8]
 800aa3e:	2100      	movs	r1, #0
 800aa40:	68f8      	ldr	r0, [r7, #12]
 800aa42:	f003 fe6f 	bl	800e724 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa46:	2300      	movs	r3, #0
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3710      	adds	r7, #16
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}

0800aa50 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b082      	sub	sp, #8
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2204      	movs	r2, #4
 800aa5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aa60:	2300      	movs	r3, #0
 800aa62:	2200      	movs	r2, #0
 800aa64:	2100      	movs	r1, #0
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f003 fe3b 	bl	800e6e2 <USBD_LL_Transmit>

  return USBD_OK;
 800aa6c:	2300      	movs	r3, #0
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3708      	adds	r7, #8
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}

0800aa76 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aa76:	b580      	push	{r7, lr}
 800aa78:	b082      	sub	sp, #8
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2205      	movs	r2, #5
 800aa82:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa86:	2300      	movs	r3, #0
 800aa88:	2200      	movs	r2, #0
 800aa8a:	2100      	movs	r1, #0
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f003 fe49 	bl	800e724 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa92:	2300      	movs	r3, #0
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3708      	adds	r7, #8
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <__NVIC_SetPriority>:
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b083      	sub	sp, #12
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	6039      	str	r1, [r7, #0]
 800aaa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aaa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	db0a      	blt.n	800aac6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	b2da      	uxtb	r2, r3
 800aab4:	490c      	ldr	r1, [pc, #48]	; (800aae8 <__NVIC_SetPriority+0x4c>)
 800aab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aaba:	0112      	lsls	r2, r2, #4
 800aabc:	b2d2      	uxtb	r2, r2
 800aabe:	440b      	add	r3, r1
 800aac0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800aac4:	e00a      	b.n	800aadc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	b2da      	uxtb	r2, r3
 800aaca:	4908      	ldr	r1, [pc, #32]	; (800aaec <__NVIC_SetPriority+0x50>)
 800aacc:	79fb      	ldrb	r3, [r7, #7]
 800aace:	f003 030f 	and.w	r3, r3, #15
 800aad2:	3b04      	subs	r3, #4
 800aad4:	0112      	lsls	r2, r2, #4
 800aad6:	b2d2      	uxtb	r2, r2
 800aad8:	440b      	add	r3, r1
 800aada:	761a      	strb	r2, [r3, #24]
}
 800aadc:	bf00      	nop
 800aade:	370c      	adds	r7, #12
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr
 800aae8:	e000e100 	.word	0xe000e100
 800aaec:	e000ed00 	.word	0xe000ed00

0800aaf0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800aaf4:	4b05      	ldr	r3, [pc, #20]	; (800ab0c <SysTick_Handler+0x1c>)
 800aaf6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800aaf8:	f002 f830 	bl	800cb5c <xTaskGetSchedulerState>
 800aafc:	4603      	mov	r3, r0
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d001      	beq.n	800ab06 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ab02:	f002 ff19 	bl	800d938 <xPortSysTickHandler>
  }
}
 800ab06:	bf00      	nop
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	bf00      	nop
 800ab0c:	e000e010 	.word	0xe000e010

0800ab10 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ab10:	b580      	push	{r7, lr}
 800ab12:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ab14:	2100      	movs	r1, #0
 800ab16:	f06f 0004 	mvn.w	r0, #4
 800ab1a:	f7ff ffbf 	bl	800aa9c <__NVIC_SetPriority>
#endif
}
 800ab1e:	bf00      	nop
 800ab20:	bd80      	pop	{r7, pc}
	...

0800ab24 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab2a:	f3ef 8305 	mrs	r3, IPSR
 800ab2e:	603b      	str	r3, [r7, #0]
  return(result);
 800ab30:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d003      	beq.n	800ab3e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ab36:	f06f 0305 	mvn.w	r3, #5
 800ab3a:	607b      	str	r3, [r7, #4]
 800ab3c:	e00c      	b.n	800ab58 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ab3e:	4b0a      	ldr	r3, [pc, #40]	; (800ab68 <osKernelInitialize+0x44>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d105      	bne.n	800ab52 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ab46:	4b08      	ldr	r3, [pc, #32]	; (800ab68 <osKernelInitialize+0x44>)
 800ab48:	2201      	movs	r2, #1
 800ab4a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	607b      	str	r3, [r7, #4]
 800ab50:	e002      	b.n	800ab58 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ab52:	f04f 33ff 	mov.w	r3, #4294967295
 800ab56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ab58:	687b      	ldr	r3, [r7, #4]
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	370c      	adds	r7, #12
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab64:	4770      	bx	lr
 800ab66:	bf00      	nop
 800ab68:	20000a6c 	.word	0x20000a6c

0800ab6c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b082      	sub	sp, #8
 800ab70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab72:	f3ef 8305 	mrs	r3, IPSR
 800ab76:	603b      	str	r3, [r7, #0]
  return(result);
 800ab78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d003      	beq.n	800ab86 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ab7e:	f06f 0305 	mvn.w	r3, #5
 800ab82:	607b      	str	r3, [r7, #4]
 800ab84:	e010      	b.n	800aba8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ab86:	4b0b      	ldr	r3, [pc, #44]	; (800abb4 <osKernelStart+0x48>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d109      	bne.n	800aba2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ab8e:	f7ff ffbf 	bl	800ab10 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ab92:	4b08      	ldr	r3, [pc, #32]	; (800abb4 <osKernelStart+0x48>)
 800ab94:	2202      	movs	r2, #2
 800ab96:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ab98:	f001 fb88 	bl	800c2ac <vTaskStartScheduler>
      stat = osOK;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	607b      	str	r3, [r7, #4]
 800aba0:	e002      	b.n	800aba8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aba2:	f04f 33ff 	mov.w	r3, #4294967295
 800aba6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aba8:	687b      	ldr	r3, [r7, #4]
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3708      	adds	r7, #8
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}
 800abb2:	bf00      	nop
 800abb4:	20000a6c 	.word	0x20000a6c

0800abb8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800abb8:	b580      	push	{r7, lr}
 800abba:	b08e      	sub	sp, #56	; 0x38
 800abbc:	af04      	add	r7, sp, #16
 800abbe:	60f8      	str	r0, [r7, #12]
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800abc4:	2300      	movs	r3, #0
 800abc6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abc8:	f3ef 8305 	mrs	r3, IPSR
 800abcc:	617b      	str	r3, [r7, #20]
  return(result);
 800abce:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d17e      	bne.n	800acd2 <osThreadNew+0x11a>
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d07b      	beq.n	800acd2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800abda:	2380      	movs	r3, #128	; 0x80
 800abdc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800abde:	2318      	movs	r3, #24
 800abe0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800abe2:	2300      	movs	r3, #0
 800abe4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800abe6:	f04f 33ff 	mov.w	r3, #4294967295
 800abea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d045      	beq.n	800ac7e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d002      	beq.n	800ac00 <osThreadNew+0x48>
        name = attr->name;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	699b      	ldr	r3, [r3, #24]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d002      	beq.n	800ac0e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	699b      	ldr	r3, [r3, #24]
 800ac0c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ac0e:	69fb      	ldr	r3, [r7, #28]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d008      	beq.n	800ac26 <osThreadNew+0x6e>
 800ac14:	69fb      	ldr	r3, [r7, #28]
 800ac16:	2b38      	cmp	r3, #56	; 0x38
 800ac18:	d805      	bhi.n	800ac26 <osThreadNew+0x6e>
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	685b      	ldr	r3, [r3, #4]
 800ac1e:	f003 0301 	and.w	r3, r3, #1
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d001      	beq.n	800ac2a <osThreadNew+0x72>
        return (NULL);
 800ac26:	2300      	movs	r3, #0
 800ac28:	e054      	b.n	800acd4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	695b      	ldr	r3, [r3, #20]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d003      	beq.n	800ac3a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	695b      	ldr	r3, [r3, #20]
 800ac36:	089b      	lsrs	r3, r3, #2
 800ac38:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	689b      	ldr	r3, [r3, #8]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d00e      	beq.n	800ac60 <osThreadNew+0xa8>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	68db      	ldr	r3, [r3, #12]
 800ac46:	2b5b      	cmp	r3, #91	; 0x5b
 800ac48:	d90a      	bls.n	800ac60 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d006      	beq.n	800ac60 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	695b      	ldr	r3, [r3, #20]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d002      	beq.n	800ac60 <osThreadNew+0xa8>
        mem = 1;
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	61bb      	str	r3, [r7, #24]
 800ac5e:	e010      	b.n	800ac82 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	689b      	ldr	r3, [r3, #8]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d10c      	bne.n	800ac82 <osThreadNew+0xca>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	68db      	ldr	r3, [r3, #12]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d108      	bne.n	800ac82 <osThreadNew+0xca>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	691b      	ldr	r3, [r3, #16]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d104      	bne.n	800ac82 <osThreadNew+0xca>
          mem = 0;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	61bb      	str	r3, [r7, #24]
 800ac7c:	e001      	b.n	800ac82 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ac82:	69bb      	ldr	r3, [r7, #24]
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	d110      	bne.n	800acaa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ac90:	9202      	str	r2, [sp, #8]
 800ac92:	9301      	str	r3, [sp, #4]
 800ac94:	69fb      	ldr	r3, [r7, #28]
 800ac96:	9300      	str	r3, [sp, #0]
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	6a3a      	ldr	r2, [r7, #32]
 800ac9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ac9e:	68f8      	ldr	r0, [r7, #12]
 800aca0:	f001 f92e 	bl	800bf00 <xTaskCreateStatic>
 800aca4:	4603      	mov	r3, r0
 800aca6:	613b      	str	r3, [r7, #16]
 800aca8:	e013      	b.n	800acd2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800acaa:	69bb      	ldr	r3, [r7, #24]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d110      	bne.n	800acd2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800acb0:	6a3b      	ldr	r3, [r7, #32]
 800acb2:	b29a      	uxth	r2, r3
 800acb4:	f107 0310 	add.w	r3, r7, #16
 800acb8:	9301      	str	r3, [sp, #4]
 800acba:	69fb      	ldr	r3, [r7, #28]
 800acbc:	9300      	str	r3, [sp, #0]
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800acc2:	68f8      	ldr	r0, [r7, #12]
 800acc4:	f001 f979 	bl	800bfba <xTaskCreate>
 800acc8:	4603      	mov	r3, r0
 800acca:	2b01      	cmp	r3, #1
 800accc:	d001      	beq.n	800acd2 <osThreadNew+0x11a>
            hTask = NULL;
 800acce:	2300      	movs	r3, #0
 800acd0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800acd2:	693b      	ldr	r3, [r7, #16]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3728      	adds	r7, #40	; 0x28
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ace4:	f3ef 8305 	mrs	r3, IPSR
 800ace8:	60bb      	str	r3, [r7, #8]
  return(result);
 800acea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800acec:	2b00      	cmp	r3, #0
 800acee:	d003      	beq.n	800acf8 <osDelay+0x1c>
    stat = osErrorISR;
 800acf0:	f06f 0305 	mvn.w	r3, #5
 800acf4:	60fb      	str	r3, [r7, #12]
 800acf6:	e007      	b.n	800ad08 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800acf8:	2300      	movs	r3, #0
 800acfa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d002      	beq.n	800ad08 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f001 fa9e 	bl	800c244 <vTaskDelay>
    }
  }

  return (stat);
 800ad08:	68fb      	ldr	r3, [r7, #12]
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3710      	adds	r7, #16
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}

0800ad12 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ad12:	b580      	push	{r7, lr}
 800ad14:	b088      	sub	sp, #32
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad1e:	f3ef 8305 	mrs	r3, IPSR
 800ad22:	60bb      	str	r3, [r7, #8]
  return(result);
 800ad24:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d174      	bne.n	800ae14 <osMutexNew+0x102>
    if (attr != NULL) {
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d003      	beq.n	800ad38 <osMutexNew+0x26>
      type = attr->attr_bits;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	61bb      	str	r3, [r7, #24]
 800ad36:	e001      	b.n	800ad3c <osMutexNew+0x2a>
    } else {
      type = 0U;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ad3c:	69bb      	ldr	r3, [r7, #24]
 800ad3e:	f003 0301 	and.w	r3, r3, #1
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d002      	beq.n	800ad4c <osMutexNew+0x3a>
      rmtx = 1U;
 800ad46:	2301      	movs	r3, #1
 800ad48:	617b      	str	r3, [r7, #20]
 800ad4a:	e001      	b.n	800ad50 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ad50:	69bb      	ldr	r3, [r7, #24]
 800ad52:	f003 0308 	and.w	r3, r3, #8
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d15c      	bne.n	800ae14 <osMutexNew+0x102>
      mem = -1;
 800ad5a:	f04f 33ff 	mov.w	r3, #4294967295
 800ad5e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d015      	beq.n	800ad92 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d006      	beq.n	800ad7c <osMutexNew+0x6a>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	68db      	ldr	r3, [r3, #12]
 800ad72:	2b4f      	cmp	r3, #79	; 0x4f
 800ad74:	d902      	bls.n	800ad7c <osMutexNew+0x6a>
          mem = 1;
 800ad76:	2301      	movs	r3, #1
 800ad78:	613b      	str	r3, [r7, #16]
 800ad7a:	e00c      	b.n	800ad96 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d108      	bne.n	800ad96 <osMutexNew+0x84>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d104      	bne.n	800ad96 <osMutexNew+0x84>
            mem = 0;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	613b      	str	r3, [r7, #16]
 800ad90:	e001      	b.n	800ad96 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800ad92:	2300      	movs	r3, #0
 800ad94:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	2b01      	cmp	r3, #1
 800ad9a:	d112      	bne.n	800adc2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d007      	beq.n	800adb2 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	4619      	mov	r1, r3
 800ada8:	2004      	movs	r0, #4
 800adaa:	f000 fb18 	bl	800b3de <xQueueCreateMutexStatic>
 800adae:	61f8      	str	r0, [r7, #28]
 800adb0:	e016      	b.n	800ade0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	689b      	ldr	r3, [r3, #8]
 800adb6:	4619      	mov	r1, r3
 800adb8:	2001      	movs	r0, #1
 800adba:	f000 fb10 	bl	800b3de <xQueueCreateMutexStatic>
 800adbe:	61f8      	str	r0, [r7, #28]
 800adc0:	e00e      	b.n	800ade0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d10b      	bne.n	800ade0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d004      	beq.n	800add8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800adce:	2004      	movs	r0, #4
 800add0:	f000 faed 	bl	800b3ae <xQueueCreateMutex>
 800add4:	61f8      	str	r0, [r7, #28]
 800add6:	e003      	b.n	800ade0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800add8:	2001      	movs	r0, #1
 800adda:	f000 fae8 	bl	800b3ae <xQueueCreateMutex>
 800adde:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ade0:	69fb      	ldr	r3, [r7, #28]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d00c      	beq.n	800ae00 <osMutexNew+0xee>
        if (attr != NULL) {
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d003      	beq.n	800adf4 <osMutexNew+0xe2>
          name = attr->name;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	60fb      	str	r3, [r7, #12]
 800adf2:	e001      	b.n	800adf8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800adf4:	2300      	movs	r3, #0
 800adf6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800adf8:	68f9      	ldr	r1, [r7, #12]
 800adfa:	69f8      	ldr	r0, [r7, #28]
 800adfc:	f001 f822 	bl	800be44 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ae00:	69fb      	ldr	r3, [r7, #28]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d006      	beq.n	800ae14 <osMutexNew+0x102>
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d003      	beq.n	800ae14 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ae0c:	69fb      	ldr	r3, [r7, #28]
 800ae0e:	f043 0301 	orr.w	r3, r3, #1
 800ae12:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ae14:	69fb      	ldr	r3, [r7, #28]
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3720      	adds	r7, #32
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}

0800ae1e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ae1e:	b580      	push	{r7, lr}
 800ae20:	b086      	sub	sp, #24
 800ae22:	af00      	add	r7, sp, #0
 800ae24:	6078      	str	r0, [r7, #4]
 800ae26:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f023 0301 	bic.w	r3, r3, #1
 800ae2e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f003 0301 	and.w	r3, r3, #1
 800ae36:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae3c:	f3ef 8305 	mrs	r3, IPSR
 800ae40:	60bb      	str	r3, [r7, #8]
  return(result);
 800ae42:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d003      	beq.n	800ae50 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800ae48:	f06f 0305 	mvn.w	r3, #5
 800ae4c:	617b      	str	r3, [r7, #20]
 800ae4e:	e02c      	b.n	800aeaa <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d103      	bne.n	800ae5e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800ae56:	f06f 0303 	mvn.w	r3, #3
 800ae5a:	617b      	str	r3, [r7, #20]
 800ae5c:	e025      	b.n	800aeaa <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d011      	beq.n	800ae88 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ae64:	6839      	ldr	r1, [r7, #0]
 800ae66:	6938      	ldr	r0, [r7, #16]
 800ae68:	f000 fb08 	bl	800b47c <xQueueTakeMutexRecursive>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d01b      	beq.n	800aeaa <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d003      	beq.n	800ae80 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800ae78:	f06f 0301 	mvn.w	r3, #1
 800ae7c:	617b      	str	r3, [r7, #20]
 800ae7e:	e014      	b.n	800aeaa <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800ae80:	f06f 0302 	mvn.w	r3, #2
 800ae84:	617b      	str	r3, [r7, #20]
 800ae86:	e010      	b.n	800aeaa <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800ae88:	6839      	ldr	r1, [r7, #0]
 800ae8a:	6938      	ldr	r0, [r7, #16]
 800ae8c:	f000 fda6 	bl	800b9dc <xQueueSemaphoreTake>
 800ae90:	4603      	mov	r3, r0
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d009      	beq.n	800aeaa <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d003      	beq.n	800aea4 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800ae9c:	f06f 0301 	mvn.w	r3, #1
 800aea0:	617b      	str	r3, [r7, #20]
 800aea2:	e002      	b.n	800aeaa <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800aea4:	f06f 0302 	mvn.w	r3, #2
 800aea8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800aeaa:	697b      	ldr	r3, [r7, #20]
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3718      	adds	r7, #24
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}

0800aeb4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b086      	sub	sp, #24
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f023 0301 	bic.w	r3, r3, #1
 800aec2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f003 0301 	and.w	r3, r3, #1
 800aeca:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800aecc:	2300      	movs	r3, #0
 800aece:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aed0:	f3ef 8305 	mrs	r3, IPSR
 800aed4:	60bb      	str	r3, [r7, #8]
  return(result);
 800aed6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d003      	beq.n	800aee4 <osMutexRelease+0x30>
    stat = osErrorISR;
 800aedc:	f06f 0305 	mvn.w	r3, #5
 800aee0:	617b      	str	r3, [r7, #20]
 800aee2:	e01f      	b.n	800af24 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d103      	bne.n	800aef2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800aeea:	f06f 0303 	mvn.w	r3, #3
 800aeee:	617b      	str	r3, [r7, #20]
 800aef0:	e018      	b.n	800af24 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d009      	beq.n	800af0c <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800aef8:	6938      	ldr	r0, [r7, #16]
 800aefa:	f000 fa8b 	bl	800b414 <xQueueGiveMutexRecursive>
 800aefe:	4603      	mov	r3, r0
 800af00:	2b01      	cmp	r3, #1
 800af02:	d00f      	beq.n	800af24 <osMutexRelease+0x70>
        stat = osErrorResource;
 800af04:	f06f 0302 	mvn.w	r3, #2
 800af08:	617b      	str	r3, [r7, #20]
 800af0a:	e00b      	b.n	800af24 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800af0c:	2300      	movs	r3, #0
 800af0e:	2200      	movs	r2, #0
 800af10:	2100      	movs	r1, #0
 800af12:	6938      	ldr	r0, [r7, #16]
 800af14:	f000 fae8 	bl	800b4e8 <xQueueGenericSend>
 800af18:	4603      	mov	r3, r0
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d002      	beq.n	800af24 <osMutexRelease+0x70>
        stat = osErrorResource;
 800af1e:	f06f 0302 	mvn.w	r3, #2
 800af22:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800af24:	697b      	ldr	r3, [r7, #20]
}
 800af26:	4618      	mov	r0, r3
 800af28:	3718      	adds	r7, #24
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
	...

0800af30 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800af30:	b480      	push	{r7}
 800af32:	b085      	sub	sp, #20
 800af34:	af00      	add	r7, sp, #0
 800af36:	60f8      	str	r0, [r7, #12]
 800af38:	60b9      	str	r1, [r7, #8]
 800af3a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	4a07      	ldr	r2, [pc, #28]	; (800af5c <vApplicationGetIdleTaskMemory+0x2c>)
 800af40:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	4a06      	ldr	r2, [pc, #24]	; (800af60 <vApplicationGetIdleTaskMemory+0x30>)
 800af46:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2280      	movs	r2, #128	; 0x80
 800af4c:	601a      	str	r2, [r3, #0]
}
 800af4e:	bf00      	nop
 800af50:	3714      	adds	r7, #20
 800af52:	46bd      	mov	sp, r7
 800af54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af58:	4770      	bx	lr
 800af5a:	bf00      	nop
 800af5c:	20000a70 	.word	0x20000a70
 800af60:	20000acc 	.word	0x20000acc

0800af64 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800af64:	b480      	push	{r7}
 800af66:	b085      	sub	sp, #20
 800af68:	af00      	add	r7, sp, #0
 800af6a:	60f8      	str	r0, [r7, #12]
 800af6c:	60b9      	str	r1, [r7, #8]
 800af6e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	4a07      	ldr	r2, [pc, #28]	; (800af90 <vApplicationGetTimerTaskMemory+0x2c>)
 800af74:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	4a06      	ldr	r2, [pc, #24]	; (800af94 <vApplicationGetTimerTaskMemory+0x30>)
 800af7a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af82:	601a      	str	r2, [r3, #0]
}
 800af84:	bf00      	nop
 800af86:	3714      	adds	r7, #20
 800af88:	46bd      	mov	sp, r7
 800af8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8e:	4770      	bx	lr
 800af90:	20000ccc 	.word	0x20000ccc
 800af94:	20000d28 	.word	0x20000d28

0800af98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800af98:	b480      	push	{r7}
 800af9a:	b083      	sub	sp, #12
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	f103 0208 	add.w	r2, r3, #8
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f04f 32ff 	mov.w	r2, #4294967295
 800afb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	f103 0208 	add.w	r2, r3, #8
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	f103 0208 	add.w	r2, r3, #8
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2200      	movs	r2, #0
 800afca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800afcc:	bf00      	nop
 800afce:	370c      	adds	r7, #12
 800afd0:	46bd      	mov	sp, r7
 800afd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd6:	4770      	bx	lr

0800afd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2200      	movs	r2, #0
 800afe4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800afe6:	bf00      	nop
 800afe8:	370c      	adds	r7, #12
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr

0800aff2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aff2:	b480      	push	{r7}
 800aff4:	b085      	sub	sp, #20
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
 800affa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	68fa      	ldr	r2, [r7, #12]
 800b006:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	689a      	ldr	r2, [r3, #8]
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	689b      	ldr	r3, [r3, #8]
 800b014:	683a      	ldr	r2, [r7, #0]
 800b016:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	683a      	ldr	r2, [r7, #0]
 800b01c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	1c5a      	adds	r2, r3, #1
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	601a      	str	r2, [r3, #0]
}
 800b02e:	bf00      	nop
 800b030:	3714      	adds	r7, #20
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr

0800b03a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b03a:	b480      	push	{r7}
 800b03c:	b085      	sub	sp, #20
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
 800b042:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b050:	d103      	bne.n	800b05a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	691b      	ldr	r3, [r3, #16]
 800b056:	60fb      	str	r3, [r7, #12]
 800b058:	e00c      	b.n	800b074 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	3308      	adds	r3, #8
 800b05e:	60fb      	str	r3, [r7, #12]
 800b060:	e002      	b.n	800b068 <vListInsert+0x2e>
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	60fb      	str	r3, [r7, #12]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	68ba      	ldr	r2, [r7, #8]
 800b070:	429a      	cmp	r2, r3
 800b072:	d2f6      	bcs.n	800b062 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	685a      	ldr	r2, [r3, #4]
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	683a      	ldr	r2, [r7, #0]
 800b082:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	68fa      	ldr	r2, [r7, #12]
 800b088:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	683a      	ldr	r2, [r7, #0]
 800b08e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	687a      	ldr	r2, [r7, #4]
 800b094:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	1c5a      	adds	r2, r3, #1
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	601a      	str	r2, [r3, #0]
}
 800b0a0:	bf00      	nop
 800b0a2:	3714      	adds	r7, #20
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0aa:	4770      	bx	lr

0800b0ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b0ac:	b480      	push	{r7}
 800b0ae:	b085      	sub	sp, #20
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	691b      	ldr	r3, [r3, #16]
 800b0b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	6892      	ldr	r2, [r2, #8]
 800b0c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	689b      	ldr	r3, [r3, #8]
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	6852      	ldr	r2, [r2, #4]
 800b0cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	685b      	ldr	r3, [r3, #4]
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d103      	bne.n	800b0e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	689a      	ldr	r2, [r3, #8]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	1e5a      	subs	r2, r3, #1
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	681b      	ldr	r3, [r3, #0]
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	3714      	adds	r7, #20
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr

0800b100 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d10a      	bne.n	800b12a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b118:	f383 8811 	msr	BASEPRI, r3
 800b11c:	f3bf 8f6f 	isb	sy
 800b120:	f3bf 8f4f 	dsb	sy
 800b124:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b126:	bf00      	nop
 800b128:	e7fe      	b.n	800b128 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b12a:	f002 fb73 	bl	800d814 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681a      	ldr	r2, [r3, #0]
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b136:	68f9      	ldr	r1, [r7, #12]
 800b138:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b13a:	fb01 f303 	mul.w	r3, r1, r3
 800b13e:	441a      	add	r2, r3
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	2200      	movs	r2, #0
 800b148:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681a      	ldr	r2, [r3, #0]
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b15a:	3b01      	subs	r3, #1
 800b15c:	68f9      	ldr	r1, [r7, #12]
 800b15e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b160:	fb01 f303 	mul.w	r3, r1, r3
 800b164:	441a      	add	r2, r3
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	22ff      	movs	r2, #255	; 0xff
 800b16e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	22ff      	movs	r2, #255	; 0xff
 800b176:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d114      	bne.n	800b1aa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	691b      	ldr	r3, [r3, #16]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d01a      	beq.n	800b1be <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	3310      	adds	r3, #16
 800b18c:	4618      	mov	r0, r3
 800b18e:	f001 fb17 	bl	800c7c0 <xTaskRemoveFromEventList>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d012      	beq.n	800b1be <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b198:	4b0c      	ldr	r3, [pc, #48]	; (800b1cc <xQueueGenericReset+0xcc>)
 800b19a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b19e:	601a      	str	r2, [r3, #0]
 800b1a0:	f3bf 8f4f 	dsb	sy
 800b1a4:	f3bf 8f6f 	isb	sy
 800b1a8:	e009      	b.n	800b1be <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	3310      	adds	r3, #16
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7ff fef2 	bl	800af98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	3324      	adds	r3, #36	; 0x24
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f7ff feed 	bl	800af98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b1be:	f002 fb59 	bl	800d874 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b1c2:	2301      	movs	r3, #1
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}
 800b1cc:	e000ed04 	.word	0xe000ed04

0800b1d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b08e      	sub	sp, #56	; 0x38
 800b1d4:	af02      	add	r7, sp, #8
 800b1d6:	60f8      	str	r0, [r7, #12]
 800b1d8:	60b9      	str	r1, [r7, #8]
 800b1da:	607a      	str	r2, [r7, #4]
 800b1dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d10a      	bne.n	800b1fa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1e8:	f383 8811 	msr	BASEPRI, r3
 800b1ec:	f3bf 8f6f 	isb	sy
 800b1f0:	f3bf 8f4f 	dsb	sy
 800b1f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b1f6:	bf00      	nop
 800b1f8:	e7fe      	b.n	800b1f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d10a      	bne.n	800b216 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b204:	f383 8811 	msr	BASEPRI, r3
 800b208:	f3bf 8f6f 	isb	sy
 800b20c:	f3bf 8f4f 	dsb	sy
 800b210:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b212:	bf00      	nop
 800b214:	e7fe      	b.n	800b214 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d002      	beq.n	800b222 <xQueueGenericCreateStatic+0x52>
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d001      	beq.n	800b226 <xQueueGenericCreateStatic+0x56>
 800b222:	2301      	movs	r3, #1
 800b224:	e000      	b.n	800b228 <xQueueGenericCreateStatic+0x58>
 800b226:	2300      	movs	r3, #0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d10a      	bne.n	800b242 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b22c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b230:	f383 8811 	msr	BASEPRI, r3
 800b234:	f3bf 8f6f 	isb	sy
 800b238:	f3bf 8f4f 	dsb	sy
 800b23c:	623b      	str	r3, [r7, #32]
}
 800b23e:	bf00      	nop
 800b240:	e7fe      	b.n	800b240 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d102      	bne.n	800b24e <xQueueGenericCreateStatic+0x7e>
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d101      	bne.n	800b252 <xQueueGenericCreateStatic+0x82>
 800b24e:	2301      	movs	r3, #1
 800b250:	e000      	b.n	800b254 <xQueueGenericCreateStatic+0x84>
 800b252:	2300      	movs	r3, #0
 800b254:	2b00      	cmp	r3, #0
 800b256:	d10a      	bne.n	800b26e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b25c:	f383 8811 	msr	BASEPRI, r3
 800b260:	f3bf 8f6f 	isb	sy
 800b264:	f3bf 8f4f 	dsb	sy
 800b268:	61fb      	str	r3, [r7, #28]
}
 800b26a:	bf00      	nop
 800b26c:	e7fe      	b.n	800b26c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b26e:	2350      	movs	r3, #80	; 0x50
 800b270:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	2b50      	cmp	r3, #80	; 0x50
 800b276:	d00a      	beq.n	800b28e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b27c:	f383 8811 	msr	BASEPRI, r3
 800b280:	f3bf 8f6f 	isb	sy
 800b284:	f3bf 8f4f 	dsb	sy
 800b288:	61bb      	str	r3, [r7, #24]
}
 800b28a:	bf00      	nop
 800b28c:	e7fe      	b.n	800b28c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b28e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b296:	2b00      	cmp	r3, #0
 800b298:	d00d      	beq.n	800b2b6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b29a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b29c:	2201      	movs	r2, #1
 800b29e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b2a2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b2a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2a8:	9300      	str	r3, [sp, #0]
 800b2aa:	4613      	mov	r3, r2
 800b2ac:	687a      	ldr	r2, [r7, #4]
 800b2ae:	68b9      	ldr	r1, [r7, #8]
 800b2b0:	68f8      	ldr	r0, [r7, #12]
 800b2b2:	f000 f83f 	bl	800b334 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b2b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3730      	adds	r7, #48	; 0x30
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b08a      	sub	sp, #40	; 0x28
 800b2c4:	af02      	add	r7, sp, #8
 800b2c6:	60f8      	str	r0, [r7, #12]
 800b2c8:	60b9      	str	r1, [r7, #8]
 800b2ca:	4613      	mov	r3, r2
 800b2cc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d10a      	bne.n	800b2ea <xQueueGenericCreate+0x2a>
	__asm volatile
 800b2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2d8:	f383 8811 	msr	BASEPRI, r3
 800b2dc:	f3bf 8f6f 	isb	sy
 800b2e0:	f3bf 8f4f 	dsb	sy
 800b2e4:	613b      	str	r3, [r7, #16]
}
 800b2e6:	bf00      	nop
 800b2e8:	e7fe      	b.n	800b2e8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	68ba      	ldr	r2, [r7, #8]
 800b2ee:	fb02 f303 	mul.w	r3, r2, r3
 800b2f2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b2f4:	69fb      	ldr	r3, [r7, #28]
 800b2f6:	3350      	adds	r3, #80	; 0x50
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	f002 fbad 	bl	800da58 <pvPortMalloc>
 800b2fe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b300:	69bb      	ldr	r3, [r7, #24]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d011      	beq.n	800b32a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b306:	69bb      	ldr	r3, [r7, #24]
 800b308:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	3350      	adds	r3, #80	; 0x50
 800b30e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b310:	69bb      	ldr	r3, [r7, #24]
 800b312:	2200      	movs	r2, #0
 800b314:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b318:	79fa      	ldrb	r2, [r7, #7]
 800b31a:	69bb      	ldr	r3, [r7, #24]
 800b31c:	9300      	str	r3, [sp, #0]
 800b31e:	4613      	mov	r3, r2
 800b320:	697a      	ldr	r2, [r7, #20]
 800b322:	68b9      	ldr	r1, [r7, #8]
 800b324:	68f8      	ldr	r0, [r7, #12]
 800b326:	f000 f805 	bl	800b334 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b32a:	69bb      	ldr	r3, [r7, #24]
	}
 800b32c:	4618      	mov	r0, r3
 800b32e:	3720      	adds	r7, #32
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}

0800b334 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b084      	sub	sp, #16
 800b338:	af00      	add	r7, sp, #0
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	607a      	str	r2, [r7, #4]
 800b340:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d103      	bne.n	800b350 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b348:	69bb      	ldr	r3, [r7, #24]
 800b34a:	69ba      	ldr	r2, [r7, #24]
 800b34c:	601a      	str	r2, [r3, #0]
 800b34e:	e002      	b.n	800b356 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	687a      	ldr	r2, [r7, #4]
 800b354:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b356:	69bb      	ldr	r3, [r7, #24]
 800b358:	68fa      	ldr	r2, [r7, #12]
 800b35a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b35c:	69bb      	ldr	r3, [r7, #24]
 800b35e:	68ba      	ldr	r2, [r7, #8]
 800b360:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b362:	2101      	movs	r1, #1
 800b364:	69b8      	ldr	r0, [r7, #24]
 800b366:	f7ff fecb 	bl	800b100 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b36a:	69bb      	ldr	r3, [r7, #24]
 800b36c:	78fa      	ldrb	r2, [r7, #3]
 800b36e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b372:	bf00      	nop
 800b374:	3710      	adds	r7, #16
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}

0800b37a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b37a:	b580      	push	{r7, lr}
 800b37c:	b082      	sub	sp, #8
 800b37e:	af00      	add	r7, sp, #0
 800b380:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d00e      	beq.n	800b3a6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2200      	movs	r2, #0
 800b38c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2200      	movs	r2, #0
 800b392:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2200      	movs	r2, #0
 800b398:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b39a:	2300      	movs	r3, #0
 800b39c:	2200      	movs	r2, #0
 800b39e:	2100      	movs	r1, #0
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f000 f8a1 	bl	800b4e8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b3a6:	bf00      	nop
 800b3a8:	3708      	adds	r7, #8
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}

0800b3ae <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b3ae:	b580      	push	{r7, lr}
 800b3b0:	b086      	sub	sp, #24
 800b3b2:	af00      	add	r7, sp, #0
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	617b      	str	r3, [r7, #20]
 800b3bc:	2300      	movs	r3, #0
 800b3be:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b3c0:	79fb      	ldrb	r3, [r7, #7]
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	6939      	ldr	r1, [r7, #16]
 800b3c6:	6978      	ldr	r0, [r7, #20]
 800b3c8:	f7ff ff7a 	bl	800b2c0 <xQueueGenericCreate>
 800b3cc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b3ce:	68f8      	ldr	r0, [r7, #12]
 800b3d0:	f7ff ffd3 	bl	800b37a <prvInitialiseMutex>

		return xNewQueue;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
	}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3718      	adds	r7, #24
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}

0800b3de <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b3de:	b580      	push	{r7, lr}
 800b3e0:	b088      	sub	sp, #32
 800b3e2:	af02      	add	r7, sp, #8
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	6039      	str	r1, [r7, #0]
 800b3e8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	617b      	str	r3, [r7, #20]
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b3f2:	79fb      	ldrb	r3, [r7, #7]
 800b3f4:	9300      	str	r3, [sp, #0]
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	6939      	ldr	r1, [r7, #16]
 800b3fc:	6978      	ldr	r0, [r7, #20]
 800b3fe:	f7ff fee7 	bl	800b1d0 <xQueueGenericCreateStatic>
 800b402:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b404:	68f8      	ldr	r0, [r7, #12]
 800b406:	f7ff ffb8 	bl	800b37a <prvInitialiseMutex>

		return xNewQueue;
 800b40a:	68fb      	ldr	r3, [r7, #12]
	}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3718      	adds	r7, #24
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800b414:	b590      	push	{r4, r7, lr}
 800b416:	b087      	sub	sp, #28
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b420:	693b      	ldr	r3, [r7, #16]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d10a      	bne.n	800b43c <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800b426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b42a:	f383 8811 	msr	BASEPRI, r3
 800b42e:	f3bf 8f6f 	isb	sy
 800b432:	f3bf 8f4f 	dsb	sy
 800b436:	60fb      	str	r3, [r7, #12]
}
 800b438:	bf00      	nop
 800b43a:	e7fe      	b.n	800b43a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	689c      	ldr	r4, [r3, #8]
 800b440:	f001 fb7c 	bl	800cb3c <xTaskGetCurrentTaskHandle>
 800b444:	4603      	mov	r3, r0
 800b446:	429c      	cmp	r4, r3
 800b448:	d111      	bne.n	800b46e <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	68db      	ldr	r3, [r3, #12]
 800b44e:	1e5a      	subs	r2, r3, #1
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	68db      	ldr	r3, [r3, #12]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d105      	bne.n	800b468 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800b45c:	2300      	movs	r3, #0
 800b45e:	2200      	movs	r2, #0
 800b460:	2100      	movs	r1, #0
 800b462:	6938      	ldr	r0, [r7, #16]
 800b464:	f000 f840 	bl	800b4e8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800b468:	2301      	movs	r3, #1
 800b46a:	617b      	str	r3, [r7, #20]
 800b46c:	e001      	b.n	800b472 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800b46e:	2300      	movs	r3, #0
 800b470:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800b472:	697b      	ldr	r3, [r7, #20]
	}
 800b474:	4618      	mov	r0, r3
 800b476:	371c      	adds	r7, #28
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd90      	pop	{r4, r7, pc}

0800b47c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800b47c:	b590      	push	{r4, r7, lr}
 800b47e:	b087      	sub	sp, #28
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d10a      	bne.n	800b4a6 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800b490:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b494:	f383 8811 	msr	BASEPRI, r3
 800b498:	f3bf 8f6f 	isb	sy
 800b49c:	f3bf 8f4f 	dsb	sy
 800b4a0:	60fb      	str	r3, [r7, #12]
}
 800b4a2:	bf00      	nop
 800b4a4:	e7fe      	b.n	800b4a4 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b4a6:	693b      	ldr	r3, [r7, #16]
 800b4a8:	689c      	ldr	r4, [r3, #8]
 800b4aa:	f001 fb47 	bl	800cb3c <xTaskGetCurrentTaskHandle>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	429c      	cmp	r4, r3
 800b4b2:	d107      	bne.n	800b4c4 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	68db      	ldr	r3, [r3, #12]
 800b4b8:	1c5a      	adds	r2, r3, #1
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	617b      	str	r3, [r7, #20]
 800b4c2:	e00c      	b.n	800b4de <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b4c4:	6839      	ldr	r1, [r7, #0]
 800b4c6:	6938      	ldr	r0, [r7, #16]
 800b4c8:	f000 fa88 	bl	800b9dc <xQueueSemaphoreTake>
 800b4cc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800b4ce:	697b      	ldr	r3, [r7, #20]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d004      	beq.n	800b4de <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	68db      	ldr	r3, [r3, #12]
 800b4d8:	1c5a      	adds	r2, r3, #1
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800b4de:	697b      	ldr	r3, [r7, #20]
	}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	371c      	adds	r7, #28
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd90      	pop	{r4, r7, pc}

0800b4e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b08e      	sub	sp, #56	; 0x38
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	60f8      	str	r0, [r7, #12]
 800b4f0:	60b9      	str	r1, [r7, #8]
 800b4f2:	607a      	str	r2, [r7, #4]
 800b4f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b500:	2b00      	cmp	r3, #0
 800b502:	d10a      	bne.n	800b51a <xQueueGenericSend+0x32>
	__asm volatile
 800b504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b508:	f383 8811 	msr	BASEPRI, r3
 800b50c:	f3bf 8f6f 	isb	sy
 800b510:	f3bf 8f4f 	dsb	sy
 800b514:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b516:	bf00      	nop
 800b518:	e7fe      	b.n	800b518 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d103      	bne.n	800b528 <xQueueGenericSend+0x40>
 800b520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b524:	2b00      	cmp	r3, #0
 800b526:	d101      	bne.n	800b52c <xQueueGenericSend+0x44>
 800b528:	2301      	movs	r3, #1
 800b52a:	e000      	b.n	800b52e <xQueueGenericSend+0x46>
 800b52c:	2300      	movs	r3, #0
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d10a      	bne.n	800b548 <xQueueGenericSend+0x60>
	__asm volatile
 800b532:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b536:	f383 8811 	msr	BASEPRI, r3
 800b53a:	f3bf 8f6f 	isb	sy
 800b53e:	f3bf 8f4f 	dsb	sy
 800b542:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b544:	bf00      	nop
 800b546:	e7fe      	b.n	800b546 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	2b02      	cmp	r3, #2
 800b54c:	d103      	bne.n	800b556 <xQueueGenericSend+0x6e>
 800b54e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b552:	2b01      	cmp	r3, #1
 800b554:	d101      	bne.n	800b55a <xQueueGenericSend+0x72>
 800b556:	2301      	movs	r3, #1
 800b558:	e000      	b.n	800b55c <xQueueGenericSend+0x74>
 800b55a:	2300      	movs	r3, #0
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d10a      	bne.n	800b576 <xQueueGenericSend+0x8e>
	__asm volatile
 800b560:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b564:	f383 8811 	msr	BASEPRI, r3
 800b568:	f3bf 8f6f 	isb	sy
 800b56c:	f3bf 8f4f 	dsb	sy
 800b570:	623b      	str	r3, [r7, #32]
}
 800b572:	bf00      	nop
 800b574:	e7fe      	b.n	800b574 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b576:	f001 faf1 	bl	800cb5c <xTaskGetSchedulerState>
 800b57a:	4603      	mov	r3, r0
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d102      	bne.n	800b586 <xQueueGenericSend+0x9e>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d101      	bne.n	800b58a <xQueueGenericSend+0xa2>
 800b586:	2301      	movs	r3, #1
 800b588:	e000      	b.n	800b58c <xQueueGenericSend+0xa4>
 800b58a:	2300      	movs	r3, #0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d10a      	bne.n	800b5a6 <xQueueGenericSend+0xbe>
	__asm volatile
 800b590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b594:	f383 8811 	msr	BASEPRI, r3
 800b598:	f3bf 8f6f 	isb	sy
 800b59c:	f3bf 8f4f 	dsb	sy
 800b5a0:	61fb      	str	r3, [r7, #28]
}
 800b5a2:	bf00      	nop
 800b5a4:	e7fe      	b.n	800b5a4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b5a6:	f002 f935 	bl	800d814 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b5aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d302      	bcc.n	800b5bc <xQueueGenericSend+0xd4>
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	2b02      	cmp	r3, #2
 800b5ba:	d129      	bne.n	800b610 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b5bc:	683a      	ldr	r2, [r7, #0]
 800b5be:	68b9      	ldr	r1, [r7, #8]
 800b5c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5c2:	f000 fb2f 	bl	800bc24 <prvCopyDataToQueue>
 800b5c6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d010      	beq.n	800b5f2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d2:	3324      	adds	r3, #36	; 0x24
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f001 f8f3 	bl	800c7c0 <xTaskRemoveFromEventList>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d013      	beq.n	800b608 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b5e0:	4b3f      	ldr	r3, [pc, #252]	; (800b6e0 <xQueueGenericSend+0x1f8>)
 800b5e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5e6:	601a      	str	r2, [r3, #0]
 800b5e8:	f3bf 8f4f 	dsb	sy
 800b5ec:	f3bf 8f6f 	isb	sy
 800b5f0:	e00a      	b.n	800b608 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b5f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d007      	beq.n	800b608 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b5f8:	4b39      	ldr	r3, [pc, #228]	; (800b6e0 <xQueueGenericSend+0x1f8>)
 800b5fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5fe:	601a      	str	r2, [r3, #0]
 800b600:	f3bf 8f4f 	dsb	sy
 800b604:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b608:	f002 f934 	bl	800d874 <vPortExitCritical>
				return pdPASS;
 800b60c:	2301      	movs	r3, #1
 800b60e:	e063      	b.n	800b6d8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d103      	bne.n	800b61e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b616:	f002 f92d 	bl	800d874 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b61a:	2300      	movs	r3, #0
 800b61c:	e05c      	b.n	800b6d8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b61e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b620:	2b00      	cmp	r3, #0
 800b622:	d106      	bne.n	800b632 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b624:	f107 0314 	add.w	r3, r7, #20
 800b628:	4618      	mov	r0, r3
 800b62a:	f001 f92d 	bl	800c888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b62e:	2301      	movs	r3, #1
 800b630:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b632:	f002 f91f 	bl	800d874 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b636:	f000 fe9f 	bl	800c378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b63a:	f002 f8eb 	bl	800d814 <vPortEnterCritical>
 800b63e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b640:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b644:	b25b      	sxtb	r3, r3
 800b646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b64a:	d103      	bne.n	800b654 <xQueueGenericSend+0x16c>
 800b64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64e:	2200      	movs	r2, #0
 800b650:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b656:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b65a:	b25b      	sxtb	r3, r3
 800b65c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b660:	d103      	bne.n	800b66a <xQueueGenericSend+0x182>
 800b662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b664:	2200      	movs	r2, #0
 800b666:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b66a:	f002 f903 	bl	800d874 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b66e:	1d3a      	adds	r2, r7, #4
 800b670:	f107 0314 	add.w	r3, r7, #20
 800b674:	4611      	mov	r1, r2
 800b676:	4618      	mov	r0, r3
 800b678:	f001 f91c 	bl	800c8b4 <xTaskCheckForTimeOut>
 800b67c:	4603      	mov	r3, r0
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d124      	bne.n	800b6cc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b682:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b684:	f000 fbc6 	bl	800be14 <prvIsQueueFull>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d018      	beq.n	800b6c0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b690:	3310      	adds	r3, #16
 800b692:	687a      	ldr	r2, [r7, #4]
 800b694:	4611      	mov	r1, r2
 800b696:	4618      	mov	r0, r3
 800b698:	f001 f842 	bl	800c720 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b69c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b69e:	f000 fb51 	bl	800bd44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b6a2:	f000 fe77 	bl	800c394 <xTaskResumeAll>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	f47f af7c 	bne.w	800b5a6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b6ae:	4b0c      	ldr	r3, [pc, #48]	; (800b6e0 <xQueueGenericSend+0x1f8>)
 800b6b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6b4:	601a      	str	r2, [r3, #0]
 800b6b6:	f3bf 8f4f 	dsb	sy
 800b6ba:	f3bf 8f6f 	isb	sy
 800b6be:	e772      	b.n	800b5a6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b6c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b6c2:	f000 fb3f 	bl	800bd44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b6c6:	f000 fe65 	bl	800c394 <xTaskResumeAll>
 800b6ca:	e76c      	b.n	800b5a6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b6cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b6ce:	f000 fb39 	bl	800bd44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b6d2:	f000 fe5f 	bl	800c394 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b6d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b6d8:	4618      	mov	r0, r3
 800b6da:	3738      	adds	r7, #56	; 0x38
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	e000ed04 	.word	0xe000ed04

0800b6e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b090      	sub	sp, #64	; 0x40
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	607a      	str	r2, [r7, #4]
 800b6f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b6f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d10a      	bne.n	800b712 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b6fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b700:	f383 8811 	msr	BASEPRI, r3
 800b704:	f3bf 8f6f 	isb	sy
 800b708:	f3bf 8f4f 	dsb	sy
 800b70c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b70e:	bf00      	nop
 800b710:	e7fe      	b.n	800b710 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d103      	bne.n	800b720 <xQueueGenericSendFromISR+0x3c>
 800b718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b71a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d101      	bne.n	800b724 <xQueueGenericSendFromISR+0x40>
 800b720:	2301      	movs	r3, #1
 800b722:	e000      	b.n	800b726 <xQueueGenericSendFromISR+0x42>
 800b724:	2300      	movs	r3, #0
 800b726:	2b00      	cmp	r3, #0
 800b728:	d10a      	bne.n	800b740 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b72a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b72e:	f383 8811 	msr	BASEPRI, r3
 800b732:	f3bf 8f6f 	isb	sy
 800b736:	f3bf 8f4f 	dsb	sy
 800b73a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b73c:	bf00      	nop
 800b73e:	e7fe      	b.n	800b73e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	2b02      	cmp	r3, #2
 800b744:	d103      	bne.n	800b74e <xQueueGenericSendFromISR+0x6a>
 800b746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b74a:	2b01      	cmp	r3, #1
 800b74c:	d101      	bne.n	800b752 <xQueueGenericSendFromISR+0x6e>
 800b74e:	2301      	movs	r3, #1
 800b750:	e000      	b.n	800b754 <xQueueGenericSendFromISR+0x70>
 800b752:	2300      	movs	r3, #0
 800b754:	2b00      	cmp	r3, #0
 800b756:	d10a      	bne.n	800b76e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b75c:	f383 8811 	msr	BASEPRI, r3
 800b760:	f3bf 8f6f 	isb	sy
 800b764:	f3bf 8f4f 	dsb	sy
 800b768:	623b      	str	r3, [r7, #32]
}
 800b76a:	bf00      	nop
 800b76c:	e7fe      	b.n	800b76c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b76e:	f002 f933 	bl	800d9d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b772:	f3ef 8211 	mrs	r2, BASEPRI
 800b776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b77a:	f383 8811 	msr	BASEPRI, r3
 800b77e:	f3bf 8f6f 	isb	sy
 800b782:	f3bf 8f4f 	dsb	sy
 800b786:	61fa      	str	r2, [r7, #28]
 800b788:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b78a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b78c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b78e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b790:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b796:	429a      	cmp	r2, r3
 800b798:	d302      	bcc.n	800b7a0 <xQueueGenericSendFromISR+0xbc>
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	2b02      	cmp	r3, #2
 800b79e:	d12f      	bne.n	800b800 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b7a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b7a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b7aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7ae:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b7b0:	683a      	ldr	r2, [r7, #0]
 800b7b2:	68b9      	ldr	r1, [r7, #8]
 800b7b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b7b6:	f000 fa35 	bl	800bc24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b7ba:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b7be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7c2:	d112      	bne.n	800b7ea <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b7c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d016      	beq.n	800b7fa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b7cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ce:	3324      	adds	r3, #36	; 0x24
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	f000 fff5 	bl	800c7c0 <xTaskRemoveFromEventList>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d00e      	beq.n	800b7fa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d00b      	beq.n	800b7fa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2201      	movs	r2, #1
 800b7e6:	601a      	str	r2, [r3, #0]
 800b7e8:	e007      	b.n	800b7fa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b7ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b7ee:	3301      	adds	r3, #1
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	b25a      	sxtb	r2, r3
 800b7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b7fe:	e001      	b.n	800b804 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b800:	2300      	movs	r3, #0
 800b802:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b806:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b80e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b812:	4618      	mov	r0, r3
 800b814:	3740      	adds	r7, #64	; 0x40
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}
	...

0800b81c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b08c      	sub	sp, #48	; 0x30
 800b820:	af00      	add	r7, sp, #0
 800b822:	60f8      	str	r0, [r7, #12]
 800b824:	60b9      	str	r1, [r7, #8]
 800b826:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b828:	2300      	movs	r3, #0
 800b82a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b832:	2b00      	cmp	r3, #0
 800b834:	d10a      	bne.n	800b84c <xQueueReceive+0x30>
	__asm volatile
 800b836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b83a:	f383 8811 	msr	BASEPRI, r3
 800b83e:	f3bf 8f6f 	isb	sy
 800b842:	f3bf 8f4f 	dsb	sy
 800b846:	623b      	str	r3, [r7, #32]
}
 800b848:	bf00      	nop
 800b84a:	e7fe      	b.n	800b84a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d103      	bne.n	800b85a <xQueueReceive+0x3e>
 800b852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b856:	2b00      	cmp	r3, #0
 800b858:	d101      	bne.n	800b85e <xQueueReceive+0x42>
 800b85a:	2301      	movs	r3, #1
 800b85c:	e000      	b.n	800b860 <xQueueReceive+0x44>
 800b85e:	2300      	movs	r3, #0
 800b860:	2b00      	cmp	r3, #0
 800b862:	d10a      	bne.n	800b87a <xQueueReceive+0x5e>
	__asm volatile
 800b864:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b868:	f383 8811 	msr	BASEPRI, r3
 800b86c:	f3bf 8f6f 	isb	sy
 800b870:	f3bf 8f4f 	dsb	sy
 800b874:	61fb      	str	r3, [r7, #28]
}
 800b876:	bf00      	nop
 800b878:	e7fe      	b.n	800b878 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b87a:	f001 f96f 	bl	800cb5c <xTaskGetSchedulerState>
 800b87e:	4603      	mov	r3, r0
 800b880:	2b00      	cmp	r3, #0
 800b882:	d102      	bne.n	800b88a <xQueueReceive+0x6e>
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d101      	bne.n	800b88e <xQueueReceive+0x72>
 800b88a:	2301      	movs	r3, #1
 800b88c:	e000      	b.n	800b890 <xQueueReceive+0x74>
 800b88e:	2300      	movs	r3, #0
 800b890:	2b00      	cmp	r3, #0
 800b892:	d10a      	bne.n	800b8aa <xQueueReceive+0x8e>
	__asm volatile
 800b894:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b898:	f383 8811 	msr	BASEPRI, r3
 800b89c:	f3bf 8f6f 	isb	sy
 800b8a0:	f3bf 8f4f 	dsb	sy
 800b8a4:	61bb      	str	r3, [r7, #24]
}
 800b8a6:	bf00      	nop
 800b8a8:	e7fe      	b.n	800b8a8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b8aa:	f001 ffb3 	bl	800d814 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b8ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8b2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b8b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d01f      	beq.n	800b8fa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b8ba:	68b9      	ldr	r1, [r7, #8]
 800b8bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8be:	f000 fa1b 	bl	800bcf8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8c4:	1e5a      	subs	r2, r3, #1
 800b8c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8c8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b8ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8cc:	691b      	ldr	r3, [r3, #16]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d00f      	beq.n	800b8f2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b8d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d4:	3310      	adds	r3, #16
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f000 ff72 	bl	800c7c0 <xTaskRemoveFromEventList>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d007      	beq.n	800b8f2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b8e2:	4b3d      	ldr	r3, [pc, #244]	; (800b9d8 <xQueueReceive+0x1bc>)
 800b8e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	f3bf 8f4f 	dsb	sy
 800b8ee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b8f2:	f001 ffbf 	bl	800d874 <vPortExitCritical>
				return pdPASS;
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	e069      	b.n	800b9ce <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d103      	bne.n	800b908 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b900:	f001 ffb8 	bl	800d874 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b904:	2300      	movs	r3, #0
 800b906:	e062      	b.n	800b9ce <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d106      	bne.n	800b91c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b90e:	f107 0310 	add.w	r3, r7, #16
 800b912:	4618      	mov	r0, r3
 800b914:	f000 ffb8 	bl	800c888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b918:	2301      	movs	r3, #1
 800b91a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b91c:	f001 ffaa 	bl	800d874 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b920:	f000 fd2a 	bl	800c378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b924:	f001 ff76 	bl	800d814 <vPortEnterCritical>
 800b928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b92a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b92e:	b25b      	sxtb	r3, r3
 800b930:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b934:	d103      	bne.n	800b93e <xQueueReceive+0x122>
 800b936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b938:	2200      	movs	r2, #0
 800b93a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b93e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b940:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b944:	b25b      	sxtb	r3, r3
 800b946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b94a:	d103      	bne.n	800b954 <xQueueReceive+0x138>
 800b94c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b94e:	2200      	movs	r2, #0
 800b950:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b954:	f001 ff8e 	bl	800d874 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b958:	1d3a      	adds	r2, r7, #4
 800b95a:	f107 0310 	add.w	r3, r7, #16
 800b95e:	4611      	mov	r1, r2
 800b960:	4618      	mov	r0, r3
 800b962:	f000 ffa7 	bl	800c8b4 <xTaskCheckForTimeOut>
 800b966:	4603      	mov	r3, r0
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d123      	bne.n	800b9b4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b96c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b96e:	f000 fa3b 	bl	800bde8 <prvIsQueueEmpty>
 800b972:	4603      	mov	r3, r0
 800b974:	2b00      	cmp	r3, #0
 800b976:	d017      	beq.n	800b9a8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b97a:	3324      	adds	r3, #36	; 0x24
 800b97c:	687a      	ldr	r2, [r7, #4]
 800b97e:	4611      	mov	r1, r2
 800b980:	4618      	mov	r0, r3
 800b982:	f000 fecd 	bl	800c720 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b986:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b988:	f000 f9dc 	bl	800bd44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b98c:	f000 fd02 	bl	800c394 <xTaskResumeAll>
 800b990:	4603      	mov	r3, r0
 800b992:	2b00      	cmp	r3, #0
 800b994:	d189      	bne.n	800b8aa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b996:	4b10      	ldr	r3, [pc, #64]	; (800b9d8 <xQueueReceive+0x1bc>)
 800b998:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b99c:	601a      	str	r2, [r3, #0]
 800b99e:	f3bf 8f4f 	dsb	sy
 800b9a2:	f3bf 8f6f 	isb	sy
 800b9a6:	e780      	b.n	800b8aa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b9a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9aa:	f000 f9cb 	bl	800bd44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b9ae:	f000 fcf1 	bl	800c394 <xTaskResumeAll>
 800b9b2:	e77a      	b.n	800b8aa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b9b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9b6:	f000 f9c5 	bl	800bd44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b9ba:	f000 fceb 	bl	800c394 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b9be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9c0:	f000 fa12 	bl	800bde8 <prvIsQueueEmpty>
 800b9c4:	4603      	mov	r3, r0
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	f43f af6f 	beq.w	800b8aa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b9cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	3730      	adds	r7, #48	; 0x30
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd80      	pop	{r7, pc}
 800b9d6:	bf00      	nop
 800b9d8:	e000ed04 	.word	0xe000ed04

0800b9dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b08e      	sub	sp, #56	; 0x38
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b9f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d10a      	bne.n	800ba0e <xQueueSemaphoreTake+0x32>
	__asm volatile
 800b9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9fc:	f383 8811 	msr	BASEPRI, r3
 800ba00:	f3bf 8f6f 	isb	sy
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	623b      	str	r3, [r7, #32]
}
 800ba0a:	bf00      	nop
 800ba0c:	e7fe      	b.n	800ba0c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ba0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d00a      	beq.n	800ba2c <xQueueSemaphoreTake+0x50>
	__asm volatile
 800ba16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba1a:	f383 8811 	msr	BASEPRI, r3
 800ba1e:	f3bf 8f6f 	isb	sy
 800ba22:	f3bf 8f4f 	dsb	sy
 800ba26:	61fb      	str	r3, [r7, #28]
}
 800ba28:	bf00      	nop
 800ba2a:	e7fe      	b.n	800ba2a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ba2c:	f001 f896 	bl	800cb5c <xTaskGetSchedulerState>
 800ba30:	4603      	mov	r3, r0
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d102      	bne.n	800ba3c <xQueueSemaphoreTake+0x60>
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d101      	bne.n	800ba40 <xQueueSemaphoreTake+0x64>
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e000      	b.n	800ba42 <xQueueSemaphoreTake+0x66>
 800ba40:	2300      	movs	r3, #0
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d10a      	bne.n	800ba5c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ba46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba4a:	f383 8811 	msr	BASEPRI, r3
 800ba4e:	f3bf 8f6f 	isb	sy
 800ba52:	f3bf 8f4f 	dsb	sy
 800ba56:	61bb      	str	r3, [r7, #24]
}
 800ba58:	bf00      	nop
 800ba5a:	e7fe      	b.n	800ba5a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ba5c:	f001 feda 	bl	800d814 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ba60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba64:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ba66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d024      	beq.n	800bab6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ba6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba6e:	1e5a      	subs	r2, r3, #1
 800ba70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba72:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ba74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d104      	bne.n	800ba86 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ba7c:	f001 f9e4 	bl	800ce48 <pvTaskIncrementMutexHeldCount>
 800ba80:	4602      	mov	r2, r0
 800ba82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba84:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba88:	691b      	ldr	r3, [r3, #16]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00f      	beq.n	800baae <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba90:	3310      	adds	r3, #16
 800ba92:	4618      	mov	r0, r3
 800ba94:	f000 fe94 	bl	800c7c0 <xTaskRemoveFromEventList>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d007      	beq.n	800baae <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ba9e:	4b54      	ldr	r3, [pc, #336]	; (800bbf0 <xQueueSemaphoreTake+0x214>)
 800baa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800baa4:	601a      	str	r2, [r3, #0]
 800baa6:	f3bf 8f4f 	dsb	sy
 800baaa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800baae:	f001 fee1 	bl	800d874 <vPortExitCritical>
				return pdPASS;
 800bab2:	2301      	movs	r3, #1
 800bab4:	e097      	b.n	800bbe6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d111      	bne.n	800bae0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800babc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d00a      	beq.n	800bad8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800bac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bac6:	f383 8811 	msr	BASEPRI, r3
 800baca:	f3bf 8f6f 	isb	sy
 800bace:	f3bf 8f4f 	dsb	sy
 800bad2:	617b      	str	r3, [r7, #20]
}
 800bad4:	bf00      	nop
 800bad6:	e7fe      	b.n	800bad6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bad8:	f001 fecc 	bl	800d874 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800badc:	2300      	movs	r3, #0
 800bade:	e082      	b.n	800bbe6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bae0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d106      	bne.n	800baf4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bae6:	f107 030c 	add.w	r3, r7, #12
 800baea:	4618      	mov	r0, r3
 800baec:	f000 fecc 	bl	800c888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800baf0:	2301      	movs	r3, #1
 800baf2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800baf4:	f001 febe 	bl	800d874 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800baf8:	f000 fc3e 	bl	800c378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bafc:	f001 fe8a 	bl	800d814 <vPortEnterCritical>
 800bb00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb02:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bb06:	b25b      	sxtb	r3, r3
 800bb08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb0c:	d103      	bne.n	800bb16 <xQueueSemaphoreTake+0x13a>
 800bb0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb10:	2200      	movs	r2, #0
 800bb12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb1c:	b25b      	sxtb	r3, r3
 800bb1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb22:	d103      	bne.n	800bb2c <xQueueSemaphoreTake+0x150>
 800bb24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb26:	2200      	movs	r2, #0
 800bb28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bb2c:	f001 fea2 	bl	800d874 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb30:	463a      	mov	r2, r7
 800bb32:	f107 030c 	add.w	r3, r7, #12
 800bb36:	4611      	mov	r1, r2
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f000 febb 	bl	800c8b4 <xTaskCheckForTimeOut>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d132      	bne.n	800bbaa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb46:	f000 f94f 	bl	800bde8 <prvIsQueueEmpty>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d026      	beq.n	800bb9e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bb50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d109      	bne.n	800bb6c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800bb58:	f001 fe5c 	bl	800d814 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bb5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	4618      	mov	r0, r3
 800bb62:	f001 f819 	bl	800cb98 <xTaskPriorityInherit>
 800bb66:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bb68:	f001 fe84 	bl	800d874 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bb6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb6e:	3324      	adds	r3, #36	; 0x24
 800bb70:	683a      	ldr	r2, [r7, #0]
 800bb72:	4611      	mov	r1, r2
 800bb74:	4618      	mov	r0, r3
 800bb76:	f000 fdd3 	bl	800c720 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bb7a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb7c:	f000 f8e2 	bl	800bd44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bb80:	f000 fc08 	bl	800c394 <xTaskResumeAll>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	f47f af68 	bne.w	800ba5c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800bb8c:	4b18      	ldr	r3, [pc, #96]	; (800bbf0 <xQueueSemaphoreTake+0x214>)
 800bb8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb92:	601a      	str	r2, [r3, #0]
 800bb94:	f3bf 8f4f 	dsb	sy
 800bb98:	f3bf 8f6f 	isb	sy
 800bb9c:	e75e      	b.n	800ba5c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bb9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bba0:	f000 f8d0 	bl	800bd44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bba4:	f000 fbf6 	bl	800c394 <xTaskResumeAll>
 800bba8:	e758      	b.n	800ba5c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bbaa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bbac:	f000 f8ca 	bl	800bd44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bbb0:	f000 fbf0 	bl	800c394 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bbb4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bbb6:	f000 f917 	bl	800bde8 <prvIsQueueEmpty>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	f43f af4d 	beq.w	800ba5c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d00d      	beq.n	800bbe4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800bbc8:	f001 fe24 	bl	800d814 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bbcc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bbce:	f000 f811 	bl	800bbf4 <prvGetDisinheritPriorityAfterTimeout>
 800bbd2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bbd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbd6:	689b      	ldr	r3, [r3, #8]
 800bbd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f001 f8b2 	bl	800cd44 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bbe0:	f001 fe48 	bl	800d874 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bbe4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	3738      	adds	r7, #56	; 0x38
 800bbea:	46bd      	mov	sp, r7
 800bbec:	bd80      	pop	{r7, pc}
 800bbee:	bf00      	nop
 800bbf0:	e000ed04 	.word	0xe000ed04

0800bbf4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b085      	sub	sp, #20
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d006      	beq.n	800bc12 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800bc0e:	60fb      	str	r3, [r7, #12]
 800bc10:	e001      	b.n	800bc16 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bc12:	2300      	movs	r3, #0
 800bc14:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bc16:	68fb      	ldr	r3, [r7, #12]
	}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3714      	adds	r7, #20
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc22:	4770      	bx	lr

0800bc24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b086      	sub	sp, #24
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	60f8      	str	r0, [r7, #12]
 800bc2c:	60b9      	str	r1, [r7, #8]
 800bc2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bc30:	2300      	movs	r3, #0
 800bc32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d10d      	bne.n	800bc5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d14d      	bne.n	800bce6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	689b      	ldr	r3, [r3, #8]
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f001 f80a 	bl	800cc68 <xTaskPriorityDisinherit>
 800bc54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	2200      	movs	r2, #0
 800bc5a:	609a      	str	r2, [r3, #8]
 800bc5c:	e043      	b.n	800bce6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d119      	bne.n	800bc98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6858      	ldr	r0, [r3, #4]
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	68b9      	ldr	r1, [r7, #8]
 800bc70:	f002 fdfa 	bl	800e868 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	685a      	ldr	r2, [r3, #4]
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc7c:	441a      	add	r2, r3
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	685a      	ldr	r2, [r3, #4]
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	429a      	cmp	r2, r3
 800bc8c:	d32b      	bcc.n	800bce6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	681a      	ldr	r2, [r3, #0]
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	605a      	str	r2, [r3, #4]
 800bc96:	e026      	b.n	800bce6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	68d8      	ldr	r0, [r3, #12]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bca0:	461a      	mov	r2, r3
 800bca2:	68b9      	ldr	r1, [r7, #8]
 800bca4:	f002 fde0 	bl	800e868 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	68da      	ldr	r2, [r3, #12]
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcb0:	425b      	negs	r3, r3
 800bcb2:	441a      	add	r2, r3
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	68da      	ldr	r2, [r3, #12]
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	429a      	cmp	r2, r3
 800bcc2:	d207      	bcs.n	800bcd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	689a      	ldr	r2, [r3, #8]
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bccc:	425b      	negs	r3, r3
 800bcce:	441a      	add	r2, r3
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2b02      	cmp	r3, #2
 800bcd8:	d105      	bne.n	800bce6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d002      	beq.n	800bce6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	3b01      	subs	r3, #1
 800bce4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	1c5a      	adds	r2, r3, #1
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bcee:	697b      	ldr	r3, [r7, #20]
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3718      	adds	r7, #24
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}

0800bcf8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b082      	sub	sp, #8
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
 800bd00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d018      	beq.n	800bd3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	68da      	ldr	r2, [r3, #12]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd12:	441a      	add	r2, r3
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	68da      	ldr	r2, [r3, #12]
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	689b      	ldr	r3, [r3, #8]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d303      	bcc.n	800bd2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681a      	ldr	r2, [r3, #0]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	68d9      	ldr	r1, [r3, #12]
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd34:	461a      	mov	r2, r3
 800bd36:	6838      	ldr	r0, [r7, #0]
 800bd38:	f002 fd96 	bl	800e868 <memcpy>
	}
}
 800bd3c:	bf00      	nop
 800bd3e:	3708      	adds	r7, #8
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}

0800bd44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bd4c:	f001 fd62 	bl	800d814 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bd58:	e011      	b.n	800bd7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d012      	beq.n	800bd88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	3324      	adds	r3, #36	; 0x24
 800bd66:	4618      	mov	r0, r3
 800bd68:	f000 fd2a 	bl	800c7c0 <xTaskRemoveFromEventList>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d001      	beq.n	800bd76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bd72:	f000 fe01 	bl	800c978 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bd76:	7bfb      	ldrb	r3, [r7, #15]
 800bd78:	3b01      	subs	r3, #1
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bd7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	dce9      	bgt.n	800bd5a <prvUnlockQueue+0x16>
 800bd86:	e000      	b.n	800bd8a <prvUnlockQueue+0x46>
					break;
 800bd88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	22ff      	movs	r2, #255	; 0xff
 800bd8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bd92:	f001 fd6f 	bl	800d874 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bd96:	f001 fd3d 	bl	800d814 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bda0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bda2:	e011      	b.n	800bdc8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	691b      	ldr	r3, [r3, #16]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d012      	beq.n	800bdd2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	3310      	adds	r3, #16
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f000 fd05 	bl	800c7c0 <xTaskRemoveFromEventList>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d001      	beq.n	800bdc0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bdbc:	f000 fddc 	bl	800c978 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bdc0:	7bbb      	ldrb	r3, [r7, #14]
 800bdc2:	3b01      	subs	r3, #1
 800bdc4:	b2db      	uxtb	r3, r3
 800bdc6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bdc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	dce9      	bgt.n	800bda4 <prvUnlockQueue+0x60>
 800bdd0:	e000      	b.n	800bdd4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bdd2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	22ff      	movs	r2, #255	; 0xff
 800bdd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bddc:	f001 fd4a 	bl	800d874 <vPortExitCritical>
}
 800bde0:	bf00      	nop
 800bde2:	3710      	adds	r7, #16
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}

0800bde8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b084      	sub	sp, #16
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bdf0:	f001 fd10 	bl	800d814 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d102      	bne.n	800be02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	60fb      	str	r3, [r7, #12]
 800be00:	e001      	b.n	800be06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800be02:	2300      	movs	r3, #0
 800be04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800be06:	f001 fd35 	bl	800d874 <vPortExitCritical>

	return xReturn;
 800be0a:	68fb      	ldr	r3, [r7, #12]
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3710      	adds	r7, #16
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}

0800be14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b084      	sub	sp, #16
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800be1c:	f001 fcfa 	bl	800d814 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be28:	429a      	cmp	r2, r3
 800be2a:	d102      	bne.n	800be32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800be2c:	2301      	movs	r3, #1
 800be2e:	60fb      	str	r3, [r7, #12]
 800be30:	e001      	b.n	800be36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800be32:	2300      	movs	r3, #0
 800be34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800be36:	f001 fd1d 	bl	800d874 <vPortExitCritical>

	return xReturn;
 800be3a:	68fb      	ldr	r3, [r7, #12]
}
 800be3c:	4618      	mov	r0, r3
 800be3e:	3710      	adds	r7, #16
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}

0800be44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800be44:	b480      	push	{r7}
 800be46:	b085      	sub	sp, #20
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800be4e:	2300      	movs	r3, #0
 800be50:	60fb      	str	r3, [r7, #12]
 800be52:	e014      	b.n	800be7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800be54:	4a0f      	ldr	r2, [pc, #60]	; (800be94 <vQueueAddToRegistry+0x50>)
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d10b      	bne.n	800be78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800be60:	490c      	ldr	r1, [pc, #48]	; (800be94 <vQueueAddToRegistry+0x50>)
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	683a      	ldr	r2, [r7, #0]
 800be66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800be6a:	4a0a      	ldr	r2, [pc, #40]	; (800be94 <vQueueAddToRegistry+0x50>)
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	00db      	lsls	r3, r3, #3
 800be70:	4413      	add	r3, r2
 800be72:	687a      	ldr	r2, [r7, #4]
 800be74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800be76:	e006      	b.n	800be86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	3301      	adds	r3, #1
 800be7c:	60fb      	str	r3, [r7, #12]
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	2b07      	cmp	r3, #7
 800be82:	d9e7      	bls.n	800be54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800be84:	bf00      	nop
 800be86:	bf00      	nop
 800be88:	3714      	adds	r7, #20
 800be8a:	46bd      	mov	sp, r7
 800be8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be90:	4770      	bx	lr
 800be92:	bf00      	nop
 800be94:	20001128 	.word	0x20001128

0800be98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b086      	sub	sp, #24
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	60f8      	str	r0, [r7, #12]
 800bea0:	60b9      	str	r1, [r7, #8]
 800bea2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bea8:	f001 fcb4 	bl	800d814 <vPortEnterCritical>
 800beac:	697b      	ldr	r3, [r7, #20]
 800beae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800beb2:	b25b      	sxtb	r3, r3
 800beb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beb8:	d103      	bne.n	800bec2 <vQueueWaitForMessageRestricted+0x2a>
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	2200      	movs	r2, #0
 800bebe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bec2:	697b      	ldr	r3, [r7, #20]
 800bec4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bec8:	b25b      	sxtb	r3, r3
 800beca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bece:	d103      	bne.n	800bed8 <vQueueWaitForMessageRestricted+0x40>
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	2200      	movs	r2, #0
 800bed4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bed8:	f001 fccc 	bl	800d874 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bedc:	697b      	ldr	r3, [r7, #20]
 800bede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d106      	bne.n	800bef2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	3324      	adds	r3, #36	; 0x24
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	68b9      	ldr	r1, [r7, #8]
 800beec:	4618      	mov	r0, r3
 800beee:	f000 fc3b 	bl	800c768 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bef2:	6978      	ldr	r0, [r7, #20]
 800bef4:	f7ff ff26 	bl	800bd44 <prvUnlockQueue>
	}
 800bef8:	bf00      	nop
 800befa:	3718      	adds	r7, #24
 800befc:	46bd      	mov	sp, r7
 800befe:	bd80      	pop	{r7, pc}

0800bf00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b08e      	sub	sp, #56	; 0x38
 800bf04:	af04      	add	r7, sp, #16
 800bf06:	60f8      	str	r0, [r7, #12]
 800bf08:	60b9      	str	r1, [r7, #8]
 800bf0a:	607a      	str	r2, [r7, #4]
 800bf0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bf0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d10a      	bne.n	800bf2a <xTaskCreateStatic+0x2a>
	__asm volatile
 800bf14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf18:	f383 8811 	msr	BASEPRI, r3
 800bf1c:	f3bf 8f6f 	isb	sy
 800bf20:	f3bf 8f4f 	dsb	sy
 800bf24:	623b      	str	r3, [r7, #32]
}
 800bf26:	bf00      	nop
 800bf28:	e7fe      	b.n	800bf28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bf2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d10a      	bne.n	800bf46 <xTaskCreateStatic+0x46>
	__asm volatile
 800bf30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf34:	f383 8811 	msr	BASEPRI, r3
 800bf38:	f3bf 8f6f 	isb	sy
 800bf3c:	f3bf 8f4f 	dsb	sy
 800bf40:	61fb      	str	r3, [r7, #28]
}
 800bf42:	bf00      	nop
 800bf44:	e7fe      	b.n	800bf44 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bf46:	235c      	movs	r3, #92	; 0x5c
 800bf48:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	2b5c      	cmp	r3, #92	; 0x5c
 800bf4e:	d00a      	beq.n	800bf66 <xTaskCreateStatic+0x66>
	__asm volatile
 800bf50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf54:	f383 8811 	msr	BASEPRI, r3
 800bf58:	f3bf 8f6f 	isb	sy
 800bf5c:	f3bf 8f4f 	dsb	sy
 800bf60:	61bb      	str	r3, [r7, #24]
}
 800bf62:	bf00      	nop
 800bf64:	e7fe      	b.n	800bf64 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bf66:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bf68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d01e      	beq.n	800bfac <xTaskCreateStatic+0xac>
 800bf6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d01b      	beq.n	800bfac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bf74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf76:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bf78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bf7c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bf7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf80:	2202      	movs	r2, #2
 800bf82:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bf86:	2300      	movs	r3, #0
 800bf88:	9303      	str	r3, [sp, #12]
 800bf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf8c:	9302      	str	r3, [sp, #8]
 800bf8e:	f107 0314 	add.w	r3, r7, #20
 800bf92:	9301      	str	r3, [sp, #4]
 800bf94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf96:	9300      	str	r3, [sp, #0]
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	687a      	ldr	r2, [r7, #4]
 800bf9c:	68b9      	ldr	r1, [r7, #8]
 800bf9e:	68f8      	ldr	r0, [r7, #12]
 800bfa0:	f000 f850 	bl	800c044 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bfa4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bfa6:	f000 f8dd 	bl	800c164 <prvAddNewTaskToReadyList>
 800bfaa:	e001      	b.n	800bfb0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bfac:	2300      	movs	r3, #0
 800bfae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bfb0:	697b      	ldr	r3, [r7, #20]
	}
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	3728      	adds	r7, #40	; 0x28
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}

0800bfba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bfba:	b580      	push	{r7, lr}
 800bfbc:	b08c      	sub	sp, #48	; 0x30
 800bfbe:	af04      	add	r7, sp, #16
 800bfc0:	60f8      	str	r0, [r7, #12]
 800bfc2:	60b9      	str	r1, [r7, #8]
 800bfc4:	603b      	str	r3, [r7, #0]
 800bfc6:	4613      	mov	r3, r2
 800bfc8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bfca:	88fb      	ldrh	r3, [r7, #6]
 800bfcc:	009b      	lsls	r3, r3, #2
 800bfce:	4618      	mov	r0, r3
 800bfd0:	f001 fd42 	bl	800da58 <pvPortMalloc>
 800bfd4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d00e      	beq.n	800bffa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bfdc:	205c      	movs	r0, #92	; 0x5c
 800bfde:	f001 fd3b 	bl	800da58 <pvPortMalloc>
 800bfe2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bfe4:	69fb      	ldr	r3, [r7, #28]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d003      	beq.n	800bff2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bfea:	69fb      	ldr	r3, [r7, #28]
 800bfec:	697a      	ldr	r2, [r7, #20]
 800bfee:	631a      	str	r2, [r3, #48]	; 0x30
 800bff0:	e005      	b.n	800bffe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bff2:	6978      	ldr	r0, [r7, #20]
 800bff4:	f001 fdfc 	bl	800dbf0 <vPortFree>
 800bff8:	e001      	b.n	800bffe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bffa:	2300      	movs	r3, #0
 800bffc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bffe:	69fb      	ldr	r3, [r7, #28]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d017      	beq.n	800c034 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c004:	69fb      	ldr	r3, [r7, #28]
 800c006:	2200      	movs	r2, #0
 800c008:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c00c:	88fa      	ldrh	r2, [r7, #6]
 800c00e:	2300      	movs	r3, #0
 800c010:	9303      	str	r3, [sp, #12]
 800c012:	69fb      	ldr	r3, [r7, #28]
 800c014:	9302      	str	r3, [sp, #8]
 800c016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c018:	9301      	str	r3, [sp, #4]
 800c01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c01c:	9300      	str	r3, [sp, #0]
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	68b9      	ldr	r1, [r7, #8]
 800c022:	68f8      	ldr	r0, [r7, #12]
 800c024:	f000 f80e 	bl	800c044 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c028:	69f8      	ldr	r0, [r7, #28]
 800c02a:	f000 f89b 	bl	800c164 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c02e:	2301      	movs	r3, #1
 800c030:	61bb      	str	r3, [r7, #24]
 800c032:	e002      	b.n	800c03a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c034:	f04f 33ff 	mov.w	r3, #4294967295
 800c038:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c03a:	69bb      	ldr	r3, [r7, #24]
	}
 800c03c:	4618      	mov	r0, r3
 800c03e:	3720      	adds	r7, #32
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}

0800c044 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b088      	sub	sp, #32
 800c048:	af00      	add	r7, sp, #0
 800c04a:	60f8      	str	r0, [r7, #12]
 800c04c:	60b9      	str	r1, [r7, #8]
 800c04e:	607a      	str	r2, [r7, #4]
 800c050:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c054:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	461a      	mov	r2, r3
 800c05c:	21a5      	movs	r1, #165	; 0xa5
 800c05e:	f002 fc11 	bl	800e884 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c06c:	3b01      	subs	r3, #1
 800c06e:	009b      	lsls	r3, r3, #2
 800c070:	4413      	add	r3, r2
 800c072:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c074:	69bb      	ldr	r3, [r7, #24]
 800c076:	f023 0307 	bic.w	r3, r3, #7
 800c07a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c07c:	69bb      	ldr	r3, [r7, #24]
 800c07e:	f003 0307 	and.w	r3, r3, #7
 800c082:	2b00      	cmp	r3, #0
 800c084:	d00a      	beq.n	800c09c <prvInitialiseNewTask+0x58>
	__asm volatile
 800c086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c08a:	f383 8811 	msr	BASEPRI, r3
 800c08e:	f3bf 8f6f 	isb	sy
 800c092:	f3bf 8f4f 	dsb	sy
 800c096:	617b      	str	r3, [r7, #20]
}
 800c098:	bf00      	nop
 800c09a:	e7fe      	b.n	800c09a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c09c:	68bb      	ldr	r3, [r7, #8]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d01f      	beq.n	800c0e2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	61fb      	str	r3, [r7, #28]
 800c0a6:	e012      	b.n	800c0ce <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c0a8:	68ba      	ldr	r2, [r7, #8]
 800c0aa:	69fb      	ldr	r3, [r7, #28]
 800c0ac:	4413      	add	r3, r2
 800c0ae:	7819      	ldrb	r1, [r3, #0]
 800c0b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c0b2:	69fb      	ldr	r3, [r7, #28]
 800c0b4:	4413      	add	r3, r2
 800c0b6:	3334      	adds	r3, #52	; 0x34
 800c0b8:	460a      	mov	r2, r1
 800c0ba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c0bc:	68ba      	ldr	r2, [r7, #8]
 800c0be:	69fb      	ldr	r3, [r7, #28]
 800c0c0:	4413      	add	r3, r2
 800c0c2:	781b      	ldrb	r3, [r3, #0]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d006      	beq.n	800c0d6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c0c8:	69fb      	ldr	r3, [r7, #28]
 800c0ca:	3301      	adds	r3, #1
 800c0cc:	61fb      	str	r3, [r7, #28]
 800c0ce:	69fb      	ldr	r3, [r7, #28]
 800c0d0:	2b0f      	cmp	r3, #15
 800c0d2:	d9e9      	bls.n	800c0a8 <prvInitialiseNewTask+0x64>
 800c0d4:	e000      	b.n	800c0d8 <prvInitialiseNewTask+0x94>
			{
				break;
 800c0d6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c0d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c0e0:	e003      	b.n	800c0ea <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c0e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ec:	2b37      	cmp	r3, #55	; 0x37
 800c0ee:	d901      	bls.n	800c0f4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c0f0:	2337      	movs	r3, #55	; 0x37
 800c0f2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c0f8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c0fe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c102:	2200      	movs	r2, #0
 800c104:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c108:	3304      	adds	r3, #4
 800c10a:	4618      	mov	r0, r3
 800c10c:	f7fe ff64 	bl	800afd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c112:	3318      	adds	r3, #24
 800c114:	4618      	mov	r0, r3
 800c116:	f7fe ff5f 	bl	800afd8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c11a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c11c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c11e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c122:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c128:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c12a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c12c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c12e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c132:	2200      	movs	r2, #0
 800c134:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c138:	2200      	movs	r2, #0
 800c13a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c13e:	683a      	ldr	r2, [r7, #0]
 800c140:	68f9      	ldr	r1, [r7, #12]
 800c142:	69b8      	ldr	r0, [r7, #24]
 800c144:	f001 fa36 	bl	800d5b4 <pxPortInitialiseStack>
 800c148:	4602      	mov	r2, r0
 800c14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c14c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c14e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c150:	2b00      	cmp	r3, #0
 800c152:	d002      	beq.n	800c15a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c156:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c158:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c15a:	bf00      	nop
 800c15c:	3720      	adds	r7, #32
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}
	...

0800c164 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c16c:	f001 fb52 	bl	800d814 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c170:	4b2d      	ldr	r3, [pc, #180]	; (800c228 <prvAddNewTaskToReadyList+0xc4>)
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	3301      	adds	r3, #1
 800c176:	4a2c      	ldr	r2, [pc, #176]	; (800c228 <prvAddNewTaskToReadyList+0xc4>)
 800c178:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c17a:	4b2c      	ldr	r3, [pc, #176]	; (800c22c <prvAddNewTaskToReadyList+0xc8>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d109      	bne.n	800c196 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c182:	4a2a      	ldr	r2, [pc, #168]	; (800c22c <prvAddNewTaskToReadyList+0xc8>)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c188:	4b27      	ldr	r3, [pc, #156]	; (800c228 <prvAddNewTaskToReadyList+0xc4>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	2b01      	cmp	r3, #1
 800c18e:	d110      	bne.n	800c1b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c190:	f000 fc16 	bl	800c9c0 <prvInitialiseTaskLists>
 800c194:	e00d      	b.n	800c1b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c196:	4b26      	ldr	r3, [pc, #152]	; (800c230 <prvAddNewTaskToReadyList+0xcc>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d109      	bne.n	800c1b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c19e:	4b23      	ldr	r3, [pc, #140]	; (800c22c <prvAddNewTaskToReadyList+0xc8>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1a8:	429a      	cmp	r2, r3
 800c1aa:	d802      	bhi.n	800c1b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c1ac:	4a1f      	ldr	r2, [pc, #124]	; (800c22c <prvAddNewTaskToReadyList+0xc8>)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c1b2:	4b20      	ldr	r3, [pc, #128]	; (800c234 <prvAddNewTaskToReadyList+0xd0>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	3301      	adds	r3, #1
 800c1b8:	4a1e      	ldr	r2, [pc, #120]	; (800c234 <prvAddNewTaskToReadyList+0xd0>)
 800c1ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c1bc:	4b1d      	ldr	r3, [pc, #116]	; (800c234 <prvAddNewTaskToReadyList+0xd0>)
 800c1be:	681a      	ldr	r2, [r3, #0]
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1c8:	4b1b      	ldr	r3, [pc, #108]	; (800c238 <prvAddNewTaskToReadyList+0xd4>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	d903      	bls.n	800c1d8 <prvAddNewTaskToReadyList+0x74>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1d4:	4a18      	ldr	r2, [pc, #96]	; (800c238 <prvAddNewTaskToReadyList+0xd4>)
 800c1d6:	6013      	str	r3, [r2, #0]
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1dc:	4613      	mov	r3, r2
 800c1de:	009b      	lsls	r3, r3, #2
 800c1e0:	4413      	add	r3, r2
 800c1e2:	009b      	lsls	r3, r3, #2
 800c1e4:	4a15      	ldr	r2, [pc, #84]	; (800c23c <prvAddNewTaskToReadyList+0xd8>)
 800c1e6:	441a      	add	r2, r3
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	3304      	adds	r3, #4
 800c1ec:	4619      	mov	r1, r3
 800c1ee:	4610      	mov	r0, r2
 800c1f0:	f7fe feff 	bl	800aff2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c1f4:	f001 fb3e 	bl	800d874 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c1f8:	4b0d      	ldr	r3, [pc, #52]	; (800c230 <prvAddNewTaskToReadyList+0xcc>)
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d00e      	beq.n	800c21e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c200:	4b0a      	ldr	r3, [pc, #40]	; (800c22c <prvAddNewTaskToReadyList+0xc8>)
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c20a:	429a      	cmp	r2, r3
 800c20c:	d207      	bcs.n	800c21e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c20e:	4b0c      	ldr	r3, [pc, #48]	; (800c240 <prvAddNewTaskToReadyList+0xdc>)
 800c210:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c214:	601a      	str	r2, [r3, #0]
 800c216:	f3bf 8f4f 	dsb	sy
 800c21a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c21e:	bf00      	nop
 800c220:	3708      	adds	r7, #8
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}
 800c226:	bf00      	nop
 800c228:	2000163c 	.word	0x2000163c
 800c22c:	20001168 	.word	0x20001168
 800c230:	20001648 	.word	0x20001648
 800c234:	20001658 	.word	0x20001658
 800c238:	20001644 	.word	0x20001644
 800c23c:	2000116c 	.word	0x2000116c
 800c240:	e000ed04 	.word	0xe000ed04

0800c244 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c244:	b580      	push	{r7, lr}
 800c246:	b084      	sub	sp, #16
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c24c:	2300      	movs	r3, #0
 800c24e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d017      	beq.n	800c286 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c256:	4b13      	ldr	r3, [pc, #76]	; (800c2a4 <vTaskDelay+0x60>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d00a      	beq.n	800c274 <vTaskDelay+0x30>
	__asm volatile
 800c25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c262:	f383 8811 	msr	BASEPRI, r3
 800c266:	f3bf 8f6f 	isb	sy
 800c26a:	f3bf 8f4f 	dsb	sy
 800c26e:	60bb      	str	r3, [r7, #8]
}
 800c270:	bf00      	nop
 800c272:	e7fe      	b.n	800c272 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c274:	f000 f880 	bl	800c378 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c278:	2100      	movs	r1, #0
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 fdf8 	bl	800ce70 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c280:	f000 f888 	bl	800c394 <xTaskResumeAll>
 800c284:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d107      	bne.n	800c29c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c28c:	4b06      	ldr	r3, [pc, #24]	; (800c2a8 <vTaskDelay+0x64>)
 800c28e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c292:	601a      	str	r2, [r3, #0]
 800c294:	f3bf 8f4f 	dsb	sy
 800c298:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c29c:	bf00      	nop
 800c29e:	3710      	adds	r7, #16
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}
 800c2a4:	20001664 	.word	0x20001664
 800c2a8:	e000ed04 	.word	0xe000ed04

0800c2ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b08a      	sub	sp, #40	; 0x28
 800c2b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c2ba:	463a      	mov	r2, r7
 800c2bc:	1d39      	adds	r1, r7, #4
 800c2be:	f107 0308 	add.w	r3, r7, #8
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7fe fe34 	bl	800af30 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c2c8:	6839      	ldr	r1, [r7, #0]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	68ba      	ldr	r2, [r7, #8]
 800c2ce:	9202      	str	r2, [sp, #8]
 800c2d0:	9301      	str	r3, [sp, #4]
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	9300      	str	r3, [sp, #0]
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	460a      	mov	r2, r1
 800c2da:	4921      	ldr	r1, [pc, #132]	; (800c360 <vTaskStartScheduler+0xb4>)
 800c2dc:	4821      	ldr	r0, [pc, #132]	; (800c364 <vTaskStartScheduler+0xb8>)
 800c2de:	f7ff fe0f 	bl	800bf00 <xTaskCreateStatic>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	4a20      	ldr	r2, [pc, #128]	; (800c368 <vTaskStartScheduler+0xbc>)
 800c2e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c2e8:	4b1f      	ldr	r3, [pc, #124]	; (800c368 <vTaskStartScheduler+0xbc>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d002      	beq.n	800c2f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	617b      	str	r3, [r7, #20]
 800c2f4:	e001      	b.n	800c2fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c2fa:	697b      	ldr	r3, [r7, #20]
 800c2fc:	2b01      	cmp	r3, #1
 800c2fe:	d102      	bne.n	800c306 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c300:	f000 fe0a 	bl	800cf18 <xTimerCreateTimerTask>
 800c304:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c306:	697b      	ldr	r3, [r7, #20]
 800c308:	2b01      	cmp	r3, #1
 800c30a:	d116      	bne.n	800c33a <vTaskStartScheduler+0x8e>
	__asm volatile
 800c30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c310:	f383 8811 	msr	BASEPRI, r3
 800c314:	f3bf 8f6f 	isb	sy
 800c318:	f3bf 8f4f 	dsb	sy
 800c31c:	613b      	str	r3, [r7, #16]
}
 800c31e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c320:	4b12      	ldr	r3, [pc, #72]	; (800c36c <vTaskStartScheduler+0xc0>)
 800c322:	f04f 32ff 	mov.w	r2, #4294967295
 800c326:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c328:	4b11      	ldr	r3, [pc, #68]	; (800c370 <vTaskStartScheduler+0xc4>)
 800c32a:	2201      	movs	r2, #1
 800c32c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c32e:	4b11      	ldr	r3, [pc, #68]	; (800c374 <vTaskStartScheduler+0xc8>)
 800c330:	2200      	movs	r2, #0
 800c332:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c334:	f001 f9cc 	bl	800d6d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c338:	e00e      	b.n	800c358 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c33a:	697b      	ldr	r3, [r7, #20]
 800c33c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c340:	d10a      	bne.n	800c358 <vTaskStartScheduler+0xac>
	__asm volatile
 800c342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c346:	f383 8811 	msr	BASEPRI, r3
 800c34a:	f3bf 8f6f 	isb	sy
 800c34e:	f3bf 8f4f 	dsb	sy
 800c352:	60fb      	str	r3, [r7, #12]
}
 800c354:	bf00      	nop
 800c356:	e7fe      	b.n	800c356 <vTaskStartScheduler+0xaa>
}
 800c358:	bf00      	nop
 800c35a:	3718      	adds	r7, #24
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	0800f864 	.word	0x0800f864
 800c364:	0800c991 	.word	0x0800c991
 800c368:	20001660 	.word	0x20001660
 800c36c:	2000165c 	.word	0x2000165c
 800c370:	20001648 	.word	0x20001648
 800c374:	20001640 	.word	0x20001640

0800c378 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c378:	b480      	push	{r7}
 800c37a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c37c:	4b04      	ldr	r3, [pc, #16]	; (800c390 <vTaskSuspendAll+0x18>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	3301      	adds	r3, #1
 800c382:	4a03      	ldr	r2, [pc, #12]	; (800c390 <vTaskSuspendAll+0x18>)
 800c384:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c386:	bf00      	nop
 800c388:	46bd      	mov	sp, r7
 800c38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38e:	4770      	bx	lr
 800c390:	20001664 	.word	0x20001664

0800c394 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b084      	sub	sp, #16
 800c398:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c39a:	2300      	movs	r3, #0
 800c39c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c3a2:	4b42      	ldr	r3, [pc, #264]	; (800c4ac <xTaskResumeAll+0x118>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d10a      	bne.n	800c3c0 <xTaskResumeAll+0x2c>
	__asm volatile
 800c3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ae:	f383 8811 	msr	BASEPRI, r3
 800c3b2:	f3bf 8f6f 	isb	sy
 800c3b6:	f3bf 8f4f 	dsb	sy
 800c3ba:	603b      	str	r3, [r7, #0]
}
 800c3bc:	bf00      	nop
 800c3be:	e7fe      	b.n	800c3be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c3c0:	f001 fa28 	bl	800d814 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c3c4:	4b39      	ldr	r3, [pc, #228]	; (800c4ac <xTaskResumeAll+0x118>)
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	3b01      	subs	r3, #1
 800c3ca:	4a38      	ldr	r2, [pc, #224]	; (800c4ac <xTaskResumeAll+0x118>)
 800c3cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3ce:	4b37      	ldr	r3, [pc, #220]	; (800c4ac <xTaskResumeAll+0x118>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d162      	bne.n	800c49c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c3d6:	4b36      	ldr	r3, [pc, #216]	; (800c4b0 <xTaskResumeAll+0x11c>)
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d05e      	beq.n	800c49c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c3de:	e02f      	b.n	800c440 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3e0:	4b34      	ldr	r3, [pc, #208]	; (800c4b4 <xTaskResumeAll+0x120>)
 800c3e2:	68db      	ldr	r3, [r3, #12]
 800c3e4:	68db      	ldr	r3, [r3, #12]
 800c3e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	3318      	adds	r3, #24
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	f7fe fe5d 	bl	800b0ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	3304      	adds	r3, #4
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f7fe fe58 	bl	800b0ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c400:	4b2d      	ldr	r3, [pc, #180]	; (800c4b8 <xTaskResumeAll+0x124>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	429a      	cmp	r2, r3
 800c406:	d903      	bls.n	800c410 <xTaskResumeAll+0x7c>
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c40c:	4a2a      	ldr	r2, [pc, #168]	; (800c4b8 <xTaskResumeAll+0x124>)
 800c40e:	6013      	str	r3, [r2, #0]
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c414:	4613      	mov	r3, r2
 800c416:	009b      	lsls	r3, r3, #2
 800c418:	4413      	add	r3, r2
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	4a27      	ldr	r2, [pc, #156]	; (800c4bc <xTaskResumeAll+0x128>)
 800c41e:	441a      	add	r2, r3
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	3304      	adds	r3, #4
 800c424:	4619      	mov	r1, r3
 800c426:	4610      	mov	r0, r2
 800c428:	f7fe fde3 	bl	800aff2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c430:	4b23      	ldr	r3, [pc, #140]	; (800c4c0 <xTaskResumeAll+0x12c>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c436:	429a      	cmp	r2, r3
 800c438:	d302      	bcc.n	800c440 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c43a:	4b22      	ldr	r3, [pc, #136]	; (800c4c4 <xTaskResumeAll+0x130>)
 800c43c:	2201      	movs	r2, #1
 800c43e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c440:	4b1c      	ldr	r3, [pc, #112]	; (800c4b4 <xTaskResumeAll+0x120>)
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d1cb      	bne.n	800c3e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d001      	beq.n	800c452 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c44e:	f000 fb55 	bl	800cafc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c452:	4b1d      	ldr	r3, [pc, #116]	; (800c4c8 <xTaskResumeAll+0x134>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d010      	beq.n	800c480 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c45e:	f000 f847 	bl	800c4f0 <xTaskIncrementTick>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d002      	beq.n	800c46e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c468:	4b16      	ldr	r3, [pc, #88]	; (800c4c4 <xTaskResumeAll+0x130>)
 800c46a:	2201      	movs	r2, #1
 800c46c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	3b01      	subs	r3, #1
 800c472:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d1f1      	bne.n	800c45e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c47a:	4b13      	ldr	r3, [pc, #76]	; (800c4c8 <xTaskResumeAll+0x134>)
 800c47c:	2200      	movs	r2, #0
 800c47e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c480:	4b10      	ldr	r3, [pc, #64]	; (800c4c4 <xTaskResumeAll+0x130>)
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d009      	beq.n	800c49c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c488:	2301      	movs	r3, #1
 800c48a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c48c:	4b0f      	ldr	r3, [pc, #60]	; (800c4cc <xTaskResumeAll+0x138>)
 800c48e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c492:	601a      	str	r2, [r3, #0]
 800c494:	f3bf 8f4f 	dsb	sy
 800c498:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c49c:	f001 f9ea 	bl	800d874 <vPortExitCritical>

	return xAlreadyYielded;
 800c4a0:	68bb      	ldr	r3, [r7, #8]
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3710      	adds	r7, #16
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}
 800c4aa:	bf00      	nop
 800c4ac:	20001664 	.word	0x20001664
 800c4b0:	2000163c 	.word	0x2000163c
 800c4b4:	200015fc 	.word	0x200015fc
 800c4b8:	20001644 	.word	0x20001644
 800c4bc:	2000116c 	.word	0x2000116c
 800c4c0:	20001168 	.word	0x20001168
 800c4c4:	20001650 	.word	0x20001650
 800c4c8:	2000164c 	.word	0x2000164c
 800c4cc:	e000ed04 	.word	0xe000ed04

0800c4d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b083      	sub	sp, #12
 800c4d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c4d6:	4b05      	ldr	r3, [pc, #20]	; (800c4ec <xTaskGetTickCount+0x1c>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c4dc:	687b      	ldr	r3, [r7, #4]
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	370c      	adds	r7, #12
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e8:	4770      	bx	lr
 800c4ea:	bf00      	nop
 800c4ec:	20001640 	.word	0x20001640

0800c4f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b086      	sub	sp, #24
 800c4f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4fa:	4b4f      	ldr	r3, [pc, #316]	; (800c638 <xTaskIncrementTick+0x148>)
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	f040 808f 	bne.w	800c622 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c504:	4b4d      	ldr	r3, [pc, #308]	; (800c63c <xTaskIncrementTick+0x14c>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	3301      	adds	r3, #1
 800c50a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c50c:	4a4b      	ldr	r2, [pc, #300]	; (800c63c <xTaskIncrementTick+0x14c>)
 800c50e:	693b      	ldr	r3, [r7, #16]
 800c510:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c512:	693b      	ldr	r3, [r7, #16]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d120      	bne.n	800c55a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c518:	4b49      	ldr	r3, [pc, #292]	; (800c640 <xTaskIncrementTick+0x150>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d00a      	beq.n	800c538 <xTaskIncrementTick+0x48>
	__asm volatile
 800c522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c526:	f383 8811 	msr	BASEPRI, r3
 800c52a:	f3bf 8f6f 	isb	sy
 800c52e:	f3bf 8f4f 	dsb	sy
 800c532:	603b      	str	r3, [r7, #0]
}
 800c534:	bf00      	nop
 800c536:	e7fe      	b.n	800c536 <xTaskIncrementTick+0x46>
 800c538:	4b41      	ldr	r3, [pc, #260]	; (800c640 <xTaskIncrementTick+0x150>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	60fb      	str	r3, [r7, #12]
 800c53e:	4b41      	ldr	r3, [pc, #260]	; (800c644 <xTaskIncrementTick+0x154>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	4a3f      	ldr	r2, [pc, #252]	; (800c640 <xTaskIncrementTick+0x150>)
 800c544:	6013      	str	r3, [r2, #0]
 800c546:	4a3f      	ldr	r2, [pc, #252]	; (800c644 <xTaskIncrementTick+0x154>)
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	6013      	str	r3, [r2, #0]
 800c54c:	4b3e      	ldr	r3, [pc, #248]	; (800c648 <xTaskIncrementTick+0x158>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	3301      	adds	r3, #1
 800c552:	4a3d      	ldr	r2, [pc, #244]	; (800c648 <xTaskIncrementTick+0x158>)
 800c554:	6013      	str	r3, [r2, #0]
 800c556:	f000 fad1 	bl	800cafc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c55a:	4b3c      	ldr	r3, [pc, #240]	; (800c64c <xTaskIncrementTick+0x15c>)
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	693a      	ldr	r2, [r7, #16]
 800c560:	429a      	cmp	r2, r3
 800c562:	d349      	bcc.n	800c5f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c564:	4b36      	ldr	r3, [pc, #216]	; (800c640 <xTaskIncrementTick+0x150>)
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d104      	bne.n	800c578 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c56e:	4b37      	ldr	r3, [pc, #220]	; (800c64c <xTaskIncrementTick+0x15c>)
 800c570:	f04f 32ff 	mov.w	r2, #4294967295
 800c574:	601a      	str	r2, [r3, #0]
					break;
 800c576:	e03f      	b.n	800c5f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c578:	4b31      	ldr	r3, [pc, #196]	; (800c640 <xTaskIncrementTick+0x150>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	68db      	ldr	r3, [r3, #12]
 800c57e:	68db      	ldr	r3, [r3, #12]
 800c580:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	685b      	ldr	r3, [r3, #4]
 800c586:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c588:	693a      	ldr	r2, [r7, #16]
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	429a      	cmp	r2, r3
 800c58e:	d203      	bcs.n	800c598 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c590:	4a2e      	ldr	r2, [pc, #184]	; (800c64c <xTaskIncrementTick+0x15c>)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c596:	e02f      	b.n	800c5f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	3304      	adds	r3, #4
 800c59c:	4618      	mov	r0, r3
 800c59e:	f7fe fd85 	bl	800b0ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d004      	beq.n	800c5b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	3318      	adds	r3, #24
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	f7fe fd7c 	bl	800b0ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5b8:	4b25      	ldr	r3, [pc, #148]	; (800c650 <xTaskIncrementTick+0x160>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d903      	bls.n	800c5c8 <xTaskIncrementTick+0xd8>
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5c4:	4a22      	ldr	r2, [pc, #136]	; (800c650 <xTaskIncrementTick+0x160>)
 800c5c6:	6013      	str	r3, [r2, #0]
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5cc:	4613      	mov	r3, r2
 800c5ce:	009b      	lsls	r3, r3, #2
 800c5d0:	4413      	add	r3, r2
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	4a1f      	ldr	r2, [pc, #124]	; (800c654 <xTaskIncrementTick+0x164>)
 800c5d6:	441a      	add	r2, r3
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	3304      	adds	r3, #4
 800c5dc:	4619      	mov	r1, r3
 800c5de:	4610      	mov	r0, r2
 800c5e0:	f7fe fd07 	bl	800aff2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5e8:	4b1b      	ldr	r3, [pc, #108]	; (800c658 <xTaskIncrementTick+0x168>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ee:	429a      	cmp	r2, r3
 800c5f0:	d3b8      	bcc.n	800c564 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c5f6:	e7b5      	b.n	800c564 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c5f8:	4b17      	ldr	r3, [pc, #92]	; (800c658 <xTaskIncrementTick+0x168>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5fe:	4915      	ldr	r1, [pc, #84]	; (800c654 <xTaskIncrementTick+0x164>)
 800c600:	4613      	mov	r3, r2
 800c602:	009b      	lsls	r3, r3, #2
 800c604:	4413      	add	r3, r2
 800c606:	009b      	lsls	r3, r3, #2
 800c608:	440b      	add	r3, r1
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	2b01      	cmp	r3, #1
 800c60e:	d901      	bls.n	800c614 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c610:	2301      	movs	r3, #1
 800c612:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c614:	4b11      	ldr	r3, [pc, #68]	; (800c65c <xTaskIncrementTick+0x16c>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d007      	beq.n	800c62c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c61c:	2301      	movs	r3, #1
 800c61e:	617b      	str	r3, [r7, #20]
 800c620:	e004      	b.n	800c62c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c622:	4b0f      	ldr	r3, [pc, #60]	; (800c660 <xTaskIncrementTick+0x170>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	3301      	adds	r3, #1
 800c628:	4a0d      	ldr	r2, [pc, #52]	; (800c660 <xTaskIncrementTick+0x170>)
 800c62a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c62c:	697b      	ldr	r3, [r7, #20]
}
 800c62e:	4618      	mov	r0, r3
 800c630:	3718      	adds	r7, #24
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}
 800c636:	bf00      	nop
 800c638:	20001664 	.word	0x20001664
 800c63c:	20001640 	.word	0x20001640
 800c640:	200015f4 	.word	0x200015f4
 800c644:	200015f8 	.word	0x200015f8
 800c648:	20001654 	.word	0x20001654
 800c64c:	2000165c 	.word	0x2000165c
 800c650:	20001644 	.word	0x20001644
 800c654:	2000116c 	.word	0x2000116c
 800c658:	20001168 	.word	0x20001168
 800c65c:	20001650 	.word	0x20001650
 800c660:	2000164c 	.word	0x2000164c

0800c664 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c664:	b480      	push	{r7}
 800c666:	b085      	sub	sp, #20
 800c668:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c66a:	4b28      	ldr	r3, [pc, #160]	; (800c70c <vTaskSwitchContext+0xa8>)
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d003      	beq.n	800c67a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c672:	4b27      	ldr	r3, [pc, #156]	; (800c710 <vTaskSwitchContext+0xac>)
 800c674:	2201      	movs	r2, #1
 800c676:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c678:	e041      	b.n	800c6fe <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800c67a:	4b25      	ldr	r3, [pc, #148]	; (800c710 <vTaskSwitchContext+0xac>)
 800c67c:	2200      	movs	r2, #0
 800c67e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c680:	4b24      	ldr	r3, [pc, #144]	; (800c714 <vTaskSwitchContext+0xb0>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	60fb      	str	r3, [r7, #12]
 800c686:	e010      	b.n	800c6aa <vTaskSwitchContext+0x46>
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d10a      	bne.n	800c6a4 <vTaskSwitchContext+0x40>
	__asm volatile
 800c68e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c692:	f383 8811 	msr	BASEPRI, r3
 800c696:	f3bf 8f6f 	isb	sy
 800c69a:	f3bf 8f4f 	dsb	sy
 800c69e:	607b      	str	r3, [r7, #4]
}
 800c6a0:	bf00      	nop
 800c6a2:	e7fe      	b.n	800c6a2 <vTaskSwitchContext+0x3e>
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	3b01      	subs	r3, #1
 800c6a8:	60fb      	str	r3, [r7, #12]
 800c6aa:	491b      	ldr	r1, [pc, #108]	; (800c718 <vTaskSwitchContext+0xb4>)
 800c6ac:	68fa      	ldr	r2, [r7, #12]
 800c6ae:	4613      	mov	r3, r2
 800c6b0:	009b      	lsls	r3, r3, #2
 800c6b2:	4413      	add	r3, r2
 800c6b4:	009b      	lsls	r3, r3, #2
 800c6b6:	440b      	add	r3, r1
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d0e4      	beq.n	800c688 <vTaskSwitchContext+0x24>
 800c6be:	68fa      	ldr	r2, [r7, #12]
 800c6c0:	4613      	mov	r3, r2
 800c6c2:	009b      	lsls	r3, r3, #2
 800c6c4:	4413      	add	r3, r2
 800c6c6:	009b      	lsls	r3, r3, #2
 800c6c8:	4a13      	ldr	r2, [pc, #76]	; (800c718 <vTaskSwitchContext+0xb4>)
 800c6ca:	4413      	add	r3, r2
 800c6cc:	60bb      	str	r3, [r7, #8]
 800c6ce:	68bb      	ldr	r3, [r7, #8]
 800c6d0:	685b      	ldr	r3, [r3, #4]
 800c6d2:	685a      	ldr	r2, [r3, #4]
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	605a      	str	r2, [r3, #4]
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	685a      	ldr	r2, [r3, #4]
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	3308      	adds	r3, #8
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d104      	bne.n	800c6ee <vTaskSwitchContext+0x8a>
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	685b      	ldr	r3, [r3, #4]
 800c6e8:	685a      	ldr	r2, [r3, #4]
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	605a      	str	r2, [r3, #4]
 800c6ee:	68bb      	ldr	r3, [r7, #8]
 800c6f0:	685b      	ldr	r3, [r3, #4]
 800c6f2:	68db      	ldr	r3, [r3, #12]
 800c6f4:	4a09      	ldr	r2, [pc, #36]	; (800c71c <vTaskSwitchContext+0xb8>)
 800c6f6:	6013      	str	r3, [r2, #0]
 800c6f8:	4a06      	ldr	r2, [pc, #24]	; (800c714 <vTaskSwitchContext+0xb0>)
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	6013      	str	r3, [r2, #0]
}
 800c6fe:	bf00      	nop
 800c700:	3714      	adds	r7, #20
 800c702:	46bd      	mov	sp, r7
 800c704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c708:	4770      	bx	lr
 800c70a:	bf00      	nop
 800c70c:	20001664 	.word	0x20001664
 800c710:	20001650 	.word	0x20001650
 800c714:	20001644 	.word	0x20001644
 800c718:	2000116c 	.word	0x2000116c
 800c71c:	20001168 	.word	0x20001168

0800c720 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b084      	sub	sp, #16
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
 800c728:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d10a      	bne.n	800c746 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c730:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c734:	f383 8811 	msr	BASEPRI, r3
 800c738:	f3bf 8f6f 	isb	sy
 800c73c:	f3bf 8f4f 	dsb	sy
 800c740:	60fb      	str	r3, [r7, #12]
}
 800c742:	bf00      	nop
 800c744:	e7fe      	b.n	800c744 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c746:	4b07      	ldr	r3, [pc, #28]	; (800c764 <vTaskPlaceOnEventList+0x44>)
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	3318      	adds	r3, #24
 800c74c:	4619      	mov	r1, r3
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f7fe fc73 	bl	800b03a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c754:	2101      	movs	r1, #1
 800c756:	6838      	ldr	r0, [r7, #0]
 800c758:	f000 fb8a 	bl	800ce70 <prvAddCurrentTaskToDelayedList>
}
 800c75c:	bf00      	nop
 800c75e:	3710      	adds	r7, #16
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}
 800c764:	20001168 	.word	0x20001168

0800c768 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b086      	sub	sp, #24
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	60f8      	str	r0, [r7, #12]
 800c770:	60b9      	str	r1, [r7, #8]
 800c772:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d10a      	bne.n	800c790 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c77e:	f383 8811 	msr	BASEPRI, r3
 800c782:	f3bf 8f6f 	isb	sy
 800c786:	f3bf 8f4f 	dsb	sy
 800c78a:	617b      	str	r3, [r7, #20]
}
 800c78c:	bf00      	nop
 800c78e:	e7fe      	b.n	800c78e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c790:	4b0a      	ldr	r3, [pc, #40]	; (800c7bc <vTaskPlaceOnEventListRestricted+0x54>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	3318      	adds	r3, #24
 800c796:	4619      	mov	r1, r3
 800c798:	68f8      	ldr	r0, [r7, #12]
 800c79a:	f7fe fc2a 	bl	800aff2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d002      	beq.n	800c7aa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c7a4:	f04f 33ff 	mov.w	r3, #4294967295
 800c7a8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c7aa:	6879      	ldr	r1, [r7, #4]
 800c7ac:	68b8      	ldr	r0, [r7, #8]
 800c7ae:	f000 fb5f 	bl	800ce70 <prvAddCurrentTaskToDelayedList>
	}
 800c7b2:	bf00      	nop
 800c7b4:	3718      	adds	r7, #24
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}
 800c7ba:	bf00      	nop
 800c7bc:	20001168 	.word	0x20001168

0800c7c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b086      	sub	sp, #24
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	68db      	ldr	r3, [r3, #12]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d10a      	bne.n	800c7ec <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c7d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7da:	f383 8811 	msr	BASEPRI, r3
 800c7de:	f3bf 8f6f 	isb	sy
 800c7e2:	f3bf 8f4f 	dsb	sy
 800c7e6:	60fb      	str	r3, [r7, #12]
}
 800c7e8:	bf00      	nop
 800c7ea:	e7fe      	b.n	800c7ea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c7ec:	693b      	ldr	r3, [r7, #16]
 800c7ee:	3318      	adds	r3, #24
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7fe fc5b 	bl	800b0ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7f6:	4b1e      	ldr	r3, [pc, #120]	; (800c870 <xTaskRemoveFromEventList+0xb0>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d11d      	bne.n	800c83a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c7fe:	693b      	ldr	r3, [r7, #16]
 800c800:	3304      	adds	r3, #4
 800c802:	4618      	mov	r0, r3
 800c804:	f7fe fc52 	bl	800b0ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c80c:	4b19      	ldr	r3, [pc, #100]	; (800c874 <xTaskRemoveFromEventList+0xb4>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	429a      	cmp	r2, r3
 800c812:	d903      	bls.n	800c81c <xTaskRemoveFromEventList+0x5c>
 800c814:	693b      	ldr	r3, [r7, #16]
 800c816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c818:	4a16      	ldr	r2, [pc, #88]	; (800c874 <xTaskRemoveFromEventList+0xb4>)
 800c81a:	6013      	str	r3, [r2, #0]
 800c81c:	693b      	ldr	r3, [r7, #16]
 800c81e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c820:	4613      	mov	r3, r2
 800c822:	009b      	lsls	r3, r3, #2
 800c824:	4413      	add	r3, r2
 800c826:	009b      	lsls	r3, r3, #2
 800c828:	4a13      	ldr	r2, [pc, #76]	; (800c878 <xTaskRemoveFromEventList+0xb8>)
 800c82a:	441a      	add	r2, r3
 800c82c:	693b      	ldr	r3, [r7, #16]
 800c82e:	3304      	adds	r3, #4
 800c830:	4619      	mov	r1, r3
 800c832:	4610      	mov	r0, r2
 800c834:	f7fe fbdd 	bl	800aff2 <vListInsertEnd>
 800c838:	e005      	b.n	800c846 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	3318      	adds	r3, #24
 800c83e:	4619      	mov	r1, r3
 800c840:	480e      	ldr	r0, [pc, #56]	; (800c87c <xTaskRemoveFromEventList+0xbc>)
 800c842:	f7fe fbd6 	bl	800aff2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c84a:	4b0d      	ldr	r3, [pc, #52]	; (800c880 <xTaskRemoveFromEventList+0xc0>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c850:	429a      	cmp	r2, r3
 800c852:	d905      	bls.n	800c860 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c854:	2301      	movs	r3, #1
 800c856:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c858:	4b0a      	ldr	r3, [pc, #40]	; (800c884 <xTaskRemoveFromEventList+0xc4>)
 800c85a:	2201      	movs	r2, #1
 800c85c:	601a      	str	r2, [r3, #0]
 800c85e:	e001      	b.n	800c864 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c860:	2300      	movs	r3, #0
 800c862:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c864:	697b      	ldr	r3, [r7, #20]
}
 800c866:	4618      	mov	r0, r3
 800c868:	3718      	adds	r7, #24
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}
 800c86e:	bf00      	nop
 800c870:	20001664 	.word	0x20001664
 800c874:	20001644 	.word	0x20001644
 800c878:	2000116c 	.word	0x2000116c
 800c87c:	200015fc 	.word	0x200015fc
 800c880:	20001168 	.word	0x20001168
 800c884:	20001650 	.word	0x20001650

0800c888 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c888:	b480      	push	{r7}
 800c88a:	b083      	sub	sp, #12
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c890:	4b06      	ldr	r3, [pc, #24]	; (800c8ac <vTaskInternalSetTimeOutState+0x24>)
 800c892:	681a      	ldr	r2, [r3, #0]
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c898:	4b05      	ldr	r3, [pc, #20]	; (800c8b0 <vTaskInternalSetTimeOutState+0x28>)
 800c89a:	681a      	ldr	r2, [r3, #0]
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	605a      	str	r2, [r3, #4]
}
 800c8a0:	bf00      	nop
 800c8a2:	370c      	adds	r7, #12
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8aa:	4770      	bx	lr
 800c8ac:	20001654 	.word	0x20001654
 800c8b0:	20001640 	.word	0x20001640

0800c8b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b088      	sub	sp, #32
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d10a      	bne.n	800c8da <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c8c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8c8:	f383 8811 	msr	BASEPRI, r3
 800c8cc:	f3bf 8f6f 	isb	sy
 800c8d0:	f3bf 8f4f 	dsb	sy
 800c8d4:	613b      	str	r3, [r7, #16]
}
 800c8d6:	bf00      	nop
 800c8d8:	e7fe      	b.n	800c8d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d10a      	bne.n	800c8f6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8e4:	f383 8811 	msr	BASEPRI, r3
 800c8e8:	f3bf 8f6f 	isb	sy
 800c8ec:	f3bf 8f4f 	dsb	sy
 800c8f0:	60fb      	str	r3, [r7, #12]
}
 800c8f2:	bf00      	nop
 800c8f4:	e7fe      	b.n	800c8f4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c8f6:	f000 ff8d 	bl	800d814 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c8fa:	4b1d      	ldr	r3, [pc, #116]	; (800c970 <xTaskCheckForTimeOut+0xbc>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	685b      	ldr	r3, [r3, #4]
 800c904:	69ba      	ldr	r2, [r7, #24]
 800c906:	1ad3      	subs	r3, r2, r3
 800c908:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c912:	d102      	bne.n	800c91a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c914:	2300      	movs	r3, #0
 800c916:	61fb      	str	r3, [r7, #28]
 800c918:	e023      	b.n	800c962 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681a      	ldr	r2, [r3, #0]
 800c91e:	4b15      	ldr	r3, [pc, #84]	; (800c974 <xTaskCheckForTimeOut+0xc0>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	429a      	cmp	r2, r3
 800c924:	d007      	beq.n	800c936 <xTaskCheckForTimeOut+0x82>
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	685b      	ldr	r3, [r3, #4]
 800c92a:	69ba      	ldr	r2, [r7, #24]
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d302      	bcc.n	800c936 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c930:	2301      	movs	r3, #1
 800c932:	61fb      	str	r3, [r7, #28]
 800c934:	e015      	b.n	800c962 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	697a      	ldr	r2, [r7, #20]
 800c93c:	429a      	cmp	r2, r3
 800c93e:	d20b      	bcs.n	800c958 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	681a      	ldr	r2, [r3, #0]
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	1ad2      	subs	r2, r2, r3
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f7ff ff9b 	bl	800c888 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c952:	2300      	movs	r3, #0
 800c954:	61fb      	str	r3, [r7, #28]
 800c956:	e004      	b.n	800c962 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	2200      	movs	r2, #0
 800c95c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c95e:	2301      	movs	r3, #1
 800c960:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c962:	f000 ff87 	bl	800d874 <vPortExitCritical>

	return xReturn;
 800c966:	69fb      	ldr	r3, [r7, #28]
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3720      	adds	r7, #32
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}
 800c970:	20001640 	.word	0x20001640
 800c974:	20001654 	.word	0x20001654

0800c978 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c978:	b480      	push	{r7}
 800c97a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c97c:	4b03      	ldr	r3, [pc, #12]	; (800c98c <vTaskMissedYield+0x14>)
 800c97e:	2201      	movs	r2, #1
 800c980:	601a      	str	r2, [r3, #0]
}
 800c982:	bf00      	nop
 800c984:	46bd      	mov	sp, r7
 800c986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98a:	4770      	bx	lr
 800c98c:	20001650 	.word	0x20001650

0800c990 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b082      	sub	sp, #8
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c998:	f000 f852 	bl	800ca40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c99c:	4b06      	ldr	r3, [pc, #24]	; (800c9b8 <prvIdleTask+0x28>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	2b01      	cmp	r3, #1
 800c9a2:	d9f9      	bls.n	800c998 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c9a4:	4b05      	ldr	r3, [pc, #20]	; (800c9bc <prvIdleTask+0x2c>)
 800c9a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9aa:	601a      	str	r2, [r3, #0]
 800c9ac:	f3bf 8f4f 	dsb	sy
 800c9b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c9b4:	e7f0      	b.n	800c998 <prvIdleTask+0x8>
 800c9b6:	bf00      	nop
 800c9b8:	2000116c 	.word	0x2000116c
 800c9bc:	e000ed04 	.word	0xe000ed04

0800c9c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b082      	sub	sp, #8
 800c9c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	607b      	str	r3, [r7, #4]
 800c9ca:	e00c      	b.n	800c9e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c9cc:	687a      	ldr	r2, [r7, #4]
 800c9ce:	4613      	mov	r3, r2
 800c9d0:	009b      	lsls	r3, r3, #2
 800c9d2:	4413      	add	r3, r2
 800c9d4:	009b      	lsls	r3, r3, #2
 800c9d6:	4a12      	ldr	r2, [pc, #72]	; (800ca20 <prvInitialiseTaskLists+0x60>)
 800c9d8:	4413      	add	r3, r2
 800c9da:	4618      	mov	r0, r3
 800c9dc:	f7fe fadc 	bl	800af98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	607b      	str	r3, [r7, #4]
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2b37      	cmp	r3, #55	; 0x37
 800c9ea:	d9ef      	bls.n	800c9cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c9ec:	480d      	ldr	r0, [pc, #52]	; (800ca24 <prvInitialiseTaskLists+0x64>)
 800c9ee:	f7fe fad3 	bl	800af98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c9f2:	480d      	ldr	r0, [pc, #52]	; (800ca28 <prvInitialiseTaskLists+0x68>)
 800c9f4:	f7fe fad0 	bl	800af98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c9f8:	480c      	ldr	r0, [pc, #48]	; (800ca2c <prvInitialiseTaskLists+0x6c>)
 800c9fa:	f7fe facd 	bl	800af98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c9fe:	480c      	ldr	r0, [pc, #48]	; (800ca30 <prvInitialiseTaskLists+0x70>)
 800ca00:	f7fe faca 	bl	800af98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ca04:	480b      	ldr	r0, [pc, #44]	; (800ca34 <prvInitialiseTaskLists+0x74>)
 800ca06:	f7fe fac7 	bl	800af98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ca0a:	4b0b      	ldr	r3, [pc, #44]	; (800ca38 <prvInitialiseTaskLists+0x78>)
 800ca0c:	4a05      	ldr	r2, [pc, #20]	; (800ca24 <prvInitialiseTaskLists+0x64>)
 800ca0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ca10:	4b0a      	ldr	r3, [pc, #40]	; (800ca3c <prvInitialiseTaskLists+0x7c>)
 800ca12:	4a05      	ldr	r2, [pc, #20]	; (800ca28 <prvInitialiseTaskLists+0x68>)
 800ca14:	601a      	str	r2, [r3, #0]
}
 800ca16:	bf00      	nop
 800ca18:	3708      	adds	r7, #8
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}
 800ca1e:	bf00      	nop
 800ca20:	2000116c 	.word	0x2000116c
 800ca24:	200015cc 	.word	0x200015cc
 800ca28:	200015e0 	.word	0x200015e0
 800ca2c:	200015fc 	.word	0x200015fc
 800ca30:	20001610 	.word	0x20001610
 800ca34:	20001628 	.word	0x20001628
 800ca38:	200015f4 	.word	0x200015f4
 800ca3c:	200015f8 	.word	0x200015f8

0800ca40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b082      	sub	sp, #8
 800ca44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca46:	e019      	b.n	800ca7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ca48:	f000 fee4 	bl	800d814 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca4c:	4b10      	ldr	r3, [pc, #64]	; (800ca90 <prvCheckTasksWaitingTermination+0x50>)
 800ca4e:	68db      	ldr	r3, [r3, #12]
 800ca50:	68db      	ldr	r3, [r3, #12]
 800ca52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	3304      	adds	r3, #4
 800ca58:	4618      	mov	r0, r3
 800ca5a:	f7fe fb27 	bl	800b0ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ca5e:	4b0d      	ldr	r3, [pc, #52]	; (800ca94 <prvCheckTasksWaitingTermination+0x54>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	3b01      	subs	r3, #1
 800ca64:	4a0b      	ldr	r2, [pc, #44]	; (800ca94 <prvCheckTasksWaitingTermination+0x54>)
 800ca66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ca68:	4b0b      	ldr	r3, [pc, #44]	; (800ca98 <prvCheckTasksWaitingTermination+0x58>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	3b01      	subs	r3, #1
 800ca6e:	4a0a      	ldr	r2, [pc, #40]	; (800ca98 <prvCheckTasksWaitingTermination+0x58>)
 800ca70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ca72:	f000 feff 	bl	800d874 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 f810 	bl	800ca9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca7c:	4b06      	ldr	r3, [pc, #24]	; (800ca98 <prvCheckTasksWaitingTermination+0x58>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d1e1      	bne.n	800ca48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ca84:	bf00      	nop
 800ca86:	bf00      	nop
 800ca88:	3708      	adds	r7, #8
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
 800ca8e:	bf00      	nop
 800ca90:	20001610 	.word	0x20001610
 800ca94:	2000163c 	.word	0x2000163c
 800ca98:	20001624 	.word	0x20001624

0800ca9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b084      	sub	sp, #16
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d108      	bne.n	800cac0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cab2:	4618      	mov	r0, r3
 800cab4:	f001 f89c 	bl	800dbf0 <vPortFree>
				vPortFree( pxTCB );
 800cab8:	6878      	ldr	r0, [r7, #4]
 800caba:	f001 f899 	bl	800dbf0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cabe:	e018      	b.n	800caf2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800cac6:	2b01      	cmp	r3, #1
 800cac8:	d103      	bne.n	800cad2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f001 f890 	bl	800dbf0 <vPortFree>
	}
 800cad0:	e00f      	b.n	800caf2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800cad8:	2b02      	cmp	r3, #2
 800cada:	d00a      	beq.n	800caf2 <prvDeleteTCB+0x56>
	__asm volatile
 800cadc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cae0:	f383 8811 	msr	BASEPRI, r3
 800cae4:	f3bf 8f6f 	isb	sy
 800cae8:	f3bf 8f4f 	dsb	sy
 800caec:	60fb      	str	r3, [r7, #12]
}
 800caee:	bf00      	nop
 800caf0:	e7fe      	b.n	800caf0 <prvDeleteTCB+0x54>
	}
 800caf2:	bf00      	nop
 800caf4:	3710      	adds	r7, #16
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bd80      	pop	{r7, pc}
	...

0800cafc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cafc:	b480      	push	{r7}
 800cafe:	b083      	sub	sp, #12
 800cb00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb02:	4b0c      	ldr	r3, [pc, #48]	; (800cb34 <prvResetNextTaskUnblockTime+0x38>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d104      	bne.n	800cb16 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cb0c:	4b0a      	ldr	r3, [pc, #40]	; (800cb38 <prvResetNextTaskUnblockTime+0x3c>)
 800cb0e:	f04f 32ff 	mov.w	r2, #4294967295
 800cb12:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cb14:	e008      	b.n	800cb28 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb16:	4b07      	ldr	r3, [pc, #28]	; (800cb34 <prvResetNextTaskUnblockTime+0x38>)
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	68db      	ldr	r3, [r3, #12]
 800cb1c:	68db      	ldr	r3, [r3, #12]
 800cb1e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	685b      	ldr	r3, [r3, #4]
 800cb24:	4a04      	ldr	r2, [pc, #16]	; (800cb38 <prvResetNextTaskUnblockTime+0x3c>)
 800cb26:	6013      	str	r3, [r2, #0]
}
 800cb28:	bf00      	nop
 800cb2a:	370c      	adds	r7, #12
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb32:	4770      	bx	lr
 800cb34:	200015f4 	.word	0x200015f4
 800cb38:	2000165c 	.word	0x2000165c

0800cb3c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800cb3c:	b480      	push	{r7}
 800cb3e:	b083      	sub	sp, #12
 800cb40:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800cb42:	4b05      	ldr	r3, [pc, #20]	; (800cb58 <xTaskGetCurrentTaskHandle+0x1c>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	607b      	str	r3, [r7, #4]

		return xReturn;
 800cb48:	687b      	ldr	r3, [r7, #4]
	}
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	370c      	adds	r7, #12
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb54:	4770      	bx	lr
 800cb56:	bf00      	nop
 800cb58:	20001168 	.word	0x20001168

0800cb5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cb5c:	b480      	push	{r7}
 800cb5e:	b083      	sub	sp, #12
 800cb60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cb62:	4b0b      	ldr	r3, [pc, #44]	; (800cb90 <xTaskGetSchedulerState+0x34>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d102      	bne.n	800cb70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	607b      	str	r3, [r7, #4]
 800cb6e:	e008      	b.n	800cb82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb70:	4b08      	ldr	r3, [pc, #32]	; (800cb94 <xTaskGetSchedulerState+0x38>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d102      	bne.n	800cb7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cb78:	2302      	movs	r3, #2
 800cb7a:	607b      	str	r3, [r7, #4]
 800cb7c:	e001      	b.n	800cb82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cb7e:	2300      	movs	r3, #0
 800cb80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cb82:	687b      	ldr	r3, [r7, #4]
	}
 800cb84:	4618      	mov	r0, r3
 800cb86:	370c      	adds	r7, #12
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8e:	4770      	bx	lr
 800cb90:	20001648 	.word	0x20001648
 800cb94:	20001664 	.word	0x20001664

0800cb98 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b084      	sub	sp, #16
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800cba4:	2300      	movs	r3, #0
 800cba6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d051      	beq.n	800cc52 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbb2:	4b2a      	ldr	r3, [pc, #168]	; (800cc5c <xTaskPriorityInherit+0xc4>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbb8:	429a      	cmp	r2, r3
 800cbba:	d241      	bcs.n	800cc40 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	699b      	ldr	r3, [r3, #24]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	db06      	blt.n	800cbd2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbc4:	4b25      	ldr	r3, [pc, #148]	; (800cc5c <xTaskPriorityInherit+0xc4>)
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbca:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	6959      	ldr	r1, [r3, #20]
 800cbd6:	68bb      	ldr	r3, [r7, #8]
 800cbd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbda:	4613      	mov	r3, r2
 800cbdc:	009b      	lsls	r3, r3, #2
 800cbde:	4413      	add	r3, r2
 800cbe0:	009b      	lsls	r3, r3, #2
 800cbe2:	4a1f      	ldr	r2, [pc, #124]	; (800cc60 <xTaskPriorityInherit+0xc8>)
 800cbe4:	4413      	add	r3, r2
 800cbe6:	4299      	cmp	r1, r3
 800cbe8:	d122      	bne.n	800cc30 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	3304      	adds	r3, #4
 800cbee:	4618      	mov	r0, r3
 800cbf0:	f7fe fa5c 	bl	800b0ac <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cbf4:	4b19      	ldr	r3, [pc, #100]	; (800cc5c <xTaskPriorityInherit+0xc4>)
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc02:	4b18      	ldr	r3, [pc, #96]	; (800cc64 <xTaskPriorityInherit+0xcc>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	429a      	cmp	r2, r3
 800cc08:	d903      	bls.n	800cc12 <xTaskPriorityInherit+0x7a>
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc0e:	4a15      	ldr	r2, [pc, #84]	; (800cc64 <xTaskPriorityInherit+0xcc>)
 800cc10:	6013      	str	r3, [r2, #0]
 800cc12:	68bb      	ldr	r3, [r7, #8]
 800cc14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc16:	4613      	mov	r3, r2
 800cc18:	009b      	lsls	r3, r3, #2
 800cc1a:	4413      	add	r3, r2
 800cc1c:	009b      	lsls	r3, r3, #2
 800cc1e:	4a10      	ldr	r2, [pc, #64]	; (800cc60 <xTaskPriorityInherit+0xc8>)
 800cc20:	441a      	add	r2, r3
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	3304      	adds	r3, #4
 800cc26:	4619      	mov	r1, r3
 800cc28:	4610      	mov	r0, r2
 800cc2a:	f7fe f9e2 	bl	800aff2 <vListInsertEnd>
 800cc2e:	e004      	b.n	800cc3a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cc30:	4b0a      	ldr	r3, [pc, #40]	; (800cc5c <xTaskPriorityInherit+0xc4>)
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	60fb      	str	r3, [r7, #12]
 800cc3e:	e008      	b.n	800cc52 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cc44:	4b05      	ldr	r3, [pc, #20]	; (800cc5c <xTaskPriorityInherit+0xc4>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	d201      	bcs.n	800cc52 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800cc4e:	2301      	movs	r3, #1
 800cc50:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cc52:	68fb      	ldr	r3, [r7, #12]
	}
 800cc54:	4618      	mov	r0, r3
 800cc56:	3710      	adds	r7, #16
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bd80      	pop	{r7, pc}
 800cc5c:	20001168 	.word	0x20001168
 800cc60:	2000116c 	.word	0x2000116c
 800cc64:	20001644 	.word	0x20001644

0800cc68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b086      	sub	sp, #24
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cc74:	2300      	movs	r3, #0
 800cc76:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d056      	beq.n	800cd2c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cc7e:	4b2e      	ldr	r3, [pc, #184]	; (800cd38 <xTaskPriorityDisinherit+0xd0>)
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	693a      	ldr	r2, [r7, #16]
 800cc84:	429a      	cmp	r2, r3
 800cc86:	d00a      	beq.n	800cc9e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cc88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc8c:	f383 8811 	msr	BASEPRI, r3
 800cc90:	f3bf 8f6f 	isb	sy
 800cc94:	f3bf 8f4f 	dsb	sy
 800cc98:	60fb      	str	r3, [r7, #12]
}
 800cc9a:	bf00      	nop
 800cc9c:	e7fe      	b.n	800cc9c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cc9e:	693b      	ldr	r3, [r7, #16]
 800cca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d10a      	bne.n	800ccbc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccaa:	f383 8811 	msr	BASEPRI, r3
 800ccae:	f3bf 8f6f 	isb	sy
 800ccb2:	f3bf 8f4f 	dsb	sy
 800ccb6:	60bb      	str	r3, [r7, #8]
}
 800ccb8:	bf00      	nop
 800ccba:	e7fe      	b.n	800ccba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ccc0:	1e5a      	subs	r2, r3, #1
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccca:	693b      	ldr	r3, [r7, #16]
 800cccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	d02c      	beq.n	800cd2c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d128      	bne.n	800cd2c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	3304      	adds	r3, #4
 800ccde:	4618      	mov	r0, r3
 800cce0:	f7fe f9e4 	bl	800b0ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccf0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccfc:	4b0f      	ldr	r3, [pc, #60]	; (800cd3c <xTaskPriorityDisinherit+0xd4>)
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d903      	bls.n	800cd0c <xTaskPriorityDisinherit+0xa4>
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd08:	4a0c      	ldr	r2, [pc, #48]	; (800cd3c <xTaskPriorityDisinherit+0xd4>)
 800cd0a:	6013      	str	r3, [r2, #0]
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd10:	4613      	mov	r3, r2
 800cd12:	009b      	lsls	r3, r3, #2
 800cd14:	4413      	add	r3, r2
 800cd16:	009b      	lsls	r3, r3, #2
 800cd18:	4a09      	ldr	r2, [pc, #36]	; (800cd40 <xTaskPriorityDisinherit+0xd8>)
 800cd1a:	441a      	add	r2, r3
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	3304      	adds	r3, #4
 800cd20:	4619      	mov	r1, r3
 800cd22:	4610      	mov	r0, r2
 800cd24:	f7fe f965 	bl	800aff2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cd28:	2301      	movs	r3, #1
 800cd2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cd2c:	697b      	ldr	r3, [r7, #20]
	}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3718      	adds	r7, #24
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}
 800cd36:	bf00      	nop
 800cd38:	20001168 	.word	0x20001168
 800cd3c:	20001644 	.word	0x20001644
 800cd40:	2000116c 	.word	0x2000116c

0800cd44 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b088      	sub	sp, #32
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cd52:	2301      	movs	r3, #1
 800cd54:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d06a      	beq.n	800ce32 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cd5c:	69bb      	ldr	r3, [r7, #24]
 800cd5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d10a      	bne.n	800cd7a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800cd64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd68:	f383 8811 	msr	BASEPRI, r3
 800cd6c:	f3bf 8f6f 	isb	sy
 800cd70:	f3bf 8f4f 	dsb	sy
 800cd74:	60fb      	str	r3, [r7, #12]
}
 800cd76:	bf00      	nop
 800cd78:	e7fe      	b.n	800cd78 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cd7a:	69bb      	ldr	r3, [r7, #24]
 800cd7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cd7e:	683a      	ldr	r2, [r7, #0]
 800cd80:	429a      	cmp	r2, r3
 800cd82:	d902      	bls.n	800cd8a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	61fb      	str	r3, [r7, #28]
 800cd88:	e002      	b.n	800cd90 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cd8a:	69bb      	ldr	r3, [r7, #24]
 800cd8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cd8e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800cd90:	69bb      	ldr	r3, [r7, #24]
 800cd92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd94:	69fa      	ldr	r2, [r7, #28]
 800cd96:	429a      	cmp	r2, r3
 800cd98:	d04b      	beq.n	800ce32 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cd9a:	69bb      	ldr	r3, [r7, #24]
 800cd9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd9e:	697a      	ldr	r2, [r7, #20]
 800cda0:	429a      	cmp	r2, r3
 800cda2:	d146      	bne.n	800ce32 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800cda4:	4b25      	ldr	r3, [pc, #148]	; (800ce3c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	69ba      	ldr	r2, [r7, #24]
 800cdaa:	429a      	cmp	r2, r3
 800cdac:	d10a      	bne.n	800cdc4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800cdae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdb2:	f383 8811 	msr	BASEPRI, r3
 800cdb6:	f3bf 8f6f 	isb	sy
 800cdba:	f3bf 8f4f 	dsb	sy
 800cdbe:	60bb      	str	r3, [r7, #8]
}
 800cdc0:	bf00      	nop
 800cdc2:	e7fe      	b.n	800cdc2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cdc4:	69bb      	ldr	r3, [r7, #24]
 800cdc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdc8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800cdca:	69bb      	ldr	r3, [r7, #24]
 800cdcc:	69fa      	ldr	r2, [r7, #28]
 800cdce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cdd0:	69bb      	ldr	r3, [r7, #24]
 800cdd2:	699b      	ldr	r3, [r3, #24]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	db04      	blt.n	800cde2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdd8:	69fb      	ldr	r3, [r7, #28]
 800cdda:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cdde:	69bb      	ldr	r3, [r7, #24]
 800cde0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800cde2:	69bb      	ldr	r3, [r7, #24]
 800cde4:	6959      	ldr	r1, [r3, #20]
 800cde6:	693a      	ldr	r2, [r7, #16]
 800cde8:	4613      	mov	r3, r2
 800cdea:	009b      	lsls	r3, r3, #2
 800cdec:	4413      	add	r3, r2
 800cdee:	009b      	lsls	r3, r3, #2
 800cdf0:	4a13      	ldr	r2, [pc, #76]	; (800ce40 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800cdf2:	4413      	add	r3, r2
 800cdf4:	4299      	cmp	r1, r3
 800cdf6:	d11c      	bne.n	800ce32 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cdf8:	69bb      	ldr	r3, [r7, #24]
 800cdfa:	3304      	adds	r3, #4
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f7fe f955 	bl	800b0ac <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ce02:	69bb      	ldr	r3, [r7, #24]
 800ce04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce06:	4b0f      	ldr	r3, [pc, #60]	; (800ce44 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d903      	bls.n	800ce16 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800ce0e:	69bb      	ldr	r3, [r7, #24]
 800ce10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce12:	4a0c      	ldr	r2, [pc, #48]	; (800ce44 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ce14:	6013      	str	r3, [r2, #0]
 800ce16:	69bb      	ldr	r3, [r7, #24]
 800ce18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce1a:	4613      	mov	r3, r2
 800ce1c:	009b      	lsls	r3, r3, #2
 800ce1e:	4413      	add	r3, r2
 800ce20:	009b      	lsls	r3, r3, #2
 800ce22:	4a07      	ldr	r2, [pc, #28]	; (800ce40 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800ce24:	441a      	add	r2, r3
 800ce26:	69bb      	ldr	r3, [r7, #24]
 800ce28:	3304      	adds	r3, #4
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	4610      	mov	r0, r2
 800ce2e:	f7fe f8e0 	bl	800aff2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ce32:	bf00      	nop
 800ce34:	3720      	adds	r7, #32
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}
 800ce3a:	bf00      	nop
 800ce3c:	20001168 	.word	0x20001168
 800ce40:	2000116c 	.word	0x2000116c
 800ce44:	20001644 	.word	0x20001644

0800ce48 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ce48:	b480      	push	{r7}
 800ce4a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ce4c:	4b07      	ldr	r3, [pc, #28]	; (800ce6c <pvTaskIncrementMutexHeldCount+0x24>)
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d004      	beq.n	800ce5e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ce54:	4b05      	ldr	r3, [pc, #20]	; (800ce6c <pvTaskIncrementMutexHeldCount+0x24>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ce5a:	3201      	adds	r2, #1
 800ce5c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800ce5e:	4b03      	ldr	r3, [pc, #12]	; (800ce6c <pvTaskIncrementMutexHeldCount+0x24>)
 800ce60:	681b      	ldr	r3, [r3, #0]
	}
 800ce62:	4618      	mov	r0, r3
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr
 800ce6c:	20001168 	.word	0x20001168

0800ce70 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ce7a:	4b21      	ldr	r3, [pc, #132]	; (800cf00 <prvAddCurrentTaskToDelayedList+0x90>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce80:	4b20      	ldr	r3, [pc, #128]	; (800cf04 <prvAddCurrentTaskToDelayedList+0x94>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	3304      	adds	r3, #4
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7fe f910 	bl	800b0ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce92:	d10a      	bne.n	800ceaa <prvAddCurrentTaskToDelayedList+0x3a>
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d007      	beq.n	800ceaa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ce9a:	4b1a      	ldr	r3, [pc, #104]	; (800cf04 <prvAddCurrentTaskToDelayedList+0x94>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	3304      	adds	r3, #4
 800cea0:	4619      	mov	r1, r3
 800cea2:	4819      	ldr	r0, [pc, #100]	; (800cf08 <prvAddCurrentTaskToDelayedList+0x98>)
 800cea4:	f7fe f8a5 	bl	800aff2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cea8:	e026      	b.n	800cef8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ceaa:	68fa      	ldr	r2, [r7, #12]
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	4413      	add	r3, r2
 800ceb0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ceb2:	4b14      	ldr	r3, [pc, #80]	; (800cf04 <prvAddCurrentTaskToDelayedList+0x94>)
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	68ba      	ldr	r2, [r7, #8]
 800ceb8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ceba:	68ba      	ldr	r2, [r7, #8]
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	429a      	cmp	r2, r3
 800cec0:	d209      	bcs.n	800ced6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cec2:	4b12      	ldr	r3, [pc, #72]	; (800cf0c <prvAddCurrentTaskToDelayedList+0x9c>)
 800cec4:	681a      	ldr	r2, [r3, #0]
 800cec6:	4b0f      	ldr	r3, [pc, #60]	; (800cf04 <prvAddCurrentTaskToDelayedList+0x94>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	3304      	adds	r3, #4
 800cecc:	4619      	mov	r1, r3
 800cece:	4610      	mov	r0, r2
 800ced0:	f7fe f8b3 	bl	800b03a <vListInsert>
}
 800ced4:	e010      	b.n	800cef8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ced6:	4b0e      	ldr	r3, [pc, #56]	; (800cf10 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ced8:	681a      	ldr	r2, [r3, #0]
 800ceda:	4b0a      	ldr	r3, [pc, #40]	; (800cf04 <prvAddCurrentTaskToDelayedList+0x94>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	3304      	adds	r3, #4
 800cee0:	4619      	mov	r1, r3
 800cee2:	4610      	mov	r0, r2
 800cee4:	f7fe f8a9 	bl	800b03a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cee8:	4b0a      	ldr	r3, [pc, #40]	; (800cf14 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	68ba      	ldr	r2, [r7, #8]
 800ceee:	429a      	cmp	r2, r3
 800cef0:	d202      	bcs.n	800cef8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cef2:	4a08      	ldr	r2, [pc, #32]	; (800cf14 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	6013      	str	r3, [r2, #0]
}
 800cef8:	bf00      	nop
 800cefa:	3710      	adds	r7, #16
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}
 800cf00:	20001640 	.word	0x20001640
 800cf04:	20001168 	.word	0x20001168
 800cf08:	20001628 	.word	0x20001628
 800cf0c:	200015f8 	.word	0x200015f8
 800cf10:	200015f4 	.word	0x200015f4
 800cf14:	2000165c 	.word	0x2000165c

0800cf18 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b08a      	sub	sp, #40	; 0x28
 800cf1c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cf22:	f000 fb07 	bl	800d534 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cf26:	4b1c      	ldr	r3, [pc, #112]	; (800cf98 <xTimerCreateTimerTask+0x80>)
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d021      	beq.n	800cf72 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cf32:	2300      	movs	r3, #0
 800cf34:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cf36:	1d3a      	adds	r2, r7, #4
 800cf38:	f107 0108 	add.w	r1, r7, #8
 800cf3c:	f107 030c 	add.w	r3, r7, #12
 800cf40:	4618      	mov	r0, r3
 800cf42:	f7fe f80f 	bl	800af64 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cf46:	6879      	ldr	r1, [r7, #4]
 800cf48:	68bb      	ldr	r3, [r7, #8]
 800cf4a:	68fa      	ldr	r2, [r7, #12]
 800cf4c:	9202      	str	r2, [sp, #8]
 800cf4e:	9301      	str	r3, [sp, #4]
 800cf50:	2302      	movs	r3, #2
 800cf52:	9300      	str	r3, [sp, #0]
 800cf54:	2300      	movs	r3, #0
 800cf56:	460a      	mov	r2, r1
 800cf58:	4910      	ldr	r1, [pc, #64]	; (800cf9c <xTimerCreateTimerTask+0x84>)
 800cf5a:	4811      	ldr	r0, [pc, #68]	; (800cfa0 <xTimerCreateTimerTask+0x88>)
 800cf5c:	f7fe ffd0 	bl	800bf00 <xTaskCreateStatic>
 800cf60:	4603      	mov	r3, r0
 800cf62:	4a10      	ldr	r2, [pc, #64]	; (800cfa4 <xTimerCreateTimerTask+0x8c>)
 800cf64:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cf66:	4b0f      	ldr	r3, [pc, #60]	; (800cfa4 <xTimerCreateTimerTask+0x8c>)
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d001      	beq.n	800cf72 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cf6e:	2301      	movs	r3, #1
 800cf70:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d10a      	bne.n	800cf8e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cf78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf7c:	f383 8811 	msr	BASEPRI, r3
 800cf80:	f3bf 8f6f 	isb	sy
 800cf84:	f3bf 8f4f 	dsb	sy
 800cf88:	613b      	str	r3, [r7, #16]
}
 800cf8a:	bf00      	nop
 800cf8c:	e7fe      	b.n	800cf8c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cf8e:	697b      	ldr	r3, [r7, #20]
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	3718      	adds	r7, #24
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}
 800cf98:	20001698 	.word	0x20001698
 800cf9c:	0800f86c 	.word	0x0800f86c
 800cfa0:	0800d0dd 	.word	0x0800d0dd
 800cfa4:	2000169c 	.word	0x2000169c

0800cfa8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b08a      	sub	sp, #40	; 0x28
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	60f8      	str	r0, [r7, #12]
 800cfb0:	60b9      	str	r1, [r7, #8]
 800cfb2:	607a      	str	r2, [r7, #4]
 800cfb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d10a      	bne.n	800cfd6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800cfc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfc4:	f383 8811 	msr	BASEPRI, r3
 800cfc8:	f3bf 8f6f 	isb	sy
 800cfcc:	f3bf 8f4f 	dsb	sy
 800cfd0:	623b      	str	r3, [r7, #32]
}
 800cfd2:	bf00      	nop
 800cfd4:	e7fe      	b.n	800cfd4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cfd6:	4b1a      	ldr	r3, [pc, #104]	; (800d040 <xTimerGenericCommand+0x98>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d02a      	beq.n	800d034 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cfea:	68bb      	ldr	r3, [r7, #8]
 800cfec:	2b05      	cmp	r3, #5
 800cfee:	dc18      	bgt.n	800d022 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cff0:	f7ff fdb4 	bl	800cb5c <xTaskGetSchedulerState>
 800cff4:	4603      	mov	r3, r0
 800cff6:	2b02      	cmp	r3, #2
 800cff8:	d109      	bne.n	800d00e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cffa:	4b11      	ldr	r3, [pc, #68]	; (800d040 <xTimerGenericCommand+0x98>)
 800cffc:	6818      	ldr	r0, [r3, #0]
 800cffe:	f107 0110 	add.w	r1, r7, #16
 800d002:	2300      	movs	r3, #0
 800d004:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d006:	f7fe fa6f 	bl	800b4e8 <xQueueGenericSend>
 800d00a:	6278      	str	r0, [r7, #36]	; 0x24
 800d00c:	e012      	b.n	800d034 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d00e:	4b0c      	ldr	r3, [pc, #48]	; (800d040 <xTimerGenericCommand+0x98>)
 800d010:	6818      	ldr	r0, [r3, #0]
 800d012:	f107 0110 	add.w	r1, r7, #16
 800d016:	2300      	movs	r3, #0
 800d018:	2200      	movs	r2, #0
 800d01a:	f7fe fa65 	bl	800b4e8 <xQueueGenericSend>
 800d01e:	6278      	str	r0, [r7, #36]	; 0x24
 800d020:	e008      	b.n	800d034 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d022:	4b07      	ldr	r3, [pc, #28]	; (800d040 <xTimerGenericCommand+0x98>)
 800d024:	6818      	ldr	r0, [r3, #0]
 800d026:	f107 0110 	add.w	r1, r7, #16
 800d02a:	2300      	movs	r3, #0
 800d02c:	683a      	ldr	r2, [r7, #0]
 800d02e:	f7fe fb59 	bl	800b6e4 <xQueueGenericSendFromISR>
 800d032:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d036:	4618      	mov	r0, r3
 800d038:	3728      	adds	r7, #40	; 0x28
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}
 800d03e:	bf00      	nop
 800d040:	20001698 	.word	0x20001698

0800d044 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b088      	sub	sp, #32
 800d048:	af02      	add	r7, sp, #8
 800d04a:	6078      	str	r0, [r7, #4]
 800d04c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d04e:	4b22      	ldr	r3, [pc, #136]	; (800d0d8 <prvProcessExpiredTimer+0x94>)
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	68db      	ldr	r3, [r3, #12]
 800d054:	68db      	ldr	r3, [r3, #12]
 800d056:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d058:	697b      	ldr	r3, [r7, #20]
 800d05a:	3304      	adds	r3, #4
 800d05c:	4618      	mov	r0, r3
 800d05e:	f7fe f825 	bl	800b0ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d062:	697b      	ldr	r3, [r7, #20]
 800d064:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d068:	f003 0304 	and.w	r3, r3, #4
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d022      	beq.n	800d0b6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d070:	697b      	ldr	r3, [r7, #20]
 800d072:	699a      	ldr	r2, [r3, #24]
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	18d1      	adds	r1, r2, r3
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	683a      	ldr	r2, [r7, #0]
 800d07c:	6978      	ldr	r0, [r7, #20]
 800d07e:	f000 f8d1 	bl	800d224 <prvInsertTimerInActiveList>
 800d082:	4603      	mov	r3, r0
 800d084:	2b00      	cmp	r3, #0
 800d086:	d01f      	beq.n	800d0c8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d088:	2300      	movs	r3, #0
 800d08a:	9300      	str	r3, [sp, #0]
 800d08c:	2300      	movs	r3, #0
 800d08e:	687a      	ldr	r2, [r7, #4]
 800d090:	2100      	movs	r1, #0
 800d092:	6978      	ldr	r0, [r7, #20]
 800d094:	f7ff ff88 	bl	800cfa8 <xTimerGenericCommand>
 800d098:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d09a:	693b      	ldr	r3, [r7, #16]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d113      	bne.n	800d0c8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d0a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0a4:	f383 8811 	msr	BASEPRI, r3
 800d0a8:	f3bf 8f6f 	isb	sy
 800d0ac:	f3bf 8f4f 	dsb	sy
 800d0b0:	60fb      	str	r3, [r7, #12]
}
 800d0b2:	bf00      	nop
 800d0b4:	e7fe      	b.n	800d0b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d0b6:	697b      	ldr	r3, [r7, #20]
 800d0b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0bc:	f023 0301 	bic.w	r3, r3, #1
 800d0c0:	b2da      	uxtb	r2, r3
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	6a1b      	ldr	r3, [r3, #32]
 800d0cc:	6978      	ldr	r0, [r7, #20]
 800d0ce:	4798      	blx	r3
}
 800d0d0:	bf00      	nop
 800d0d2:	3718      	adds	r7, #24
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}
 800d0d8:	20001690 	.word	0x20001690

0800d0dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b084      	sub	sp, #16
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d0e4:	f107 0308 	add.w	r3, r7, #8
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	f000 f857 	bl	800d19c <prvGetNextExpireTime>
 800d0ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	68f8      	ldr	r0, [r7, #12]
 800d0f6:	f000 f803 	bl	800d100 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d0fa:	f000 f8d5 	bl	800d2a8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d0fe:	e7f1      	b.n	800d0e4 <prvTimerTask+0x8>

0800d100 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b084      	sub	sp, #16
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
 800d108:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d10a:	f7ff f935 	bl	800c378 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d10e:	f107 0308 	add.w	r3, r7, #8
 800d112:	4618      	mov	r0, r3
 800d114:	f000 f866 	bl	800d1e4 <prvSampleTimeNow>
 800d118:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d11a:	68bb      	ldr	r3, [r7, #8]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d130      	bne.n	800d182 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d10a      	bne.n	800d13c <prvProcessTimerOrBlockTask+0x3c>
 800d126:	687a      	ldr	r2, [r7, #4]
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	429a      	cmp	r2, r3
 800d12c:	d806      	bhi.n	800d13c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d12e:	f7ff f931 	bl	800c394 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d132:	68f9      	ldr	r1, [r7, #12]
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f7ff ff85 	bl	800d044 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d13a:	e024      	b.n	800d186 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d008      	beq.n	800d154 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d142:	4b13      	ldr	r3, [pc, #76]	; (800d190 <prvProcessTimerOrBlockTask+0x90>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d101      	bne.n	800d150 <prvProcessTimerOrBlockTask+0x50>
 800d14c:	2301      	movs	r3, #1
 800d14e:	e000      	b.n	800d152 <prvProcessTimerOrBlockTask+0x52>
 800d150:	2300      	movs	r3, #0
 800d152:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d154:	4b0f      	ldr	r3, [pc, #60]	; (800d194 <prvProcessTimerOrBlockTask+0x94>)
 800d156:	6818      	ldr	r0, [r3, #0]
 800d158:	687a      	ldr	r2, [r7, #4]
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	1ad3      	subs	r3, r2, r3
 800d15e:	683a      	ldr	r2, [r7, #0]
 800d160:	4619      	mov	r1, r3
 800d162:	f7fe fe99 	bl	800be98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d166:	f7ff f915 	bl	800c394 <xTaskResumeAll>
 800d16a:	4603      	mov	r3, r0
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d10a      	bne.n	800d186 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d170:	4b09      	ldr	r3, [pc, #36]	; (800d198 <prvProcessTimerOrBlockTask+0x98>)
 800d172:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d176:	601a      	str	r2, [r3, #0]
 800d178:	f3bf 8f4f 	dsb	sy
 800d17c:	f3bf 8f6f 	isb	sy
}
 800d180:	e001      	b.n	800d186 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d182:	f7ff f907 	bl	800c394 <xTaskResumeAll>
}
 800d186:	bf00      	nop
 800d188:	3710      	adds	r7, #16
 800d18a:	46bd      	mov	sp, r7
 800d18c:	bd80      	pop	{r7, pc}
 800d18e:	bf00      	nop
 800d190:	20001694 	.word	0x20001694
 800d194:	20001698 	.word	0x20001698
 800d198:	e000ed04 	.word	0xe000ed04

0800d19c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d19c:	b480      	push	{r7}
 800d19e:	b085      	sub	sp, #20
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d1a4:	4b0e      	ldr	r3, [pc, #56]	; (800d1e0 <prvGetNextExpireTime+0x44>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d101      	bne.n	800d1b2 <prvGetNextExpireTime+0x16>
 800d1ae:	2201      	movs	r2, #1
 800d1b0:	e000      	b.n	800d1b4 <prvGetNextExpireTime+0x18>
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d105      	bne.n	800d1cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d1c0:	4b07      	ldr	r3, [pc, #28]	; (800d1e0 <prvGetNextExpireTime+0x44>)
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	68db      	ldr	r3, [r3, #12]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	60fb      	str	r3, [r7, #12]
 800d1ca:	e001      	b.n	800d1d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d1d0:	68fb      	ldr	r3, [r7, #12]
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3714      	adds	r7, #20
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1dc:	4770      	bx	lr
 800d1de:	bf00      	nop
 800d1e0:	20001690 	.word	0x20001690

0800d1e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d1ec:	f7ff f970 	bl	800c4d0 <xTaskGetTickCount>
 800d1f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d1f2:	4b0b      	ldr	r3, [pc, #44]	; (800d220 <prvSampleTimeNow+0x3c>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	68fa      	ldr	r2, [r7, #12]
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d205      	bcs.n	800d208 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d1fc:	f000 f936 	bl	800d46c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2201      	movs	r2, #1
 800d204:	601a      	str	r2, [r3, #0]
 800d206:	e002      	b.n	800d20e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2200      	movs	r2, #0
 800d20c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d20e:	4a04      	ldr	r2, [pc, #16]	; (800d220 <prvSampleTimeNow+0x3c>)
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d214:	68fb      	ldr	r3, [r7, #12]
}
 800d216:	4618      	mov	r0, r3
 800d218:	3710      	adds	r7, #16
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
 800d21e:	bf00      	nop
 800d220:	200016a0 	.word	0x200016a0

0800d224 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b086      	sub	sp, #24
 800d228:	af00      	add	r7, sp, #0
 800d22a:	60f8      	str	r0, [r7, #12]
 800d22c:	60b9      	str	r1, [r7, #8]
 800d22e:	607a      	str	r2, [r7, #4]
 800d230:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d232:	2300      	movs	r3, #0
 800d234:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	68ba      	ldr	r2, [r7, #8]
 800d23a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	68fa      	ldr	r2, [r7, #12]
 800d240:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d242:	68ba      	ldr	r2, [r7, #8]
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	429a      	cmp	r2, r3
 800d248:	d812      	bhi.n	800d270 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d24a:	687a      	ldr	r2, [r7, #4]
 800d24c:	683b      	ldr	r3, [r7, #0]
 800d24e:	1ad2      	subs	r2, r2, r3
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	699b      	ldr	r3, [r3, #24]
 800d254:	429a      	cmp	r2, r3
 800d256:	d302      	bcc.n	800d25e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d258:	2301      	movs	r3, #1
 800d25a:	617b      	str	r3, [r7, #20]
 800d25c:	e01b      	b.n	800d296 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d25e:	4b10      	ldr	r3, [pc, #64]	; (800d2a0 <prvInsertTimerInActiveList+0x7c>)
 800d260:	681a      	ldr	r2, [r3, #0]
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	3304      	adds	r3, #4
 800d266:	4619      	mov	r1, r3
 800d268:	4610      	mov	r0, r2
 800d26a:	f7fd fee6 	bl	800b03a <vListInsert>
 800d26e:	e012      	b.n	800d296 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d270:	687a      	ldr	r2, [r7, #4]
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	429a      	cmp	r2, r3
 800d276:	d206      	bcs.n	800d286 <prvInsertTimerInActiveList+0x62>
 800d278:	68ba      	ldr	r2, [r7, #8]
 800d27a:	683b      	ldr	r3, [r7, #0]
 800d27c:	429a      	cmp	r2, r3
 800d27e:	d302      	bcc.n	800d286 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d280:	2301      	movs	r3, #1
 800d282:	617b      	str	r3, [r7, #20]
 800d284:	e007      	b.n	800d296 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d286:	4b07      	ldr	r3, [pc, #28]	; (800d2a4 <prvInsertTimerInActiveList+0x80>)
 800d288:	681a      	ldr	r2, [r3, #0]
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	3304      	adds	r3, #4
 800d28e:	4619      	mov	r1, r3
 800d290:	4610      	mov	r0, r2
 800d292:	f7fd fed2 	bl	800b03a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d296:	697b      	ldr	r3, [r7, #20]
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3718      	adds	r7, #24
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}
 800d2a0:	20001694 	.word	0x20001694
 800d2a4:	20001690 	.word	0x20001690

0800d2a8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b08e      	sub	sp, #56	; 0x38
 800d2ac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d2ae:	e0ca      	b.n	800d446 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	da18      	bge.n	800d2e8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d2b6:	1d3b      	adds	r3, r7, #4
 800d2b8:	3304      	adds	r3, #4
 800d2ba:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d2bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d10a      	bne.n	800d2d8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2c6:	f383 8811 	msr	BASEPRI, r3
 800d2ca:	f3bf 8f6f 	isb	sy
 800d2ce:	f3bf 8f4f 	dsb	sy
 800d2d2:	61fb      	str	r3, [r7, #28]
}
 800d2d4:	bf00      	nop
 800d2d6:	e7fe      	b.n	800d2d6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d2d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d2de:	6850      	ldr	r0, [r2, #4]
 800d2e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d2e2:	6892      	ldr	r2, [r2, #8]
 800d2e4:	4611      	mov	r1, r2
 800d2e6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	f2c0 80aa 	blt.w	800d444 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d2f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2f6:	695b      	ldr	r3, [r3, #20]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d004      	beq.n	800d306 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d2fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2fe:	3304      	adds	r3, #4
 800d300:	4618      	mov	r0, r3
 800d302:	f7fd fed3 	bl	800b0ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d306:	463b      	mov	r3, r7
 800d308:	4618      	mov	r0, r3
 800d30a:	f7ff ff6b 	bl	800d1e4 <prvSampleTimeNow>
 800d30e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2b09      	cmp	r3, #9
 800d314:	f200 8097 	bhi.w	800d446 <prvProcessReceivedCommands+0x19e>
 800d318:	a201      	add	r2, pc, #4	; (adr r2, 800d320 <prvProcessReceivedCommands+0x78>)
 800d31a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d31e:	bf00      	nop
 800d320:	0800d349 	.word	0x0800d349
 800d324:	0800d349 	.word	0x0800d349
 800d328:	0800d349 	.word	0x0800d349
 800d32c:	0800d3bd 	.word	0x0800d3bd
 800d330:	0800d3d1 	.word	0x0800d3d1
 800d334:	0800d41b 	.word	0x0800d41b
 800d338:	0800d349 	.word	0x0800d349
 800d33c:	0800d349 	.word	0x0800d349
 800d340:	0800d3bd 	.word	0x0800d3bd
 800d344:	0800d3d1 	.word	0x0800d3d1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d34a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d34e:	f043 0301 	orr.w	r3, r3, #1
 800d352:	b2da      	uxtb	r2, r3
 800d354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d356:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d35a:	68ba      	ldr	r2, [r7, #8]
 800d35c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d35e:	699b      	ldr	r3, [r3, #24]
 800d360:	18d1      	adds	r1, r2, r3
 800d362:	68bb      	ldr	r3, [r7, #8]
 800d364:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d366:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d368:	f7ff ff5c 	bl	800d224 <prvInsertTimerInActiveList>
 800d36c:	4603      	mov	r3, r0
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d069      	beq.n	800d446 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d374:	6a1b      	ldr	r3, [r3, #32]
 800d376:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d378:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d37a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d37c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d380:	f003 0304 	and.w	r3, r3, #4
 800d384:	2b00      	cmp	r3, #0
 800d386:	d05e      	beq.n	800d446 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d388:	68ba      	ldr	r2, [r7, #8]
 800d38a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d38c:	699b      	ldr	r3, [r3, #24]
 800d38e:	441a      	add	r2, r3
 800d390:	2300      	movs	r3, #0
 800d392:	9300      	str	r3, [sp, #0]
 800d394:	2300      	movs	r3, #0
 800d396:	2100      	movs	r1, #0
 800d398:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d39a:	f7ff fe05 	bl	800cfa8 <xTimerGenericCommand>
 800d39e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d3a0:	6a3b      	ldr	r3, [r7, #32]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d14f      	bne.n	800d446 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d3a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3aa:	f383 8811 	msr	BASEPRI, r3
 800d3ae:	f3bf 8f6f 	isb	sy
 800d3b2:	f3bf 8f4f 	dsb	sy
 800d3b6:	61bb      	str	r3, [r7, #24]
}
 800d3b8:	bf00      	nop
 800d3ba:	e7fe      	b.n	800d3ba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d3bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3c2:	f023 0301 	bic.w	r3, r3, #1
 800d3c6:	b2da      	uxtb	r2, r3
 800d3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d3ce:	e03a      	b.n	800d446 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d3d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3d6:	f043 0301 	orr.w	r3, r3, #1
 800d3da:	b2da      	uxtb	r2, r3
 800d3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d3e2:	68ba      	ldr	r2, [r7, #8]
 800d3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3e6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d3e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3ea:	699b      	ldr	r3, [r3, #24]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d10a      	bne.n	800d406 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f4:	f383 8811 	msr	BASEPRI, r3
 800d3f8:	f3bf 8f6f 	isb	sy
 800d3fc:	f3bf 8f4f 	dsb	sy
 800d400:	617b      	str	r3, [r7, #20]
}
 800d402:	bf00      	nop
 800d404:	e7fe      	b.n	800d404 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d408:	699a      	ldr	r2, [r3, #24]
 800d40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d40c:	18d1      	adds	r1, r2, r3
 800d40e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d412:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d414:	f7ff ff06 	bl	800d224 <prvInsertTimerInActiveList>
					break;
 800d418:	e015      	b.n	800d446 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d41c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d420:	f003 0302 	and.w	r3, r3, #2
 800d424:	2b00      	cmp	r3, #0
 800d426:	d103      	bne.n	800d430 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d428:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d42a:	f000 fbe1 	bl	800dbf0 <vPortFree>
 800d42e:	e00a      	b.n	800d446 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d432:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d436:	f023 0301 	bic.w	r3, r3, #1
 800d43a:	b2da      	uxtb	r2, r3
 800d43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d43e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d442:	e000      	b.n	800d446 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d444:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d446:	4b08      	ldr	r3, [pc, #32]	; (800d468 <prvProcessReceivedCommands+0x1c0>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	1d39      	adds	r1, r7, #4
 800d44c:	2200      	movs	r2, #0
 800d44e:	4618      	mov	r0, r3
 800d450:	f7fe f9e4 	bl	800b81c <xQueueReceive>
 800d454:	4603      	mov	r3, r0
 800d456:	2b00      	cmp	r3, #0
 800d458:	f47f af2a 	bne.w	800d2b0 <prvProcessReceivedCommands+0x8>
	}
}
 800d45c:	bf00      	nop
 800d45e:	bf00      	nop
 800d460:	3730      	adds	r7, #48	; 0x30
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}
 800d466:	bf00      	nop
 800d468:	20001698 	.word	0x20001698

0800d46c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b088      	sub	sp, #32
 800d470:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d472:	e048      	b.n	800d506 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d474:	4b2d      	ldr	r3, [pc, #180]	; (800d52c <prvSwitchTimerLists+0xc0>)
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	68db      	ldr	r3, [r3, #12]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d47e:	4b2b      	ldr	r3, [pc, #172]	; (800d52c <prvSwitchTimerLists+0xc0>)
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	68db      	ldr	r3, [r3, #12]
 800d484:	68db      	ldr	r3, [r3, #12]
 800d486:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	3304      	adds	r3, #4
 800d48c:	4618      	mov	r0, r3
 800d48e:	f7fd fe0d 	bl	800b0ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	6a1b      	ldr	r3, [r3, #32]
 800d496:	68f8      	ldr	r0, [r7, #12]
 800d498:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d4a0:	f003 0304 	and.w	r3, r3, #4
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d02e      	beq.n	800d506 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	699b      	ldr	r3, [r3, #24]
 800d4ac:	693a      	ldr	r2, [r7, #16]
 800d4ae:	4413      	add	r3, r2
 800d4b0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d4b2:	68ba      	ldr	r2, [r7, #8]
 800d4b4:	693b      	ldr	r3, [r7, #16]
 800d4b6:	429a      	cmp	r2, r3
 800d4b8:	d90e      	bls.n	800d4d8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	68ba      	ldr	r2, [r7, #8]
 800d4be:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	68fa      	ldr	r2, [r7, #12]
 800d4c4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d4c6:	4b19      	ldr	r3, [pc, #100]	; (800d52c <prvSwitchTimerLists+0xc0>)
 800d4c8:	681a      	ldr	r2, [r3, #0]
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3304      	adds	r3, #4
 800d4ce:	4619      	mov	r1, r3
 800d4d0:	4610      	mov	r0, r2
 800d4d2:	f7fd fdb2 	bl	800b03a <vListInsert>
 800d4d6:	e016      	b.n	800d506 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d4d8:	2300      	movs	r3, #0
 800d4da:	9300      	str	r3, [sp, #0]
 800d4dc:	2300      	movs	r3, #0
 800d4de:	693a      	ldr	r2, [r7, #16]
 800d4e0:	2100      	movs	r1, #0
 800d4e2:	68f8      	ldr	r0, [r7, #12]
 800d4e4:	f7ff fd60 	bl	800cfa8 <xTimerGenericCommand>
 800d4e8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d10a      	bne.n	800d506 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4f4:	f383 8811 	msr	BASEPRI, r3
 800d4f8:	f3bf 8f6f 	isb	sy
 800d4fc:	f3bf 8f4f 	dsb	sy
 800d500:	603b      	str	r3, [r7, #0]
}
 800d502:	bf00      	nop
 800d504:	e7fe      	b.n	800d504 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d506:	4b09      	ldr	r3, [pc, #36]	; (800d52c <prvSwitchTimerLists+0xc0>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d1b1      	bne.n	800d474 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d510:	4b06      	ldr	r3, [pc, #24]	; (800d52c <prvSwitchTimerLists+0xc0>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d516:	4b06      	ldr	r3, [pc, #24]	; (800d530 <prvSwitchTimerLists+0xc4>)
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	4a04      	ldr	r2, [pc, #16]	; (800d52c <prvSwitchTimerLists+0xc0>)
 800d51c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d51e:	4a04      	ldr	r2, [pc, #16]	; (800d530 <prvSwitchTimerLists+0xc4>)
 800d520:	697b      	ldr	r3, [r7, #20]
 800d522:	6013      	str	r3, [r2, #0]
}
 800d524:	bf00      	nop
 800d526:	3718      	adds	r7, #24
 800d528:	46bd      	mov	sp, r7
 800d52a:	bd80      	pop	{r7, pc}
 800d52c:	20001690 	.word	0x20001690
 800d530:	20001694 	.word	0x20001694

0800d534 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b082      	sub	sp, #8
 800d538:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d53a:	f000 f96b 	bl	800d814 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d53e:	4b15      	ldr	r3, [pc, #84]	; (800d594 <prvCheckForValidListAndQueue+0x60>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d120      	bne.n	800d588 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d546:	4814      	ldr	r0, [pc, #80]	; (800d598 <prvCheckForValidListAndQueue+0x64>)
 800d548:	f7fd fd26 	bl	800af98 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d54c:	4813      	ldr	r0, [pc, #76]	; (800d59c <prvCheckForValidListAndQueue+0x68>)
 800d54e:	f7fd fd23 	bl	800af98 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d552:	4b13      	ldr	r3, [pc, #76]	; (800d5a0 <prvCheckForValidListAndQueue+0x6c>)
 800d554:	4a10      	ldr	r2, [pc, #64]	; (800d598 <prvCheckForValidListAndQueue+0x64>)
 800d556:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d558:	4b12      	ldr	r3, [pc, #72]	; (800d5a4 <prvCheckForValidListAndQueue+0x70>)
 800d55a:	4a10      	ldr	r2, [pc, #64]	; (800d59c <prvCheckForValidListAndQueue+0x68>)
 800d55c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d55e:	2300      	movs	r3, #0
 800d560:	9300      	str	r3, [sp, #0]
 800d562:	4b11      	ldr	r3, [pc, #68]	; (800d5a8 <prvCheckForValidListAndQueue+0x74>)
 800d564:	4a11      	ldr	r2, [pc, #68]	; (800d5ac <prvCheckForValidListAndQueue+0x78>)
 800d566:	2110      	movs	r1, #16
 800d568:	200a      	movs	r0, #10
 800d56a:	f7fd fe31 	bl	800b1d0 <xQueueGenericCreateStatic>
 800d56e:	4603      	mov	r3, r0
 800d570:	4a08      	ldr	r2, [pc, #32]	; (800d594 <prvCheckForValidListAndQueue+0x60>)
 800d572:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d574:	4b07      	ldr	r3, [pc, #28]	; (800d594 <prvCheckForValidListAndQueue+0x60>)
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d005      	beq.n	800d588 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d57c:	4b05      	ldr	r3, [pc, #20]	; (800d594 <prvCheckForValidListAndQueue+0x60>)
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	490b      	ldr	r1, [pc, #44]	; (800d5b0 <prvCheckForValidListAndQueue+0x7c>)
 800d582:	4618      	mov	r0, r3
 800d584:	f7fe fc5e 	bl	800be44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d588:	f000 f974 	bl	800d874 <vPortExitCritical>
}
 800d58c:	bf00      	nop
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}
 800d592:	bf00      	nop
 800d594:	20001698 	.word	0x20001698
 800d598:	20001668 	.word	0x20001668
 800d59c:	2000167c 	.word	0x2000167c
 800d5a0:	20001690 	.word	0x20001690
 800d5a4:	20001694 	.word	0x20001694
 800d5a8:	20001744 	.word	0x20001744
 800d5ac:	200016a4 	.word	0x200016a4
 800d5b0:	0800f874 	.word	0x0800f874

0800d5b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d5b4:	b480      	push	{r7}
 800d5b6:	b085      	sub	sp, #20
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	60f8      	str	r0, [r7, #12]
 800d5bc:	60b9      	str	r1, [r7, #8]
 800d5be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	3b04      	subs	r3, #4
 800d5c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d5cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	3b04      	subs	r3, #4
 800d5d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d5d4:	68bb      	ldr	r3, [r7, #8]
 800d5d6:	f023 0201 	bic.w	r2, r3, #1
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	3b04      	subs	r3, #4
 800d5e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d5e4:	4a0c      	ldr	r2, [pc, #48]	; (800d618 <pxPortInitialiseStack+0x64>)
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	3b14      	subs	r3, #20
 800d5ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d5f0:	687a      	ldr	r2, [r7, #4]
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	3b04      	subs	r3, #4
 800d5fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	f06f 0202 	mvn.w	r2, #2
 800d602:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	3b20      	subs	r3, #32
 800d608:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d60a:	68fb      	ldr	r3, [r7, #12]
}
 800d60c:	4618      	mov	r0, r3
 800d60e:	3714      	adds	r7, #20
 800d610:	46bd      	mov	sp, r7
 800d612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d616:	4770      	bx	lr
 800d618:	0800d61d 	.word	0x0800d61d

0800d61c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d61c:	b480      	push	{r7}
 800d61e:	b085      	sub	sp, #20
 800d620:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d622:	2300      	movs	r3, #0
 800d624:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d626:	4b12      	ldr	r3, [pc, #72]	; (800d670 <prvTaskExitError+0x54>)
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d62e:	d00a      	beq.n	800d646 <prvTaskExitError+0x2a>
	__asm volatile
 800d630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d634:	f383 8811 	msr	BASEPRI, r3
 800d638:	f3bf 8f6f 	isb	sy
 800d63c:	f3bf 8f4f 	dsb	sy
 800d640:	60fb      	str	r3, [r7, #12]
}
 800d642:	bf00      	nop
 800d644:	e7fe      	b.n	800d644 <prvTaskExitError+0x28>
	__asm volatile
 800d646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d64a:	f383 8811 	msr	BASEPRI, r3
 800d64e:	f3bf 8f6f 	isb	sy
 800d652:	f3bf 8f4f 	dsb	sy
 800d656:	60bb      	str	r3, [r7, #8]
}
 800d658:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d65a:	bf00      	nop
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d0fc      	beq.n	800d65c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d662:	bf00      	nop
 800d664:	bf00      	nop
 800d666:	3714      	adds	r7, #20
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr
 800d670:	20000258 	.word	0x20000258
	...

0800d680 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d680:	4b07      	ldr	r3, [pc, #28]	; (800d6a0 <pxCurrentTCBConst2>)
 800d682:	6819      	ldr	r1, [r3, #0]
 800d684:	6808      	ldr	r0, [r1, #0]
 800d686:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d68a:	f380 8809 	msr	PSP, r0
 800d68e:	f3bf 8f6f 	isb	sy
 800d692:	f04f 0000 	mov.w	r0, #0
 800d696:	f380 8811 	msr	BASEPRI, r0
 800d69a:	4770      	bx	lr
 800d69c:	f3af 8000 	nop.w

0800d6a0 <pxCurrentTCBConst2>:
 800d6a0:	20001168 	.word	0x20001168
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d6a4:	bf00      	nop
 800d6a6:	bf00      	nop

0800d6a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d6a8:	4808      	ldr	r0, [pc, #32]	; (800d6cc <prvPortStartFirstTask+0x24>)
 800d6aa:	6800      	ldr	r0, [r0, #0]
 800d6ac:	6800      	ldr	r0, [r0, #0]
 800d6ae:	f380 8808 	msr	MSP, r0
 800d6b2:	f04f 0000 	mov.w	r0, #0
 800d6b6:	f380 8814 	msr	CONTROL, r0
 800d6ba:	b662      	cpsie	i
 800d6bc:	b661      	cpsie	f
 800d6be:	f3bf 8f4f 	dsb	sy
 800d6c2:	f3bf 8f6f 	isb	sy
 800d6c6:	df00      	svc	0
 800d6c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d6ca:	bf00      	nop
 800d6cc:	e000ed08 	.word	0xe000ed08

0800d6d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b086      	sub	sp, #24
 800d6d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d6d6:	4b46      	ldr	r3, [pc, #280]	; (800d7f0 <xPortStartScheduler+0x120>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	4a46      	ldr	r2, [pc, #280]	; (800d7f4 <xPortStartScheduler+0x124>)
 800d6dc:	4293      	cmp	r3, r2
 800d6de:	d10a      	bne.n	800d6f6 <xPortStartScheduler+0x26>
	__asm volatile
 800d6e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6e4:	f383 8811 	msr	BASEPRI, r3
 800d6e8:	f3bf 8f6f 	isb	sy
 800d6ec:	f3bf 8f4f 	dsb	sy
 800d6f0:	613b      	str	r3, [r7, #16]
}
 800d6f2:	bf00      	nop
 800d6f4:	e7fe      	b.n	800d6f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d6f6:	4b3e      	ldr	r3, [pc, #248]	; (800d7f0 <xPortStartScheduler+0x120>)
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	4a3f      	ldr	r2, [pc, #252]	; (800d7f8 <xPortStartScheduler+0x128>)
 800d6fc:	4293      	cmp	r3, r2
 800d6fe:	d10a      	bne.n	800d716 <xPortStartScheduler+0x46>
	__asm volatile
 800d700:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d704:	f383 8811 	msr	BASEPRI, r3
 800d708:	f3bf 8f6f 	isb	sy
 800d70c:	f3bf 8f4f 	dsb	sy
 800d710:	60fb      	str	r3, [r7, #12]
}
 800d712:	bf00      	nop
 800d714:	e7fe      	b.n	800d714 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d716:	4b39      	ldr	r3, [pc, #228]	; (800d7fc <xPortStartScheduler+0x12c>)
 800d718:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d71a:	697b      	ldr	r3, [r7, #20]
 800d71c:	781b      	ldrb	r3, [r3, #0]
 800d71e:	b2db      	uxtb	r3, r3
 800d720:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d722:	697b      	ldr	r3, [r7, #20]
 800d724:	22ff      	movs	r2, #255	; 0xff
 800d726:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d728:	697b      	ldr	r3, [r7, #20]
 800d72a:	781b      	ldrb	r3, [r3, #0]
 800d72c:	b2db      	uxtb	r3, r3
 800d72e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d730:	78fb      	ldrb	r3, [r7, #3]
 800d732:	b2db      	uxtb	r3, r3
 800d734:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d738:	b2da      	uxtb	r2, r3
 800d73a:	4b31      	ldr	r3, [pc, #196]	; (800d800 <xPortStartScheduler+0x130>)
 800d73c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d73e:	4b31      	ldr	r3, [pc, #196]	; (800d804 <xPortStartScheduler+0x134>)
 800d740:	2207      	movs	r2, #7
 800d742:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d744:	e009      	b.n	800d75a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d746:	4b2f      	ldr	r3, [pc, #188]	; (800d804 <xPortStartScheduler+0x134>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	3b01      	subs	r3, #1
 800d74c:	4a2d      	ldr	r2, [pc, #180]	; (800d804 <xPortStartScheduler+0x134>)
 800d74e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d750:	78fb      	ldrb	r3, [r7, #3]
 800d752:	b2db      	uxtb	r3, r3
 800d754:	005b      	lsls	r3, r3, #1
 800d756:	b2db      	uxtb	r3, r3
 800d758:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d75a:	78fb      	ldrb	r3, [r7, #3]
 800d75c:	b2db      	uxtb	r3, r3
 800d75e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d762:	2b80      	cmp	r3, #128	; 0x80
 800d764:	d0ef      	beq.n	800d746 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d766:	4b27      	ldr	r3, [pc, #156]	; (800d804 <xPortStartScheduler+0x134>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	f1c3 0307 	rsb	r3, r3, #7
 800d76e:	2b04      	cmp	r3, #4
 800d770:	d00a      	beq.n	800d788 <xPortStartScheduler+0xb8>
	__asm volatile
 800d772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d776:	f383 8811 	msr	BASEPRI, r3
 800d77a:	f3bf 8f6f 	isb	sy
 800d77e:	f3bf 8f4f 	dsb	sy
 800d782:	60bb      	str	r3, [r7, #8]
}
 800d784:	bf00      	nop
 800d786:	e7fe      	b.n	800d786 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d788:	4b1e      	ldr	r3, [pc, #120]	; (800d804 <xPortStartScheduler+0x134>)
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	021b      	lsls	r3, r3, #8
 800d78e:	4a1d      	ldr	r2, [pc, #116]	; (800d804 <xPortStartScheduler+0x134>)
 800d790:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d792:	4b1c      	ldr	r3, [pc, #112]	; (800d804 <xPortStartScheduler+0x134>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d79a:	4a1a      	ldr	r2, [pc, #104]	; (800d804 <xPortStartScheduler+0x134>)
 800d79c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	b2da      	uxtb	r2, r3
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d7a6:	4b18      	ldr	r3, [pc, #96]	; (800d808 <xPortStartScheduler+0x138>)
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	4a17      	ldr	r2, [pc, #92]	; (800d808 <xPortStartScheduler+0x138>)
 800d7ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d7b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d7b2:	4b15      	ldr	r3, [pc, #84]	; (800d808 <xPortStartScheduler+0x138>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	4a14      	ldr	r2, [pc, #80]	; (800d808 <xPortStartScheduler+0x138>)
 800d7b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d7bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d7be:	f000 f8dd 	bl	800d97c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d7c2:	4b12      	ldr	r3, [pc, #72]	; (800d80c <xPortStartScheduler+0x13c>)
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d7c8:	f000 f8fc 	bl	800d9c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d7cc:	4b10      	ldr	r3, [pc, #64]	; (800d810 <xPortStartScheduler+0x140>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a0f      	ldr	r2, [pc, #60]	; (800d810 <xPortStartScheduler+0x140>)
 800d7d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d7d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d7d8:	f7ff ff66 	bl	800d6a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d7dc:	f7fe ff42 	bl	800c664 <vTaskSwitchContext>
	prvTaskExitError();
 800d7e0:	f7ff ff1c 	bl	800d61c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d7e4:	2300      	movs	r3, #0
}
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	3718      	adds	r7, #24
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
 800d7ee:	bf00      	nop
 800d7f0:	e000ed00 	.word	0xe000ed00
 800d7f4:	410fc271 	.word	0x410fc271
 800d7f8:	410fc270 	.word	0x410fc270
 800d7fc:	e000e400 	.word	0xe000e400
 800d800:	20001794 	.word	0x20001794
 800d804:	20001798 	.word	0x20001798
 800d808:	e000ed20 	.word	0xe000ed20
 800d80c:	20000258 	.word	0x20000258
 800d810:	e000ef34 	.word	0xe000ef34

0800d814 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d814:	b480      	push	{r7}
 800d816:	b083      	sub	sp, #12
 800d818:	af00      	add	r7, sp, #0
	__asm volatile
 800d81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d81e:	f383 8811 	msr	BASEPRI, r3
 800d822:	f3bf 8f6f 	isb	sy
 800d826:	f3bf 8f4f 	dsb	sy
 800d82a:	607b      	str	r3, [r7, #4]
}
 800d82c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d82e:	4b0f      	ldr	r3, [pc, #60]	; (800d86c <vPortEnterCritical+0x58>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	3301      	adds	r3, #1
 800d834:	4a0d      	ldr	r2, [pc, #52]	; (800d86c <vPortEnterCritical+0x58>)
 800d836:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d838:	4b0c      	ldr	r3, [pc, #48]	; (800d86c <vPortEnterCritical+0x58>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	2b01      	cmp	r3, #1
 800d83e:	d10f      	bne.n	800d860 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d840:	4b0b      	ldr	r3, [pc, #44]	; (800d870 <vPortEnterCritical+0x5c>)
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	b2db      	uxtb	r3, r3
 800d846:	2b00      	cmp	r3, #0
 800d848:	d00a      	beq.n	800d860 <vPortEnterCritical+0x4c>
	__asm volatile
 800d84a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d84e:	f383 8811 	msr	BASEPRI, r3
 800d852:	f3bf 8f6f 	isb	sy
 800d856:	f3bf 8f4f 	dsb	sy
 800d85a:	603b      	str	r3, [r7, #0]
}
 800d85c:	bf00      	nop
 800d85e:	e7fe      	b.n	800d85e <vPortEnterCritical+0x4a>
	}
}
 800d860:	bf00      	nop
 800d862:	370c      	adds	r7, #12
 800d864:	46bd      	mov	sp, r7
 800d866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86a:	4770      	bx	lr
 800d86c:	20000258 	.word	0x20000258
 800d870:	e000ed04 	.word	0xe000ed04

0800d874 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d874:	b480      	push	{r7}
 800d876:	b083      	sub	sp, #12
 800d878:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d87a:	4b12      	ldr	r3, [pc, #72]	; (800d8c4 <vPortExitCritical+0x50>)
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d10a      	bne.n	800d898 <vPortExitCritical+0x24>
	__asm volatile
 800d882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d886:	f383 8811 	msr	BASEPRI, r3
 800d88a:	f3bf 8f6f 	isb	sy
 800d88e:	f3bf 8f4f 	dsb	sy
 800d892:	607b      	str	r3, [r7, #4]
}
 800d894:	bf00      	nop
 800d896:	e7fe      	b.n	800d896 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d898:	4b0a      	ldr	r3, [pc, #40]	; (800d8c4 <vPortExitCritical+0x50>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	3b01      	subs	r3, #1
 800d89e:	4a09      	ldr	r2, [pc, #36]	; (800d8c4 <vPortExitCritical+0x50>)
 800d8a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d8a2:	4b08      	ldr	r3, [pc, #32]	; (800d8c4 <vPortExitCritical+0x50>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d105      	bne.n	800d8b6 <vPortExitCritical+0x42>
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	f383 8811 	msr	BASEPRI, r3
}
 800d8b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d8b6:	bf00      	nop
 800d8b8:	370c      	adds	r7, #12
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c0:	4770      	bx	lr
 800d8c2:	bf00      	nop
 800d8c4:	20000258 	.word	0x20000258
	...

0800d8d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d8d0:	f3ef 8009 	mrs	r0, PSP
 800d8d4:	f3bf 8f6f 	isb	sy
 800d8d8:	4b15      	ldr	r3, [pc, #84]	; (800d930 <pxCurrentTCBConst>)
 800d8da:	681a      	ldr	r2, [r3, #0]
 800d8dc:	f01e 0f10 	tst.w	lr, #16
 800d8e0:	bf08      	it	eq
 800d8e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d8e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8ea:	6010      	str	r0, [r2, #0]
 800d8ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d8f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d8f4:	f380 8811 	msr	BASEPRI, r0
 800d8f8:	f3bf 8f4f 	dsb	sy
 800d8fc:	f3bf 8f6f 	isb	sy
 800d900:	f7fe feb0 	bl	800c664 <vTaskSwitchContext>
 800d904:	f04f 0000 	mov.w	r0, #0
 800d908:	f380 8811 	msr	BASEPRI, r0
 800d90c:	bc09      	pop	{r0, r3}
 800d90e:	6819      	ldr	r1, [r3, #0]
 800d910:	6808      	ldr	r0, [r1, #0]
 800d912:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d916:	f01e 0f10 	tst.w	lr, #16
 800d91a:	bf08      	it	eq
 800d91c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d920:	f380 8809 	msr	PSP, r0
 800d924:	f3bf 8f6f 	isb	sy
 800d928:	4770      	bx	lr
 800d92a:	bf00      	nop
 800d92c:	f3af 8000 	nop.w

0800d930 <pxCurrentTCBConst>:
 800d930:	20001168 	.word	0x20001168
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d934:	bf00      	nop
 800d936:	bf00      	nop

0800d938 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b082      	sub	sp, #8
 800d93c:	af00      	add	r7, sp, #0
	__asm volatile
 800d93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d942:	f383 8811 	msr	BASEPRI, r3
 800d946:	f3bf 8f6f 	isb	sy
 800d94a:	f3bf 8f4f 	dsb	sy
 800d94e:	607b      	str	r3, [r7, #4]
}
 800d950:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d952:	f7fe fdcd 	bl	800c4f0 <xTaskIncrementTick>
 800d956:	4603      	mov	r3, r0
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d003      	beq.n	800d964 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d95c:	4b06      	ldr	r3, [pc, #24]	; (800d978 <xPortSysTickHandler+0x40>)
 800d95e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d962:	601a      	str	r2, [r3, #0]
 800d964:	2300      	movs	r3, #0
 800d966:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	f383 8811 	msr	BASEPRI, r3
}
 800d96e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d970:	bf00      	nop
 800d972:	3708      	adds	r7, #8
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}
 800d978:	e000ed04 	.word	0xe000ed04

0800d97c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d97c:	b480      	push	{r7}
 800d97e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d980:	4b0b      	ldr	r3, [pc, #44]	; (800d9b0 <vPortSetupTimerInterrupt+0x34>)
 800d982:	2200      	movs	r2, #0
 800d984:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d986:	4b0b      	ldr	r3, [pc, #44]	; (800d9b4 <vPortSetupTimerInterrupt+0x38>)
 800d988:	2200      	movs	r2, #0
 800d98a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d98c:	4b0a      	ldr	r3, [pc, #40]	; (800d9b8 <vPortSetupTimerInterrupt+0x3c>)
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	4a0a      	ldr	r2, [pc, #40]	; (800d9bc <vPortSetupTimerInterrupt+0x40>)
 800d992:	fba2 2303 	umull	r2, r3, r2, r3
 800d996:	099b      	lsrs	r3, r3, #6
 800d998:	4a09      	ldr	r2, [pc, #36]	; (800d9c0 <vPortSetupTimerInterrupt+0x44>)
 800d99a:	3b01      	subs	r3, #1
 800d99c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d99e:	4b04      	ldr	r3, [pc, #16]	; (800d9b0 <vPortSetupTimerInterrupt+0x34>)
 800d9a0:	2207      	movs	r2, #7
 800d9a2:	601a      	str	r2, [r3, #0]
}
 800d9a4:	bf00      	nop
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ac:	4770      	bx	lr
 800d9ae:	bf00      	nop
 800d9b0:	e000e010 	.word	0xe000e010
 800d9b4:	e000e018 	.word	0xe000e018
 800d9b8:	20000004 	.word	0x20000004
 800d9bc:	10624dd3 	.word	0x10624dd3
 800d9c0:	e000e014 	.word	0xe000e014

0800d9c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d9c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d9d4 <vPortEnableVFP+0x10>
 800d9c8:	6801      	ldr	r1, [r0, #0]
 800d9ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d9ce:	6001      	str	r1, [r0, #0]
 800d9d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d9d2:	bf00      	nop
 800d9d4:	e000ed88 	.word	0xe000ed88

0800d9d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d9d8:	b480      	push	{r7}
 800d9da:	b085      	sub	sp, #20
 800d9dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d9de:	f3ef 8305 	mrs	r3, IPSR
 800d9e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	2b0f      	cmp	r3, #15
 800d9e8:	d914      	bls.n	800da14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d9ea:	4a17      	ldr	r2, [pc, #92]	; (800da48 <vPortValidateInterruptPriority+0x70>)
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	4413      	add	r3, r2
 800d9f0:	781b      	ldrb	r3, [r3, #0]
 800d9f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d9f4:	4b15      	ldr	r3, [pc, #84]	; (800da4c <vPortValidateInterruptPriority+0x74>)
 800d9f6:	781b      	ldrb	r3, [r3, #0]
 800d9f8:	7afa      	ldrb	r2, [r7, #11]
 800d9fa:	429a      	cmp	r2, r3
 800d9fc:	d20a      	bcs.n	800da14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da02:	f383 8811 	msr	BASEPRI, r3
 800da06:	f3bf 8f6f 	isb	sy
 800da0a:	f3bf 8f4f 	dsb	sy
 800da0e:	607b      	str	r3, [r7, #4]
}
 800da10:	bf00      	nop
 800da12:	e7fe      	b.n	800da12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800da14:	4b0e      	ldr	r3, [pc, #56]	; (800da50 <vPortValidateInterruptPriority+0x78>)
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800da1c:	4b0d      	ldr	r3, [pc, #52]	; (800da54 <vPortValidateInterruptPriority+0x7c>)
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	429a      	cmp	r2, r3
 800da22:	d90a      	bls.n	800da3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800da24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da28:	f383 8811 	msr	BASEPRI, r3
 800da2c:	f3bf 8f6f 	isb	sy
 800da30:	f3bf 8f4f 	dsb	sy
 800da34:	603b      	str	r3, [r7, #0]
}
 800da36:	bf00      	nop
 800da38:	e7fe      	b.n	800da38 <vPortValidateInterruptPriority+0x60>
	}
 800da3a:	bf00      	nop
 800da3c:	3714      	adds	r7, #20
 800da3e:	46bd      	mov	sp, r7
 800da40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da44:	4770      	bx	lr
 800da46:	bf00      	nop
 800da48:	e000e3f0 	.word	0xe000e3f0
 800da4c:	20001794 	.word	0x20001794
 800da50:	e000ed0c 	.word	0xe000ed0c
 800da54:	20001798 	.word	0x20001798

0800da58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b08a      	sub	sp, #40	; 0x28
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800da60:	2300      	movs	r3, #0
 800da62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800da64:	f7fe fc88 	bl	800c378 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800da68:	4b5b      	ldr	r3, [pc, #364]	; (800dbd8 <pvPortMalloc+0x180>)
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d101      	bne.n	800da74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800da70:	f000 f920 	bl	800dcb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800da74:	4b59      	ldr	r3, [pc, #356]	; (800dbdc <pvPortMalloc+0x184>)
 800da76:	681a      	ldr	r2, [r3, #0]
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	4013      	ands	r3, r2
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	f040 8093 	bne.w	800dba8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d01d      	beq.n	800dac4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800da88:	2208      	movs	r2, #8
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	4413      	add	r3, r2
 800da8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	f003 0307 	and.w	r3, r3, #7
 800da96:	2b00      	cmp	r3, #0
 800da98:	d014      	beq.n	800dac4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	f023 0307 	bic.w	r3, r3, #7
 800daa0:	3308      	adds	r3, #8
 800daa2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	f003 0307 	and.w	r3, r3, #7
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d00a      	beq.n	800dac4 <pvPortMalloc+0x6c>
	__asm volatile
 800daae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dab2:	f383 8811 	msr	BASEPRI, r3
 800dab6:	f3bf 8f6f 	isb	sy
 800daba:	f3bf 8f4f 	dsb	sy
 800dabe:	617b      	str	r3, [r7, #20]
}
 800dac0:	bf00      	nop
 800dac2:	e7fe      	b.n	800dac2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d06e      	beq.n	800dba8 <pvPortMalloc+0x150>
 800daca:	4b45      	ldr	r3, [pc, #276]	; (800dbe0 <pvPortMalloc+0x188>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	687a      	ldr	r2, [r7, #4]
 800dad0:	429a      	cmp	r2, r3
 800dad2:	d869      	bhi.n	800dba8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dad4:	4b43      	ldr	r3, [pc, #268]	; (800dbe4 <pvPortMalloc+0x18c>)
 800dad6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dad8:	4b42      	ldr	r3, [pc, #264]	; (800dbe4 <pvPortMalloc+0x18c>)
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dade:	e004      	b.n	800daea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800dae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dae2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800daea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daec:	685b      	ldr	r3, [r3, #4]
 800daee:	687a      	ldr	r2, [r7, #4]
 800daf0:	429a      	cmp	r2, r3
 800daf2:	d903      	bls.n	800dafc <pvPortMalloc+0xa4>
 800daf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d1f1      	bne.n	800dae0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dafc:	4b36      	ldr	r3, [pc, #216]	; (800dbd8 <pvPortMalloc+0x180>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db02:	429a      	cmp	r2, r3
 800db04:	d050      	beq.n	800dba8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800db06:	6a3b      	ldr	r3, [r7, #32]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	2208      	movs	r2, #8
 800db0c:	4413      	add	r3, r2
 800db0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800db10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db12:	681a      	ldr	r2, [r3, #0]
 800db14:	6a3b      	ldr	r3, [r7, #32]
 800db16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800db18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db1a:	685a      	ldr	r2, [r3, #4]
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	1ad2      	subs	r2, r2, r3
 800db20:	2308      	movs	r3, #8
 800db22:	005b      	lsls	r3, r3, #1
 800db24:	429a      	cmp	r2, r3
 800db26:	d91f      	bls.n	800db68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800db28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	4413      	add	r3, r2
 800db2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800db30:	69bb      	ldr	r3, [r7, #24]
 800db32:	f003 0307 	and.w	r3, r3, #7
 800db36:	2b00      	cmp	r3, #0
 800db38:	d00a      	beq.n	800db50 <pvPortMalloc+0xf8>
	__asm volatile
 800db3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db3e:	f383 8811 	msr	BASEPRI, r3
 800db42:	f3bf 8f6f 	isb	sy
 800db46:	f3bf 8f4f 	dsb	sy
 800db4a:	613b      	str	r3, [r7, #16]
}
 800db4c:	bf00      	nop
 800db4e:	e7fe      	b.n	800db4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800db50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db52:	685a      	ldr	r2, [r3, #4]
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	1ad2      	subs	r2, r2, r3
 800db58:	69bb      	ldr	r3, [r7, #24]
 800db5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800db5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db5e:	687a      	ldr	r2, [r7, #4]
 800db60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800db62:	69b8      	ldr	r0, [r7, #24]
 800db64:	f000 f908 	bl	800dd78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800db68:	4b1d      	ldr	r3, [pc, #116]	; (800dbe0 <pvPortMalloc+0x188>)
 800db6a:	681a      	ldr	r2, [r3, #0]
 800db6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db6e:	685b      	ldr	r3, [r3, #4]
 800db70:	1ad3      	subs	r3, r2, r3
 800db72:	4a1b      	ldr	r2, [pc, #108]	; (800dbe0 <pvPortMalloc+0x188>)
 800db74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800db76:	4b1a      	ldr	r3, [pc, #104]	; (800dbe0 <pvPortMalloc+0x188>)
 800db78:	681a      	ldr	r2, [r3, #0]
 800db7a:	4b1b      	ldr	r3, [pc, #108]	; (800dbe8 <pvPortMalloc+0x190>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	429a      	cmp	r2, r3
 800db80:	d203      	bcs.n	800db8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800db82:	4b17      	ldr	r3, [pc, #92]	; (800dbe0 <pvPortMalloc+0x188>)
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	4a18      	ldr	r2, [pc, #96]	; (800dbe8 <pvPortMalloc+0x190>)
 800db88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800db8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db8c:	685a      	ldr	r2, [r3, #4]
 800db8e:	4b13      	ldr	r3, [pc, #76]	; (800dbdc <pvPortMalloc+0x184>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	431a      	orrs	r2, r3
 800db94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800db98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db9a:	2200      	movs	r2, #0
 800db9c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800db9e:	4b13      	ldr	r3, [pc, #76]	; (800dbec <pvPortMalloc+0x194>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	3301      	adds	r3, #1
 800dba4:	4a11      	ldr	r2, [pc, #68]	; (800dbec <pvPortMalloc+0x194>)
 800dba6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dba8:	f7fe fbf4 	bl	800c394 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dbac:	69fb      	ldr	r3, [r7, #28]
 800dbae:	f003 0307 	and.w	r3, r3, #7
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d00a      	beq.n	800dbcc <pvPortMalloc+0x174>
	__asm volatile
 800dbb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbba:	f383 8811 	msr	BASEPRI, r3
 800dbbe:	f3bf 8f6f 	isb	sy
 800dbc2:	f3bf 8f4f 	dsb	sy
 800dbc6:	60fb      	str	r3, [r7, #12]
}
 800dbc8:	bf00      	nop
 800dbca:	e7fe      	b.n	800dbca <pvPortMalloc+0x172>
	return pvReturn;
 800dbcc:	69fb      	ldr	r3, [r7, #28]
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3728      	adds	r7, #40	; 0x28
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}
 800dbd6:	bf00      	nop
 800dbd8:	200053a4 	.word	0x200053a4
 800dbdc:	200053b8 	.word	0x200053b8
 800dbe0:	200053a8 	.word	0x200053a8
 800dbe4:	2000539c 	.word	0x2000539c
 800dbe8:	200053ac 	.word	0x200053ac
 800dbec:	200053b0 	.word	0x200053b0

0800dbf0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b086      	sub	sp, #24
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d04d      	beq.n	800dc9e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dc02:	2308      	movs	r3, #8
 800dc04:	425b      	negs	r3, r3
 800dc06:	697a      	ldr	r2, [r7, #20]
 800dc08:	4413      	add	r3, r2
 800dc0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dc0c:	697b      	ldr	r3, [r7, #20]
 800dc0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dc10:	693b      	ldr	r3, [r7, #16]
 800dc12:	685a      	ldr	r2, [r3, #4]
 800dc14:	4b24      	ldr	r3, [pc, #144]	; (800dca8 <vPortFree+0xb8>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	4013      	ands	r3, r2
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d10a      	bne.n	800dc34 <vPortFree+0x44>
	__asm volatile
 800dc1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc22:	f383 8811 	msr	BASEPRI, r3
 800dc26:	f3bf 8f6f 	isb	sy
 800dc2a:	f3bf 8f4f 	dsb	sy
 800dc2e:	60fb      	str	r3, [r7, #12]
}
 800dc30:	bf00      	nop
 800dc32:	e7fe      	b.n	800dc32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dc34:	693b      	ldr	r3, [r7, #16]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d00a      	beq.n	800dc52 <vPortFree+0x62>
	__asm volatile
 800dc3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc40:	f383 8811 	msr	BASEPRI, r3
 800dc44:	f3bf 8f6f 	isb	sy
 800dc48:	f3bf 8f4f 	dsb	sy
 800dc4c:	60bb      	str	r3, [r7, #8]
}
 800dc4e:	bf00      	nop
 800dc50:	e7fe      	b.n	800dc50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	685a      	ldr	r2, [r3, #4]
 800dc56:	4b14      	ldr	r3, [pc, #80]	; (800dca8 <vPortFree+0xb8>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	4013      	ands	r3, r2
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d01e      	beq.n	800dc9e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dc60:	693b      	ldr	r3, [r7, #16]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d11a      	bne.n	800dc9e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dc68:	693b      	ldr	r3, [r7, #16]
 800dc6a:	685a      	ldr	r2, [r3, #4]
 800dc6c:	4b0e      	ldr	r3, [pc, #56]	; (800dca8 <vPortFree+0xb8>)
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	43db      	mvns	r3, r3
 800dc72:	401a      	ands	r2, r3
 800dc74:	693b      	ldr	r3, [r7, #16]
 800dc76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dc78:	f7fe fb7e 	bl	800c378 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dc7c:	693b      	ldr	r3, [r7, #16]
 800dc7e:	685a      	ldr	r2, [r3, #4]
 800dc80:	4b0a      	ldr	r3, [pc, #40]	; (800dcac <vPortFree+0xbc>)
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	4413      	add	r3, r2
 800dc86:	4a09      	ldr	r2, [pc, #36]	; (800dcac <vPortFree+0xbc>)
 800dc88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dc8a:	6938      	ldr	r0, [r7, #16]
 800dc8c:	f000 f874 	bl	800dd78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dc90:	4b07      	ldr	r3, [pc, #28]	; (800dcb0 <vPortFree+0xc0>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	3301      	adds	r3, #1
 800dc96:	4a06      	ldr	r2, [pc, #24]	; (800dcb0 <vPortFree+0xc0>)
 800dc98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dc9a:	f7fe fb7b 	bl	800c394 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dc9e:	bf00      	nop
 800dca0:	3718      	adds	r7, #24
 800dca2:	46bd      	mov	sp, r7
 800dca4:	bd80      	pop	{r7, pc}
 800dca6:	bf00      	nop
 800dca8:	200053b8 	.word	0x200053b8
 800dcac:	200053a8 	.word	0x200053a8
 800dcb0:	200053b4 	.word	0x200053b4

0800dcb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b085      	sub	sp, #20
 800dcb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dcba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800dcbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dcc0:	4b27      	ldr	r3, [pc, #156]	; (800dd60 <prvHeapInit+0xac>)
 800dcc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	f003 0307 	and.w	r3, r3, #7
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d00c      	beq.n	800dce8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	3307      	adds	r3, #7
 800dcd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	f023 0307 	bic.w	r3, r3, #7
 800dcda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dcdc:	68ba      	ldr	r2, [r7, #8]
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	1ad3      	subs	r3, r2, r3
 800dce2:	4a1f      	ldr	r2, [pc, #124]	; (800dd60 <prvHeapInit+0xac>)
 800dce4:	4413      	add	r3, r2
 800dce6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dcec:	4a1d      	ldr	r2, [pc, #116]	; (800dd64 <prvHeapInit+0xb0>)
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dcf2:	4b1c      	ldr	r3, [pc, #112]	; (800dd64 <prvHeapInit+0xb0>)
 800dcf4:	2200      	movs	r2, #0
 800dcf6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	68ba      	ldr	r2, [r7, #8]
 800dcfc:	4413      	add	r3, r2
 800dcfe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dd00:	2208      	movs	r2, #8
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	1a9b      	subs	r3, r3, r2
 800dd06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	f023 0307 	bic.w	r3, r3, #7
 800dd0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	4a15      	ldr	r2, [pc, #84]	; (800dd68 <prvHeapInit+0xb4>)
 800dd14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dd16:	4b14      	ldr	r3, [pc, #80]	; (800dd68 <prvHeapInit+0xb4>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dd1e:	4b12      	ldr	r3, [pc, #72]	; (800dd68 <prvHeapInit+0xb4>)
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	2200      	movs	r2, #0
 800dd24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	68fa      	ldr	r2, [r7, #12]
 800dd2e:	1ad2      	subs	r2, r2, r3
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dd34:	4b0c      	ldr	r3, [pc, #48]	; (800dd68 <prvHeapInit+0xb4>)
 800dd36:	681a      	ldr	r2, [r3, #0]
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	685b      	ldr	r3, [r3, #4]
 800dd40:	4a0a      	ldr	r2, [pc, #40]	; (800dd6c <prvHeapInit+0xb8>)
 800dd42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	685b      	ldr	r3, [r3, #4]
 800dd48:	4a09      	ldr	r2, [pc, #36]	; (800dd70 <prvHeapInit+0xbc>)
 800dd4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dd4c:	4b09      	ldr	r3, [pc, #36]	; (800dd74 <prvHeapInit+0xc0>)
 800dd4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dd52:	601a      	str	r2, [r3, #0]
}
 800dd54:	bf00      	nop
 800dd56:	3714      	adds	r7, #20
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5e:	4770      	bx	lr
 800dd60:	2000179c 	.word	0x2000179c
 800dd64:	2000539c 	.word	0x2000539c
 800dd68:	200053a4 	.word	0x200053a4
 800dd6c:	200053ac 	.word	0x200053ac
 800dd70:	200053a8 	.word	0x200053a8
 800dd74:	200053b8 	.word	0x200053b8

0800dd78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dd78:	b480      	push	{r7}
 800dd7a:	b085      	sub	sp, #20
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dd80:	4b28      	ldr	r3, [pc, #160]	; (800de24 <prvInsertBlockIntoFreeList+0xac>)
 800dd82:	60fb      	str	r3, [r7, #12]
 800dd84:	e002      	b.n	800dd8c <prvInsertBlockIntoFreeList+0x14>
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	60fb      	str	r3, [r7, #12]
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	687a      	ldr	r2, [r7, #4]
 800dd92:	429a      	cmp	r2, r3
 800dd94:	d8f7      	bhi.n	800dd86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	685b      	ldr	r3, [r3, #4]
 800dd9e:	68ba      	ldr	r2, [r7, #8]
 800dda0:	4413      	add	r3, r2
 800dda2:	687a      	ldr	r2, [r7, #4]
 800dda4:	429a      	cmp	r2, r3
 800dda6:	d108      	bne.n	800ddba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	685a      	ldr	r2, [r3, #4]
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	685b      	ldr	r3, [r3, #4]
 800ddb0:	441a      	add	r2, r3
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	685b      	ldr	r3, [r3, #4]
 800ddc2:	68ba      	ldr	r2, [r7, #8]
 800ddc4:	441a      	add	r2, r3
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d118      	bne.n	800de00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	681a      	ldr	r2, [r3, #0]
 800ddd2:	4b15      	ldr	r3, [pc, #84]	; (800de28 <prvInsertBlockIntoFreeList+0xb0>)
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	429a      	cmp	r2, r3
 800ddd8:	d00d      	beq.n	800ddf6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	685a      	ldr	r2, [r3, #4]
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	685b      	ldr	r3, [r3, #4]
 800dde4:	441a      	add	r2, r3
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	681a      	ldr	r2, [r3, #0]
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	601a      	str	r2, [r3, #0]
 800ddf4:	e008      	b.n	800de08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ddf6:	4b0c      	ldr	r3, [pc, #48]	; (800de28 <prvInsertBlockIntoFreeList+0xb0>)
 800ddf8:	681a      	ldr	r2, [r3, #0]
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	601a      	str	r2, [r3, #0]
 800ddfe:	e003      	b.n	800de08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	681a      	ldr	r2, [r3, #0]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800de08:	68fa      	ldr	r2, [r7, #12]
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	429a      	cmp	r2, r3
 800de0e:	d002      	beq.n	800de16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	687a      	ldr	r2, [r7, #4]
 800de14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800de16:	bf00      	nop
 800de18:	3714      	adds	r7, #20
 800de1a:	46bd      	mov	sp, r7
 800de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de20:	4770      	bx	lr
 800de22:	bf00      	nop
 800de24:	2000539c 	.word	0x2000539c
 800de28:	200053a4 	.word	0x200053a4

0800de2c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800de30:	2200      	movs	r2, #0
 800de32:	4912      	ldr	r1, [pc, #72]	; (800de7c <MX_USB_DEVICE_Init+0x50>)
 800de34:	4812      	ldr	r0, [pc, #72]	; (800de80 <MX_USB_DEVICE_Init+0x54>)
 800de36:	f7fb fb3f 	bl	80094b8 <USBD_Init>
 800de3a:	4603      	mov	r3, r0
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d001      	beq.n	800de44 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800de40:	f7f3 ffa2 	bl	8001d88 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800de44:	490f      	ldr	r1, [pc, #60]	; (800de84 <MX_USB_DEVICE_Init+0x58>)
 800de46:	480e      	ldr	r0, [pc, #56]	; (800de80 <MX_USB_DEVICE_Init+0x54>)
 800de48:	f7fb fb66 	bl	8009518 <USBD_RegisterClass>
 800de4c:	4603      	mov	r3, r0
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d001      	beq.n	800de56 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800de52:	f7f3 ff99 	bl	8001d88 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800de56:	490c      	ldr	r1, [pc, #48]	; (800de88 <MX_USB_DEVICE_Init+0x5c>)
 800de58:	4809      	ldr	r0, [pc, #36]	; (800de80 <MX_USB_DEVICE_Init+0x54>)
 800de5a:	f7fb fa9d 	bl	8009398 <USBD_CDC_RegisterInterface>
 800de5e:	4603      	mov	r3, r0
 800de60:	2b00      	cmp	r3, #0
 800de62:	d001      	beq.n	800de68 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800de64:	f7f3 ff90 	bl	8001d88 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800de68:	4805      	ldr	r0, [pc, #20]	; (800de80 <MX_USB_DEVICE_Init+0x54>)
 800de6a:	f7fb fb8b 	bl	8009584 <USBD_Start>
 800de6e:	4603      	mov	r3, r0
 800de70:	2b00      	cmp	r3, #0
 800de72:	d001      	beq.n	800de78 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800de74:	f7f3 ff88 	bl	8001d88 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800de78:	bf00      	nop
 800de7a:	bd80      	pop	{r7, pc}
 800de7c:	20000270 	.word	0x20000270
 800de80:	200053bc 	.word	0x200053bc
 800de84:	200001d8 	.word	0x200001d8
 800de88:	2000025c 	.word	0x2000025c

0800de8c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800de8c:	b580      	push	{r7, lr}
 800de8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800de90:	2200      	movs	r2, #0
 800de92:	4905      	ldr	r1, [pc, #20]	; (800dea8 <CDC_Init_FS+0x1c>)
 800de94:	4805      	ldr	r0, [pc, #20]	; (800deac <CDC_Init_FS+0x20>)
 800de96:	f7fb fa99 	bl	80093cc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800de9a:	4905      	ldr	r1, [pc, #20]	; (800deb0 <CDC_Init_FS+0x24>)
 800de9c:	4803      	ldr	r0, [pc, #12]	; (800deac <CDC_Init_FS+0x20>)
 800de9e:	f7fb fab7 	bl	8009410 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dea2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dea4:	4618      	mov	r0, r3
 800dea6:	bd80      	pop	{r7, pc}
 800dea8:	20005e98 	.word	0x20005e98
 800deac:	200053bc 	.word	0x200053bc
 800deb0:	20005698 	.word	0x20005698

0800deb4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800deb4:	b480      	push	{r7}
 800deb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800deb8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800deba:	4618      	mov	r0, r3
 800debc:	46bd      	mov	sp, r7
 800debe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec2:	4770      	bx	lr

0800dec4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dec4:	b480      	push	{r7}
 800dec6:	b083      	sub	sp, #12
 800dec8:	af00      	add	r7, sp, #0
 800deca:	4603      	mov	r3, r0
 800decc:	6039      	str	r1, [r7, #0]
 800dece:	71fb      	strb	r3, [r7, #7]
 800ded0:	4613      	mov	r3, r2
 800ded2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ded4:	79fb      	ldrb	r3, [r7, #7]
 800ded6:	2b23      	cmp	r3, #35	; 0x23
 800ded8:	d84a      	bhi.n	800df70 <CDC_Control_FS+0xac>
 800deda:	a201      	add	r2, pc, #4	; (adr r2, 800dee0 <CDC_Control_FS+0x1c>)
 800dedc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dee0:	0800df71 	.word	0x0800df71
 800dee4:	0800df71 	.word	0x0800df71
 800dee8:	0800df71 	.word	0x0800df71
 800deec:	0800df71 	.word	0x0800df71
 800def0:	0800df71 	.word	0x0800df71
 800def4:	0800df71 	.word	0x0800df71
 800def8:	0800df71 	.word	0x0800df71
 800defc:	0800df71 	.word	0x0800df71
 800df00:	0800df71 	.word	0x0800df71
 800df04:	0800df71 	.word	0x0800df71
 800df08:	0800df71 	.word	0x0800df71
 800df0c:	0800df71 	.word	0x0800df71
 800df10:	0800df71 	.word	0x0800df71
 800df14:	0800df71 	.word	0x0800df71
 800df18:	0800df71 	.word	0x0800df71
 800df1c:	0800df71 	.word	0x0800df71
 800df20:	0800df71 	.word	0x0800df71
 800df24:	0800df71 	.word	0x0800df71
 800df28:	0800df71 	.word	0x0800df71
 800df2c:	0800df71 	.word	0x0800df71
 800df30:	0800df71 	.word	0x0800df71
 800df34:	0800df71 	.word	0x0800df71
 800df38:	0800df71 	.word	0x0800df71
 800df3c:	0800df71 	.word	0x0800df71
 800df40:	0800df71 	.word	0x0800df71
 800df44:	0800df71 	.word	0x0800df71
 800df48:	0800df71 	.word	0x0800df71
 800df4c:	0800df71 	.word	0x0800df71
 800df50:	0800df71 	.word	0x0800df71
 800df54:	0800df71 	.word	0x0800df71
 800df58:	0800df71 	.word	0x0800df71
 800df5c:	0800df71 	.word	0x0800df71
 800df60:	0800df71 	.word	0x0800df71
 800df64:	0800df71 	.word	0x0800df71
 800df68:	0800df71 	.word	0x0800df71
 800df6c:	0800df71 	.word	0x0800df71
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800df70:	bf00      	nop
  }

  return (USBD_OK);
 800df72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800df74:	4618      	mov	r0, r3
 800df76:	370c      	adds	r7, #12
 800df78:	46bd      	mov	sp, r7
 800df7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7e:	4770      	bx	lr

0800df80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b082      	sub	sp, #8
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
 800df88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800df8a:	6879      	ldr	r1, [r7, #4]
 800df8c:	4805      	ldr	r0, [pc, #20]	; (800dfa4 <CDC_Receive_FS+0x24>)
 800df8e:	f7fb fa3f 	bl	8009410 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800df92:	4804      	ldr	r0, [pc, #16]	; (800dfa4 <CDC_Receive_FS+0x24>)
 800df94:	f7fb fa5a 	bl	800944c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800df98:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800df9a:	4618      	mov	r0, r3
 800df9c:	3708      	adds	r7, #8
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	bd80      	pop	{r7, pc}
 800dfa2:	bf00      	nop
 800dfa4:	200053bc 	.word	0x200053bc

0800dfa8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800dfa8:	b480      	push	{r7}
 800dfaa:	b087      	sub	sp, #28
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	60f8      	str	r0, [r7, #12]
 800dfb0:	60b9      	str	r1, [r7, #8]
 800dfb2:	4613      	mov	r3, r2
 800dfb4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dfba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	371c      	adds	r7, #28
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc8:	4770      	bx	lr
	...

0800dfcc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dfcc:	b480      	push	{r7}
 800dfce:	b083      	sub	sp, #12
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	6039      	str	r1, [r7, #0]
 800dfd6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	2212      	movs	r2, #18
 800dfdc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800dfde:	4b03      	ldr	r3, [pc, #12]	; (800dfec <USBD_FS_DeviceDescriptor+0x20>)
}
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	370c      	adds	r7, #12
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfea:	4770      	bx	lr
 800dfec:	2000028c 	.word	0x2000028c

0800dff0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dff0:	b480      	push	{r7}
 800dff2:	b083      	sub	sp, #12
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	4603      	mov	r3, r0
 800dff8:	6039      	str	r1, [r7, #0]
 800dffa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	2204      	movs	r2, #4
 800e000:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e002:	4b03      	ldr	r3, [pc, #12]	; (800e010 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e004:	4618      	mov	r0, r3
 800e006:	370c      	adds	r7, #12
 800e008:	46bd      	mov	sp, r7
 800e00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00e:	4770      	bx	lr
 800e010:	200002a0 	.word	0x200002a0

0800e014 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
 800e01a:	4603      	mov	r3, r0
 800e01c:	6039      	str	r1, [r7, #0]
 800e01e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e020:	79fb      	ldrb	r3, [r7, #7]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d105      	bne.n	800e032 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e026:	683a      	ldr	r2, [r7, #0]
 800e028:	4907      	ldr	r1, [pc, #28]	; (800e048 <USBD_FS_ProductStrDescriptor+0x34>)
 800e02a:	4808      	ldr	r0, [pc, #32]	; (800e04c <USBD_FS_ProductStrDescriptor+0x38>)
 800e02c:	f7fc fc56 	bl	800a8dc <USBD_GetString>
 800e030:	e004      	b.n	800e03c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e032:	683a      	ldr	r2, [r7, #0]
 800e034:	4904      	ldr	r1, [pc, #16]	; (800e048 <USBD_FS_ProductStrDescriptor+0x34>)
 800e036:	4805      	ldr	r0, [pc, #20]	; (800e04c <USBD_FS_ProductStrDescriptor+0x38>)
 800e038:	f7fc fc50 	bl	800a8dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800e03c:	4b02      	ldr	r3, [pc, #8]	; (800e048 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e03e:	4618      	mov	r0, r3
 800e040:	3708      	adds	r7, #8
 800e042:	46bd      	mov	sp, r7
 800e044:	bd80      	pop	{r7, pc}
 800e046:	bf00      	nop
 800e048:	20006698 	.word	0x20006698
 800e04c:	0800f87c 	.word	0x0800f87c

0800e050 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e050:	b580      	push	{r7, lr}
 800e052:	b082      	sub	sp, #8
 800e054:	af00      	add	r7, sp, #0
 800e056:	4603      	mov	r3, r0
 800e058:	6039      	str	r1, [r7, #0]
 800e05a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e05c:	683a      	ldr	r2, [r7, #0]
 800e05e:	4904      	ldr	r1, [pc, #16]	; (800e070 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e060:	4804      	ldr	r0, [pc, #16]	; (800e074 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e062:	f7fc fc3b 	bl	800a8dc <USBD_GetString>
  return USBD_StrDesc;
 800e066:	4b02      	ldr	r3, [pc, #8]	; (800e070 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e068:	4618      	mov	r0, r3
 800e06a:	3708      	adds	r7, #8
 800e06c:	46bd      	mov	sp, r7
 800e06e:	bd80      	pop	{r7, pc}
 800e070:	20006698 	.word	0x20006698
 800e074:	0800f894 	.word	0x0800f894

0800e078 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b082      	sub	sp, #8
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	4603      	mov	r3, r0
 800e080:	6039      	str	r1, [r7, #0]
 800e082:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	221a      	movs	r2, #26
 800e088:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e08a:	f000 f843 	bl	800e114 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e08e:	4b02      	ldr	r3, [pc, #8]	; (800e098 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e090:	4618      	mov	r0, r3
 800e092:	3708      	adds	r7, #8
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}
 800e098:	200002a4 	.word	0x200002a4

0800e09c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b082      	sub	sp, #8
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	6039      	str	r1, [r7, #0]
 800e0a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e0a8:	79fb      	ldrb	r3, [r7, #7]
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d105      	bne.n	800e0ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e0ae:	683a      	ldr	r2, [r7, #0]
 800e0b0:	4907      	ldr	r1, [pc, #28]	; (800e0d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e0b2:	4808      	ldr	r0, [pc, #32]	; (800e0d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e0b4:	f7fc fc12 	bl	800a8dc <USBD_GetString>
 800e0b8:	e004      	b.n	800e0c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e0ba:	683a      	ldr	r2, [r7, #0]
 800e0bc:	4904      	ldr	r1, [pc, #16]	; (800e0d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e0be:	4805      	ldr	r0, [pc, #20]	; (800e0d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e0c0:	f7fc fc0c 	bl	800a8dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800e0c4:	4b02      	ldr	r3, [pc, #8]	; (800e0d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	3708      	adds	r7, #8
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	bd80      	pop	{r7, pc}
 800e0ce:	bf00      	nop
 800e0d0:	20006698 	.word	0x20006698
 800e0d4:	0800f8a8 	.word	0x0800f8a8

0800e0d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b082      	sub	sp, #8
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	4603      	mov	r3, r0
 800e0e0:	6039      	str	r1, [r7, #0]
 800e0e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e0e4:	79fb      	ldrb	r3, [r7, #7]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d105      	bne.n	800e0f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e0ea:	683a      	ldr	r2, [r7, #0]
 800e0ec:	4907      	ldr	r1, [pc, #28]	; (800e10c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e0ee:	4808      	ldr	r0, [pc, #32]	; (800e110 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e0f0:	f7fc fbf4 	bl	800a8dc <USBD_GetString>
 800e0f4:	e004      	b.n	800e100 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e0f6:	683a      	ldr	r2, [r7, #0]
 800e0f8:	4904      	ldr	r1, [pc, #16]	; (800e10c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e0fa:	4805      	ldr	r0, [pc, #20]	; (800e110 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e0fc:	f7fc fbee 	bl	800a8dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800e100:	4b02      	ldr	r3, [pc, #8]	; (800e10c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e102:	4618      	mov	r0, r3
 800e104:	3708      	adds	r7, #8
 800e106:	46bd      	mov	sp, r7
 800e108:	bd80      	pop	{r7, pc}
 800e10a:	bf00      	nop
 800e10c:	20006698 	.word	0x20006698
 800e110:	0800f8b4 	.word	0x0800f8b4

0800e114 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b084      	sub	sp, #16
 800e118:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e11a:	4b0f      	ldr	r3, [pc, #60]	; (800e158 <Get_SerialNum+0x44>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e120:	4b0e      	ldr	r3, [pc, #56]	; (800e15c <Get_SerialNum+0x48>)
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e126:	4b0e      	ldr	r3, [pc, #56]	; (800e160 <Get_SerialNum+0x4c>)
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e12c:	68fa      	ldr	r2, [r7, #12]
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	4413      	add	r3, r2
 800e132:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d009      	beq.n	800e14e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e13a:	2208      	movs	r2, #8
 800e13c:	4909      	ldr	r1, [pc, #36]	; (800e164 <Get_SerialNum+0x50>)
 800e13e:	68f8      	ldr	r0, [r7, #12]
 800e140:	f000 f814 	bl	800e16c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e144:	2204      	movs	r2, #4
 800e146:	4908      	ldr	r1, [pc, #32]	; (800e168 <Get_SerialNum+0x54>)
 800e148:	68b8      	ldr	r0, [r7, #8]
 800e14a:	f000 f80f 	bl	800e16c <IntToUnicode>
  }
}
 800e14e:	bf00      	nop
 800e150:	3710      	adds	r7, #16
 800e152:	46bd      	mov	sp, r7
 800e154:	bd80      	pop	{r7, pc}
 800e156:	bf00      	nop
 800e158:	1fff7a10 	.word	0x1fff7a10
 800e15c:	1fff7a14 	.word	0x1fff7a14
 800e160:	1fff7a18 	.word	0x1fff7a18
 800e164:	200002a6 	.word	0x200002a6
 800e168:	200002b6 	.word	0x200002b6

0800e16c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e16c:	b480      	push	{r7}
 800e16e:	b087      	sub	sp, #28
 800e170:	af00      	add	r7, sp, #0
 800e172:	60f8      	str	r0, [r7, #12]
 800e174:	60b9      	str	r1, [r7, #8]
 800e176:	4613      	mov	r3, r2
 800e178:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e17a:	2300      	movs	r3, #0
 800e17c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e17e:	2300      	movs	r3, #0
 800e180:	75fb      	strb	r3, [r7, #23]
 800e182:	e027      	b.n	800e1d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	0f1b      	lsrs	r3, r3, #28
 800e188:	2b09      	cmp	r3, #9
 800e18a:	d80b      	bhi.n	800e1a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	0f1b      	lsrs	r3, r3, #28
 800e190:	b2da      	uxtb	r2, r3
 800e192:	7dfb      	ldrb	r3, [r7, #23]
 800e194:	005b      	lsls	r3, r3, #1
 800e196:	4619      	mov	r1, r3
 800e198:	68bb      	ldr	r3, [r7, #8]
 800e19a:	440b      	add	r3, r1
 800e19c:	3230      	adds	r2, #48	; 0x30
 800e19e:	b2d2      	uxtb	r2, r2
 800e1a0:	701a      	strb	r2, [r3, #0]
 800e1a2:	e00a      	b.n	800e1ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	0f1b      	lsrs	r3, r3, #28
 800e1a8:	b2da      	uxtb	r2, r3
 800e1aa:	7dfb      	ldrb	r3, [r7, #23]
 800e1ac:	005b      	lsls	r3, r3, #1
 800e1ae:	4619      	mov	r1, r3
 800e1b0:	68bb      	ldr	r3, [r7, #8]
 800e1b2:	440b      	add	r3, r1
 800e1b4:	3237      	adds	r2, #55	; 0x37
 800e1b6:	b2d2      	uxtb	r2, r2
 800e1b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	011b      	lsls	r3, r3, #4
 800e1be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e1c0:	7dfb      	ldrb	r3, [r7, #23]
 800e1c2:	005b      	lsls	r3, r3, #1
 800e1c4:	3301      	adds	r3, #1
 800e1c6:	68ba      	ldr	r2, [r7, #8]
 800e1c8:	4413      	add	r3, r2
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e1ce:	7dfb      	ldrb	r3, [r7, #23]
 800e1d0:	3301      	adds	r3, #1
 800e1d2:	75fb      	strb	r3, [r7, #23]
 800e1d4:	7dfa      	ldrb	r2, [r7, #23]
 800e1d6:	79fb      	ldrb	r3, [r7, #7]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	d3d3      	bcc.n	800e184 <IntToUnicode+0x18>
  }
}
 800e1dc:	bf00      	nop
 800e1de:	bf00      	nop
 800e1e0:	371c      	adds	r7, #28
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e8:	4770      	bx	lr
	...

0800e1ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b08a      	sub	sp, #40	; 0x28
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e1f4:	f107 0314 	add.w	r3, r7, #20
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	601a      	str	r2, [r3, #0]
 800e1fc:	605a      	str	r2, [r3, #4]
 800e1fe:	609a      	str	r2, [r3, #8]
 800e200:	60da      	str	r2, [r3, #12]
 800e202:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e20c:	d13a      	bne.n	800e284 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e20e:	2300      	movs	r3, #0
 800e210:	613b      	str	r3, [r7, #16]
 800e212:	4b1e      	ldr	r3, [pc, #120]	; (800e28c <HAL_PCD_MspInit+0xa0>)
 800e214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e216:	4a1d      	ldr	r2, [pc, #116]	; (800e28c <HAL_PCD_MspInit+0xa0>)
 800e218:	f043 0301 	orr.w	r3, r3, #1
 800e21c:	6313      	str	r3, [r2, #48]	; 0x30
 800e21e:	4b1b      	ldr	r3, [pc, #108]	; (800e28c <HAL_PCD_MspInit+0xa0>)
 800e220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e222:	f003 0301 	and.w	r3, r3, #1
 800e226:	613b      	str	r3, [r7, #16]
 800e228:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e22a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e22e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e230:	2302      	movs	r3, #2
 800e232:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e234:	2300      	movs	r3, #0
 800e236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e238:	2303      	movs	r3, #3
 800e23a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e23c:	230a      	movs	r3, #10
 800e23e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e240:	f107 0314 	add.w	r3, r7, #20
 800e244:	4619      	mov	r1, r3
 800e246:	4812      	ldr	r0, [pc, #72]	; (800e290 <HAL_PCD_MspInit+0xa4>)
 800e248:	f7f5 fc60 	bl	8003b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e24c:	4b0f      	ldr	r3, [pc, #60]	; (800e28c <HAL_PCD_MspInit+0xa0>)
 800e24e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e250:	4a0e      	ldr	r2, [pc, #56]	; (800e28c <HAL_PCD_MspInit+0xa0>)
 800e252:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e256:	6353      	str	r3, [r2, #52]	; 0x34
 800e258:	2300      	movs	r3, #0
 800e25a:	60fb      	str	r3, [r7, #12]
 800e25c:	4b0b      	ldr	r3, [pc, #44]	; (800e28c <HAL_PCD_MspInit+0xa0>)
 800e25e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e260:	4a0a      	ldr	r2, [pc, #40]	; (800e28c <HAL_PCD_MspInit+0xa0>)
 800e262:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e266:	6453      	str	r3, [r2, #68]	; 0x44
 800e268:	4b08      	ldr	r3, [pc, #32]	; (800e28c <HAL_PCD_MspInit+0xa0>)
 800e26a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e26c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e270:	60fb      	str	r3, [r7, #12]
 800e272:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e274:	2200      	movs	r2, #0
 800e276:	2105      	movs	r1, #5
 800e278:	2043      	movs	r0, #67	; 0x43
 800e27a:	f7f5 fbfb 	bl	8003a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e27e:	2043      	movs	r0, #67	; 0x43
 800e280:	f7f5 fc14 	bl	8003aac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e284:	bf00      	nop
 800e286:	3728      	adds	r7, #40	; 0x28
 800e288:	46bd      	mov	sp, r7
 800e28a:	bd80      	pop	{r7, pc}
 800e28c:	40023800 	.word	0x40023800
 800e290:	40020000 	.word	0x40020000

0800e294 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b082      	sub	sp, #8
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e2a8:	4619      	mov	r1, r3
 800e2aa:	4610      	mov	r0, r2
 800e2ac:	f7fb f9b7 	bl	800961e <USBD_LL_SetupStage>
}
 800e2b0:	bf00      	nop
 800e2b2:	3708      	adds	r7, #8
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	bd80      	pop	{r7, pc}

0800e2b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b082      	sub	sp, #8
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
 800e2c0:	460b      	mov	r3, r1
 800e2c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e2ca:	78fa      	ldrb	r2, [r7, #3]
 800e2cc:	6879      	ldr	r1, [r7, #4]
 800e2ce:	4613      	mov	r3, r2
 800e2d0:	00db      	lsls	r3, r3, #3
 800e2d2:	4413      	add	r3, r2
 800e2d4:	009b      	lsls	r3, r3, #2
 800e2d6:	440b      	add	r3, r1
 800e2d8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e2dc:	681a      	ldr	r2, [r3, #0]
 800e2de:	78fb      	ldrb	r3, [r7, #3]
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	f7fb f9f1 	bl	80096c8 <USBD_LL_DataOutStage>
}
 800e2e6:	bf00      	nop
 800e2e8:	3708      	adds	r7, #8
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}

0800e2ee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2ee:	b580      	push	{r7, lr}
 800e2f0:	b082      	sub	sp, #8
 800e2f2:	af00      	add	r7, sp, #0
 800e2f4:	6078      	str	r0, [r7, #4]
 800e2f6:	460b      	mov	r3, r1
 800e2f8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e300:	78fa      	ldrb	r2, [r7, #3]
 800e302:	6879      	ldr	r1, [r7, #4]
 800e304:	4613      	mov	r3, r2
 800e306:	00db      	lsls	r3, r3, #3
 800e308:	4413      	add	r3, r2
 800e30a:	009b      	lsls	r3, r3, #2
 800e30c:	440b      	add	r3, r1
 800e30e:	334c      	adds	r3, #76	; 0x4c
 800e310:	681a      	ldr	r2, [r3, #0]
 800e312:	78fb      	ldrb	r3, [r7, #3]
 800e314:	4619      	mov	r1, r3
 800e316:	f7fb fa8a 	bl	800982e <USBD_LL_DataInStage>
}
 800e31a:	bf00      	nop
 800e31c:	3708      	adds	r7, #8
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}

0800e322 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e322:	b580      	push	{r7, lr}
 800e324:	b082      	sub	sp, #8
 800e326:	af00      	add	r7, sp, #0
 800e328:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e330:	4618      	mov	r0, r3
 800e332:	f7fb fbbe 	bl	8009ab2 <USBD_LL_SOF>
}
 800e336:	bf00      	nop
 800e338:	3708      	adds	r7, #8
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}

0800e33e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e33e:	b580      	push	{r7, lr}
 800e340:	b084      	sub	sp, #16
 800e342:	af00      	add	r7, sp, #0
 800e344:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e346:	2301      	movs	r3, #1
 800e348:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	68db      	ldr	r3, [r3, #12]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d102      	bne.n	800e358 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e352:	2300      	movs	r3, #0
 800e354:	73fb      	strb	r3, [r7, #15]
 800e356:	e008      	b.n	800e36a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	68db      	ldr	r3, [r3, #12]
 800e35c:	2b02      	cmp	r3, #2
 800e35e:	d102      	bne.n	800e366 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e360:	2301      	movs	r3, #1
 800e362:	73fb      	strb	r3, [r7, #15]
 800e364:	e001      	b.n	800e36a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e366:	f7f3 fd0f 	bl	8001d88 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e370:	7bfa      	ldrb	r2, [r7, #15]
 800e372:	4611      	mov	r1, r2
 800e374:	4618      	mov	r0, r3
 800e376:	f7fb fb5e 	bl	8009a36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e380:	4618      	mov	r0, r3
 800e382:	f7fb fb06 	bl	8009992 <USBD_LL_Reset>
}
 800e386:	bf00      	nop
 800e388:	3710      	adds	r7, #16
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd80      	pop	{r7, pc}
	...

0800e390 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b082      	sub	sp, #8
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f7fb fb59 	bl	8009a56 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	687a      	ldr	r2, [r7, #4]
 800e3b0:	6812      	ldr	r2, [r2, #0]
 800e3b2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e3b6:	f043 0301 	orr.w	r3, r3, #1
 800e3ba:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	6a1b      	ldr	r3, [r3, #32]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d005      	beq.n	800e3d0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e3c4:	4b04      	ldr	r3, [pc, #16]	; (800e3d8 <HAL_PCD_SuspendCallback+0x48>)
 800e3c6:	691b      	ldr	r3, [r3, #16]
 800e3c8:	4a03      	ldr	r2, [pc, #12]	; (800e3d8 <HAL_PCD_SuspendCallback+0x48>)
 800e3ca:	f043 0306 	orr.w	r3, r3, #6
 800e3ce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e3d0:	bf00      	nop
 800e3d2:	3708      	adds	r7, #8
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd80      	pop	{r7, pc}
 800e3d8:	e000ed00 	.word	0xe000ed00

0800e3dc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3dc:	b580      	push	{r7, lr}
 800e3de:	b082      	sub	sp, #8
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f7fb fb49 	bl	8009a82 <USBD_LL_Resume>
}
 800e3f0:	bf00      	nop
 800e3f2:	3708      	adds	r7, #8
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}

0800e3f8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b082      	sub	sp, #8
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
 800e400:	460b      	mov	r3, r1
 800e402:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e40a:	78fa      	ldrb	r2, [r7, #3]
 800e40c:	4611      	mov	r1, r2
 800e40e:	4618      	mov	r0, r3
 800e410:	f7fb fba1 	bl	8009b56 <USBD_LL_IsoOUTIncomplete>
}
 800e414:	bf00      	nop
 800e416:	3708      	adds	r7, #8
 800e418:	46bd      	mov	sp, r7
 800e41a:	bd80      	pop	{r7, pc}

0800e41c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b082      	sub	sp, #8
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
 800e424:	460b      	mov	r3, r1
 800e426:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e42e:	78fa      	ldrb	r2, [r7, #3]
 800e430:	4611      	mov	r1, r2
 800e432:	4618      	mov	r0, r3
 800e434:	f7fb fb5d 	bl	8009af2 <USBD_LL_IsoINIncomplete>
}
 800e438:	bf00      	nop
 800e43a:	3708      	adds	r7, #8
 800e43c:	46bd      	mov	sp, r7
 800e43e:	bd80      	pop	{r7, pc}

0800e440 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e440:	b580      	push	{r7, lr}
 800e442:	b082      	sub	sp, #8
 800e444:	af00      	add	r7, sp, #0
 800e446:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e44e:	4618      	mov	r0, r3
 800e450:	f7fb fbb3 	bl	8009bba <USBD_LL_DevConnected>
}
 800e454:	bf00      	nop
 800e456:	3708      	adds	r7, #8
 800e458:	46bd      	mov	sp, r7
 800e45a:	bd80      	pop	{r7, pc}

0800e45c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b082      	sub	sp, #8
 800e460:	af00      	add	r7, sp, #0
 800e462:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e46a:	4618      	mov	r0, r3
 800e46c:	f7fb fbb0 	bl	8009bd0 <USBD_LL_DevDisconnected>
}
 800e470:	bf00      	nop
 800e472:	3708      	adds	r7, #8
 800e474:	46bd      	mov	sp, r7
 800e476:	bd80      	pop	{r7, pc}

0800e478 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b082      	sub	sp, #8
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	781b      	ldrb	r3, [r3, #0]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d13c      	bne.n	800e502 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e488:	4a20      	ldr	r2, [pc, #128]	; (800e50c <USBD_LL_Init+0x94>)
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	4a1e      	ldr	r2, [pc, #120]	; (800e50c <USBD_LL_Init+0x94>)
 800e494:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e498:	4b1c      	ldr	r3, [pc, #112]	; (800e50c <USBD_LL_Init+0x94>)
 800e49a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e49e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e4a0:	4b1a      	ldr	r3, [pc, #104]	; (800e50c <USBD_LL_Init+0x94>)
 800e4a2:	2204      	movs	r2, #4
 800e4a4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e4a6:	4b19      	ldr	r3, [pc, #100]	; (800e50c <USBD_LL_Init+0x94>)
 800e4a8:	2202      	movs	r2, #2
 800e4aa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e4ac:	4b17      	ldr	r3, [pc, #92]	; (800e50c <USBD_LL_Init+0x94>)
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e4b2:	4b16      	ldr	r3, [pc, #88]	; (800e50c <USBD_LL_Init+0x94>)
 800e4b4:	2202      	movs	r2, #2
 800e4b6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e4b8:	4b14      	ldr	r3, [pc, #80]	; (800e50c <USBD_LL_Init+0x94>)
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e4be:	4b13      	ldr	r3, [pc, #76]	; (800e50c <USBD_LL_Init+0x94>)
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e4c4:	4b11      	ldr	r3, [pc, #68]	; (800e50c <USBD_LL_Init+0x94>)
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e4ca:	4b10      	ldr	r3, [pc, #64]	; (800e50c <USBD_LL_Init+0x94>)
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e4d0:	4b0e      	ldr	r3, [pc, #56]	; (800e50c <USBD_LL_Init+0x94>)
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e4d6:	480d      	ldr	r0, [pc, #52]	; (800e50c <USBD_LL_Init+0x94>)
 800e4d8:	f7f5 fccd 	bl	8003e76 <HAL_PCD_Init>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d001      	beq.n	800e4e6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e4e2:	f7f3 fc51 	bl	8001d88 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e4e6:	2180      	movs	r1, #128	; 0x80
 800e4e8:	4808      	ldr	r0, [pc, #32]	; (800e50c <USBD_LL_Init+0x94>)
 800e4ea:	f7f6 ff24 	bl	8005336 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e4ee:	2240      	movs	r2, #64	; 0x40
 800e4f0:	2100      	movs	r1, #0
 800e4f2:	4806      	ldr	r0, [pc, #24]	; (800e50c <USBD_LL_Init+0x94>)
 800e4f4:	f7f6 fed8 	bl	80052a8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e4f8:	2280      	movs	r2, #128	; 0x80
 800e4fa:	2101      	movs	r1, #1
 800e4fc:	4803      	ldr	r0, [pc, #12]	; (800e50c <USBD_LL_Init+0x94>)
 800e4fe:	f7f6 fed3 	bl	80052a8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e502:	2300      	movs	r3, #0
}
 800e504:	4618      	mov	r0, r3
 800e506:	3708      	adds	r7, #8
 800e508:	46bd      	mov	sp, r7
 800e50a:	bd80      	pop	{r7, pc}
 800e50c:	20006898 	.word	0x20006898

0800e510 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e510:	b580      	push	{r7, lr}
 800e512:	b084      	sub	sp, #16
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e518:	2300      	movs	r3, #0
 800e51a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e51c:	2300      	movs	r3, #0
 800e51e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e526:	4618      	mov	r0, r3
 800e528:	f7f5 fdc2 	bl	80040b0 <HAL_PCD_Start>
 800e52c:	4603      	mov	r3, r0
 800e52e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e530:	7bfb      	ldrb	r3, [r7, #15]
 800e532:	4618      	mov	r0, r3
 800e534:	f000 f942 	bl	800e7bc <USBD_Get_USB_Status>
 800e538:	4603      	mov	r3, r0
 800e53a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e53c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e53e:	4618      	mov	r0, r3
 800e540:	3710      	adds	r7, #16
 800e542:	46bd      	mov	sp, r7
 800e544:	bd80      	pop	{r7, pc}

0800e546 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e546:	b580      	push	{r7, lr}
 800e548:	b084      	sub	sp, #16
 800e54a:	af00      	add	r7, sp, #0
 800e54c:	6078      	str	r0, [r7, #4]
 800e54e:	4608      	mov	r0, r1
 800e550:	4611      	mov	r1, r2
 800e552:	461a      	mov	r2, r3
 800e554:	4603      	mov	r3, r0
 800e556:	70fb      	strb	r3, [r7, #3]
 800e558:	460b      	mov	r3, r1
 800e55a:	70bb      	strb	r3, [r7, #2]
 800e55c:	4613      	mov	r3, r2
 800e55e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e560:	2300      	movs	r3, #0
 800e562:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e564:	2300      	movs	r3, #0
 800e566:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e56e:	78bb      	ldrb	r3, [r7, #2]
 800e570:	883a      	ldrh	r2, [r7, #0]
 800e572:	78f9      	ldrb	r1, [r7, #3]
 800e574:	f7f6 fa93 	bl	8004a9e <HAL_PCD_EP_Open>
 800e578:	4603      	mov	r3, r0
 800e57a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e57c:	7bfb      	ldrb	r3, [r7, #15]
 800e57e:	4618      	mov	r0, r3
 800e580:	f000 f91c 	bl	800e7bc <USBD_Get_USB_Status>
 800e584:	4603      	mov	r3, r0
 800e586:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e588:	7bbb      	ldrb	r3, [r7, #14]
}
 800e58a:	4618      	mov	r0, r3
 800e58c:	3710      	adds	r7, #16
 800e58e:	46bd      	mov	sp, r7
 800e590:	bd80      	pop	{r7, pc}

0800e592 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e592:	b580      	push	{r7, lr}
 800e594:	b084      	sub	sp, #16
 800e596:	af00      	add	r7, sp, #0
 800e598:	6078      	str	r0, [r7, #4]
 800e59a:	460b      	mov	r3, r1
 800e59c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e59e:	2300      	movs	r3, #0
 800e5a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e5ac:	78fa      	ldrb	r2, [r7, #3]
 800e5ae:	4611      	mov	r1, r2
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f7f6 fadc 	bl	8004b6e <HAL_PCD_EP_Close>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5ba:	7bfb      	ldrb	r3, [r7, #15]
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f000 f8fd 	bl	800e7bc <USBD_Get_USB_Status>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3710      	adds	r7, #16
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}

0800e5d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b084      	sub	sp, #16
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
 800e5d8:	460b      	mov	r3, r1
 800e5da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5dc:	2300      	movs	r3, #0
 800e5de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e5ea:	78fa      	ldrb	r2, [r7, #3]
 800e5ec:	4611      	mov	r1, r2
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f7f6 fbb4 	bl	8004d5c <HAL_PCD_EP_SetStall>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5f8:	7bfb      	ldrb	r3, [r7, #15]
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	f000 f8de 	bl	800e7bc <USBD_Get_USB_Status>
 800e600:	4603      	mov	r3, r0
 800e602:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e604:	7bbb      	ldrb	r3, [r7, #14]
}
 800e606:	4618      	mov	r0, r3
 800e608:	3710      	adds	r7, #16
 800e60a:	46bd      	mov	sp, r7
 800e60c:	bd80      	pop	{r7, pc}

0800e60e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e60e:	b580      	push	{r7, lr}
 800e610:	b084      	sub	sp, #16
 800e612:	af00      	add	r7, sp, #0
 800e614:	6078      	str	r0, [r7, #4]
 800e616:	460b      	mov	r3, r1
 800e618:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e61a:	2300      	movs	r3, #0
 800e61c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e61e:	2300      	movs	r3, #0
 800e620:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e628:	78fa      	ldrb	r2, [r7, #3]
 800e62a:	4611      	mov	r1, r2
 800e62c:	4618      	mov	r0, r3
 800e62e:	f7f6 fbf9 	bl	8004e24 <HAL_PCD_EP_ClrStall>
 800e632:	4603      	mov	r3, r0
 800e634:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e636:	7bfb      	ldrb	r3, [r7, #15]
 800e638:	4618      	mov	r0, r3
 800e63a:	f000 f8bf 	bl	800e7bc <USBD_Get_USB_Status>
 800e63e:	4603      	mov	r3, r0
 800e640:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e642:	7bbb      	ldrb	r3, [r7, #14]
}
 800e644:	4618      	mov	r0, r3
 800e646:	3710      	adds	r7, #16
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}

0800e64c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e64c:	b480      	push	{r7}
 800e64e:	b085      	sub	sp, #20
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
 800e654:	460b      	mov	r3, r1
 800e656:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e65e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e660:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e664:	2b00      	cmp	r3, #0
 800e666:	da0b      	bge.n	800e680 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e668:	78fb      	ldrb	r3, [r7, #3]
 800e66a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e66e:	68f9      	ldr	r1, [r7, #12]
 800e670:	4613      	mov	r3, r2
 800e672:	00db      	lsls	r3, r3, #3
 800e674:	4413      	add	r3, r2
 800e676:	009b      	lsls	r3, r3, #2
 800e678:	440b      	add	r3, r1
 800e67a:	333e      	adds	r3, #62	; 0x3e
 800e67c:	781b      	ldrb	r3, [r3, #0]
 800e67e:	e00b      	b.n	800e698 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e680:	78fb      	ldrb	r3, [r7, #3]
 800e682:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e686:	68f9      	ldr	r1, [r7, #12]
 800e688:	4613      	mov	r3, r2
 800e68a:	00db      	lsls	r3, r3, #3
 800e68c:	4413      	add	r3, r2
 800e68e:	009b      	lsls	r3, r3, #2
 800e690:	440b      	add	r3, r1
 800e692:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e696:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e698:	4618      	mov	r0, r3
 800e69a:	3714      	adds	r7, #20
 800e69c:	46bd      	mov	sp, r7
 800e69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a2:	4770      	bx	lr

0800e6a4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b084      	sub	sp, #16
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
 800e6ac:	460b      	mov	r3, r1
 800e6ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e6be:	78fa      	ldrb	r2, [r7, #3]
 800e6c0:	4611      	mov	r1, r2
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	f7f6 f9c6 	bl	8004a54 <HAL_PCD_SetAddress>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6cc:	7bfb      	ldrb	r3, [r7, #15]
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	f000 f874 	bl	800e7bc <USBD_Get_USB_Status>
 800e6d4:	4603      	mov	r3, r0
 800e6d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6da:	4618      	mov	r0, r3
 800e6dc:	3710      	adds	r7, #16
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	bd80      	pop	{r7, pc}

0800e6e2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e6e2:	b580      	push	{r7, lr}
 800e6e4:	b086      	sub	sp, #24
 800e6e6:	af00      	add	r7, sp, #0
 800e6e8:	60f8      	str	r0, [r7, #12]
 800e6ea:	607a      	str	r2, [r7, #4]
 800e6ec:	603b      	str	r3, [r7, #0]
 800e6ee:	460b      	mov	r3, r1
 800e6f0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e700:	7af9      	ldrb	r1, [r7, #11]
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	687a      	ldr	r2, [r7, #4]
 800e706:	f7f6 fadf 	bl	8004cc8 <HAL_PCD_EP_Transmit>
 800e70a:	4603      	mov	r3, r0
 800e70c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e70e:	7dfb      	ldrb	r3, [r7, #23]
 800e710:	4618      	mov	r0, r3
 800e712:	f000 f853 	bl	800e7bc <USBD_Get_USB_Status>
 800e716:	4603      	mov	r3, r0
 800e718:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e71a:	7dbb      	ldrb	r3, [r7, #22]
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	3718      	adds	r7, #24
 800e720:	46bd      	mov	sp, r7
 800e722:	bd80      	pop	{r7, pc}

0800e724 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b086      	sub	sp, #24
 800e728:	af00      	add	r7, sp, #0
 800e72a:	60f8      	str	r0, [r7, #12]
 800e72c:	607a      	str	r2, [r7, #4]
 800e72e:	603b      	str	r3, [r7, #0]
 800e730:	460b      	mov	r3, r1
 800e732:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e734:	2300      	movs	r3, #0
 800e736:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e738:	2300      	movs	r3, #0
 800e73a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e742:	7af9      	ldrb	r1, [r7, #11]
 800e744:	683b      	ldr	r3, [r7, #0]
 800e746:	687a      	ldr	r2, [r7, #4]
 800e748:	f7f6 fa5b 	bl	8004c02 <HAL_PCD_EP_Receive>
 800e74c:	4603      	mov	r3, r0
 800e74e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e750:	7dfb      	ldrb	r3, [r7, #23]
 800e752:	4618      	mov	r0, r3
 800e754:	f000 f832 	bl	800e7bc <USBD_Get_USB_Status>
 800e758:	4603      	mov	r3, r0
 800e75a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e75c:	7dbb      	ldrb	r3, [r7, #22]
}
 800e75e:	4618      	mov	r0, r3
 800e760:	3718      	adds	r7, #24
 800e762:	46bd      	mov	sp, r7
 800e764:	bd80      	pop	{r7, pc}

0800e766 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e766:	b580      	push	{r7, lr}
 800e768:	b082      	sub	sp, #8
 800e76a:	af00      	add	r7, sp, #0
 800e76c:	6078      	str	r0, [r7, #4]
 800e76e:	460b      	mov	r3, r1
 800e770:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e778:	78fa      	ldrb	r2, [r7, #3]
 800e77a:	4611      	mov	r1, r2
 800e77c:	4618      	mov	r0, r3
 800e77e:	f7f6 fa8b 	bl	8004c98 <HAL_PCD_EP_GetRxCount>
 800e782:	4603      	mov	r3, r0
}
 800e784:	4618      	mov	r0, r3
 800e786:	3708      	adds	r7, #8
 800e788:	46bd      	mov	sp, r7
 800e78a:	bd80      	pop	{r7, pc}

0800e78c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e78c:	b480      	push	{r7}
 800e78e:	b083      	sub	sp, #12
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e794:	4b03      	ldr	r3, [pc, #12]	; (800e7a4 <USBD_static_malloc+0x18>)
}
 800e796:	4618      	mov	r0, r3
 800e798:	370c      	adds	r7, #12
 800e79a:	46bd      	mov	sp, r7
 800e79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a0:	4770      	bx	lr
 800e7a2:	bf00      	nop
 800e7a4:	20006da4 	.word	0x20006da4

0800e7a8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e7a8:	b480      	push	{r7}
 800e7aa:	b083      	sub	sp, #12
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]

}
 800e7b0:	bf00      	nop
 800e7b2:	370c      	adds	r7, #12
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ba:	4770      	bx	lr

0800e7bc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e7bc:	b480      	push	{r7}
 800e7be:	b085      	sub	sp, #20
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e7ca:	79fb      	ldrb	r3, [r7, #7]
 800e7cc:	2b03      	cmp	r3, #3
 800e7ce:	d817      	bhi.n	800e800 <USBD_Get_USB_Status+0x44>
 800e7d0:	a201      	add	r2, pc, #4	; (adr r2, 800e7d8 <USBD_Get_USB_Status+0x1c>)
 800e7d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7d6:	bf00      	nop
 800e7d8:	0800e7e9 	.word	0x0800e7e9
 800e7dc:	0800e7ef 	.word	0x0800e7ef
 800e7e0:	0800e7f5 	.word	0x0800e7f5
 800e7e4:	0800e7fb 	.word	0x0800e7fb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	73fb      	strb	r3, [r7, #15]
    break;
 800e7ec:	e00b      	b.n	800e806 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e7ee:	2303      	movs	r3, #3
 800e7f0:	73fb      	strb	r3, [r7, #15]
    break;
 800e7f2:	e008      	b.n	800e806 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e7f4:	2301      	movs	r3, #1
 800e7f6:	73fb      	strb	r3, [r7, #15]
    break;
 800e7f8:	e005      	b.n	800e806 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e7fa:	2303      	movs	r3, #3
 800e7fc:	73fb      	strb	r3, [r7, #15]
    break;
 800e7fe:	e002      	b.n	800e806 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e800:	2303      	movs	r3, #3
 800e802:	73fb      	strb	r3, [r7, #15]
    break;
 800e804:	bf00      	nop
  }
  return usb_status;
 800e806:	7bfb      	ldrb	r3, [r7, #15]
}
 800e808:	4618      	mov	r0, r3
 800e80a:	3714      	adds	r7, #20
 800e80c:	46bd      	mov	sp, r7
 800e80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e812:	4770      	bx	lr

0800e814 <__errno>:
 800e814:	4b01      	ldr	r3, [pc, #4]	; (800e81c <__errno+0x8>)
 800e816:	6818      	ldr	r0, [r3, #0]
 800e818:	4770      	bx	lr
 800e81a:	bf00      	nop
 800e81c:	200002c0 	.word	0x200002c0

0800e820 <__libc_init_array>:
 800e820:	b570      	push	{r4, r5, r6, lr}
 800e822:	4d0d      	ldr	r5, [pc, #52]	; (800e858 <__libc_init_array+0x38>)
 800e824:	4c0d      	ldr	r4, [pc, #52]	; (800e85c <__libc_init_array+0x3c>)
 800e826:	1b64      	subs	r4, r4, r5
 800e828:	10a4      	asrs	r4, r4, #2
 800e82a:	2600      	movs	r6, #0
 800e82c:	42a6      	cmp	r6, r4
 800e82e:	d109      	bne.n	800e844 <__libc_init_array+0x24>
 800e830:	4d0b      	ldr	r5, [pc, #44]	; (800e860 <__libc_init_array+0x40>)
 800e832:	4c0c      	ldr	r4, [pc, #48]	; (800e864 <__libc_init_array+0x44>)
 800e834:	f000 ff4a 	bl	800f6cc <_init>
 800e838:	1b64      	subs	r4, r4, r5
 800e83a:	10a4      	asrs	r4, r4, #2
 800e83c:	2600      	movs	r6, #0
 800e83e:	42a6      	cmp	r6, r4
 800e840:	d105      	bne.n	800e84e <__libc_init_array+0x2e>
 800e842:	bd70      	pop	{r4, r5, r6, pc}
 800e844:	f855 3b04 	ldr.w	r3, [r5], #4
 800e848:	4798      	blx	r3
 800e84a:	3601      	adds	r6, #1
 800e84c:	e7ee      	b.n	800e82c <__libc_init_array+0xc>
 800e84e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e852:	4798      	blx	r3
 800e854:	3601      	adds	r6, #1
 800e856:	e7f2      	b.n	800e83e <__libc_init_array+0x1e>
 800e858:	0800fa78 	.word	0x0800fa78
 800e85c:	0800fa78 	.word	0x0800fa78
 800e860:	0800fa78 	.word	0x0800fa78
 800e864:	0800fa7c 	.word	0x0800fa7c

0800e868 <memcpy>:
 800e868:	440a      	add	r2, r1
 800e86a:	4291      	cmp	r1, r2
 800e86c:	f100 33ff 	add.w	r3, r0, #4294967295
 800e870:	d100      	bne.n	800e874 <memcpy+0xc>
 800e872:	4770      	bx	lr
 800e874:	b510      	push	{r4, lr}
 800e876:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e87a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e87e:	4291      	cmp	r1, r2
 800e880:	d1f9      	bne.n	800e876 <memcpy+0xe>
 800e882:	bd10      	pop	{r4, pc}

0800e884 <memset>:
 800e884:	4402      	add	r2, r0
 800e886:	4603      	mov	r3, r0
 800e888:	4293      	cmp	r3, r2
 800e88a:	d100      	bne.n	800e88e <memset+0xa>
 800e88c:	4770      	bx	lr
 800e88e:	f803 1b01 	strb.w	r1, [r3], #1
 800e892:	e7f9      	b.n	800e888 <memset+0x4>

0800e894 <pow>:
 800e894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e896:	ed2d 8b02 	vpush	{d8}
 800e89a:	eeb0 8a40 	vmov.f32	s16, s0
 800e89e:	eef0 8a60 	vmov.f32	s17, s1
 800e8a2:	ec55 4b11 	vmov	r4, r5, d1
 800e8a6:	f000 f867 	bl	800e978 <__ieee754_pow>
 800e8aa:	4622      	mov	r2, r4
 800e8ac:	462b      	mov	r3, r5
 800e8ae:	4620      	mov	r0, r4
 800e8b0:	4629      	mov	r1, r5
 800e8b2:	ec57 6b10 	vmov	r6, r7, d0
 800e8b6:	f7f2 f8e9 	bl	8000a8c <__aeabi_dcmpun>
 800e8ba:	2800      	cmp	r0, #0
 800e8bc:	d13b      	bne.n	800e936 <pow+0xa2>
 800e8be:	ec51 0b18 	vmov	r0, r1, d8
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	f7f2 f8af 	bl	8000a28 <__aeabi_dcmpeq>
 800e8ca:	b1b8      	cbz	r0, 800e8fc <pow+0x68>
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	4620      	mov	r0, r4
 800e8d2:	4629      	mov	r1, r5
 800e8d4:	f7f2 f8a8 	bl	8000a28 <__aeabi_dcmpeq>
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	d146      	bne.n	800e96a <pow+0xd6>
 800e8dc:	ec45 4b10 	vmov	d0, r4, r5
 800e8e0:	f000 fe63 	bl	800f5aa <finite>
 800e8e4:	b338      	cbz	r0, 800e936 <pow+0xa2>
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	2300      	movs	r3, #0
 800e8ea:	4620      	mov	r0, r4
 800e8ec:	4629      	mov	r1, r5
 800e8ee:	f7f2 f8a5 	bl	8000a3c <__aeabi_dcmplt>
 800e8f2:	b300      	cbz	r0, 800e936 <pow+0xa2>
 800e8f4:	f7ff ff8e 	bl	800e814 <__errno>
 800e8f8:	2322      	movs	r3, #34	; 0x22
 800e8fa:	e01b      	b.n	800e934 <pow+0xa0>
 800e8fc:	ec47 6b10 	vmov	d0, r6, r7
 800e900:	f000 fe53 	bl	800f5aa <finite>
 800e904:	b9e0      	cbnz	r0, 800e940 <pow+0xac>
 800e906:	eeb0 0a48 	vmov.f32	s0, s16
 800e90a:	eef0 0a68 	vmov.f32	s1, s17
 800e90e:	f000 fe4c 	bl	800f5aa <finite>
 800e912:	b1a8      	cbz	r0, 800e940 <pow+0xac>
 800e914:	ec45 4b10 	vmov	d0, r4, r5
 800e918:	f000 fe47 	bl	800f5aa <finite>
 800e91c:	b180      	cbz	r0, 800e940 <pow+0xac>
 800e91e:	4632      	mov	r2, r6
 800e920:	463b      	mov	r3, r7
 800e922:	4630      	mov	r0, r6
 800e924:	4639      	mov	r1, r7
 800e926:	f7f2 f8b1 	bl	8000a8c <__aeabi_dcmpun>
 800e92a:	2800      	cmp	r0, #0
 800e92c:	d0e2      	beq.n	800e8f4 <pow+0x60>
 800e92e:	f7ff ff71 	bl	800e814 <__errno>
 800e932:	2321      	movs	r3, #33	; 0x21
 800e934:	6003      	str	r3, [r0, #0]
 800e936:	ecbd 8b02 	vpop	{d8}
 800e93a:	ec47 6b10 	vmov	d0, r6, r7
 800e93e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e940:	2200      	movs	r2, #0
 800e942:	2300      	movs	r3, #0
 800e944:	4630      	mov	r0, r6
 800e946:	4639      	mov	r1, r7
 800e948:	f7f2 f86e 	bl	8000a28 <__aeabi_dcmpeq>
 800e94c:	2800      	cmp	r0, #0
 800e94e:	d0f2      	beq.n	800e936 <pow+0xa2>
 800e950:	eeb0 0a48 	vmov.f32	s0, s16
 800e954:	eef0 0a68 	vmov.f32	s1, s17
 800e958:	f000 fe27 	bl	800f5aa <finite>
 800e95c:	2800      	cmp	r0, #0
 800e95e:	d0ea      	beq.n	800e936 <pow+0xa2>
 800e960:	ec45 4b10 	vmov	d0, r4, r5
 800e964:	f000 fe21 	bl	800f5aa <finite>
 800e968:	e7c3      	b.n	800e8f2 <pow+0x5e>
 800e96a:	4f01      	ldr	r7, [pc, #4]	; (800e970 <pow+0xdc>)
 800e96c:	2600      	movs	r6, #0
 800e96e:	e7e2      	b.n	800e936 <pow+0xa2>
 800e970:	3ff00000 	.word	0x3ff00000
 800e974:	00000000 	.word	0x00000000

0800e978 <__ieee754_pow>:
 800e978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e97c:	ed2d 8b06 	vpush	{d8-d10}
 800e980:	b089      	sub	sp, #36	; 0x24
 800e982:	ed8d 1b00 	vstr	d1, [sp]
 800e986:	e9dd 2900 	ldrd	r2, r9, [sp]
 800e98a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800e98e:	ea58 0102 	orrs.w	r1, r8, r2
 800e992:	ec57 6b10 	vmov	r6, r7, d0
 800e996:	d115      	bne.n	800e9c4 <__ieee754_pow+0x4c>
 800e998:	19b3      	adds	r3, r6, r6
 800e99a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800e99e:	4152      	adcs	r2, r2
 800e9a0:	4299      	cmp	r1, r3
 800e9a2:	4b89      	ldr	r3, [pc, #548]	; (800ebc8 <__ieee754_pow+0x250>)
 800e9a4:	4193      	sbcs	r3, r2
 800e9a6:	f080 84d2 	bcs.w	800f34e <__ieee754_pow+0x9d6>
 800e9aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e9ae:	4630      	mov	r0, r6
 800e9b0:	4639      	mov	r1, r7
 800e9b2:	f7f1 fc1b 	bl	80001ec <__adddf3>
 800e9b6:	ec41 0b10 	vmov	d0, r0, r1
 800e9ba:	b009      	add	sp, #36	; 0x24
 800e9bc:	ecbd 8b06 	vpop	{d8-d10}
 800e9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9c4:	4b81      	ldr	r3, [pc, #516]	; (800ebcc <__ieee754_pow+0x254>)
 800e9c6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800e9ca:	429c      	cmp	r4, r3
 800e9cc:	ee10 aa10 	vmov	sl, s0
 800e9d0:	463d      	mov	r5, r7
 800e9d2:	dc06      	bgt.n	800e9e2 <__ieee754_pow+0x6a>
 800e9d4:	d101      	bne.n	800e9da <__ieee754_pow+0x62>
 800e9d6:	2e00      	cmp	r6, #0
 800e9d8:	d1e7      	bne.n	800e9aa <__ieee754_pow+0x32>
 800e9da:	4598      	cmp	r8, r3
 800e9dc:	dc01      	bgt.n	800e9e2 <__ieee754_pow+0x6a>
 800e9de:	d10f      	bne.n	800ea00 <__ieee754_pow+0x88>
 800e9e0:	b172      	cbz	r2, 800ea00 <__ieee754_pow+0x88>
 800e9e2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800e9e6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800e9ea:	ea55 050a 	orrs.w	r5, r5, sl
 800e9ee:	d1dc      	bne.n	800e9aa <__ieee754_pow+0x32>
 800e9f0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e9f4:	18db      	adds	r3, r3, r3
 800e9f6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800e9fa:	4152      	adcs	r2, r2
 800e9fc:	429d      	cmp	r5, r3
 800e9fe:	e7d0      	b.n	800e9a2 <__ieee754_pow+0x2a>
 800ea00:	2d00      	cmp	r5, #0
 800ea02:	da3b      	bge.n	800ea7c <__ieee754_pow+0x104>
 800ea04:	4b72      	ldr	r3, [pc, #456]	; (800ebd0 <__ieee754_pow+0x258>)
 800ea06:	4598      	cmp	r8, r3
 800ea08:	dc51      	bgt.n	800eaae <__ieee754_pow+0x136>
 800ea0a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ea0e:	4598      	cmp	r8, r3
 800ea10:	f340 84ac 	ble.w	800f36c <__ieee754_pow+0x9f4>
 800ea14:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ea18:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ea1c:	2b14      	cmp	r3, #20
 800ea1e:	dd0f      	ble.n	800ea40 <__ieee754_pow+0xc8>
 800ea20:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ea24:	fa22 f103 	lsr.w	r1, r2, r3
 800ea28:	fa01 f303 	lsl.w	r3, r1, r3
 800ea2c:	4293      	cmp	r3, r2
 800ea2e:	f040 849d 	bne.w	800f36c <__ieee754_pow+0x9f4>
 800ea32:	f001 0101 	and.w	r1, r1, #1
 800ea36:	f1c1 0302 	rsb	r3, r1, #2
 800ea3a:	9304      	str	r3, [sp, #16]
 800ea3c:	b182      	cbz	r2, 800ea60 <__ieee754_pow+0xe8>
 800ea3e:	e05f      	b.n	800eb00 <__ieee754_pow+0x188>
 800ea40:	2a00      	cmp	r2, #0
 800ea42:	d15b      	bne.n	800eafc <__ieee754_pow+0x184>
 800ea44:	f1c3 0314 	rsb	r3, r3, #20
 800ea48:	fa48 f103 	asr.w	r1, r8, r3
 800ea4c:	fa01 f303 	lsl.w	r3, r1, r3
 800ea50:	4543      	cmp	r3, r8
 800ea52:	f040 8488 	bne.w	800f366 <__ieee754_pow+0x9ee>
 800ea56:	f001 0101 	and.w	r1, r1, #1
 800ea5a:	f1c1 0302 	rsb	r3, r1, #2
 800ea5e:	9304      	str	r3, [sp, #16]
 800ea60:	4b5c      	ldr	r3, [pc, #368]	; (800ebd4 <__ieee754_pow+0x25c>)
 800ea62:	4598      	cmp	r8, r3
 800ea64:	d132      	bne.n	800eacc <__ieee754_pow+0x154>
 800ea66:	f1b9 0f00 	cmp.w	r9, #0
 800ea6a:	f280 8478 	bge.w	800f35e <__ieee754_pow+0x9e6>
 800ea6e:	4959      	ldr	r1, [pc, #356]	; (800ebd4 <__ieee754_pow+0x25c>)
 800ea70:	4632      	mov	r2, r6
 800ea72:	463b      	mov	r3, r7
 800ea74:	2000      	movs	r0, #0
 800ea76:	f7f1 fe99 	bl	80007ac <__aeabi_ddiv>
 800ea7a:	e79c      	b.n	800e9b6 <__ieee754_pow+0x3e>
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	9304      	str	r3, [sp, #16]
 800ea80:	2a00      	cmp	r2, #0
 800ea82:	d13d      	bne.n	800eb00 <__ieee754_pow+0x188>
 800ea84:	4b51      	ldr	r3, [pc, #324]	; (800ebcc <__ieee754_pow+0x254>)
 800ea86:	4598      	cmp	r8, r3
 800ea88:	d1ea      	bne.n	800ea60 <__ieee754_pow+0xe8>
 800ea8a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800ea8e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800ea92:	ea53 030a 	orrs.w	r3, r3, sl
 800ea96:	f000 845a 	beq.w	800f34e <__ieee754_pow+0x9d6>
 800ea9a:	4b4f      	ldr	r3, [pc, #316]	; (800ebd8 <__ieee754_pow+0x260>)
 800ea9c:	429c      	cmp	r4, r3
 800ea9e:	dd08      	ble.n	800eab2 <__ieee754_pow+0x13a>
 800eaa0:	f1b9 0f00 	cmp.w	r9, #0
 800eaa4:	f2c0 8457 	blt.w	800f356 <__ieee754_pow+0x9de>
 800eaa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eaac:	e783      	b.n	800e9b6 <__ieee754_pow+0x3e>
 800eaae:	2302      	movs	r3, #2
 800eab0:	e7e5      	b.n	800ea7e <__ieee754_pow+0x106>
 800eab2:	f1b9 0f00 	cmp.w	r9, #0
 800eab6:	f04f 0000 	mov.w	r0, #0
 800eaba:	f04f 0100 	mov.w	r1, #0
 800eabe:	f6bf af7a 	bge.w	800e9b6 <__ieee754_pow+0x3e>
 800eac2:	e9dd 0300 	ldrd	r0, r3, [sp]
 800eac6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800eaca:	e774      	b.n	800e9b6 <__ieee754_pow+0x3e>
 800eacc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800ead0:	d106      	bne.n	800eae0 <__ieee754_pow+0x168>
 800ead2:	4632      	mov	r2, r6
 800ead4:	463b      	mov	r3, r7
 800ead6:	4630      	mov	r0, r6
 800ead8:	4639      	mov	r1, r7
 800eada:	f7f1 fd3d 	bl	8000558 <__aeabi_dmul>
 800eade:	e76a      	b.n	800e9b6 <__ieee754_pow+0x3e>
 800eae0:	4b3e      	ldr	r3, [pc, #248]	; (800ebdc <__ieee754_pow+0x264>)
 800eae2:	4599      	cmp	r9, r3
 800eae4:	d10c      	bne.n	800eb00 <__ieee754_pow+0x188>
 800eae6:	2d00      	cmp	r5, #0
 800eae8:	db0a      	blt.n	800eb00 <__ieee754_pow+0x188>
 800eaea:	ec47 6b10 	vmov	d0, r6, r7
 800eaee:	b009      	add	sp, #36	; 0x24
 800eaf0:	ecbd 8b06 	vpop	{d8-d10}
 800eaf4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaf8:	f000 bc6c 	b.w	800f3d4 <__ieee754_sqrt>
 800eafc:	2300      	movs	r3, #0
 800eafe:	9304      	str	r3, [sp, #16]
 800eb00:	ec47 6b10 	vmov	d0, r6, r7
 800eb04:	f000 fd48 	bl	800f598 <fabs>
 800eb08:	ec51 0b10 	vmov	r0, r1, d0
 800eb0c:	f1ba 0f00 	cmp.w	sl, #0
 800eb10:	d129      	bne.n	800eb66 <__ieee754_pow+0x1ee>
 800eb12:	b124      	cbz	r4, 800eb1e <__ieee754_pow+0x1a6>
 800eb14:	4b2f      	ldr	r3, [pc, #188]	; (800ebd4 <__ieee754_pow+0x25c>)
 800eb16:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	d123      	bne.n	800eb66 <__ieee754_pow+0x1ee>
 800eb1e:	f1b9 0f00 	cmp.w	r9, #0
 800eb22:	da05      	bge.n	800eb30 <__ieee754_pow+0x1b8>
 800eb24:	4602      	mov	r2, r0
 800eb26:	460b      	mov	r3, r1
 800eb28:	2000      	movs	r0, #0
 800eb2a:	492a      	ldr	r1, [pc, #168]	; (800ebd4 <__ieee754_pow+0x25c>)
 800eb2c:	f7f1 fe3e 	bl	80007ac <__aeabi_ddiv>
 800eb30:	2d00      	cmp	r5, #0
 800eb32:	f6bf af40 	bge.w	800e9b6 <__ieee754_pow+0x3e>
 800eb36:	9b04      	ldr	r3, [sp, #16]
 800eb38:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800eb3c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800eb40:	4323      	orrs	r3, r4
 800eb42:	d108      	bne.n	800eb56 <__ieee754_pow+0x1de>
 800eb44:	4602      	mov	r2, r0
 800eb46:	460b      	mov	r3, r1
 800eb48:	4610      	mov	r0, r2
 800eb4a:	4619      	mov	r1, r3
 800eb4c:	f7f1 fb4c 	bl	80001e8 <__aeabi_dsub>
 800eb50:	4602      	mov	r2, r0
 800eb52:	460b      	mov	r3, r1
 800eb54:	e78f      	b.n	800ea76 <__ieee754_pow+0xfe>
 800eb56:	9b04      	ldr	r3, [sp, #16]
 800eb58:	2b01      	cmp	r3, #1
 800eb5a:	f47f af2c 	bne.w	800e9b6 <__ieee754_pow+0x3e>
 800eb5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eb62:	4619      	mov	r1, r3
 800eb64:	e727      	b.n	800e9b6 <__ieee754_pow+0x3e>
 800eb66:	0feb      	lsrs	r3, r5, #31
 800eb68:	3b01      	subs	r3, #1
 800eb6a:	9306      	str	r3, [sp, #24]
 800eb6c:	9a06      	ldr	r2, [sp, #24]
 800eb6e:	9b04      	ldr	r3, [sp, #16]
 800eb70:	4313      	orrs	r3, r2
 800eb72:	d102      	bne.n	800eb7a <__ieee754_pow+0x202>
 800eb74:	4632      	mov	r2, r6
 800eb76:	463b      	mov	r3, r7
 800eb78:	e7e6      	b.n	800eb48 <__ieee754_pow+0x1d0>
 800eb7a:	4b19      	ldr	r3, [pc, #100]	; (800ebe0 <__ieee754_pow+0x268>)
 800eb7c:	4598      	cmp	r8, r3
 800eb7e:	f340 80fb 	ble.w	800ed78 <__ieee754_pow+0x400>
 800eb82:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800eb86:	4598      	cmp	r8, r3
 800eb88:	4b13      	ldr	r3, [pc, #76]	; (800ebd8 <__ieee754_pow+0x260>)
 800eb8a:	dd0c      	ble.n	800eba6 <__ieee754_pow+0x22e>
 800eb8c:	429c      	cmp	r4, r3
 800eb8e:	dc0f      	bgt.n	800ebb0 <__ieee754_pow+0x238>
 800eb90:	f1b9 0f00 	cmp.w	r9, #0
 800eb94:	da0f      	bge.n	800ebb6 <__ieee754_pow+0x23e>
 800eb96:	2000      	movs	r0, #0
 800eb98:	b009      	add	sp, #36	; 0x24
 800eb9a:	ecbd 8b06 	vpop	{d8-d10}
 800eb9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eba2:	f000 bcf0 	b.w	800f586 <__math_oflow>
 800eba6:	429c      	cmp	r4, r3
 800eba8:	dbf2      	blt.n	800eb90 <__ieee754_pow+0x218>
 800ebaa:	4b0a      	ldr	r3, [pc, #40]	; (800ebd4 <__ieee754_pow+0x25c>)
 800ebac:	429c      	cmp	r4, r3
 800ebae:	dd19      	ble.n	800ebe4 <__ieee754_pow+0x26c>
 800ebb0:	f1b9 0f00 	cmp.w	r9, #0
 800ebb4:	dcef      	bgt.n	800eb96 <__ieee754_pow+0x21e>
 800ebb6:	2000      	movs	r0, #0
 800ebb8:	b009      	add	sp, #36	; 0x24
 800ebba:	ecbd 8b06 	vpop	{d8-d10}
 800ebbe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebc2:	f000 bcd7 	b.w	800f574 <__math_uflow>
 800ebc6:	bf00      	nop
 800ebc8:	fff00000 	.word	0xfff00000
 800ebcc:	7ff00000 	.word	0x7ff00000
 800ebd0:	433fffff 	.word	0x433fffff
 800ebd4:	3ff00000 	.word	0x3ff00000
 800ebd8:	3fefffff 	.word	0x3fefffff
 800ebdc:	3fe00000 	.word	0x3fe00000
 800ebe0:	41e00000 	.word	0x41e00000
 800ebe4:	4b60      	ldr	r3, [pc, #384]	; (800ed68 <__ieee754_pow+0x3f0>)
 800ebe6:	2200      	movs	r2, #0
 800ebe8:	f7f1 fafe 	bl	80001e8 <__aeabi_dsub>
 800ebec:	a354      	add	r3, pc, #336	; (adr r3, 800ed40 <__ieee754_pow+0x3c8>)
 800ebee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebf2:	4604      	mov	r4, r0
 800ebf4:	460d      	mov	r5, r1
 800ebf6:	f7f1 fcaf 	bl	8000558 <__aeabi_dmul>
 800ebfa:	a353      	add	r3, pc, #332	; (adr r3, 800ed48 <__ieee754_pow+0x3d0>)
 800ebfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec00:	4606      	mov	r6, r0
 800ec02:	460f      	mov	r7, r1
 800ec04:	4620      	mov	r0, r4
 800ec06:	4629      	mov	r1, r5
 800ec08:	f7f1 fca6 	bl	8000558 <__aeabi_dmul>
 800ec0c:	4b57      	ldr	r3, [pc, #348]	; (800ed6c <__ieee754_pow+0x3f4>)
 800ec0e:	4682      	mov	sl, r0
 800ec10:	468b      	mov	fp, r1
 800ec12:	2200      	movs	r2, #0
 800ec14:	4620      	mov	r0, r4
 800ec16:	4629      	mov	r1, r5
 800ec18:	f7f1 fc9e 	bl	8000558 <__aeabi_dmul>
 800ec1c:	4602      	mov	r2, r0
 800ec1e:	460b      	mov	r3, r1
 800ec20:	a14b      	add	r1, pc, #300	; (adr r1, 800ed50 <__ieee754_pow+0x3d8>)
 800ec22:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec26:	f7f1 fadf 	bl	80001e8 <__aeabi_dsub>
 800ec2a:	4622      	mov	r2, r4
 800ec2c:	462b      	mov	r3, r5
 800ec2e:	f7f1 fc93 	bl	8000558 <__aeabi_dmul>
 800ec32:	4602      	mov	r2, r0
 800ec34:	460b      	mov	r3, r1
 800ec36:	2000      	movs	r0, #0
 800ec38:	494d      	ldr	r1, [pc, #308]	; (800ed70 <__ieee754_pow+0x3f8>)
 800ec3a:	f7f1 fad5 	bl	80001e8 <__aeabi_dsub>
 800ec3e:	4622      	mov	r2, r4
 800ec40:	4680      	mov	r8, r0
 800ec42:	4689      	mov	r9, r1
 800ec44:	462b      	mov	r3, r5
 800ec46:	4620      	mov	r0, r4
 800ec48:	4629      	mov	r1, r5
 800ec4a:	f7f1 fc85 	bl	8000558 <__aeabi_dmul>
 800ec4e:	4602      	mov	r2, r0
 800ec50:	460b      	mov	r3, r1
 800ec52:	4640      	mov	r0, r8
 800ec54:	4649      	mov	r1, r9
 800ec56:	f7f1 fc7f 	bl	8000558 <__aeabi_dmul>
 800ec5a:	a33f      	add	r3, pc, #252	; (adr r3, 800ed58 <__ieee754_pow+0x3e0>)
 800ec5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec60:	f7f1 fc7a 	bl	8000558 <__aeabi_dmul>
 800ec64:	4602      	mov	r2, r0
 800ec66:	460b      	mov	r3, r1
 800ec68:	4650      	mov	r0, sl
 800ec6a:	4659      	mov	r1, fp
 800ec6c:	f7f1 fabc 	bl	80001e8 <__aeabi_dsub>
 800ec70:	4602      	mov	r2, r0
 800ec72:	460b      	mov	r3, r1
 800ec74:	4680      	mov	r8, r0
 800ec76:	4689      	mov	r9, r1
 800ec78:	4630      	mov	r0, r6
 800ec7a:	4639      	mov	r1, r7
 800ec7c:	f7f1 fab6 	bl	80001ec <__adddf3>
 800ec80:	2000      	movs	r0, #0
 800ec82:	4632      	mov	r2, r6
 800ec84:	463b      	mov	r3, r7
 800ec86:	4604      	mov	r4, r0
 800ec88:	460d      	mov	r5, r1
 800ec8a:	f7f1 faad 	bl	80001e8 <__aeabi_dsub>
 800ec8e:	4602      	mov	r2, r0
 800ec90:	460b      	mov	r3, r1
 800ec92:	4640      	mov	r0, r8
 800ec94:	4649      	mov	r1, r9
 800ec96:	f7f1 faa7 	bl	80001e8 <__aeabi_dsub>
 800ec9a:	9b04      	ldr	r3, [sp, #16]
 800ec9c:	9a06      	ldr	r2, [sp, #24]
 800ec9e:	3b01      	subs	r3, #1
 800eca0:	4313      	orrs	r3, r2
 800eca2:	4682      	mov	sl, r0
 800eca4:	468b      	mov	fp, r1
 800eca6:	f040 81e7 	bne.w	800f078 <__ieee754_pow+0x700>
 800ecaa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800ed60 <__ieee754_pow+0x3e8>
 800ecae:	eeb0 8a47 	vmov.f32	s16, s14
 800ecb2:	eef0 8a67 	vmov.f32	s17, s15
 800ecb6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ecba:	2600      	movs	r6, #0
 800ecbc:	4632      	mov	r2, r6
 800ecbe:	463b      	mov	r3, r7
 800ecc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ecc4:	f7f1 fa90 	bl	80001e8 <__aeabi_dsub>
 800ecc8:	4622      	mov	r2, r4
 800ecca:	462b      	mov	r3, r5
 800eccc:	f7f1 fc44 	bl	8000558 <__aeabi_dmul>
 800ecd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ecd4:	4680      	mov	r8, r0
 800ecd6:	4689      	mov	r9, r1
 800ecd8:	4650      	mov	r0, sl
 800ecda:	4659      	mov	r1, fp
 800ecdc:	f7f1 fc3c 	bl	8000558 <__aeabi_dmul>
 800ece0:	4602      	mov	r2, r0
 800ece2:	460b      	mov	r3, r1
 800ece4:	4640      	mov	r0, r8
 800ece6:	4649      	mov	r1, r9
 800ece8:	f7f1 fa80 	bl	80001ec <__adddf3>
 800ecec:	4632      	mov	r2, r6
 800ecee:	463b      	mov	r3, r7
 800ecf0:	4680      	mov	r8, r0
 800ecf2:	4689      	mov	r9, r1
 800ecf4:	4620      	mov	r0, r4
 800ecf6:	4629      	mov	r1, r5
 800ecf8:	f7f1 fc2e 	bl	8000558 <__aeabi_dmul>
 800ecfc:	460b      	mov	r3, r1
 800ecfe:	4604      	mov	r4, r0
 800ed00:	460d      	mov	r5, r1
 800ed02:	4602      	mov	r2, r0
 800ed04:	4649      	mov	r1, r9
 800ed06:	4640      	mov	r0, r8
 800ed08:	f7f1 fa70 	bl	80001ec <__adddf3>
 800ed0c:	4b19      	ldr	r3, [pc, #100]	; (800ed74 <__ieee754_pow+0x3fc>)
 800ed0e:	4299      	cmp	r1, r3
 800ed10:	ec45 4b19 	vmov	d9, r4, r5
 800ed14:	4606      	mov	r6, r0
 800ed16:	460f      	mov	r7, r1
 800ed18:	468b      	mov	fp, r1
 800ed1a:	f340 82f1 	ble.w	800f300 <__ieee754_pow+0x988>
 800ed1e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ed22:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ed26:	4303      	orrs	r3, r0
 800ed28:	f000 81e4 	beq.w	800f0f4 <__ieee754_pow+0x77c>
 800ed2c:	ec51 0b18 	vmov	r0, r1, d8
 800ed30:	2200      	movs	r2, #0
 800ed32:	2300      	movs	r3, #0
 800ed34:	f7f1 fe82 	bl	8000a3c <__aeabi_dcmplt>
 800ed38:	3800      	subs	r0, #0
 800ed3a:	bf18      	it	ne
 800ed3c:	2001      	movne	r0, #1
 800ed3e:	e72b      	b.n	800eb98 <__ieee754_pow+0x220>
 800ed40:	60000000 	.word	0x60000000
 800ed44:	3ff71547 	.word	0x3ff71547
 800ed48:	f85ddf44 	.word	0xf85ddf44
 800ed4c:	3e54ae0b 	.word	0x3e54ae0b
 800ed50:	55555555 	.word	0x55555555
 800ed54:	3fd55555 	.word	0x3fd55555
 800ed58:	652b82fe 	.word	0x652b82fe
 800ed5c:	3ff71547 	.word	0x3ff71547
 800ed60:	00000000 	.word	0x00000000
 800ed64:	bff00000 	.word	0xbff00000
 800ed68:	3ff00000 	.word	0x3ff00000
 800ed6c:	3fd00000 	.word	0x3fd00000
 800ed70:	3fe00000 	.word	0x3fe00000
 800ed74:	408fffff 	.word	0x408fffff
 800ed78:	4bd5      	ldr	r3, [pc, #852]	; (800f0d0 <__ieee754_pow+0x758>)
 800ed7a:	402b      	ands	r3, r5
 800ed7c:	2200      	movs	r2, #0
 800ed7e:	b92b      	cbnz	r3, 800ed8c <__ieee754_pow+0x414>
 800ed80:	4bd4      	ldr	r3, [pc, #848]	; (800f0d4 <__ieee754_pow+0x75c>)
 800ed82:	f7f1 fbe9 	bl	8000558 <__aeabi_dmul>
 800ed86:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ed8a:	460c      	mov	r4, r1
 800ed8c:	1523      	asrs	r3, r4, #20
 800ed8e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ed92:	4413      	add	r3, r2
 800ed94:	9305      	str	r3, [sp, #20]
 800ed96:	4bd0      	ldr	r3, [pc, #832]	; (800f0d8 <__ieee754_pow+0x760>)
 800ed98:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ed9c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800eda0:	429c      	cmp	r4, r3
 800eda2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800eda6:	dd08      	ble.n	800edba <__ieee754_pow+0x442>
 800eda8:	4bcc      	ldr	r3, [pc, #816]	; (800f0dc <__ieee754_pow+0x764>)
 800edaa:	429c      	cmp	r4, r3
 800edac:	f340 8162 	ble.w	800f074 <__ieee754_pow+0x6fc>
 800edb0:	9b05      	ldr	r3, [sp, #20]
 800edb2:	3301      	adds	r3, #1
 800edb4:	9305      	str	r3, [sp, #20]
 800edb6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800edba:	2400      	movs	r4, #0
 800edbc:	00e3      	lsls	r3, r4, #3
 800edbe:	9307      	str	r3, [sp, #28]
 800edc0:	4bc7      	ldr	r3, [pc, #796]	; (800f0e0 <__ieee754_pow+0x768>)
 800edc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800edc6:	ed93 7b00 	vldr	d7, [r3]
 800edca:	4629      	mov	r1, r5
 800edcc:	ec53 2b17 	vmov	r2, r3, d7
 800edd0:	eeb0 9a47 	vmov.f32	s18, s14
 800edd4:	eef0 9a67 	vmov.f32	s19, s15
 800edd8:	4682      	mov	sl, r0
 800edda:	f7f1 fa05 	bl	80001e8 <__aeabi_dsub>
 800edde:	4652      	mov	r2, sl
 800ede0:	4606      	mov	r6, r0
 800ede2:	460f      	mov	r7, r1
 800ede4:	462b      	mov	r3, r5
 800ede6:	ec51 0b19 	vmov	r0, r1, d9
 800edea:	f7f1 f9ff 	bl	80001ec <__adddf3>
 800edee:	4602      	mov	r2, r0
 800edf0:	460b      	mov	r3, r1
 800edf2:	2000      	movs	r0, #0
 800edf4:	49bb      	ldr	r1, [pc, #748]	; (800f0e4 <__ieee754_pow+0x76c>)
 800edf6:	f7f1 fcd9 	bl	80007ac <__aeabi_ddiv>
 800edfa:	ec41 0b1a 	vmov	d10, r0, r1
 800edfe:	4602      	mov	r2, r0
 800ee00:	460b      	mov	r3, r1
 800ee02:	4630      	mov	r0, r6
 800ee04:	4639      	mov	r1, r7
 800ee06:	f7f1 fba7 	bl	8000558 <__aeabi_dmul>
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee10:	9302      	str	r3, [sp, #8]
 800ee12:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ee16:	46ab      	mov	fp, r5
 800ee18:	106d      	asrs	r5, r5, #1
 800ee1a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ee1e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ee22:	ec41 0b18 	vmov	d8, r0, r1
 800ee26:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	4640      	mov	r0, r8
 800ee2e:	4649      	mov	r1, r9
 800ee30:	4614      	mov	r4, r2
 800ee32:	461d      	mov	r5, r3
 800ee34:	f7f1 fb90 	bl	8000558 <__aeabi_dmul>
 800ee38:	4602      	mov	r2, r0
 800ee3a:	460b      	mov	r3, r1
 800ee3c:	4630      	mov	r0, r6
 800ee3e:	4639      	mov	r1, r7
 800ee40:	f7f1 f9d2 	bl	80001e8 <__aeabi_dsub>
 800ee44:	ec53 2b19 	vmov	r2, r3, d9
 800ee48:	4606      	mov	r6, r0
 800ee4a:	460f      	mov	r7, r1
 800ee4c:	4620      	mov	r0, r4
 800ee4e:	4629      	mov	r1, r5
 800ee50:	f7f1 f9ca 	bl	80001e8 <__aeabi_dsub>
 800ee54:	4602      	mov	r2, r0
 800ee56:	460b      	mov	r3, r1
 800ee58:	4650      	mov	r0, sl
 800ee5a:	4659      	mov	r1, fp
 800ee5c:	f7f1 f9c4 	bl	80001e8 <__aeabi_dsub>
 800ee60:	4642      	mov	r2, r8
 800ee62:	464b      	mov	r3, r9
 800ee64:	f7f1 fb78 	bl	8000558 <__aeabi_dmul>
 800ee68:	4602      	mov	r2, r0
 800ee6a:	460b      	mov	r3, r1
 800ee6c:	4630      	mov	r0, r6
 800ee6e:	4639      	mov	r1, r7
 800ee70:	f7f1 f9ba 	bl	80001e8 <__aeabi_dsub>
 800ee74:	ec53 2b1a 	vmov	r2, r3, d10
 800ee78:	f7f1 fb6e 	bl	8000558 <__aeabi_dmul>
 800ee7c:	ec53 2b18 	vmov	r2, r3, d8
 800ee80:	ec41 0b19 	vmov	d9, r0, r1
 800ee84:	ec51 0b18 	vmov	r0, r1, d8
 800ee88:	f7f1 fb66 	bl	8000558 <__aeabi_dmul>
 800ee8c:	a37c      	add	r3, pc, #496	; (adr r3, 800f080 <__ieee754_pow+0x708>)
 800ee8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee92:	4604      	mov	r4, r0
 800ee94:	460d      	mov	r5, r1
 800ee96:	f7f1 fb5f 	bl	8000558 <__aeabi_dmul>
 800ee9a:	a37b      	add	r3, pc, #492	; (adr r3, 800f088 <__ieee754_pow+0x710>)
 800ee9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eea0:	f7f1 f9a4 	bl	80001ec <__adddf3>
 800eea4:	4622      	mov	r2, r4
 800eea6:	462b      	mov	r3, r5
 800eea8:	f7f1 fb56 	bl	8000558 <__aeabi_dmul>
 800eeac:	a378      	add	r3, pc, #480	; (adr r3, 800f090 <__ieee754_pow+0x718>)
 800eeae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb2:	f7f1 f99b 	bl	80001ec <__adddf3>
 800eeb6:	4622      	mov	r2, r4
 800eeb8:	462b      	mov	r3, r5
 800eeba:	f7f1 fb4d 	bl	8000558 <__aeabi_dmul>
 800eebe:	a376      	add	r3, pc, #472	; (adr r3, 800f098 <__ieee754_pow+0x720>)
 800eec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eec4:	f7f1 f992 	bl	80001ec <__adddf3>
 800eec8:	4622      	mov	r2, r4
 800eeca:	462b      	mov	r3, r5
 800eecc:	f7f1 fb44 	bl	8000558 <__aeabi_dmul>
 800eed0:	a373      	add	r3, pc, #460	; (adr r3, 800f0a0 <__ieee754_pow+0x728>)
 800eed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eed6:	f7f1 f989 	bl	80001ec <__adddf3>
 800eeda:	4622      	mov	r2, r4
 800eedc:	462b      	mov	r3, r5
 800eede:	f7f1 fb3b 	bl	8000558 <__aeabi_dmul>
 800eee2:	a371      	add	r3, pc, #452	; (adr r3, 800f0a8 <__ieee754_pow+0x730>)
 800eee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee8:	f7f1 f980 	bl	80001ec <__adddf3>
 800eeec:	4622      	mov	r2, r4
 800eeee:	4606      	mov	r6, r0
 800eef0:	460f      	mov	r7, r1
 800eef2:	462b      	mov	r3, r5
 800eef4:	4620      	mov	r0, r4
 800eef6:	4629      	mov	r1, r5
 800eef8:	f7f1 fb2e 	bl	8000558 <__aeabi_dmul>
 800eefc:	4602      	mov	r2, r0
 800eefe:	460b      	mov	r3, r1
 800ef00:	4630      	mov	r0, r6
 800ef02:	4639      	mov	r1, r7
 800ef04:	f7f1 fb28 	bl	8000558 <__aeabi_dmul>
 800ef08:	4642      	mov	r2, r8
 800ef0a:	4604      	mov	r4, r0
 800ef0c:	460d      	mov	r5, r1
 800ef0e:	464b      	mov	r3, r9
 800ef10:	ec51 0b18 	vmov	r0, r1, d8
 800ef14:	f7f1 f96a 	bl	80001ec <__adddf3>
 800ef18:	ec53 2b19 	vmov	r2, r3, d9
 800ef1c:	f7f1 fb1c 	bl	8000558 <__aeabi_dmul>
 800ef20:	4622      	mov	r2, r4
 800ef22:	462b      	mov	r3, r5
 800ef24:	f7f1 f962 	bl	80001ec <__adddf3>
 800ef28:	4642      	mov	r2, r8
 800ef2a:	4682      	mov	sl, r0
 800ef2c:	468b      	mov	fp, r1
 800ef2e:	464b      	mov	r3, r9
 800ef30:	4640      	mov	r0, r8
 800ef32:	4649      	mov	r1, r9
 800ef34:	f7f1 fb10 	bl	8000558 <__aeabi_dmul>
 800ef38:	4b6b      	ldr	r3, [pc, #428]	; (800f0e8 <__ieee754_pow+0x770>)
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	4606      	mov	r6, r0
 800ef3e:	460f      	mov	r7, r1
 800ef40:	f7f1 f954 	bl	80001ec <__adddf3>
 800ef44:	4652      	mov	r2, sl
 800ef46:	465b      	mov	r3, fp
 800ef48:	f7f1 f950 	bl	80001ec <__adddf3>
 800ef4c:	2000      	movs	r0, #0
 800ef4e:	4604      	mov	r4, r0
 800ef50:	460d      	mov	r5, r1
 800ef52:	4602      	mov	r2, r0
 800ef54:	460b      	mov	r3, r1
 800ef56:	4640      	mov	r0, r8
 800ef58:	4649      	mov	r1, r9
 800ef5a:	f7f1 fafd 	bl	8000558 <__aeabi_dmul>
 800ef5e:	4b62      	ldr	r3, [pc, #392]	; (800f0e8 <__ieee754_pow+0x770>)
 800ef60:	4680      	mov	r8, r0
 800ef62:	4689      	mov	r9, r1
 800ef64:	2200      	movs	r2, #0
 800ef66:	4620      	mov	r0, r4
 800ef68:	4629      	mov	r1, r5
 800ef6a:	f7f1 f93d 	bl	80001e8 <__aeabi_dsub>
 800ef6e:	4632      	mov	r2, r6
 800ef70:	463b      	mov	r3, r7
 800ef72:	f7f1 f939 	bl	80001e8 <__aeabi_dsub>
 800ef76:	4602      	mov	r2, r0
 800ef78:	460b      	mov	r3, r1
 800ef7a:	4650      	mov	r0, sl
 800ef7c:	4659      	mov	r1, fp
 800ef7e:	f7f1 f933 	bl	80001e8 <__aeabi_dsub>
 800ef82:	ec53 2b18 	vmov	r2, r3, d8
 800ef86:	f7f1 fae7 	bl	8000558 <__aeabi_dmul>
 800ef8a:	4622      	mov	r2, r4
 800ef8c:	4606      	mov	r6, r0
 800ef8e:	460f      	mov	r7, r1
 800ef90:	462b      	mov	r3, r5
 800ef92:	ec51 0b19 	vmov	r0, r1, d9
 800ef96:	f7f1 fadf 	bl	8000558 <__aeabi_dmul>
 800ef9a:	4602      	mov	r2, r0
 800ef9c:	460b      	mov	r3, r1
 800ef9e:	4630      	mov	r0, r6
 800efa0:	4639      	mov	r1, r7
 800efa2:	f7f1 f923 	bl	80001ec <__adddf3>
 800efa6:	4606      	mov	r6, r0
 800efa8:	460f      	mov	r7, r1
 800efaa:	4602      	mov	r2, r0
 800efac:	460b      	mov	r3, r1
 800efae:	4640      	mov	r0, r8
 800efb0:	4649      	mov	r1, r9
 800efb2:	f7f1 f91b 	bl	80001ec <__adddf3>
 800efb6:	a33e      	add	r3, pc, #248	; (adr r3, 800f0b0 <__ieee754_pow+0x738>)
 800efb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efbc:	2000      	movs	r0, #0
 800efbe:	4604      	mov	r4, r0
 800efc0:	460d      	mov	r5, r1
 800efc2:	f7f1 fac9 	bl	8000558 <__aeabi_dmul>
 800efc6:	4642      	mov	r2, r8
 800efc8:	ec41 0b18 	vmov	d8, r0, r1
 800efcc:	464b      	mov	r3, r9
 800efce:	4620      	mov	r0, r4
 800efd0:	4629      	mov	r1, r5
 800efd2:	f7f1 f909 	bl	80001e8 <__aeabi_dsub>
 800efd6:	4602      	mov	r2, r0
 800efd8:	460b      	mov	r3, r1
 800efda:	4630      	mov	r0, r6
 800efdc:	4639      	mov	r1, r7
 800efde:	f7f1 f903 	bl	80001e8 <__aeabi_dsub>
 800efe2:	a335      	add	r3, pc, #212	; (adr r3, 800f0b8 <__ieee754_pow+0x740>)
 800efe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe8:	f7f1 fab6 	bl	8000558 <__aeabi_dmul>
 800efec:	a334      	add	r3, pc, #208	; (adr r3, 800f0c0 <__ieee754_pow+0x748>)
 800efee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff2:	4606      	mov	r6, r0
 800eff4:	460f      	mov	r7, r1
 800eff6:	4620      	mov	r0, r4
 800eff8:	4629      	mov	r1, r5
 800effa:	f7f1 faad 	bl	8000558 <__aeabi_dmul>
 800effe:	4602      	mov	r2, r0
 800f000:	460b      	mov	r3, r1
 800f002:	4630      	mov	r0, r6
 800f004:	4639      	mov	r1, r7
 800f006:	f7f1 f8f1 	bl	80001ec <__adddf3>
 800f00a:	9a07      	ldr	r2, [sp, #28]
 800f00c:	4b37      	ldr	r3, [pc, #220]	; (800f0ec <__ieee754_pow+0x774>)
 800f00e:	4413      	add	r3, r2
 800f010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f014:	f7f1 f8ea 	bl	80001ec <__adddf3>
 800f018:	4682      	mov	sl, r0
 800f01a:	9805      	ldr	r0, [sp, #20]
 800f01c:	468b      	mov	fp, r1
 800f01e:	f7f1 fa31 	bl	8000484 <__aeabi_i2d>
 800f022:	9a07      	ldr	r2, [sp, #28]
 800f024:	4b32      	ldr	r3, [pc, #200]	; (800f0f0 <__ieee754_pow+0x778>)
 800f026:	4413      	add	r3, r2
 800f028:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f02c:	4606      	mov	r6, r0
 800f02e:	460f      	mov	r7, r1
 800f030:	4652      	mov	r2, sl
 800f032:	465b      	mov	r3, fp
 800f034:	ec51 0b18 	vmov	r0, r1, d8
 800f038:	f7f1 f8d8 	bl	80001ec <__adddf3>
 800f03c:	4642      	mov	r2, r8
 800f03e:	464b      	mov	r3, r9
 800f040:	f7f1 f8d4 	bl	80001ec <__adddf3>
 800f044:	4632      	mov	r2, r6
 800f046:	463b      	mov	r3, r7
 800f048:	f7f1 f8d0 	bl	80001ec <__adddf3>
 800f04c:	2000      	movs	r0, #0
 800f04e:	4632      	mov	r2, r6
 800f050:	463b      	mov	r3, r7
 800f052:	4604      	mov	r4, r0
 800f054:	460d      	mov	r5, r1
 800f056:	f7f1 f8c7 	bl	80001e8 <__aeabi_dsub>
 800f05a:	4642      	mov	r2, r8
 800f05c:	464b      	mov	r3, r9
 800f05e:	f7f1 f8c3 	bl	80001e8 <__aeabi_dsub>
 800f062:	ec53 2b18 	vmov	r2, r3, d8
 800f066:	f7f1 f8bf 	bl	80001e8 <__aeabi_dsub>
 800f06a:	4602      	mov	r2, r0
 800f06c:	460b      	mov	r3, r1
 800f06e:	4650      	mov	r0, sl
 800f070:	4659      	mov	r1, fp
 800f072:	e610      	b.n	800ec96 <__ieee754_pow+0x31e>
 800f074:	2401      	movs	r4, #1
 800f076:	e6a1      	b.n	800edbc <__ieee754_pow+0x444>
 800f078:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800f0c8 <__ieee754_pow+0x750>
 800f07c:	e617      	b.n	800ecae <__ieee754_pow+0x336>
 800f07e:	bf00      	nop
 800f080:	4a454eef 	.word	0x4a454eef
 800f084:	3fca7e28 	.word	0x3fca7e28
 800f088:	93c9db65 	.word	0x93c9db65
 800f08c:	3fcd864a 	.word	0x3fcd864a
 800f090:	a91d4101 	.word	0xa91d4101
 800f094:	3fd17460 	.word	0x3fd17460
 800f098:	518f264d 	.word	0x518f264d
 800f09c:	3fd55555 	.word	0x3fd55555
 800f0a0:	db6fabff 	.word	0xdb6fabff
 800f0a4:	3fdb6db6 	.word	0x3fdb6db6
 800f0a8:	33333303 	.word	0x33333303
 800f0ac:	3fe33333 	.word	0x3fe33333
 800f0b0:	e0000000 	.word	0xe0000000
 800f0b4:	3feec709 	.word	0x3feec709
 800f0b8:	dc3a03fd 	.word	0xdc3a03fd
 800f0bc:	3feec709 	.word	0x3feec709
 800f0c0:	145b01f5 	.word	0x145b01f5
 800f0c4:	be3e2fe0 	.word	0xbe3e2fe0
 800f0c8:	00000000 	.word	0x00000000
 800f0cc:	3ff00000 	.word	0x3ff00000
 800f0d0:	7ff00000 	.word	0x7ff00000
 800f0d4:	43400000 	.word	0x43400000
 800f0d8:	0003988e 	.word	0x0003988e
 800f0dc:	000bb679 	.word	0x000bb679
 800f0e0:	0800fa40 	.word	0x0800fa40
 800f0e4:	3ff00000 	.word	0x3ff00000
 800f0e8:	40080000 	.word	0x40080000
 800f0ec:	0800fa60 	.word	0x0800fa60
 800f0f0:	0800fa50 	.word	0x0800fa50
 800f0f4:	a3b5      	add	r3, pc, #724	; (adr r3, 800f3cc <__ieee754_pow+0xa54>)
 800f0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fa:	4640      	mov	r0, r8
 800f0fc:	4649      	mov	r1, r9
 800f0fe:	f7f1 f875 	bl	80001ec <__adddf3>
 800f102:	4622      	mov	r2, r4
 800f104:	ec41 0b1a 	vmov	d10, r0, r1
 800f108:	462b      	mov	r3, r5
 800f10a:	4630      	mov	r0, r6
 800f10c:	4639      	mov	r1, r7
 800f10e:	f7f1 f86b 	bl	80001e8 <__aeabi_dsub>
 800f112:	4602      	mov	r2, r0
 800f114:	460b      	mov	r3, r1
 800f116:	ec51 0b1a 	vmov	r0, r1, d10
 800f11a:	f7f1 fcad 	bl	8000a78 <__aeabi_dcmpgt>
 800f11e:	2800      	cmp	r0, #0
 800f120:	f47f ae04 	bne.w	800ed2c <__ieee754_pow+0x3b4>
 800f124:	4aa4      	ldr	r2, [pc, #656]	; (800f3b8 <__ieee754_pow+0xa40>)
 800f126:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f12a:	4293      	cmp	r3, r2
 800f12c:	f340 8108 	ble.w	800f340 <__ieee754_pow+0x9c8>
 800f130:	151b      	asrs	r3, r3, #20
 800f132:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f136:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f13a:	fa4a f303 	asr.w	r3, sl, r3
 800f13e:	445b      	add	r3, fp
 800f140:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f144:	4e9d      	ldr	r6, [pc, #628]	; (800f3bc <__ieee754_pow+0xa44>)
 800f146:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f14a:	4116      	asrs	r6, r2
 800f14c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f150:	2000      	movs	r0, #0
 800f152:	ea23 0106 	bic.w	r1, r3, r6
 800f156:	f1c2 0214 	rsb	r2, r2, #20
 800f15a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f15e:	fa4a fa02 	asr.w	sl, sl, r2
 800f162:	f1bb 0f00 	cmp.w	fp, #0
 800f166:	4602      	mov	r2, r0
 800f168:	460b      	mov	r3, r1
 800f16a:	4620      	mov	r0, r4
 800f16c:	4629      	mov	r1, r5
 800f16e:	bfb8      	it	lt
 800f170:	f1ca 0a00 	rsblt	sl, sl, #0
 800f174:	f7f1 f838 	bl	80001e8 <__aeabi_dsub>
 800f178:	ec41 0b19 	vmov	d9, r0, r1
 800f17c:	4642      	mov	r2, r8
 800f17e:	464b      	mov	r3, r9
 800f180:	ec51 0b19 	vmov	r0, r1, d9
 800f184:	f7f1 f832 	bl	80001ec <__adddf3>
 800f188:	a37b      	add	r3, pc, #492	; (adr r3, 800f378 <__ieee754_pow+0xa00>)
 800f18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18e:	2000      	movs	r0, #0
 800f190:	4604      	mov	r4, r0
 800f192:	460d      	mov	r5, r1
 800f194:	f7f1 f9e0 	bl	8000558 <__aeabi_dmul>
 800f198:	ec53 2b19 	vmov	r2, r3, d9
 800f19c:	4606      	mov	r6, r0
 800f19e:	460f      	mov	r7, r1
 800f1a0:	4620      	mov	r0, r4
 800f1a2:	4629      	mov	r1, r5
 800f1a4:	f7f1 f820 	bl	80001e8 <__aeabi_dsub>
 800f1a8:	4602      	mov	r2, r0
 800f1aa:	460b      	mov	r3, r1
 800f1ac:	4640      	mov	r0, r8
 800f1ae:	4649      	mov	r1, r9
 800f1b0:	f7f1 f81a 	bl	80001e8 <__aeabi_dsub>
 800f1b4:	a372      	add	r3, pc, #456	; (adr r3, 800f380 <__ieee754_pow+0xa08>)
 800f1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ba:	f7f1 f9cd 	bl	8000558 <__aeabi_dmul>
 800f1be:	a372      	add	r3, pc, #456	; (adr r3, 800f388 <__ieee754_pow+0xa10>)
 800f1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c4:	4680      	mov	r8, r0
 800f1c6:	4689      	mov	r9, r1
 800f1c8:	4620      	mov	r0, r4
 800f1ca:	4629      	mov	r1, r5
 800f1cc:	f7f1 f9c4 	bl	8000558 <__aeabi_dmul>
 800f1d0:	4602      	mov	r2, r0
 800f1d2:	460b      	mov	r3, r1
 800f1d4:	4640      	mov	r0, r8
 800f1d6:	4649      	mov	r1, r9
 800f1d8:	f7f1 f808 	bl	80001ec <__adddf3>
 800f1dc:	4604      	mov	r4, r0
 800f1de:	460d      	mov	r5, r1
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	460b      	mov	r3, r1
 800f1e4:	4630      	mov	r0, r6
 800f1e6:	4639      	mov	r1, r7
 800f1e8:	f7f1 f800 	bl	80001ec <__adddf3>
 800f1ec:	4632      	mov	r2, r6
 800f1ee:	463b      	mov	r3, r7
 800f1f0:	4680      	mov	r8, r0
 800f1f2:	4689      	mov	r9, r1
 800f1f4:	f7f0 fff8 	bl	80001e8 <__aeabi_dsub>
 800f1f8:	4602      	mov	r2, r0
 800f1fa:	460b      	mov	r3, r1
 800f1fc:	4620      	mov	r0, r4
 800f1fe:	4629      	mov	r1, r5
 800f200:	f7f0 fff2 	bl	80001e8 <__aeabi_dsub>
 800f204:	4642      	mov	r2, r8
 800f206:	4606      	mov	r6, r0
 800f208:	460f      	mov	r7, r1
 800f20a:	464b      	mov	r3, r9
 800f20c:	4640      	mov	r0, r8
 800f20e:	4649      	mov	r1, r9
 800f210:	f7f1 f9a2 	bl	8000558 <__aeabi_dmul>
 800f214:	a35e      	add	r3, pc, #376	; (adr r3, 800f390 <__ieee754_pow+0xa18>)
 800f216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f21a:	4604      	mov	r4, r0
 800f21c:	460d      	mov	r5, r1
 800f21e:	f7f1 f99b 	bl	8000558 <__aeabi_dmul>
 800f222:	a35d      	add	r3, pc, #372	; (adr r3, 800f398 <__ieee754_pow+0xa20>)
 800f224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f228:	f7f0 ffde 	bl	80001e8 <__aeabi_dsub>
 800f22c:	4622      	mov	r2, r4
 800f22e:	462b      	mov	r3, r5
 800f230:	f7f1 f992 	bl	8000558 <__aeabi_dmul>
 800f234:	a35a      	add	r3, pc, #360	; (adr r3, 800f3a0 <__ieee754_pow+0xa28>)
 800f236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f23a:	f7f0 ffd7 	bl	80001ec <__adddf3>
 800f23e:	4622      	mov	r2, r4
 800f240:	462b      	mov	r3, r5
 800f242:	f7f1 f989 	bl	8000558 <__aeabi_dmul>
 800f246:	a358      	add	r3, pc, #352	; (adr r3, 800f3a8 <__ieee754_pow+0xa30>)
 800f248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24c:	f7f0 ffcc 	bl	80001e8 <__aeabi_dsub>
 800f250:	4622      	mov	r2, r4
 800f252:	462b      	mov	r3, r5
 800f254:	f7f1 f980 	bl	8000558 <__aeabi_dmul>
 800f258:	a355      	add	r3, pc, #340	; (adr r3, 800f3b0 <__ieee754_pow+0xa38>)
 800f25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f25e:	f7f0 ffc5 	bl	80001ec <__adddf3>
 800f262:	4622      	mov	r2, r4
 800f264:	462b      	mov	r3, r5
 800f266:	f7f1 f977 	bl	8000558 <__aeabi_dmul>
 800f26a:	4602      	mov	r2, r0
 800f26c:	460b      	mov	r3, r1
 800f26e:	4640      	mov	r0, r8
 800f270:	4649      	mov	r1, r9
 800f272:	f7f0 ffb9 	bl	80001e8 <__aeabi_dsub>
 800f276:	4604      	mov	r4, r0
 800f278:	460d      	mov	r5, r1
 800f27a:	4602      	mov	r2, r0
 800f27c:	460b      	mov	r3, r1
 800f27e:	4640      	mov	r0, r8
 800f280:	4649      	mov	r1, r9
 800f282:	f7f1 f969 	bl	8000558 <__aeabi_dmul>
 800f286:	2200      	movs	r2, #0
 800f288:	ec41 0b19 	vmov	d9, r0, r1
 800f28c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f290:	4620      	mov	r0, r4
 800f292:	4629      	mov	r1, r5
 800f294:	f7f0 ffa8 	bl	80001e8 <__aeabi_dsub>
 800f298:	4602      	mov	r2, r0
 800f29a:	460b      	mov	r3, r1
 800f29c:	ec51 0b19 	vmov	r0, r1, d9
 800f2a0:	f7f1 fa84 	bl	80007ac <__aeabi_ddiv>
 800f2a4:	4632      	mov	r2, r6
 800f2a6:	4604      	mov	r4, r0
 800f2a8:	460d      	mov	r5, r1
 800f2aa:	463b      	mov	r3, r7
 800f2ac:	4640      	mov	r0, r8
 800f2ae:	4649      	mov	r1, r9
 800f2b0:	f7f1 f952 	bl	8000558 <__aeabi_dmul>
 800f2b4:	4632      	mov	r2, r6
 800f2b6:	463b      	mov	r3, r7
 800f2b8:	f7f0 ff98 	bl	80001ec <__adddf3>
 800f2bc:	4602      	mov	r2, r0
 800f2be:	460b      	mov	r3, r1
 800f2c0:	4620      	mov	r0, r4
 800f2c2:	4629      	mov	r1, r5
 800f2c4:	f7f0 ff90 	bl	80001e8 <__aeabi_dsub>
 800f2c8:	4642      	mov	r2, r8
 800f2ca:	464b      	mov	r3, r9
 800f2cc:	f7f0 ff8c 	bl	80001e8 <__aeabi_dsub>
 800f2d0:	460b      	mov	r3, r1
 800f2d2:	4602      	mov	r2, r0
 800f2d4:	493a      	ldr	r1, [pc, #232]	; (800f3c0 <__ieee754_pow+0xa48>)
 800f2d6:	2000      	movs	r0, #0
 800f2d8:	f7f0 ff86 	bl	80001e8 <__aeabi_dsub>
 800f2dc:	ec41 0b10 	vmov	d0, r0, r1
 800f2e0:	ee10 3a90 	vmov	r3, s1
 800f2e4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f2e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f2ec:	da2b      	bge.n	800f346 <__ieee754_pow+0x9ce>
 800f2ee:	4650      	mov	r0, sl
 800f2f0:	f000 f966 	bl	800f5c0 <scalbn>
 800f2f4:	ec51 0b10 	vmov	r0, r1, d0
 800f2f8:	ec53 2b18 	vmov	r2, r3, d8
 800f2fc:	f7ff bbed 	b.w	800eada <__ieee754_pow+0x162>
 800f300:	4b30      	ldr	r3, [pc, #192]	; (800f3c4 <__ieee754_pow+0xa4c>)
 800f302:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f306:	429e      	cmp	r6, r3
 800f308:	f77f af0c 	ble.w	800f124 <__ieee754_pow+0x7ac>
 800f30c:	4b2e      	ldr	r3, [pc, #184]	; (800f3c8 <__ieee754_pow+0xa50>)
 800f30e:	440b      	add	r3, r1
 800f310:	4303      	orrs	r3, r0
 800f312:	d009      	beq.n	800f328 <__ieee754_pow+0x9b0>
 800f314:	ec51 0b18 	vmov	r0, r1, d8
 800f318:	2200      	movs	r2, #0
 800f31a:	2300      	movs	r3, #0
 800f31c:	f7f1 fb8e 	bl	8000a3c <__aeabi_dcmplt>
 800f320:	3800      	subs	r0, #0
 800f322:	bf18      	it	ne
 800f324:	2001      	movne	r0, #1
 800f326:	e447      	b.n	800ebb8 <__ieee754_pow+0x240>
 800f328:	4622      	mov	r2, r4
 800f32a:	462b      	mov	r3, r5
 800f32c:	f7f0 ff5c 	bl	80001e8 <__aeabi_dsub>
 800f330:	4642      	mov	r2, r8
 800f332:	464b      	mov	r3, r9
 800f334:	f7f1 fb96 	bl	8000a64 <__aeabi_dcmpge>
 800f338:	2800      	cmp	r0, #0
 800f33a:	f43f aef3 	beq.w	800f124 <__ieee754_pow+0x7ac>
 800f33e:	e7e9      	b.n	800f314 <__ieee754_pow+0x99c>
 800f340:	f04f 0a00 	mov.w	sl, #0
 800f344:	e71a      	b.n	800f17c <__ieee754_pow+0x804>
 800f346:	ec51 0b10 	vmov	r0, r1, d0
 800f34a:	4619      	mov	r1, r3
 800f34c:	e7d4      	b.n	800f2f8 <__ieee754_pow+0x980>
 800f34e:	491c      	ldr	r1, [pc, #112]	; (800f3c0 <__ieee754_pow+0xa48>)
 800f350:	2000      	movs	r0, #0
 800f352:	f7ff bb30 	b.w	800e9b6 <__ieee754_pow+0x3e>
 800f356:	2000      	movs	r0, #0
 800f358:	2100      	movs	r1, #0
 800f35a:	f7ff bb2c 	b.w	800e9b6 <__ieee754_pow+0x3e>
 800f35e:	4630      	mov	r0, r6
 800f360:	4639      	mov	r1, r7
 800f362:	f7ff bb28 	b.w	800e9b6 <__ieee754_pow+0x3e>
 800f366:	9204      	str	r2, [sp, #16]
 800f368:	f7ff bb7a 	b.w	800ea60 <__ieee754_pow+0xe8>
 800f36c:	2300      	movs	r3, #0
 800f36e:	f7ff bb64 	b.w	800ea3a <__ieee754_pow+0xc2>
 800f372:	bf00      	nop
 800f374:	f3af 8000 	nop.w
 800f378:	00000000 	.word	0x00000000
 800f37c:	3fe62e43 	.word	0x3fe62e43
 800f380:	fefa39ef 	.word	0xfefa39ef
 800f384:	3fe62e42 	.word	0x3fe62e42
 800f388:	0ca86c39 	.word	0x0ca86c39
 800f38c:	be205c61 	.word	0xbe205c61
 800f390:	72bea4d0 	.word	0x72bea4d0
 800f394:	3e663769 	.word	0x3e663769
 800f398:	c5d26bf1 	.word	0xc5d26bf1
 800f39c:	3ebbbd41 	.word	0x3ebbbd41
 800f3a0:	af25de2c 	.word	0xaf25de2c
 800f3a4:	3f11566a 	.word	0x3f11566a
 800f3a8:	16bebd93 	.word	0x16bebd93
 800f3ac:	3f66c16c 	.word	0x3f66c16c
 800f3b0:	5555553e 	.word	0x5555553e
 800f3b4:	3fc55555 	.word	0x3fc55555
 800f3b8:	3fe00000 	.word	0x3fe00000
 800f3bc:	000fffff 	.word	0x000fffff
 800f3c0:	3ff00000 	.word	0x3ff00000
 800f3c4:	4090cbff 	.word	0x4090cbff
 800f3c8:	3f6f3400 	.word	0x3f6f3400
 800f3cc:	652b82fe 	.word	0x652b82fe
 800f3d0:	3c971547 	.word	0x3c971547

0800f3d4 <__ieee754_sqrt>:
 800f3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3d8:	ec55 4b10 	vmov	r4, r5, d0
 800f3dc:	4e55      	ldr	r6, [pc, #340]	; (800f534 <__ieee754_sqrt+0x160>)
 800f3de:	43ae      	bics	r6, r5
 800f3e0:	ee10 0a10 	vmov	r0, s0
 800f3e4:	ee10 3a10 	vmov	r3, s0
 800f3e8:	462a      	mov	r2, r5
 800f3ea:	4629      	mov	r1, r5
 800f3ec:	d110      	bne.n	800f410 <__ieee754_sqrt+0x3c>
 800f3ee:	ee10 2a10 	vmov	r2, s0
 800f3f2:	462b      	mov	r3, r5
 800f3f4:	f7f1 f8b0 	bl	8000558 <__aeabi_dmul>
 800f3f8:	4602      	mov	r2, r0
 800f3fa:	460b      	mov	r3, r1
 800f3fc:	4620      	mov	r0, r4
 800f3fe:	4629      	mov	r1, r5
 800f400:	f7f0 fef4 	bl	80001ec <__adddf3>
 800f404:	4604      	mov	r4, r0
 800f406:	460d      	mov	r5, r1
 800f408:	ec45 4b10 	vmov	d0, r4, r5
 800f40c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f410:	2d00      	cmp	r5, #0
 800f412:	dc10      	bgt.n	800f436 <__ieee754_sqrt+0x62>
 800f414:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f418:	4330      	orrs	r0, r6
 800f41a:	d0f5      	beq.n	800f408 <__ieee754_sqrt+0x34>
 800f41c:	b15d      	cbz	r5, 800f436 <__ieee754_sqrt+0x62>
 800f41e:	ee10 2a10 	vmov	r2, s0
 800f422:	462b      	mov	r3, r5
 800f424:	ee10 0a10 	vmov	r0, s0
 800f428:	f7f0 fede 	bl	80001e8 <__aeabi_dsub>
 800f42c:	4602      	mov	r2, r0
 800f42e:	460b      	mov	r3, r1
 800f430:	f7f1 f9bc 	bl	80007ac <__aeabi_ddiv>
 800f434:	e7e6      	b.n	800f404 <__ieee754_sqrt+0x30>
 800f436:	1512      	asrs	r2, r2, #20
 800f438:	d074      	beq.n	800f524 <__ieee754_sqrt+0x150>
 800f43a:	07d4      	lsls	r4, r2, #31
 800f43c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800f440:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800f444:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800f448:	bf5e      	ittt	pl
 800f44a:	0fda      	lsrpl	r2, r3, #31
 800f44c:	005b      	lslpl	r3, r3, #1
 800f44e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800f452:	2400      	movs	r4, #0
 800f454:	0fda      	lsrs	r2, r3, #31
 800f456:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800f45a:	107f      	asrs	r7, r7, #1
 800f45c:	005b      	lsls	r3, r3, #1
 800f45e:	2516      	movs	r5, #22
 800f460:	4620      	mov	r0, r4
 800f462:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f466:	1886      	adds	r6, r0, r2
 800f468:	428e      	cmp	r6, r1
 800f46a:	bfde      	ittt	le
 800f46c:	1b89      	suble	r1, r1, r6
 800f46e:	18b0      	addle	r0, r6, r2
 800f470:	18a4      	addle	r4, r4, r2
 800f472:	0049      	lsls	r1, r1, #1
 800f474:	3d01      	subs	r5, #1
 800f476:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800f47a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f47e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f482:	d1f0      	bne.n	800f466 <__ieee754_sqrt+0x92>
 800f484:	462a      	mov	r2, r5
 800f486:	f04f 0e20 	mov.w	lr, #32
 800f48a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f48e:	4281      	cmp	r1, r0
 800f490:	eb06 0c05 	add.w	ip, r6, r5
 800f494:	dc02      	bgt.n	800f49c <__ieee754_sqrt+0xc8>
 800f496:	d113      	bne.n	800f4c0 <__ieee754_sqrt+0xec>
 800f498:	459c      	cmp	ip, r3
 800f49a:	d811      	bhi.n	800f4c0 <__ieee754_sqrt+0xec>
 800f49c:	f1bc 0f00 	cmp.w	ip, #0
 800f4a0:	eb0c 0506 	add.w	r5, ip, r6
 800f4a4:	da43      	bge.n	800f52e <__ieee754_sqrt+0x15a>
 800f4a6:	2d00      	cmp	r5, #0
 800f4a8:	db41      	blt.n	800f52e <__ieee754_sqrt+0x15a>
 800f4aa:	f100 0801 	add.w	r8, r0, #1
 800f4ae:	1a09      	subs	r1, r1, r0
 800f4b0:	459c      	cmp	ip, r3
 800f4b2:	bf88      	it	hi
 800f4b4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800f4b8:	eba3 030c 	sub.w	r3, r3, ip
 800f4bc:	4432      	add	r2, r6
 800f4be:	4640      	mov	r0, r8
 800f4c0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800f4c4:	f1be 0e01 	subs.w	lr, lr, #1
 800f4c8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800f4cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f4d0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f4d4:	d1db      	bne.n	800f48e <__ieee754_sqrt+0xba>
 800f4d6:	430b      	orrs	r3, r1
 800f4d8:	d006      	beq.n	800f4e8 <__ieee754_sqrt+0x114>
 800f4da:	1c50      	adds	r0, r2, #1
 800f4dc:	bf13      	iteet	ne
 800f4de:	3201      	addne	r2, #1
 800f4e0:	3401      	addeq	r4, #1
 800f4e2:	4672      	moveq	r2, lr
 800f4e4:	f022 0201 	bicne.w	r2, r2, #1
 800f4e8:	1063      	asrs	r3, r4, #1
 800f4ea:	0852      	lsrs	r2, r2, #1
 800f4ec:	07e1      	lsls	r1, r4, #31
 800f4ee:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f4f2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f4f6:	bf48      	it	mi
 800f4f8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800f4fc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800f500:	4614      	mov	r4, r2
 800f502:	e781      	b.n	800f408 <__ieee754_sqrt+0x34>
 800f504:	0ad9      	lsrs	r1, r3, #11
 800f506:	3815      	subs	r0, #21
 800f508:	055b      	lsls	r3, r3, #21
 800f50a:	2900      	cmp	r1, #0
 800f50c:	d0fa      	beq.n	800f504 <__ieee754_sqrt+0x130>
 800f50e:	02cd      	lsls	r5, r1, #11
 800f510:	d50a      	bpl.n	800f528 <__ieee754_sqrt+0x154>
 800f512:	f1c2 0420 	rsb	r4, r2, #32
 800f516:	fa23 f404 	lsr.w	r4, r3, r4
 800f51a:	1e55      	subs	r5, r2, #1
 800f51c:	4093      	lsls	r3, r2
 800f51e:	4321      	orrs	r1, r4
 800f520:	1b42      	subs	r2, r0, r5
 800f522:	e78a      	b.n	800f43a <__ieee754_sqrt+0x66>
 800f524:	4610      	mov	r0, r2
 800f526:	e7f0      	b.n	800f50a <__ieee754_sqrt+0x136>
 800f528:	0049      	lsls	r1, r1, #1
 800f52a:	3201      	adds	r2, #1
 800f52c:	e7ef      	b.n	800f50e <__ieee754_sqrt+0x13a>
 800f52e:	4680      	mov	r8, r0
 800f530:	e7bd      	b.n	800f4ae <__ieee754_sqrt+0xda>
 800f532:	bf00      	nop
 800f534:	7ff00000 	.word	0x7ff00000

0800f538 <with_errno>:
 800f538:	b570      	push	{r4, r5, r6, lr}
 800f53a:	4604      	mov	r4, r0
 800f53c:	460d      	mov	r5, r1
 800f53e:	4616      	mov	r6, r2
 800f540:	f7ff f968 	bl	800e814 <__errno>
 800f544:	4629      	mov	r1, r5
 800f546:	6006      	str	r6, [r0, #0]
 800f548:	4620      	mov	r0, r4
 800f54a:	bd70      	pop	{r4, r5, r6, pc}

0800f54c <xflow>:
 800f54c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f54e:	4614      	mov	r4, r2
 800f550:	461d      	mov	r5, r3
 800f552:	b108      	cbz	r0, 800f558 <xflow+0xc>
 800f554:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f558:	e9cd 2300 	strd	r2, r3, [sp]
 800f55c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f560:	4620      	mov	r0, r4
 800f562:	4629      	mov	r1, r5
 800f564:	f7f0 fff8 	bl	8000558 <__aeabi_dmul>
 800f568:	2222      	movs	r2, #34	; 0x22
 800f56a:	b003      	add	sp, #12
 800f56c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f570:	f7ff bfe2 	b.w	800f538 <with_errno>

0800f574 <__math_uflow>:
 800f574:	b508      	push	{r3, lr}
 800f576:	2200      	movs	r2, #0
 800f578:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f57c:	f7ff ffe6 	bl	800f54c <xflow>
 800f580:	ec41 0b10 	vmov	d0, r0, r1
 800f584:	bd08      	pop	{r3, pc}

0800f586 <__math_oflow>:
 800f586:	b508      	push	{r3, lr}
 800f588:	2200      	movs	r2, #0
 800f58a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800f58e:	f7ff ffdd 	bl	800f54c <xflow>
 800f592:	ec41 0b10 	vmov	d0, r0, r1
 800f596:	bd08      	pop	{r3, pc}

0800f598 <fabs>:
 800f598:	ec51 0b10 	vmov	r0, r1, d0
 800f59c:	ee10 2a10 	vmov	r2, s0
 800f5a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f5a4:	ec43 2b10 	vmov	d0, r2, r3
 800f5a8:	4770      	bx	lr

0800f5aa <finite>:
 800f5aa:	b082      	sub	sp, #8
 800f5ac:	ed8d 0b00 	vstr	d0, [sp]
 800f5b0:	9801      	ldr	r0, [sp, #4]
 800f5b2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800f5b6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f5ba:	0fc0      	lsrs	r0, r0, #31
 800f5bc:	b002      	add	sp, #8
 800f5be:	4770      	bx	lr

0800f5c0 <scalbn>:
 800f5c0:	b570      	push	{r4, r5, r6, lr}
 800f5c2:	ec55 4b10 	vmov	r4, r5, d0
 800f5c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800f5ca:	4606      	mov	r6, r0
 800f5cc:	462b      	mov	r3, r5
 800f5ce:	b99a      	cbnz	r2, 800f5f8 <scalbn+0x38>
 800f5d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f5d4:	4323      	orrs	r3, r4
 800f5d6:	d036      	beq.n	800f646 <scalbn+0x86>
 800f5d8:	4b39      	ldr	r3, [pc, #228]	; (800f6c0 <scalbn+0x100>)
 800f5da:	4629      	mov	r1, r5
 800f5dc:	ee10 0a10 	vmov	r0, s0
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	f7f0 ffb9 	bl	8000558 <__aeabi_dmul>
 800f5e6:	4b37      	ldr	r3, [pc, #220]	; (800f6c4 <scalbn+0x104>)
 800f5e8:	429e      	cmp	r6, r3
 800f5ea:	4604      	mov	r4, r0
 800f5ec:	460d      	mov	r5, r1
 800f5ee:	da10      	bge.n	800f612 <scalbn+0x52>
 800f5f0:	a32b      	add	r3, pc, #172	; (adr r3, 800f6a0 <scalbn+0xe0>)
 800f5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5f6:	e03a      	b.n	800f66e <scalbn+0xae>
 800f5f8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800f5fc:	428a      	cmp	r2, r1
 800f5fe:	d10c      	bne.n	800f61a <scalbn+0x5a>
 800f600:	ee10 2a10 	vmov	r2, s0
 800f604:	4620      	mov	r0, r4
 800f606:	4629      	mov	r1, r5
 800f608:	f7f0 fdf0 	bl	80001ec <__adddf3>
 800f60c:	4604      	mov	r4, r0
 800f60e:	460d      	mov	r5, r1
 800f610:	e019      	b.n	800f646 <scalbn+0x86>
 800f612:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f616:	460b      	mov	r3, r1
 800f618:	3a36      	subs	r2, #54	; 0x36
 800f61a:	4432      	add	r2, r6
 800f61c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f620:	428a      	cmp	r2, r1
 800f622:	dd08      	ble.n	800f636 <scalbn+0x76>
 800f624:	2d00      	cmp	r5, #0
 800f626:	a120      	add	r1, pc, #128	; (adr r1, 800f6a8 <scalbn+0xe8>)
 800f628:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f62c:	da1c      	bge.n	800f668 <scalbn+0xa8>
 800f62e:	a120      	add	r1, pc, #128	; (adr r1, 800f6b0 <scalbn+0xf0>)
 800f630:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f634:	e018      	b.n	800f668 <scalbn+0xa8>
 800f636:	2a00      	cmp	r2, #0
 800f638:	dd08      	ble.n	800f64c <scalbn+0x8c>
 800f63a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f63e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f642:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f646:	ec45 4b10 	vmov	d0, r4, r5
 800f64a:	bd70      	pop	{r4, r5, r6, pc}
 800f64c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f650:	da19      	bge.n	800f686 <scalbn+0xc6>
 800f652:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f656:	429e      	cmp	r6, r3
 800f658:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800f65c:	dd0a      	ble.n	800f674 <scalbn+0xb4>
 800f65e:	a112      	add	r1, pc, #72	; (adr r1, 800f6a8 <scalbn+0xe8>)
 800f660:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d1e2      	bne.n	800f62e <scalbn+0x6e>
 800f668:	a30f      	add	r3, pc, #60	; (adr r3, 800f6a8 <scalbn+0xe8>)
 800f66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f66e:	f7f0 ff73 	bl	8000558 <__aeabi_dmul>
 800f672:	e7cb      	b.n	800f60c <scalbn+0x4c>
 800f674:	a10a      	add	r1, pc, #40	; (adr r1, 800f6a0 <scalbn+0xe0>)
 800f676:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d0b8      	beq.n	800f5f0 <scalbn+0x30>
 800f67e:	a10e      	add	r1, pc, #56	; (adr r1, 800f6b8 <scalbn+0xf8>)
 800f680:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f684:	e7b4      	b.n	800f5f0 <scalbn+0x30>
 800f686:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f68a:	3236      	adds	r2, #54	; 0x36
 800f68c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f690:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f694:	4620      	mov	r0, r4
 800f696:	4b0c      	ldr	r3, [pc, #48]	; (800f6c8 <scalbn+0x108>)
 800f698:	2200      	movs	r2, #0
 800f69a:	e7e8      	b.n	800f66e <scalbn+0xae>
 800f69c:	f3af 8000 	nop.w
 800f6a0:	c2f8f359 	.word	0xc2f8f359
 800f6a4:	01a56e1f 	.word	0x01a56e1f
 800f6a8:	8800759c 	.word	0x8800759c
 800f6ac:	7e37e43c 	.word	0x7e37e43c
 800f6b0:	8800759c 	.word	0x8800759c
 800f6b4:	fe37e43c 	.word	0xfe37e43c
 800f6b8:	c2f8f359 	.word	0xc2f8f359
 800f6bc:	81a56e1f 	.word	0x81a56e1f
 800f6c0:	43500000 	.word	0x43500000
 800f6c4:	ffff3cb0 	.word	0xffff3cb0
 800f6c8:	3c900000 	.word	0x3c900000

0800f6cc <_init>:
 800f6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6ce:	bf00      	nop
 800f6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6d2:	bc08      	pop	{r3}
 800f6d4:	469e      	mov	lr, r3
 800f6d6:	4770      	bx	lr

0800f6d8 <_fini>:
 800f6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6da:	bf00      	nop
 800f6dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6de:	bc08      	pop	{r3}
 800f6e0:	469e      	mov	lr, r3
 800f6e2:	4770      	bx	lr
