<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="JanaKhadragy211000240.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_File_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips211000240_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips211000240_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips211000240_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips211000240_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1716101327" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1716101327">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1716103437" xil_pn:in_ck="4585605099584108609" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1716103437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU211000240.vhd"/>
      <outfile xil_pn:name="ALU2_tb.vhd"/>
      <outfile xil_pn:name="ALU32_211000240.vhd"/>
      <outfile xil_pn:name="ALU32_tb.vhd"/>
      <outfile xil_pn:name="Adder211000240.vhd"/>
      <outfile xil_pn:name="Control211000240.vhd"/>
      <outfile xil_pn:name="DataMemory_tb.vhd"/>
      <outfile xil_pn:name="DataMremory211000240.vhd"/>
      <outfile xil_pn:name="InstructionMemory211000240.vhd"/>
      <outfile xil_pn:name="MUX21_211000240.vhd"/>
      <outfile xil_pn:name="PC211000240.vhd"/>
      <outfile xil_pn:name="RegisterFile211000240.vhd"/>
      <outfile xil_pn:name="RegisterFile_tb.vhd"/>
      <outfile xil_pn:name="ShiftLeft211000240.vhd"/>
      <outfile xil_pn:name="SignExtend211000240.vhd"/>
      <outfile xil_pn:name="control_tb.vhd"/>
      <outfile xil_pn:name="mips211000240.vhd"/>
      <outfile xil_pn:name="mips_tb.vhd"/>
      <outfile xil_pn:name="mux211000240.vhd"/>
      <outfile xil_pn:name="mux21_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1716103437" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5645656998843059062" xil_pn:start_ts="1716103437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716103437" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4839785120318028372" xil_pn:start_ts="1716103437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716103016" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4230944372270719420" xil_pn:start_ts="1716103016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716103437" xil_pn:in_ck="4585605099584108609" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1716103437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU211000240.vhd"/>
      <outfile xil_pn:name="ALU2_tb.vhd"/>
      <outfile xil_pn:name="ALU32_211000240.vhd"/>
      <outfile xil_pn:name="ALU32_tb.vhd"/>
      <outfile xil_pn:name="Adder211000240.vhd"/>
      <outfile xil_pn:name="Control211000240.vhd"/>
      <outfile xil_pn:name="DataMemory_tb.vhd"/>
      <outfile xil_pn:name="DataMremory211000240.vhd"/>
      <outfile xil_pn:name="InstructionMemory211000240.vhd"/>
      <outfile xil_pn:name="MUX21_211000240.vhd"/>
      <outfile xil_pn:name="PC211000240.vhd"/>
      <outfile xil_pn:name="RegisterFile211000240.vhd"/>
      <outfile xil_pn:name="RegisterFile_tb.vhd"/>
      <outfile xil_pn:name="ShiftLeft211000240.vhd"/>
      <outfile xil_pn:name="SignExtend211000240.vhd"/>
      <outfile xil_pn:name="control_tb.vhd"/>
      <outfile xil_pn:name="mips211000240.vhd"/>
      <outfile xil_pn:name="mips_tb.vhd"/>
      <outfile xil_pn:name="mux211000240.vhd"/>
      <outfile xil_pn:name="mux21_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1716103441" xil_pn:in_ck="4585605099584108609" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5730807855687263537" xil_pn:start_ts="1716103437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips211000240_beh.prj"/>
      <outfile xil_pn:name="mips211000240_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1716103441" xil_pn:in_ck="-4289103182462632001" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4848356792805576380" xil_pn:start_ts="1716103441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips211000240_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
