

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Wed Dec  5 18:30:24 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.394|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|   12|    8|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    4|    4|         2|          -|          -|      2|    no    |
        |- Loop 2  |    2|    5|         2|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	4  / (exitcond)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	4  / (!tmp_119 & tmp_11)

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%prescale_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %prescale)"   --->   Operation 6 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_V_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %in_V)"   --->   Operation 7 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.09ns)   --->   "%out_bits_V = alloca [2 x i32], align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:293]   --->   Operation 8 'alloca' 'out_bits_V' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 9 [1/1] (1.09ns)   --->   "%c = alloca [2 x i32], align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:304]   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %in_V_read, i32 13, i32 28)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:296]   --->   Operation 10 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_bits_V_addr_1 = getelementptr [2 x i32]* %out_bits_V, i64 0, i64 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:296]   --->   Operation 11 'getelementptr' 'out_bits_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_5, i1 true)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:297]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp, i32 15, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:297]   --->   Operation 13 'partset' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "store i32 %p_Result_6, i32* %out_bits_V_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:297]   --->   Operation 14 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i29 %in_V_read to i13" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:300]   --->   Operation 15 'trunc' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_bits_V_addr = getelementptr [2 x i32]* %out_bits_V, i64 0, i64 1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:300]   --->   Operation 16 'getelementptr' 'out_bits_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_60 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_118, i1 true)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:301]   --->   Operation 17 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i14.i32.i32(i32 undef, i14 %tmp_60, i32 18, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:301]   --->   Operation 18 'partset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.09ns)   --->   "store i32 %p_Result_2, i32* %out_bits_V_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:301]   --->   Operation 19 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "br label %0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:305]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ 0, %.preheader.preheader ], [ %i, %1 ]"   --->   Operation 21 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.45ns)   --->   "%exitcond = icmp eq i2 %i1, -2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:305]   --->   Operation 22 'icmp' 'exitcond' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 23 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.80ns)   --->   "%i = add i2 %i1, 1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:305]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.preheader, label %1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:305]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = zext i2 %i1 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306]   --->   Operation 26 'zext' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_bits_V_addr_2 = getelementptr [2 x i32]* %out_bits_V, i64 0, i64 %tmp_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306]   --->   Operation 27 'getelementptr' 'out_bits_V_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.09ns)   --->   "%p_Val2_s = load i32* %out_bits_V_addr_2, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306]   --->   Operation 28 'load' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "br label %.preheader3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:312]   --->   Operation 29 'br' <Predicate = (exitcond)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 3.81>
ST_3 : Operation 30 [1/2] (1.09ns)   --->   "%p_Val2_s = load i32* %out_bits_V_addr_2, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306]   --->   Operation 30 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_s, i32 31, i32 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306]   --->   Operation 31 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.62ns)   --->   "%tmp_i = call i32 @llvm.cttz.i32(i32 %p_Result_s, i1 true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306]   --->   Operation 32 'cttz' 'tmp_i' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c_addr = getelementptr inbounds [2 x i32]* %c, i64 0, i64 %tmp_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306]   --->   Operation 33 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.09ns)   --->   "store i32 %tmp_i, i32* %c_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:305]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.09>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%in_shift = phi i29 [ %in_shift_V, %"operator<<.exit" ], [ %in_V_read, %.preheader3.preheader ]"   --->   Operation 36 'phi' 'in_shift' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shift = phi i32 [ %shift_2, %"operator<<.exit" ], [ 0, %.preheader3.preheader ]"   --->   Operation 37 'phi' 'shift' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_1, %"operator<<.exit" ], [ 0, %.preheader3.preheader ]"   --->   Operation 38 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i2, i32 1)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:312]   --->   Operation 39 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 40 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.80ns)   --->   "%i_1 = add i2 %i2, 1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:312]   --->   Operation 41 'add' 'i_1' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.97ns)   --->   "br i1 %tmp_119, label %.loopexit_ifconv, label %"operator<<.exit"" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:312]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.97>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = zext i2 %i2 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:313]   --->   Operation 43 'zext' 'tmp_6' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr inbounds [2 x i32]* %c, i64 0, i64 %tmp_6" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:313]   --->   Operation 44 'getelementptr' 'c_addr_1' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (1.09ns)   --->   "%c_load = load i32* %c_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:313]   --->   Operation 45 'load' 'c_load' <Predicate = (!tmp_119)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 5 <SV = 3> <Delay = 8.39>
ST_5 : Operation 46 [1/2] (1.09ns)   --->   "%c_load = load i32* %c_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:313]   --->   Operation 46 'load' 'c_load' <Predicate = (!tmp_119)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 47 [1/1] (1.57ns)   --->   "%shift_2 = add nsw i32 %shift, %c_load" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:313]   --->   Operation 47 'add' 'shift_2' <Predicate = (!tmp_119)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c_load, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 48 'bitselect' 'isNeg' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.57ns)   --->   "%tmp_7 = sub nsw i32 0, %c_load" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 49 'sub' 'tmp_7' <Predicate = (!tmp_119)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.45ns)   --->   "%sh_assign_1 = select i1 %isNeg, i32 %tmp_7, i32 %c_load" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 50 'select' 'sh_assign_1' <Predicate = (!tmp_119)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = zext i29 %in_shift to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 51 'zext' 'tmp_8' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node in_shift_V)   --->   "%tmp_9 = shl i32 %tmp_8, %sh_assign_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 52 'shl' 'tmp_9' <Predicate = (!tmp_119)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node in_shift_V)   --->   "%tmp_10 = lshr i32 %tmp_8, %sh_assign_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 53 'lshr' 'tmp_10' <Predicate = (!tmp_119)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node in_shift_V)   --->   "%tmp_121 = trunc i32 %tmp_10 to i29" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 54 'trunc' 'tmp_121' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node in_shift_V)   --->   "%tmp_122 = trunc i32 %tmp_9 to i29" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 55 'trunc' 'tmp_122' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.79ns) (out node of the LUT)   --->   "%in_shift_V = select i1 %isNeg, i29 %tmp_121, i29 %tmp_122" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 56 'select' 'in_shift_V' <Predicate = (!tmp_119)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.31ns)   --->   "%tmp_11 = icmp eq i32 %c_load, 16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:315]   --->   Operation 57 'icmp' 'tmp_11' <Predicate = (!tmp_119)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.97ns)   --->   "br i1 %tmp_11, label %.preheader3, label %.loopexit_ifconv" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:315]   --->   Operation 58 'br' <Predicate = (!tmp_119)> <Delay = 0.97>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%p_Val2_in = phi i29 [ %in_shift, %.preheader3 ], [ %in_shift_V, %"operator<<.exit" ]"   --->   Operation 59 'phi' 'p_Val2_in' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift, %.preheader3 ], [ %shift_2, %"operator<<.exit" ]"   --->   Operation 60 'phi' 'shift_1' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.27ns)   --->   "%tmp_12 = sub i9 127, %prescale_read" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:323]   --->   Operation 61 'sub' 'tmp_12' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%tmp_12_cast = sext i9 %tmp_12 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:323]   --->   Operation 62 'sext' 'tmp_12_cast' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.57ns) (out node of the LUT)   --->   "%newexp = sub i32 %tmp_12_cast, %shift_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:323]   --->   Operation 63 'sub' 'newexp' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:329]   --->   Operation 64 'bitselect' 'tmp_124' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.29ns)   --->   "%tmp_14 = icmp eq i29 %in_V_read, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:329]   --->   Operation 65 'icmp' 'tmp_14' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.46ns)   --->   "%or_cond = or i1 %tmp_124, %tmp_14" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:329]   --->   Operation 66 'or' 'or_cond' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_125 = trunc i32 %newexp to i8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:323]   --->   Operation 67 'trunc' 'tmp_125' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%phitmp5 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %p_Val2_in, i32 5, i32 27)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314]   --->   Operation 68 'partselect' 'phitmp5' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.45ns) (out node of the LUT)   --->   "%p_Val2_36 = select i1 %or_cond, i23 0, i23 %phitmp5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:322->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:339]   --->   Operation 69 'select' 'p_Val2_36' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.35ns)   --->   "%out_exp_V = select i1 %or_cond, i8 0, i8 %tmp_125" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:340]   --->   Operation 70 'select' 'out_exp_V' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_32 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %out_exp_V, i23 %p_Val2_36)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:341]   --->   Operation 71 'bitconcatenate' 'p_Result_32' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%result_write_assign = bitcast i32 %p_Result_32 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:341]   --->   Operation 72 'bitcast' 'result_write_assign' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "ret float %result_write_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:342]   --->   Operation 73 'ret' <Predicate = (tmp_119) | (!tmp_11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prescale_read       (read             ) [ 001111]
in_V_read           (read             ) [ 001111]
out_bits_V          (alloca           ) [ 001100]
c                   (alloca           ) [ 001111]
p_Result_5          (partselect       ) [ 000000]
out_bits_V_addr_1   (getelementptr    ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
p_Result_6          (partset          ) [ 000000]
StgValue_14         (store            ) [ 000000]
tmp_118             (trunc            ) [ 000000]
out_bits_V_addr     (getelementptr    ) [ 000000]
tmp_60              (bitconcatenate   ) [ 000000]
p_Result_2          (partset          ) [ 000000]
StgValue_19         (store            ) [ 000000]
StgValue_20         (br               ) [ 011100]
i1                  (phi              ) [ 001000]
exitcond            (icmp             ) [ 001100]
StgValue_23         (speclooptripcount) [ 000000]
i                   (add              ) [ 011100]
StgValue_25         (br               ) [ 000000]
tmp_4               (zext             ) [ 000100]
out_bits_V_addr_2   (getelementptr    ) [ 000100]
StgValue_29         (br               ) [ 001111]
p_Val2_s            (load             ) [ 000000]
p_Result_s          (partselect       ) [ 000000]
tmp_i               (cttz             ) [ 000000]
c_addr              (getelementptr    ) [ 000000]
StgValue_34         (store            ) [ 000000]
StgValue_35         (br               ) [ 011100]
in_shift            (phi              ) [ 000011]
shift               (phi              ) [ 000011]
i2                  (phi              ) [ 000010]
tmp_119             (bitselect        ) [ 000011]
StgValue_40         (speclooptripcount) [ 000000]
i_1                 (add              ) [ 001011]
StgValue_42         (br               ) [ 000011]
tmp_6               (zext             ) [ 000000]
c_addr_1            (getelementptr    ) [ 000001]
c_load              (load             ) [ 000000]
shift_2             (add              ) [ 001011]
isNeg               (bitselect        ) [ 000000]
tmp_7               (sub              ) [ 000000]
sh_assign_1         (select           ) [ 000000]
tmp_8               (zext             ) [ 000000]
tmp_9               (shl              ) [ 000000]
tmp_10              (lshr             ) [ 000000]
tmp_121             (trunc            ) [ 000000]
tmp_122             (trunc            ) [ 000000]
in_shift_V          (select           ) [ 001011]
tmp_11              (icmp             ) [ 000011]
StgValue_58         (br               ) [ 001011]
p_Val2_in           (phi              ) [ 000001]
shift_1             (phi              ) [ 000001]
tmp_12              (sub              ) [ 000000]
tmp_12_cast         (sext             ) [ 000000]
newexp              (sub              ) [ 000000]
tmp_124             (bitselect        ) [ 000000]
tmp_14              (icmp             ) [ 000000]
or_cond             (or               ) [ 000000]
tmp_125             (trunc            ) [ 000000]
phitmp5             (partselect       ) [ 000000]
p_Val2_36           (select           ) [ 000000]
out_exp_V           (select           ) [ 000000]
p_Result_32         (bitconcatenate   ) [ 000000]
result_write_assign (bitcast          ) [ 000000]
StgValue_73         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="out_bits_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="prescale_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="29" slack="0"/>
<pin id="94" dir="0" index="1" bw="29" slack="0"/>
<pin id="95" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="out_bits_V_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="1" slack="0"/>
<pin id="121" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
<pin id="123" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_14/1 StgValue_19/1 p_Val2_s/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_bits_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="out_bits_V_addr_2_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="2" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="c_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="1"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_34/3 c_load/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="c_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="1"/>
<pin id="153" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="in_shift_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="29" slack="1"/>
<pin id="164" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="in_shift (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="in_shift_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="29" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="29" slack="2"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_shift/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="shift_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="shift_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i2_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="i2_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="p_Val2_in_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_in (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Val2_in_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="29" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="29" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_in/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="shift_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="shift_1_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Result_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="29" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="0" index="3" bw="6" slack="0"/>
<pin id="220" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="17" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="17" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="0" index="4" bw="6" slack="0"/>
<pin id="239" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_118_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="29" slack="0"/>
<pin id="248" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_118/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_60_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="0" index="1" bw="13" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Result_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="14" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="0" index="4" bw="6" slack="0"/>
<pin id="264" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Result_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="0" index="3" bw="1" slack="0"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_119_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_119/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_6_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shift_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="isNeg_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_7_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sh_assign_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_8_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="29" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="29" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="29" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_121_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_121/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_122_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_122/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="in_shift_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="29" slack="0"/>
<pin id="382" dir="0" index="2" bw="29" slack="0"/>
<pin id="383" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_shift_V/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_11_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_12_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="9" slack="3"/>
<pin id="397" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_12_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="newexp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_124_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_124/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_14_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="29" slack="3"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_cond_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_125_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_125/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="phitmp5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="23" slack="0"/>
<pin id="434" dir="0" index="1" bw="29" slack="0"/>
<pin id="435" dir="0" index="2" bw="4" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp5/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Val2_36_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="23" slack="0"/>
<pin id="446" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_36/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="out_exp_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Result_32_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="0" index="3" bw="23" slack="0"/>
<pin id="463" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_32/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="result_write_assign_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_write_assign/5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="prescale_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="3"/>
<pin id="474" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="477" class="1005" name="in_V_read_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="29" slack="2"/>
<pin id="479" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_4_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="496" class="1005" name="out_bits_V_addr_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_V_addr_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_119_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="505" class="1005" name="i_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="c_addr_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="shift_2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="in_shift_V_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="29" slack="1"/>
<pin id="522" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="in_shift_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="78" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="78" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="171"><net_src comp="165" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="204"><net_src comp="162" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="214"><net_src comp="172" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="92" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="215" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="225" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="245"><net_src comp="233" pin="5"/><net_sink comp="106" pin=1"/></net>

<net id="249"><net_src comp="92" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="250" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="270"><net_src comp="258" pin="5"/><net_sink comp="106" pin=4"/></net>

<net id="275"><net_src comp="155" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="155" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="155" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="106" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="288" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="20" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="298" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="188" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="188" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="188" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="330"><net_src comp="172" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="138" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="138" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="28" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="138" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="333" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="138" pin="3"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="162" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="347" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="355" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="347" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="359" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="333" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="371" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="379" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="392"><net_src comp="138" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="208" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="28" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="409" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="403" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="198" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="447"><net_src comp="422" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="432" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="422" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="428" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="464"><net_src comp="74" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="450" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="442" pin="3"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="458" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="86" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="480"><net_src comp="92" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="489"><net_src comp="277" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="494"><net_src comp="283" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="499"><net_src comp="125" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="504"><net_src comp="307" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="315" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="513"><net_src comp="144" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="518"><net_src comp="326" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="523"><net_src comp="379" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
		out_bits_V_addr_1 : 1
		tmp : 1
		p_Result_6 : 2
		StgValue_14 : 3
		out_bits_V_addr : 1
		tmp_60 : 1
		p_Result_2 : 2
		StgValue_19 : 3
	State 2
		exitcond : 1
		i : 1
		StgValue_25 : 2
		tmp_4 : 1
		out_bits_V_addr_2 : 2
		p_Val2_s : 3
	State 3
		p_Result_s : 1
		tmp_i : 2
		StgValue_34 : 3
	State 4
		tmp_119 : 1
		i_1 : 1
		StgValue_42 : 2
		tmp_6 : 1
		c_addr_1 : 2
		c_load : 3
	State 5
		shift_2 : 1
		isNeg : 1
		tmp_7 : 1
		sh_assign_1 : 2
		tmp_9 : 3
		tmp_10 : 3
		tmp_121 : 4
		tmp_122 : 4
		in_shift_V : 5
		tmp_11 : 1
		StgValue_58 : 2
		p_Val2_in : 6
		shift_1 : 3
		tmp_12_cast : 1
		newexp : 4
		tmp_124 : 5
		or_cond : 6
		tmp_125 : 5
		phitmp5 : 7
		p_Val2_36 : 8
		out_exp_V : 6
		p_Result_32 : 9
		result_write_assign : 10
		StgValue_73 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       tmp_7_fu_341       |    0    |    39   |
|    sub   |       tmp_12_fu_394      |    0    |    16   |
|          |       newexp_fu_403      |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |    sh_assign_1_fu_347    |    0    |    32   |
|  select  |     in_shift_V_fu_379    |    0    |    29   |
|          |     p_Val2_36_fu_442     |    0    |    23   |
|          |     out_exp_V_fu_450     |    0    |    8    |
|----------|--------------------------|---------|---------|
|    shl   |       tmp_9_fu_359       |    0    |    85   |
|----------|--------------------------|---------|---------|
|   lshr   |       tmp_10_fu_365      |    0    |    85   |
|----------|--------------------------|---------|---------|
|   cttz   |       tmp_i_fu_298       |    40   |    36   |
|----------|--------------------------|---------|---------|
|          |         i_fu_277         |    0    |    10   |
|    add   |        i_1_fu_315        |    0    |    10   |
|          |      shift_2_fu_326      |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |      exitcond_fu_271     |    0    |    8    |
|   icmp   |       tmp_11_fu_388      |    0    |    18   |
|          |       tmp_14_fu_417      |    0    |    18   |
|----------|--------------------------|---------|---------|
|    or    |      or_cond_fu_422      |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   | prescale_read_read_fu_86 |    0    |    0    |
|          |   in_V_read_read_fu_92   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_5_fu_215    |    0    |    0    |
|partselect|     p_Result_s_fu_288    |    0    |    0    |
|          |      phitmp5_fu_432      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_225        |    0    |    0    |
|bitconcatenate|       tmp_60_fu_250      |    0    |    0    |
|          |    p_Result_32_fu_458    |    0    |    0    |
|----------|--------------------------|---------|---------|
|  partset |     p_Result_6_fu_233    |    0    |    0    |
|          |     p_Result_2_fu_258    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      tmp_118_fu_246      |    0    |    0    |
|   trunc  |      tmp_121_fu_371      |    0    |    0    |
|          |      tmp_122_fu_375      |    0    |    0    |
|          |      tmp_125_fu_428      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_4_fu_283       |    0    |    0    |
|   zext   |       tmp_6_fu_321       |    0    |    0    |
|          |       tmp_8_fu_355       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      tmp_119_fu_307      |    0    |    0    |
| bitselect|       isNeg_fu_333       |    0    |    0    |
|          |      tmp_124_fu_409      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    tmp_12_cast_fu_399    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    40   |   497   |
|----------|--------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|     c    |    0   |   64   |    1   |
|out_bits_V|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |   64   |    1   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     c_addr_1_reg_510    |    1   |
|        i1_reg_151       |    2   |
|        i2_reg_184       |    2   |
|       i_1_reg_505       |    2   |
|        i_reg_486        |    2   |
|    in_V_read_reg_477    |   29   |
|    in_shift_V_reg_520   |   29   |
|     in_shift_reg_162    |   29   |
|out_bits_V_addr_2_reg_496|    1   |
|    p_Val2_in_reg_195    |   29   |
|  prescale_read_reg_472  |    9   |
|     shift_1_reg_205     |   32   |
|     shift_2_reg_515     |   32   |
|      shift_reg_172      |   32   |
|     tmp_119_reg_501     |    1   |
|      tmp_4_reg_491      |   64   |
+-------------------------+--------+
|          Total          |   296  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   3  |   1  |    3   ||    15   |
| grp_access_fu_138 |  p0  |   3  |   1  |    3   ||    15   |
|   shift_reg_172   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   70   ||  2.9965 ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   40   |   497  |
|   Memory  |    2   |    -   |   64   |    1   |
|Multiplexer|    -   |    2   |    -   |   39   |
|  Register |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   400  |   537  |
+-----------+--------+--------+--------+--------+
