/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_primitive_example_design_13(data_in, data_out_flop, output_enable, \$auto$rs_design_edit.cc:568:execute$762 , \$auto$rs_design_edit.cc:568:execute$763 , \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 , \$auto$rs_design_edit.cc:568:execute$764 , \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 , \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 , \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 , \$auto$rs_design_edit.cc:568:execute$765 , \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 , \$auto$rs_design_edit.cc:568:execute$755 , \$auto$rs_design_edit.cc:568:execute$756 , \$auto$rs_design_edit.cc:568:execute$757 , \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 , \$auto$rs_design_edit.cc:568:execute$767 , \$auto$rs_design_edit.cc:568:execute$766 , \$auto$rs_design_edit.cc:568:execute$758 , \$auto$rs_design_edit.cc:568:execute$759 , \$auto$rs_design_edit.cc:568:execute$760 
, \$auto$rs_design_edit.cc:568:execute$761 , \$auto$rs_design_edit.cc:375:check_undriven_IO$776 , \$auto$rs_design_edit.cc:375:check_undriven_IO$775 , \$auto$clkbufmap.cc:298:execute$733 , \$iopadmap$i2 , \$iopadmap$i1 , \$iopadmap$data_out , \$auto$rs_design_edit.cc:375:check_undriven_IO$774 );
  output \$auto$rs_design_edit.cc:568:execute$762 ;
  output \$auto$rs_design_edit.cc:568:execute$761 ;
  output \$auto$rs_design_edit.cc:568:execute$760 ;
  output \$auto$rs_design_edit.cc:568:execute$759 ;
  output \$auto$rs_design_edit.cc:568:execute$758 ;
  output \$auto$rs_design_edit.cc:568:execute$757 ;
  output \$auto$rs_design_edit.cc:568:execute$756 ;
  output \$auto$rs_design_edit.cc:568:execute$755 ;
  input \$auto$clkbufmap.cc:298:execute$733 ;
  output \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 ;
  output \$auto$rs_design_edit.cc:375:check_undriven_IO$774 ;
  output \$auto$rs_design_edit.cc:375:check_undriven_IO$775 ;
  output \$iopadmap$data_out ;
  input [3:0] \$iopadmap$i1 ;
  input [3:0] \$iopadmap$i2 ;
  output \$auto$rs_design_edit.cc:375:check_undriven_IO$776 ;
  output \$auto$rs_design_edit.cc:568:execute$763 ;
  output \$auto$rs_design_edit.cc:568:execute$764 ;
  output \$auto$rs_design_edit.cc:568:execute$766 ;
  output \$auto$rs_design_edit.cc:568:execute$767 ;
  output [3:0] data_in;
  output \$auto$rs_design_edit.cc:568:execute$765 ;
  input data_out_flop;
  input \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ;
  input \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ;
  input \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ;
  output output_enable;
  output \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 ;
  output \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 ;
  wire \$auto$rs_design_edit.cc:568:execute$762 ;
  wire \$auto$rs_design_edit.cc:568:execute$761 ;
  wire \$auto$rs_design_edit.cc:568:execute$760 ;
  wire \$auto$rs_design_edit.cc:568:execute$759 ;
  wire \$auto$rs_design_edit.cc:568:execute$758 ;
  wire \$auto$rs_design_edit.cc:568:execute$757 ;
  wire \$auto$rs_design_edit.cc:568:execute$756 ;
  wire \$auto$rs_design_edit.cc:568:execute$755 ;
  wire \$auto$clkbufmap.cc:298:execute$733 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 ;
  wire \$auto$rs_design_edit.cc:375:check_undriven_IO$774 ;
  wire \$iopadmap$channel_bond_sync_in ;
  wire \$auto$rs_design_edit.cc:375:check_undriven_IO$775 ;
  wire \$iopadmap$data_out ;
  wire [3:0] \$iopadmap$i1 ;
  wire [3:0] \$iopadmap$i2 ;
  wire \$auto$rs_design_edit.cc:375:check_undriven_IO$776 ;
  wire \$iopadmap$pll_clk ;
  wire \$iopadmap$reset ;
  wire \$auto$rs_design_edit.cc:568:execute$763 ;
  wire \$auto$rs_design_edit.cc:568:execute$764 ;
  wire \$auto$rs_design_edit.cc:568:execute$766 ;
  wire \$auto$rs_design_edit.cc:568:execute$767 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  wire [3:0] data_in;
  wire \$auto$rs_design_edit.cc:568:execute$765 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:15.5-15.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:15.5-15.18" *)
  wire data_out_flop;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:16.5-16.18" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:16.5-16.18" *)
  wire output_enable;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$271$auto$blifparse.cc:362:parse_blif$272  (
    .C(\$auto$clkbufmap.cc:298:execute$733 ),
    .D(data_out_flop),
    .E(1'h1),
    .Q(\$iopadmap$data_out ),
    .R(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$271$auto$blifparse.cc:362:parse_blif$273  (
    .C(\$auto$clkbufmap.cc:298:execute$733 ),
    .D(1'h1),
    .E(1'h1),
    .Q(output_enable),
    .R(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$726$auto$blifparse.cc:515:parse_blif$727  (
    .A({ \$iopadmap$i2 [1], \$iopadmap$i1 [1], \$iopadmap$i2 [0], \$iopadmap$i1 [0] }),
    .Y(data_in[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$726$auto$blifparse.cc:515:parse_blif$728  (
    .A({ \$iopadmap$i2 [2], \$iopadmap$i1 [2], \$iopadmap$i2 [1], \$iopadmap$i1 [1], \$iopadmap$i2 [0], \$iopadmap$i1 [0] }),
    .Y(data_in[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$726$auto$blifparse.cc:515:parse_blif$729  (
    .A({ \$iopadmap$i2 [3], \$iopadmap$i1 [3], data_in[2], \$iopadmap$i2 [2], \$iopadmap$i1 [2] }),
    .Y(data_in[3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$726$auto$blifparse.cc:515:parse_blif$730  (
    .A({ \$iopadmap$i2 [0], \$iopadmap$i1 [0] }),
    .Y(data_in[0])
  );
  assign \$auto$rs_design_edit.cc:568:execute$755  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$756  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$757  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$758  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$759  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$760  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$761  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$762  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$763  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$764  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$765  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$766  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$767  = 1'h1;
  assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ;
  assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ;
  assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ;
  assign \$auto$rs_design_edit.cc:375:check_undriven_IO$774  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ;
  assign \$auto$rs_design_edit.cc:375:check_undriven_IO$775  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ;
  assign \$auto$rs_design_edit.cc:375:check_undriven_IO$776  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ;
endmodule
