//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_52
.address_size 64

	// .globl	_Z8solveZEfPfS_PKfS1_fiS1_fiiiii
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.visible .entry _Z8solveZEfPfS_PKfS1_fiS1_fiiiii(
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_0,
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_1,
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_2,
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_3,
	.param .f32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_4,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_5,
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_6,
	.param .f32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_7,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_8,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_9,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_10,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_11,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_12
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<118>;
	.reg .f32 	%f<487>;
	.reg .b32 	%r<763>;
	.reg .b64 	%rd<161>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd71, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_0];
	ld.param.u64 	%rd72, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_1];
	ld.param.u64 	%rd73, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_2];
	ld.param.u64 	%rd75, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_3];
	ld.param.f32 	%f184, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_4];
	ld.param.u32 	%r285, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_5];
	ld.param.u64 	%rd74, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_6];
	ld.param.f32 	%f185, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_7];
	ld.param.u32 	%r286, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_8];
	ld.param.u32 	%r289, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_9];
	ld.param.u32 	%r287, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_10];
	ld.param.u32 	%r290, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_11];
	ld.param.u32 	%r288, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_12];
	cvta.to.global.u64 	%rd1, %rd75;
	mov.u32 	%r291, %ctaid.x;
	mov.u32 	%r292, %ntid.x;
	mov.u32 	%r293, %tid.x;
	mad.lo.s32 	%r294, %r286, %r285, %r293;
	mad.lo.s32 	%r295, %r291, %r292, %r294;
	cvt.u64.u32	%rd2, %r295;
	mov.u32 	%r296, %ctaid.y;
	mov.u32 	%r297, %ntid.y;
	mov.u32 	%r298, %tid.y;
	mad.lo.s32 	%r299, %r287, %r285, %r298;
	mad.lo.s32 	%r300, %r296, %r297, %r299;
	cvt.u64.u32	%rd3, %r300;
	mul.lo.s32 	%r301, %r289, %r285;
	cvt.s64.s32	%rd76, %r301;
	mul.lo.s32 	%r302, %r290, %r285;
	cvt.s64.s32	%rd77, %r302;
	setp.ge.u64	%p1, %rd3, %rd77;
	setp.ge.u64	%p2, %rd2, %rd76;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_213;

	cvt.s64.s32	%rd4, %r285;
	and.b64  	%rd78, %rd4, -4294967296;
	setp.eq.s64	%p4, %rd78, 0;
	@%p4 bra 	BB0_3;

	div.u64 	%rd141, %rd2, %rd4;
	bra.uni 	BB0_4;

BB0_3:
	cvt.u32.u64	%r303, %rd4;
	cvt.u32.u64	%r304, %rd2;
	div.u32 	%r305, %r304, %r303;
	cvt.u64.u32	%rd141, %r305;

BB0_4:
	cvt.rn.f32.u64	%f186, %rd141;
	cvt.rmi.f32.f32	%f187, %f186;
	cvt.rzi.u64.f32	%rd8, %f187;
	@%p4 bra 	BB0_6;

	div.u64 	%rd142, %rd3, %rd4;
	bra.uni 	BB0_7;

BB0_6:
	cvt.u32.u64	%r306, %rd4;
	cvt.u32.u64	%r307, %rd3;
	div.u32 	%r308, %r307, %r306;
	cvt.u64.u32	%rd142, %r308;

BB0_7:
	cvt.rn.f32.u64	%f188, %rd142;
	cvt.rmi.f32.f32	%f189, %f188;
	cvt.rzi.u64.f32	%rd12, %f189;
	setp.gt.u64	%p6, %rd8, %rd12;
	@%p6 bra 	BB0_213;

	@%p4 bra 	BB0_10;

	rem.u64 	%rd143, %rd2, %rd4;
	bra.uni 	BB0_11;

BB0_10:
	cvt.u32.u64	%r309, %rd4;
	cvt.u32.u64	%r310, %rd2;
	rem.u32 	%r311, %r310, %r309;
	cvt.u64.u32	%rd143, %r311;

BB0_11:
	@%p4 bra 	BB0_13;

	rem.u64 	%rd144, %rd3, %rd4;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r312, %rd4;
	cvt.u32.u64	%r313, %rd3;
	rem.u32 	%r314, %r313, %r312;
	cvt.u64.u32	%rd144, %r314;

BB0_14:
	mul.lo.s64 	%rd82, %rd143, %rd4;
	add.s64 	%rd83, %rd82, %rd144;
	cvta.to.global.u64 	%rd84, %rd73;
	shl.b64 	%rd85, %rd83, 2;
	add.s64 	%rd86, %rd84, %rd85;
	ld.global.f32 	%f1, [%rd86];
	mul.lo.s64 	%rd87, %rd4, 6;
	mul.lo.s64 	%rd19, %rd87, %rd8;
	mul.lo.s64 	%rd20, %rd87, %rd12;
	mul.lo.s64 	%rd88, %rd144, 3;
	add.s64 	%rd89, %rd88, %rd19;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd1, %rd90;
	mul.lo.s64 	%rd92, %rd143, 3;
	add.s64 	%rd93, %rd92, %rd20;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.f32 	%f2, [%rd91];
	ld.global.f32 	%f3, [%rd95];
	sub.f32 	%f190, %f3, %f2;
	ld.global.f32 	%f4, [%rd91+4];
	ld.global.f32 	%f5, [%rd95+4];
	sub.f32 	%f191, %f5, %f4;
	mul.f32 	%f192, %f191, %f191;
	fma.rn.f32 	%f193, %f190, %f190, %f192;
	ld.global.f32 	%f6, [%rd91+8];
	ld.global.f32 	%f7, [%rd95+8];
	sub.f32 	%f194, %f7, %f6;
	fma.rn.f32 	%f195, %f194, %f194, %f193;
	sqrt.rn.f32 	%f8, %f195;
	mul.f32 	%f196, %f8, %f184;
	neg.f32 	%f437, %f196;
	setp.eq.f32	%p9, %f8, 0f00000000;
	@%p9 bra 	BB0_62;
	bra.uni 	BB0_15;

BB0_62:
	mul.f32 	%f249, %f1, %f184;
	mov.f32 	%f457, 0f00000000;
	sub.f32 	%f444, %f457, %f249;
	bra.uni 	BB0_63;

BB0_15:
	add.u64 	%rd21, %SPL, 0;
	abs.f32 	%f10, %f437;
	setp.neu.f32	%p10, %f10, 0f7F800000;
	mov.f32 	%f431, %f437;
	@%p10 bra 	BB0_17;

	mov.f32 	%f197, 0f00000000;
	mul.rn.f32 	%f431, %f437, %f197;

BB0_17:
	mul.f32 	%f198, %f431, 0f3F22F983;
	cvt.rni.s32.f32	%r692, %f198;
	cvt.rn.f32.s32	%f199, %r692;
	neg.f32 	%f200, %f199;
	mov.f32 	%f201, 0f3FC90FDA;
	fma.rn.f32 	%f202, %f200, %f201, %f431;
	mov.f32 	%f203, 0f33A22168;
	fma.rn.f32 	%f204, %f200, %f203, %f202;
	mov.f32 	%f205, 0f27C234C5;
	fma.rn.f32 	%f432, %f200, %f205, %f204;
	abs.f32 	%f206, %f431;
	add.s64 	%rd22, %rd21, 24;
	setp.leu.f32	%p11, %f206, 0f47CE4780;
	@%p11 bra 	BB0_28;

	mov.b32 	 %r2, %f431;
	shr.u32 	%r3, %r2, 23;
	shl.b32 	%r317, %r2, 8;
	or.b32  	%r4, %r317, -2147483648;
	mov.u32 	%r684, 0;
	mov.u64 	%rd145, __cudart_i2opi_f;
	mov.u32 	%r683, -6;
	mov.u64 	%rd146, %rd21;

BB0_19:
	.pragma "nounroll";
	ld.const.u32 	%r320, [%rd145];
	// inline asm
	{
	mad.lo.cc.u32   %r318, %r320, %r4, %r684;
	madc.hi.u32     %r684, %r320, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd146], %r318;
	add.s64 	%rd146, %rd146, 4;
	add.s64 	%rd145, %rd145, 4;
	add.s32 	%r683, %r683, 1;
	setp.ne.s32	%p12, %r683, 0;
	@%p12 bra 	BB0_19;

	and.b32  	%r323, %r3, 255;
	add.s32 	%r324, %r323, -128;
	shr.u32 	%r325, %r324, 5;
	and.b32  	%r9, %r2, -2147483648;
	st.local.u32 	[%rd22], %r684;
	mov.u32 	%r326, 6;
	sub.s32 	%r327, %r326, %r325;
	mul.wide.s32 	%rd98, %r327, 4;
	add.s64 	%rd27, %rd21, %rd98;
	ld.local.u32 	%r685, [%rd27];
	ld.local.u32 	%r686, [%rd27+-4];
	and.b32  	%r12, %r3, 31;
	setp.eq.s32	%p13, %r12, 0;
	@%p13 bra 	BB0_22;

	mov.u32 	%r328, 32;
	sub.s32 	%r329, %r328, %r12;
	shr.u32 	%r330, %r686, %r329;
	shl.b32 	%r331, %r685, %r12;
	add.s32 	%r685, %r330, %r331;
	ld.local.u32 	%r332, [%rd27+-8];
	shr.u32 	%r333, %r332, %r329;
	shl.b32 	%r334, %r686, %r12;
	add.s32 	%r686, %r333, %r334;

BB0_22:
	shr.u32 	%r335, %r686, 30;
	shl.b32 	%r336, %r685, 2;
	add.s32 	%r687, %r335, %r336;
	shl.b32 	%r18, %r686, 2;
	shr.u32 	%r337, %r687, 31;
	shr.u32 	%r338, %r685, 30;
	add.s32 	%r19, %r337, %r338;
	setp.eq.s32	%p14, %r337, 0;
	@%p14 bra 	BB0_23;

	not.b32 	%r339, %r687;
	neg.s32 	%r689, %r18;
	setp.eq.s32	%p15, %r18, 0;
	selp.u32	%r340, 1, 0, %p15;
	add.s32 	%r687, %r340, %r339;
	xor.b32  	%r688, %r9, -2147483648;
	bra.uni 	BB0_25;

BB0_23:
	mov.u32 	%r688, %r9;
	mov.u32 	%r689, %r18;

BB0_25:
	clz.b32 	%r691, %r687;
	setp.eq.s32	%p16, %r691, 0;
	shl.b32 	%r341, %r687, %r691;
	mov.u32 	%r342, 32;
	sub.s32 	%r343, %r342, %r691;
	shr.u32 	%r344, %r689, %r343;
	add.s32 	%r345, %r344, %r341;
	selp.b32	%r27, %r687, %r345, %p16;
	mov.u32 	%r346, -921707870;
	mul.hi.u32 	%r690, %r27, %r346;
	setp.eq.s32	%p17, %r9, 0;
	neg.s32 	%r347, %r19;
	selp.b32	%r692, %r19, %r347, %p17;
	setp.lt.s32	%p18, %r690, 1;
	@%p18 bra 	BB0_27;

	mul.lo.s32 	%r348, %r27, -921707870;
	shr.u32 	%r349, %r348, 31;
	shl.b32 	%r350, %r690, 1;
	add.s32 	%r690, %r349, %r350;
	add.s32 	%r691, %r691, 1;

BB0_27:
	mov.u32 	%r351, 126;
	sub.s32 	%r352, %r351, %r691;
	shl.b32 	%r353, %r352, 23;
	add.s32 	%r354, %r690, 1;
	shr.u32 	%r355, %r354, 7;
	add.s32 	%r356, %r355, 1;
	shr.u32 	%r357, %r356, 1;
	add.s32 	%r358, %r357, %r353;
	or.b32  	%r359, %r358, %r688;
	mov.b32 	 %f432, %r359;

BB0_28:
	mul.rn.f32 	%f16, %f432, %f432;
	add.s32 	%r35, %r692, 1;
	and.b32  	%r36, %r35, 1;
	setp.eq.s32	%p19, %r36, 0;
	@%p19 bra 	BB0_30;

	mov.f32 	%f207, 0fBAB6061A;
	mov.f32 	%f208, 0f37CCF5CE;
	fma.rn.f32 	%f433, %f208, %f16, %f207;
	bra.uni 	BB0_31;

BB0_30:
	mov.f32 	%f209, 0f3C08839E;
	mov.f32 	%f210, 0fB94CA1F9;
	fma.rn.f32 	%f433, %f210, %f16, %f209;

BB0_31:
	@%p19 bra 	BB0_33;

	mov.f32 	%f211, 0f3D2AAAA5;
	fma.rn.f32 	%f212, %f433, %f16, %f211;
	mov.f32 	%f213, 0fBF000000;
	fma.rn.f32 	%f434, %f212, %f16, %f213;
	bra.uni 	BB0_34;

BB0_33:
	mov.f32 	%f214, 0fBE2AAAA3;
	fma.rn.f32 	%f215, %f433, %f16, %f214;
	mov.f32 	%f216, 0f00000000;
	fma.rn.f32 	%f434, %f215, %f16, %f216;

BB0_34:
	fma.rn.f32 	%f435, %f434, %f432, %f432;
	@%p19 bra 	BB0_36;

	mov.f32 	%f217, 0f3F800000;
	fma.rn.f32 	%f435, %f434, %f16, %f217;

BB0_36:
	and.b32  	%r360, %r35, 2;
	setp.eq.s32	%p22, %r360, 0;
	@%p22 bra 	BB0_38;

	mov.f32 	%f218, 0f00000000;
	mov.f32 	%f219, 0fBF800000;
	fma.rn.f32 	%f435, %f435, %f219, %f218;

BB0_38:
	@%p10 bra 	BB0_40;

	mov.f32 	%f220, 0f00000000;
	mul.rn.f32 	%f437, %f437, %f220;

BB0_40:
	mul.f32 	%f221, %f437, 0f3F22F983;
	cvt.rni.s32.f32	%r702, %f221;
	cvt.rn.f32.s32	%f222, %r702;
	neg.f32 	%f223, %f222;
	fma.rn.f32 	%f225, %f223, %f201, %f437;
	fma.rn.f32 	%f227, %f223, %f203, %f225;
	fma.rn.f32 	%f438, %f223, %f205, %f227;
	abs.f32 	%f229, %f437;
	setp.leu.f32	%p24, %f229, 0f47CE4780;
	@%p24 bra 	BB0_51;

	mov.b32 	 %r38, %f437;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r363, %r38, 8;
	or.b32  	%r40, %r363, -2147483648;
	mov.u32 	%r694, 0;
	mov.u64 	%rd147, __cudart_i2opi_f;
	mov.u32 	%r693, -6;
	mov.u64 	%rd148, %rd21;

BB0_42:
	.pragma "nounroll";
	ld.const.u32 	%r366, [%rd147];
	// inline asm
	{
	mad.lo.cc.u32   %r364, %r366, %r40, %r694;
	madc.hi.u32     %r694, %r366, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd148], %r364;
	add.s64 	%rd148, %rd148, 4;
	add.s64 	%rd147, %rd147, 4;
	add.s32 	%r693, %r693, 1;
	setp.ne.s32	%p25, %r693, 0;
	@%p25 bra 	BB0_42;

	and.b32  	%r369, %r39, 255;
	add.s32 	%r370, %r369, -128;
	shr.u32 	%r371, %r370, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd22], %r694;
	mov.u32 	%r372, 6;
	sub.s32 	%r373, %r372, %r371;
	mul.wide.s32 	%rd100, %r373, 4;
	add.s64 	%rd32, %rd21, %rd100;
	ld.local.u32 	%r695, [%rd32];
	ld.local.u32 	%r696, [%rd32+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p26, %r48, 0;
	@%p26 bra 	BB0_45;

	mov.u32 	%r374, 32;
	sub.s32 	%r375, %r374, %r48;
	shr.u32 	%r376, %r696, %r375;
	shl.b32 	%r377, %r695, %r48;
	add.s32 	%r695, %r376, %r377;
	ld.local.u32 	%r378, [%rd32+-8];
	shr.u32 	%r379, %r378, %r375;
	shl.b32 	%r380, %r696, %r48;
	add.s32 	%r696, %r379, %r380;

BB0_45:
	shr.u32 	%r381, %r696, 30;
	shl.b32 	%r382, %r695, 2;
	add.s32 	%r697, %r381, %r382;
	shl.b32 	%r54, %r696, 2;
	shr.u32 	%r383, %r697, 31;
	shr.u32 	%r384, %r695, 30;
	add.s32 	%r55, %r383, %r384;
	setp.eq.s32	%p27, %r383, 0;
	@%p27 bra 	BB0_46;

	not.b32 	%r385, %r697;
	neg.s32 	%r699, %r54;
	setp.eq.s32	%p28, %r54, 0;
	selp.u32	%r386, 1, 0, %p28;
	add.s32 	%r697, %r386, %r385;
	xor.b32  	%r698, %r45, -2147483648;
	bra.uni 	BB0_48;

BB0_46:
	mov.u32 	%r698, %r45;
	mov.u32 	%r699, %r54;

BB0_48:
	clz.b32 	%r701, %r697;
	setp.eq.s32	%p29, %r701, 0;
	shl.b32 	%r387, %r697, %r701;
	mov.u32 	%r388, 32;
	sub.s32 	%r389, %r388, %r701;
	shr.u32 	%r390, %r699, %r389;
	add.s32 	%r391, %r390, %r387;
	selp.b32	%r63, %r697, %r391, %p29;
	mov.u32 	%r392, -921707870;
	mul.hi.u32 	%r700, %r63, %r392;
	setp.eq.s32	%p30, %r45, 0;
	neg.s32 	%r393, %r55;
	selp.b32	%r702, %r55, %r393, %p30;
	setp.lt.s32	%p31, %r700, 1;
	@%p31 bra 	BB0_50;

	mul.lo.s32 	%r394, %r63, -921707870;
	shr.u32 	%r395, %r394, 31;
	shl.b32 	%r396, %r700, 1;
	add.s32 	%r700, %r395, %r396;
	add.s32 	%r701, %r701, 1;

BB0_50:
	mov.u32 	%r397, 126;
	sub.s32 	%r398, %r397, %r701;
	shl.b32 	%r399, %r398, 23;
	add.s32 	%r400, %r700, 1;
	shr.u32 	%r401, %r400, 7;
	add.s32 	%r402, %r401, 1;
	shr.u32 	%r403, %r402, 1;
	add.s32 	%r404, %r403, %r399;
	or.b32  	%r405, %r404, %r698;
	mov.b32 	 %f438, %r405;

BB0_51:
	mul.rn.f32 	%f33, %f438, %f438;
	and.b32  	%r71, %r702, 1;
	setp.eq.s32	%p32, %r71, 0;
	@%p32 bra 	BB0_53;

	mov.f32 	%f230, 0fBAB6061A;
	mov.f32 	%f231, 0f37CCF5CE;
	fma.rn.f32 	%f439, %f231, %f33, %f230;
	bra.uni 	BB0_54;

BB0_53:
	mov.f32 	%f232, 0f3C08839E;
	mov.f32 	%f233, 0fB94CA1F9;
	fma.rn.f32 	%f439, %f233, %f33, %f232;

BB0_54:
	@%p32 bra 	BB0_56;

	mov.f32 	%f234, 0f3D2AAAA5;
	fma.rn.f32 	%f235, %f439, %f33, %f234;
	mov.f32 	%f236, 0fBF000000;
	fma.rn.f32 	%f440, %f235, %f33, %f236;
	bra.uni 	BB0_57;

BB0_56:
	mov.f32 	%f237, 0fBE2AAAA3;
	fma.rn.f32 	%f238, %f439, %f33, %f237;
	mov.f32 	%f239, 0f00000000;
	fma.rn.f32 	%f440, %f238, %f33, %f239;

BB0_57:
	fma.rn.f32 	%f441, %f440, %f438, %f438;
	@%p32 bra 	BB0_59;

	mov.f32 	%f240, 0f3F800000;
	fma.rn.f32 	%f441, %f440, %f33, %f240;

BB0_59:
	and.b32  	%r406, %r702, 2;
	setp.eq.s32	%p35, %r406, 0;
	@%p35 bra 	BB0_61;

	mov.f32 	%f241, 0f00000000;
	mov.f32 	%f242, 0fBF800000;
	fma.rn.f32 	%f441, %f441, %f242, %f241;

BB0_61:
	mul.f32 	%f243, %f1, %f441;
	div.rn.f32 	%f244, %f243, %f8;
	add.f32 	%f444, %f244, 0f00000000;
	add.f32 	%f245, %f435, 0fBF800000;
	mul.f32 	%f246, %f1, %f245;
	div.rn.f32 	%f247, %f246, %f8;
	add.f32 	%f457, %f247, 0f00000000;

BB0_63:
	add.s64 	%rd101, %rd144, %rd4;
	mul.lo.s64 	%rd102, %rd101, 3;
	add.s64 	%rd103, %rd102, %rd19;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd105, %rd1, %rd104;
	ld.global.f32 	%f50, [%rd105];
	sub.f32 	%f250, %f3, %f50;
	ld.global.f32 	%f51, [%rd105+4];
	sub.f32 	%f251, %f5, %f51;
	mul.f32 	%f252, %f251, %f251;
	fma.rn.f32 	%f253, %f250, %f250, %f252;
	ld.global.f32 	%f52, [%rd105+8];
	sub.f32 	%f254, %f7, %f52;
	fma.rn.f32 	%f255, %f254, %f254, %f253;
	sqrt.rn.f32 	%f53, %f255;
	mul.f32 	%f256, %f53, %f184;
	neg.f32 	%f451, %f256;
	setp.eq.f32	%p36, %f53, 0f00000000;
	@%p36 bra 	BB0_111;
	bra.uni 	BB0_64;

BB0_111:
	fma.rn.f32 	%f458, %f1, %f184, %f444;
	bra.uni 	BB0_112;

BB0_64:
	add.u64 	%rd33, %SPL, 0;
	abs.f32 	%f55, %f451;
	setp.neu.f32	%p37, %f55, 0f7F800000;
	mov.f32 	%f445, %f451;
	@%p37 bra 	BB0_66;

	mov.f32 	%f257, 0f00000000;
	mul.rn.f32 	%f445, %f451, %f257;

BB0_66:
	mul.f32 	%f258, %f445, 0f3F22F983;
	cvt.rni.s32.f32	%r712, %f258;
	cvt.rn.f32.s32	%f259, %r712;
	neg.f32 	%f260, %f259;
	mov.f32 	%f261, 0f3FC90FDA;
	fma.rn.f32 	%f262, %f260, %f261, %f445;
	mov.f32 	%f263, 0f33A22168;
	fma.rn.f32 	%f264, %f260, %f263, %f262;
	mov.f32 	%f265, 0f27C234C5;
	fma.rn.f32 	%f446, %f260, %f265, %f264;
	abs.f32 	%f266, %f445;
	add.s64 	%rd34, %rd33, 24;
	setp.leu.f32	%p38, %f266, 0f47CE4780;
	@%p38 bra 	BB0_77;

	mov.b32 	 %r73, %f445;
	shr.u32 	%r74, %r73, 23;
	shl.b32 	%r409, %r73, 8;
	or.b32  	%r75, %r409, -2147483648;
	mov.u32 	%r704, 0;
	mov.u64 	%rd149, __cudart_i2opi_f;
	mov.u32 	%r703, -6;
	mov.u64 	%rd150, %rd33;

BB0_68:
	.pragma "nounroll";
	ld.const.u32 	%r412, [%rd149];
	// inline asm
	{
	mad.lo.cc.u32   %r410, %r412, %r75, %r704;
	madc.hi.u32     %r704, %r412, %r75,  0;
	}
	// inline asm
	st.local.u32 	[%rd150], %r410;
	add.s64 	%rd150, %rd150, 4;
	add.s64 	%rd149, %rd149, 4;
	add.s32 	%r703, %r703, 1;
	setp.ne.s32	%p39, %r703, 0;
	@%p39 bra 	BB0_68;

	and.b32  	%r415, %r74, 255;
	add.s32 	%r416, %r415, -128;
	shr.u32 	%r417, %r416, 5;
	and.b32  	%r80, %r73, -2147483648;
	st.local.u32 	[%rd34], %r704;
	mov.u32 	%r418, 6;
	sub.s32 	%r419, %r418, %r417;
	mul.wide.s32 	%rd108, %r419, 4;
	add.s64 	%rd39, %rd33, %rd108;
	ld.local.u32 	%r705, [%rd39];
	ld.local.u32 	%r706, [%rd39+-4];
	and.b32  	%r83, %r74, 31;
	setp.eq.s32	%p40, %r83, 0;
	@%p40 bra 	BB0_71;

	mov.u32 	%r420, 32;
	sub.s32 	%r421, %r420, %r83;
	shr.u32 	%r422, %r706, %r421;
	shl.b32 	%r423, %r705, %r83;
	add.s32 	%r705, %r422, %r423;
	ld.local.u32 	%r424, [%rd39+-8];
	shr.u32 	%r425, %r424, %r421;
	shl.b32 	%r426, %r706, %r83;
	add.s32 	%r706, %r425, %r426;

BB0_71:
	shr.u32 	%r427, %r706, 30;
	shl.b32 	%r428, %r705, 2;
	add.s32 	%r707, %r427, %r428;
	shl.b32 	%r89, %r706, 2;
	shr.u32 	%r429, %r707, 31;
	shr.u32 	%r430, %r705, 30;
	add.s32 	%r90, %r429, %r430;
	setp.eq.s32	%p41, %r429, 0;
	@%p41 bra 	BB0_72;

	not.b32 	%r431, %r707;
	neg.s32 	%r709, %r89;
	setp.eq.s32	%p42, %r89, 0;
	selp.u32	%r432, 1, 0, %p42;
	add.s32 	%r707, %r432, %r431;
	xor.b32  	%r708, %r80, -2147483648;
	bra.uni 	BB0_74;

BB0_72:
	mov.u32 	%r708, %r80;
	mov.u32 	%r709, %r89;

BB0_74:
	clz.b32 	%r711, %r707;
	setp.eq.s32	%p43, %r711, 0;
	shl.b32 	%r433, %r707, %r711;
	mov.u32 	%r434, 32;
	sub.s32 	%r435, %r434, %r711;
	shr.u32 	%r436, %r709, %r435;
	add.s32 	%r437, %r436, %r433;
	selp.b32	%r98, %r707, %r437, %p43;
	mov.u32 	%r438, -921707870;
	mul.hi.u32 	%r710, %r98, %r438;
	setp.eq.s32	%p44, %r80, 0;
	neg.s32 	%r439, %r90;
	selp.b32	%r712, %r90, %r439, %p44;
	setp.lt.s32	%p45, %r710, 1;
	@%p45 bra 	BB0_76;

	mul.lo.s32 	%r440, %r98, -921707870;
	shr.u32 	%r441, %r440, 31;
	shl.b32 	%r442, %r710, 1;
	add.s32 	%r710, %r441, %r442;
	add.s32 	%r711, %r711, 1;

BB0_76:
	mov.u32 	%r443, 126;
	sub.s32 	%r444, %r443, %r711;
	shl.b32 	%r445, %r444, 23;
	add.s32 	%r446, %r710, 1;
	shr.u32 	%r447, %r446, 7;
	add.s32 	%r448, %r447, 1;
	shr.u32 	%r449, %r448, 1;
	add.s32 	%r450, %r449, %r445;
	or.b32  	%r451, %r450, %r708;
	mov.b32 	 %f446, %r451;

BB0_77:
	mul.rn.f32 	%f61, %f446, %f446;
	add.s32 	%r106, %r712, 1;
	and.b32  	%r107, %r106, 1;
	setp.eq.s32	%p46, %r107, 0;
	@%p46 bra 	BB0_79;

	mov.f32 	%f267, 0fBAB6061A;
	mov.f32 	%f268, 0f37CCF5CE;
	fma.rn.f32 	%f447, %f268, %f61, %f267;
	bra.uni 	BB0_80;

BB0_79:
	mov.f32 	%f269, 0f3C08839E;
	mov.f32 	%f270, 0fB94CA1F9;
	fma.rn.f32 	%f447, %f270, %f61, %f269;

BB0_80:
	@%p46 bra 	BB0_82;

	mov.f32 	%f271, 0f3D2AAAA5;
	fma.rn.f32 	%f272, %f447, %f61, %f271;
	mov.f32 	%f273, 0fBF000000;
	fma.rn.f32 	%f448, %f272, %f61, %f273;
	bra.uni 	BB0_83;

BB0_82:
	mov.f32 	%f274, 0fBE2AAAA3;
	fma.rn.f32 	%f275, %f447, %f61, %f274;
	mov.f32 	%f276, 0f00000000;
	fma.rn.f32 	%f448, %f275, %f61, %f276;

BB0_83:
	fma.rn.f32 	%f449, %f448, %f446, %f446;
	@%p46 bra 	BB0_85;

	mov.f32 	%f277, 0f3F800000;
	fma.rn.f32 	%f449, %f448, %f61, %f277;

BB0_85:
	and.b32  	%r452, %r106, 2;
	setp.eq.s32	%p49, %r452, 0;
	@%p49 bra 	BB0_87;

	mov.f32 	%f278, 0f00000000;
	mov.f32 	%f279, 0fBF800000;
	fma.rn.f32 	%f449, %f449, %f279, %f278;

BB0_87:
	add.f32 	%f280, %f449, 0fBF800000;
	mul.f32 	%f281, %f1, %f280;
	div.rn.f32 	%f282, %f281, %f53;
	sub.f32 	%f457, %f457, %f282;
	@%p37 bra 	BB0_89;

	mov.f32 	%f283, 0f00000000;
	mul.rn.f32 	%f451, %f451, %f283;

BB0_89:
	mul.f32 	%f284, %f451, 0f3F22F983;
	cvt.rni.s32.f32	%r722, %f284;
	cvt.rn.f32.s32	%f285, %r722;
	neg.f32 	%f286, %f285;
	fma.rn.f32 	%f288, %f286, %f261, %f451;
	fma.rn.f32 	%f290, %f286, %f263, %f288;
	fma.rn.f32 	%f452, %f286, %f265, %f290;
	abs.f32 	%f292, %f451;
	setp.leu.f32	%p51, %f292, 0f47CE4780;
	@%p51 bra 	BB0_100;

	mov.b32 	 %r109, %f451;
	shr.u32 	%r110, %r109, 23;
	shl.b32 	%r455, %r109, 8;
	or.b32  	%r111, %r455, -2147483648;
	mov.u32 	%r714, 0;
	mov.u64 	%rd151, __cudart_i2opi_f;
	mov.u32 	%r713, -6;
	mov.u64 	%rd152, %rd33;

BB0_91:
	.pragma "nounroll";
	ld.const.u32 	%r458, [%rd151];
	// inline asm
	{
	mad.lo.cc.u32   %r456, %r458, %r111, %r714;
	madc.hi.u32     %r714, %r458, %r111,  0;
	}
	// inline asm
	st.local.u32 	[%rd152], %r456;
	add.s64 	%rd152, %rd152, 4;
	add.s64 	%rd151, %rd151, 4;
	add.s32 	%r713, %r713, 1;
	setp.ne.s32	%p52, %r713, 0;
	@%p52 bra 	BB0_91;

	and.b32  	%r461, %r110, 255;
	add.s32 	%r462, %r461, -128;
	shr.u32 	%r463, %r462, 5;
	and.b32  	%r116, %r109, -2147483648;
	st.local.u32 	[%rd34], %r714;
	mov.u32 	%r464, 6;
	sub.s32 	%r465, %r464, %r463;
	mul.wide.s32 	%rd110, %r465, 4;
	add.s64 	%rd44, %rd33, %rd110;
	ld.local.u32 	%r715, [%rd44];
	ld.local.u32 	%r716, [%rd44+-4];
	and.b32  	%r119, %r110, 31;
	setp.eq.s32	%p53, %r119, 0;
	@%p53 bra 	BB0_94;

	mov.u32 	%r466, 32;
	sub.s32 	%r467, %r466, %r119;
	shr.u32 	%r468, %r716, %r467;
	shl.b32 	%r469, %r715, %r119;
	add.s32 	%r715, %r468, %r469;
	ld.local.u32 	%r470, [%rd44+-8];
	shr.u32 	%r471, %r470, %r467;
	shl.b32 	%r472, %r716, %r119;
	add.s32 	%r716, %r471, %r472;

BB0_94:
	shr.u32 	%r473, %r716, 30;
	shl.b32 	%r474, %r715, 2;
	add.s32 	%r717, %r473, %r474;
	shl.b32 	%r125, %r716, 2;
	shr.u32 	%r475, %r717, 31;
	shr.u32 	%r476, %r715, 30;
	add.s32 	%r126, %r475, %r476;
	setp.eq.s32	%p54, %r475, 0;
	@%p54 bra 	BB0_95;

	not.b32 	%r477, %r717;
	neg.s32 	%r719, %r125;
	setp.eq.s32	%p55, %r125, 0;
	selp.u32	%r478, 1, 0, %p55;
	add.s32 	%r717, %r478, %r477;
	xor.b32  	%r718, %r116, -2147483648;
	bra.uni 	BB0_97;

BB0_95:
	mov.u32 	%r718, %r116;
	mov.u32 	%r719, %r125;

BB0_97:
	clz.b32 	%r721, %r717;
	setp.eq.s32	%p56, %r721, 0;
	shl.b32 	%r479, %r717, %r721;
	mov.u32 	%r480, 32;
	sub.s32 	%r481, %r480, %r721;
	shr.u32 	%r482, %r719, %r481;
	add.s32 	%r483, %r482, %r479;
	selp.b32	%r134, %r717, %r483, %p56;
	mov.u32 	%r484, -921707870;
	mul.hi.u32 	%r720, %r134, %r484;
	setp.eq.s32	%p57, %r116, 0;
	neg.s32 	%r485, %r126;
	selp.b32	%r722, %r126, %r485, %p57;
	setp.lt.s32	%p58, %r720, 1;
	@%p58 bra 	BB0_99;

	mul.lo.s32 	%r486, %r134, -921707870;
	shr.u32 	%r487, %r486, 31;
	shl.b32 	%r488, %r720, 1;
	add.s32 	%r720, %r487, %r488;
	add.s32 	%r721, %r721, 1;

BB0_99:
	mov.u32 	%r489, 126;
	sub.s32 	%r490, %r489, %r721;
	shl.b32 	%r491, %r490, 23;
	add.s32 	%r492, %r720, 1;
	shr.u32 	%r493, %r492, 7;
	add.s32 	%r494, %r493, 1;
	shr.u32 	%r495, %r494, 1;
	add.s32 	%r496, %r495, %r491;
	or.b32  	%r497, %r496, %r718;
	mov.b32 	 %f452, %r497;

BB0_100:
	mul.rn.f32 	%f79, %f452, %f452;
	and.b32  	%r142, %r722, 1;
	setp.eq.s32	%p59, %r142, 0;
	@%p59 bra 	BB0_102;

	mov.f32 	%f293, 0fBAB6061A;
	mov.f32 	%f294, 0f37CCF5CE;
	fma.rn.f32 	%f453, %f294, %f79, %f293;
	bra.uni 	BB0_103;

BB0_102:
	mov.f32 	%f295, 0f3C08839E;
	mov.f32 	%f296, 0fB94CA1F9;
	fma.rn.f32 	%f453, %f296, %f79, %f295;

BB0_103:
	@%p59 bra 	BB0_105;

	mov.f32 	%f297, 0f3D2AAAA5;
	fma.rn.f32 	%f298, %f453, %f79, %f297;
	mov.f32 	%f299, 0fBF000000;
	fma.rn.f32 	%f454, %f298, %f79, %f299;
	bra.uni 	BB0_106;

BB0_105:
	mov.f32 	%f300, 0fBE2AAAA3;
	fma.rn.f32 	%f301, %f453, %f79, %f300;
	mov.f32 	%f302, 0f00000000;
	fma.rn.f32 	%f454, %f301, %f79, %f302;

BB0_106:
	fma.rn.f32 	%f455, %f454, %f452, %f452;
	@%p59 bra 	BB0_108;

	mov.f32 	%f303, 0f3F800000;
	fma.rn.f32 	%f455, %f454, %f79, %f303;

BB0_108:
	and.b32  	%r498, %r722, 2;
	setp.eq.s32	%p62, %r498, 0;
	@%p62 bra 	BB0_110;

	mov.f32 	%f304, 0f00000000;
	mov.f32 	%f305, 0fBF800000;
	fma.rn.f32 	%f455, %f455, %f305, %f304;

BB0_110:
	mul.f32 	%f306, %f1, %f455;
	div.rn.f32 	%f307, %f306, %f53;
	sub.f32 	%f458, %f444, %f307;

BB0_112:
	add.s64 	%rd111, %rd143, %rd4;
	mul.lo.s64 	%rd112, %rd111, 3;
	add.s64 	%rd113, %rd112, %rd20;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd115, %rd1, %rd114;
	ld.global.f32 	%f95, [%rd115];
	sub.f32 	%f308, %f95, %f2;
	ld.global.f32 	%f96, [%rd115+4];
	sub.f32 	%f309, %f96, %f4;
	mul.f32 	%f310, %f309, %f309;
	fma.rn.f32 	%f311, %f308, %f308, %f310;
	ld.global.f32 	%f97, [%rd115+8];
	sub.f32 	%f312, %f97, %f6;
	fma.rn.f32 	%f313, %f312, %f312, %f311;
	sqrt.rn.f32 	%f98, %f313;
	mul.f32 	%f314, %f98, %f184;
	neg.f32 	%f465, %f314;
	setp.eq.f32	%p63, %f98, 0f00000000;
	@%p63 bra 	BB0_160;
	bra.uni 	BB0_113;

BB0_160:
	fma.rn.f32 	%f472, %f1, %f184, %f458;
	bra.uni 	BB0_161;

BB0_113:
	add.u64 	%rd45, %SPL, 0;
	abs.f32 	%f100, %f465;
	setp.neu.f32	%p64, %f100, 0f7F800000;
	mov.f32 	%f459, %f465;
	@%p64 bra 	BB0_115;

	mov.f32 	%f315, 0f00000000;
	mul.rn.f32 	%f459, %f465, %f315;

BB0_115:
	mul.f32 	%f316, %f459, 0f3F22F983;
	cvt.rni.s32.f32	%r732, %f316;
	cvt.rn.f32.s32	%f317, %r732;
	neg.f32 	%f318, %f317;
	mov.f32 	%f319, 0f3FC90FDA;
	fma.rn.f32 	%f320, %f318, %f319, %f459;
	mov.f32 	%f321, 0f33A22168;
	fma.rn.f32 	%f322, %f318, %f321, %f320;
	mov.f32 	%f323, 0f27C234C5;
	fma.rn.f32 	%f460, %f318, %f323, %f322;
	abs.f32 	%f324, %f459;
	add.s64 	%rd46, %rd45, 24;
	setp.leu.f32	%p65, %f324, 0f47CE4780;
	@%p65 bra 	BB0_126;

	mov.b32 	 %r144, %f459;
	shr.u32 	%r145, %r144, 23;
	shl.b32 	%r501, %r144, 8;
	or.b32  	%r146, %r501, -2147483648;
	mov.u32 	%r724, 0;
	mov.u64 	%rd153, __cudart_i2opi_f;
	mov.u32 	%r723, -6;
	mov.u64 	%rd154, %rd45;

BB0_117:
	.pragma "nounroll";
	ld.const.u32 	%r504, [%rd153];
	// inline asm
	{
	mad.lo.cc.u32   %r502, %r504, %r146, %r724;
	madc.hi.u32     %r724, %r504, %r146,  0;
	}
	// inline asm
	st.local.u32 	[%rd154], %r502;
	add.s64 	%rd154, %rd154, 4;
	add.s64 	%rd153, %rd153, 4;
	add.s32 	%r723, %r723, 1;
	setp.ne.s32	%p66, %r723, 0;
	@%p66 bra 	BB0_117;

	and.b32  	%r507, %r145, 255;
	add.s32 	%r508, %r507, -128;
	shr.u32 	%r509, %r508, 5;
	and.b32  	%r151, %r144, -2147483648;
	st.local.u32 	[%rd46], %r724;
	mov.u32 	%r510, 6;
	sub.s32 	%r511, %r510, %r509;
	mul.wide.s32 	%rd118, %r511, 4;
	add.s64 	%rd51, %rd45, %rd118;
	ld.local.u32 	%r725, [%rd51];
	ld.local.u32 	%r726, [%rd51+-4];
	and.b32  	%r154, %r145, 31;
	setp.eq.s32	%p67, %r154, 0;
	@%p67 bra 	BB0_120;

	mov.u32 	%r512, 32;
	sub.s32 	%r513, %r512, %r154;
	shr.u32 	%r514, %r726, %r513;
	shl.b32 	%r515, %r725, %r154;
	add.s32 	%r725, %r514, %r515;
	ld.local.u32 	%r516, [%rd51+-8];
	shr.u32 	%r517, %r516, %r513;
	shl.b32 	%r518, %r726, %r154;
	add.s32 	%r726, %r517, %r518;

BB0_120:
	shr.u32 	%r519, %r726, 30;
	shl.b32 	%r520, %r725, 2;
	add.s32 	%r727, %r519, %r520;
	shl.b32 	%r160, %r726, 2;
	shr.u32 	%r521, %r727, 31;
	shr.u32 	%r522, %r725, 30;
	add.s32 	%r161, %r521, %r522;
	setp.eq.s32	%p68, %r521, 0;
	@%p68 bra 	BB0_121;

	not.b32 	%r523, %r727;
	neg.s32 	%r729, %r160;
	setp.eq.s32	%p69, %r160, 0;
	selp.u32	%r524, 1, 0, %p69;
	add.s32 	%r727, %r524, %r523;
	xor.b32  	%r728, %r151, -2147483648;
	bra.uni 	BB0_123;

BB0_121:
	mov.u32 	%r728, %r151;
	mov.u32 	%r729, %r160;

BB0_123:
	clz.b32 	%r731, %r727;
	setp.eq.s32	%p70, %r731, 0;
	shl.b32 	%r525, %r727, %r731;
	mov.u32 	%r526, 32;
	sub.s32 	%r527, %r526, %r731;
	shr.u32 	%r528, %r729, %r527;
	add.s32 	%r529, %r528, %r525;
	selp.b32	%r169, %r727, %r529, %p70;
	mov.u32 	%r530, -921707870;
	mul.hi.u32 	%r730, %r169, %r530;
	setp.eq.s32	%p71, %r151, 0;
	neg.s32 	%r531, %r161;
	selp.b32	%r732, %r161, %r531, %p71;
	setp.lt.s32	%p72, %r730, 1;
	@%p72 bra 	BB0_125;

	mul.lo.s32 	%r532, %r169, -921707870;
	shr.u32 	%r533, %r532, 31;
	shl.b32 	%r534, %r730, 1;
	add.s32 	%r730, %r533, %r534;
	add.s32 	%r731, %r731, 1;

BB0_125:
	mov.u32 	%r535, 126;
	sub.s32 	%r536, %r535, %r731;
	shl.b32 	%r537, %r536, 23;
	add.s32 	%r538, %r730, 1;
	shr.u32 	%r539, %r538, 7;
	add.s32 	%r540, %r539, 1;
	shr.u32 	%r541, %r540, 1;
	add.s32 	%r542, %r541, %r537;
	or.b32  	%r543, %r542, %r728;
	mov.b32 	 %f460, %r543;

BB0_126:
	mul.rn.f32 	%f106, %f460, %f460;
	add.s32 	%r177, %r732, 1;
	and.b32  	%r178, %r177, 1;
	setp.eq.s32	%p73, %r178, 0;
	@%p73 bra 	BB0_128;

	mov.f32 	%f325, 0fBAB6061A;
	mov.f32 	%f326, 0f37CCF5CE;
	fma.rn.f32 	%f461, %f326, %f106, %f325;
	bra.uni 	BB0_129;

BB0_128:
	mov.f32 	%f327, 0f3C08839E;
	mov.f32 	%f328, 0fB94CA1F9;
	fma.rn.f32 	%f461, %f328, %f106, %f327;

BB0_129:
	@%p73 bra 	BB0_131;

	mov.f32 	%f329, 0f3D2AAAA5;
	fma.rn.f32 	%f330, %f461, %f106, %f329;
	mov.f32 	%f331, 0fBF000000;
	fma.rn.f32 	%f462, %f330, %f106, %f331;
	bra.uni 	BB0_132;

BB0_131:
	mov.f32 	%f332, 0fBE2AAAA3;
	fma.rn.f32 	%f333, %f461, %f106, %f332;
	mov.f32 	%f334, 0f00000000;
	fma.rn.f32 	%f462, %f333, %f106, %f334;

BB0_132:
	fma.rn.f32 	%f463, %f462, %f460, %f460;
	@%p73 bra 	BB0_134;

	mov.f32 	%f335, 0f3F800000;
	fma.rn.f32 	%f463, %f462, %f106, %f335;

BB0_134:
	and.b32  	%r544, %r177, 2;
	setp.eq.s32	%p76, %r544, 0;
	@%p76 bra 	BB0_136;

	mov.f32 	%f336, 0f00000000;
	mov.f32 	%f337, 0fBF800000;
	fma.rn.f32 	%f463, %f463, %f337, %f336;

BB0_136:
	add.f32 	%f338, %f463, 0fBF800000;
	mul.f32 	%f339, %f1, %f338;
	div.rn.f32 	%f340, %f339, %f98;
	sub.f32 	%f457, %f457, %f340;
	@%p64 bra 	BB0_138;

	mov.f32 	%f341, 0f00000000;
	mul.rn.f32 	%f465, %f465, %f341;

BB0_138:
	mul.f32 	%f342, %f465, 0f3F22F983;
	cvt.rni.s32.f32	%r742, %f342;
	cvt.rn.f32.s32	%f343, %r742;
	neg.f32 	%f344, %f343;
	fma.rn.f32 	%f346, %f344, %f319, %f465;
	fma.rn.f32 	%f348, %f344, %f321, %f346;
	fma.rn.f32 	%f466, %f344, %f323, %f348;
	abs.f32 	%f350, %f465;
	setp.leu.f32	%p78, %f350, 0f47CE4780;
	@%p78 bra 	BB0_149;

	mov.b32 	 %r180, %f465;
	shr.u32 	%r181, %r180, 23;
	shl.b32 	%r547, %r180, 8;
	or.b32  	%r182, %r547, -2147483648;
	mov.u32 	%r734, 0;
	mov.u64 	%rd155, __cudart_i2opi_f;
	mov.u32 	%r733, -6;
	mov.u64 	%rd156, %rd45;

BB0_140:
	.pragma "nounroll";
	ld.const.u32 	%r550, [%rd155];
	// inline asm
	{
	mad.lo.cc.u32   %r548, %r550, %r182, %r734;
	madc.hi.u32     %r734, %r550, %r182,  0;
	}
	// inline asm
	st.local.u32 	[%rd156], %r548;
	add.s64 	%rd156, %rd156, 4;
	add.s64 	%rd155, %rd155, 4;
	add.s32 	%r733, %r733, 1;
	setp.ne.s32	%p79, %r733, 0;
	@%p79 bra 	BB0_140;

	and.b32  	%r553, %r181, 255;
	add.s32 	%r554, %r553, -128;
	shr.u32 	%r555, %r554, 5;
	and.b32  	%r187, %r180, -2147483648;
	st.local.u32 	[%rd46], %r734;
	mov.u32 	%r556, 6;
	sub.s32 	%r557, %r556, %r555;
	mul.wide.s32 	%rd120, %r557, 4;
	add.s64 	%rd56, %rd45, %rd120;
	ld.local.u32 	%r735, [%rd56];
	ld.local.u32 	%r736, [%rd56+-4];
	and.b32  	%r190, %r181, 31;
	setp.eq.s32	%p80, %r190, 0;
	@%p80 bra 	BB0_143;

	mov.u32 	%r558, 32;
	sub.s32 	%r559, %r558, %r190;
	shr.u32 	%r560, %r736, %r559;
	shl.b32 	%r561, %r735, %r190;
	add.s32 	%r735, %r560, %r561;
	ld.local.u32 	%r562, [%rd56+-8];
	shr.u32 	%r563, %r562, %r559;
	shl.b32 	%r564, %r736, %r190;
	add.s32 	%r736, %r563, %r564;

BB0_143:
	shr.u32 	%r565, %r736, 30;
	shl.b32 	%r566, %r735, 2;
	add.s32 	%r737, %r565, %r566;
	shl.b32 	%r196, %r736, 2;
	shr.u32 	%r567, %r737, 31;
	shr.u32 	%r568, %r735, 30;
	add.s32 	%r197, %r567, %r568;
	setp.eq.s32	%p81, %r567, 0;
	@%p81 bra 	BB0_144;

	not.b32 	%r569, %r737;
	neg.s32 	%r739, %r196;
	setp.eq.s32	%p82, %r196, 0;
	selp.u32	%r570, 1, 0, %p82;
	add.s32 	%r737, %r570, %r569;
	xor.b32  	%r738, %r187, -2147483648;
	bra.uni 	BB0_146;

BB0_144:
	mov.u32 	%r738, %r187;
	mov.u32 	%r739, %r196;

BB0_146:
	clz.b32 	%r741, %r737;
	setp.eq.s32	%p83, %r741, 0;
	shl.b32 	%r571, %r737, %r741;
	mov.u32 	%r572, 32;
	sub.s32 	%r573, %r572, %r741;
	shr.u32 	%r574, %r739, %r573;
	add.s32 	%r575, %r574, %r571;
	selp.b32	%r205, %r737, %r575, %p83;
	mov.u32 	%r576, -921707870;
	mul.hi.u32 	%r740, %r205, %r576;
	setp.eq.s32	%p84, %r187, 0;
	neg.s32 	%r577, %r197;
	selp.b32	%r742, %r197, %r577, %p84;
	setp.lt.s32	%p85, %r740, 1;
	@%p85 bra 	BB0_148;

	mul.lo.s32 	%r578, %r205, -921707870;
	shr.u32 	%r579, %r578, 31;
	shl.b32 	%r580, %r740, 1;
	add.s32 	%r740, %r579, %r580;
	add.s32 	%r741, %r741, 1;

BB0_148:
	mov.u32 	%r581, 126;
	sub.s32 	%r582, %r581, %r741;
	shl.b32 	%r583, %r582, 23;
	add.s32 	%r584, %r740, 1;
	shr.u32 	%r585, %r584, 7;
	add.s32 	%r586, %r585, 1;
	shr.u32 	%r587, %r586, 1;
	add.s32 	%r588, %r587, %r583;
	or.b32  	%r589, %r588, %r738;
	mov.b32 	 %f466, %r589;

BB0_149:
	mul.rn.f32 	%f124, %f466, %f466;
	and.b32  	%r213, %r742, 1;
	setp.eq.s32	%p86, %r213, 0;
	@%p86 bra 	BB0_151;

	mov.f32 	%f351, 0fBAB6061A;
	mov.f32 	%f352, 0f37CCF5CE;
	fma.rn.f32 	%f467, %f352, %f124, %f351;
	bra.uni 	BB0_152;

BB0_151:
	mov.f32 	%f353, 0f3C08839E;
	mov.f32 	%f354, 0fB94CA1F9;
	fma.rn.f32 	%f467, %f354, %f124, %f353;

BB0_152:
	@%p86 bra 	BB0_154;

	mov.f32 	%f355, 0f3D2AAAA5;
	fma.rn.f32 	%f356, %f467, %f124, %f355;
	mov.f32 	%f357, 0fBF000000;
	fma.rn.f32 	%f468, %f356, %f124, %f357;
	bra.uni 	BB0_155;

BB0_154:
	mov.f32 	%f358, 0fBE2AAAA3;
	fma.rn.f32 	%f359, %f467, %f124, %f358;
	mov.f32 	%f360, 0f00000000;
	fma.rn.f32 	%f468, %f359, %f124, %f360;

BB0_155:
	fma.rn.f32 	%f469, %f468, %f466, %f466;
	@%p86 bra 	BB0_157;

	mov.f32 	%f361, 0f3F800000;
	fma.rn.f32 	%f469, %f468, %f124, %f361;

BB0_157:
	and.b32  	%r590, %r742, 2;
	setp.eq.s32	%p89, %r590, 0;
	@%p89 bra 	BB0_159;

	mov.f32 	%f362, 0f00000000;
	mov.f32 	%f363, 0fBF800000;
	fma.rn.f32 	%f469, %f469, %f363, %f362;

BB0_159:
	mul.f32 	%f364, %f1, %f469;
	div.rn.f32 	%f365, %f364, %f98;
	sub.f32 	%f472, %f458, %f365;

BB0_161:
	sub.f32 	%f366, %f95, %f50;
	sub.f32 	%f367, %f96, %f51;
	mul.f32 	%f368, %f367, %f367;
	fma.rn.f32 	%f369, %f366, %f366, %f368;
	sub.f32 	%f370, %f97, %f52;
	fma.rn.f32 	%f371, %f370, %f370, %f369;
	sqrt.rn.f32 	%f140, %f371;
	mul.f32 	%f372, %f140, %f184;
	neg.f32 	%f479, %f372;
	setp.eq.f32	%p90, %f140, 0f00000000;
	@%p90 bra 	BB0_209;
	bra.uni 	BB0_162;

BB0_209:
	mul.f32 	%f424, %f1, %f184;
	sub.f32 	%f486, %f472, %f424;
	bra.uni 	BB0_210;

BB0_162:
	add.u64 	%rd57, %SPL, 0;
	abs.f32 	%f142, %f479;
	setp.neu.f32	%p91, %f142, 0f7F800000;
	mov.f32 	%f473, %f479;
	@%p91 bra 	BB0_164;

	mov.f32 	%f373, 0f00000000;
	mul.rn.f32 	%f473, %f479, %f373;

BB0_164:
	mul.f32 	%f374, %f473, 0f3F22F983;
	cvt.rni.s32.f32	%r752, %f374;
	cvt.rn.f32.s32	%f375, %r752;
	neg.f32 	%f376, %f375;
	mov.f32 	%f377, 0f3FC90FDA;
	fma.rn.f32 	%f378, %f376, %f377, %f473;
	mov.f32 	%f379, 0f33A22168;
	fma.rn.f32 	%f380, %f376, %f379, %f378;
	mov.f32 	%f381, 0f27C234C5;
	fma.rn.f32 	%f474, %f376, %f381, %f380;
	abs.f32 	%f382, %f473;
	add.s64 	%rd58, %rd57, 24;
	setp.leu.f32	%p92, %f382, 0f47CE4780;
	@%p92 bra 	BB0_175;

	mov.b32 	 %r215, %f473;
	shr.u32 	%r216, %r215, 23;
	shl.b32 	%r593, %r215, 8;
	or.b32  	%r217, %r593, -2147483648;
	mov.u32 	%r744, 0;
	mov.u64 	%rd157, __cudart_i2opi_f;
	mov.u32 	%r743, -6;
	mov.u64 	%rd158, %rd57;

BB0_166:
	.pragma "nounroll";
	ld.const.u32 	%r596, [%rd157];
	// inline asm
	{
	mad.lo.cc.u32   %r594, %r596, %r217, %r744;
	madc.hi.u32     %r744, %r596, %r217,  0;
	}
	// inline asm
	st.local.u32 	[%rd158], %r594;
	add.s64 	%rd158, %rd158, 4;
	add.s64 	%rd157, %rd157, 4;
	add.s32 	%r743, %r743, 1;
	setp.ne.s32	%p93, %r743, 0;
	@%p93 bra 	BB0_166;

	and.b32  	%r599, %r216, 255;
	add.s32 	%r600, %r599, -128;
	shr.u32 	%r601, %r600, 5;
	and.b32  	%r222, %r215, -2147483648;
	st.local.u32 	[%rd58], %r744;
	mov.u32 	%r602, 6;
	sub.s32 	%r603, %r602, %r601;
	mul.wide.s32 	%rd123, %r603, 4;
	add.s64 	%rd63, %rd57, %rd123;
	ld.local.u32 	%r745, [%rd63];
	ld.local.u32 	%r746, [%rd63+-4];
	and.b32  	%r225, %r216, 31;
	setp.eq.s32	%p94, %r225, 0;
	@%p94 bra 	BB0_169;

	mov.u32 	%r604, 32;
	sub.s32 	%r605, %r604, %r225;
	shr.u32 	%r606, %r746, %r605;
	shl.b32 	%r607, %r745, %r225;
	add.s32 	%r745, %r606, %r607;
	ld.local.u32 	%r608, [%rd63+-8];
	shr.u32 	%r609, %r608, %r605;
	shl.b32 	%r610, %r746, %r225;
	add.s32 	%r746, %r609, %r610;

BB0_169:
	shr.u32 	%r611, %r746, 30;
	shl.b32 	%r612, %r745, 2;
	add.s32 	%r747, %r611, %r612;
	shl.b32 	%r231, %r746, 2;
	shr.u32 	%r613, %r747, 31;
	shr.u32 	%r614, %r745, 30;
	add.s32 	%r232, %r613, %r614;
	setp.eq.s32	%p95, %r613, 0;
	@%p95 bra 	BB0_170;

	not.b32 	%r615, %r747;
	neg.s32 	%r749, %r231;
	setp.eq.s32	%p96, %r231, 0;
	selp.u32	%r616, 1, 0, %p96;
	add.s32 	%r747, %r616, %r615;
	xor.b32  	%r748, %r222, -2147483648;
	bra.uni 	BB0_172;

BB0_170:
	mov.u32 	%r748, %r222;
	mov.u32 	%r749, %r231;

BB0_172:
	clz.b32 	%r751, %r747;
	setp.eq.s32	%p97, %r751, 0;
	shl.b32 	%r617, %r747, %r751;
	mov.u32 	%r618, 32;
	sub.s32 	%r619, %r618, %r751;
	shr.u32 	%r620, %r749, %r619;
	add.s32 	%r621, %r620, %r617;
	selp.b32	%r240, %r747, %r621, %p97;
	mov.u32 	%r622, -921707870;
	mul.hi.u32 	%r750, %r240, %r622;
	setp.eq.s32	%p98, %r222, 0;
	neg.s32 	%r623, %r232;
	selp.b32	%r752, %r232, %r623, %p98;
	setp.lt.s32	%p99, %r750, 1;
	@%p99 bra 	BB0_174;

	mul.lo.s32 	%r624, %r240, -921707870;
	shr.u32 	%r625, %r624, 31;
	shl.b32 	%r626, %r750, 1;
	add.s32 	%r750, %r625, %r626;
	add.s32 	%r751, %r751, 1;

BB0_174:
	mov.u32 	%r627, 126;
	sub.s32 	%r628, %r627, %r751;
	shl.b32 	%r629, %r628, 23;
	add.s32 	%r630, %r750, 1;
	shr.u32 	%r631, %r630, 7;
	add.s32 	%r632, %r631, 1;
	shr.u32 	%r633, %r632, 1;
	add.s32 	%r634, %r633, %r629;
	or.b32  	%r635, %r634, %r748;
	mov.b32 	 %f474, %r635;

BB0_175:
	mul.rn.f32 	%f148, %f474, %f474;
	add.s32 	%r248, %r752, 1;
	and.b32  	%r249, %r248, 1;
	setp.eq.s32	%p100, %r249, 0;
	@%p100 bra 	BB0_177;

	mov.f32 	%f383, 0fBAB6061A;
	mov.f32 	%f384, 0f37CCF5CE;
	fma.rn.f32 	%f475, %f384, %f148, %f383;
	bra.uni 	BB0_178;

BB0_177:
	mov.f32 	%f385, 0f3C08839E;
	mov.f32 	%f386, 0fB94CA1F9;
	fma.rn.f32 	%f475, %f386, %f148, %f385;

BB0_178:
	@%p100 bra 	BB0_180;

	mov.f32 	%f387, 0f3D2AAAA5;
	fma.rn.f32 	%f388, %f475, %f148, %f387;
	mov.f32 	%f389, 0fBF000000;
	fma.rn.f32 	%f476, %f388, %f148, %f389;
	bra.uni 	BB0_181;

BB0_180:
	mov.f32 	%f390, 0fBE2AAAA3;
	fma.rn.f32 	%f391, %f475, %f148, %f390;
	mov.f32 	%f392, 0f00000000;
	fma.rn.f32 	%f476, %f391, %f148, %f392;

BB0_181:
	fma.rn.f32 	%f477, %f476, %f474, %f474;
	@%p100 bra 	BB0_183;

	mov.f32 	%f393, 0f3F800000;
	fma.rn.f32 	%f477, %f476, %f148, %f393;

BB0_183:
	and.b32  	%r636, %r248, 2;
	setp.eq.s32	%p103, %r636, 0;
	@%p103 bra 	BB0_185;

	mov.f32 	%f394, 0f00000000;
	mov.f32 	%f395, 0fBF800000;
	fma.rn.f32 	%f477, %f477, %f395, %f394;

BB0_185:
	add.f32 	%f396, %f477, 0fBF800000;
	mul.f32 	%f397, %f1, %f396;
	div.rn.f32 	%f398, %f397, %f140;
	add.f32 	%f457, %f457, %f398;
	@%p91 bra 	BB0_187;

	mov.f32 	%f399, 0f00000000;
	mul.rn.f32 	%f479, %f479, %f399;

BB0_187:
	mul.f32 	%f400, %f479, 0f3F22F983;
	cvt.rni.s32.f32	%r762, %f400;
	cvt.rn.f32.s32	%f401, %r762;
	neg.f32 	%f402, %f401;
	fma.rn.f32 	%f404, %f402, %f377, %f479;
	fma.rn.f32 	%f406, %f402, %f379, %f404;
	fma.rn.f32 	%f480, %f402, %f381, %f406;
	abs.f32 	%f408, %f479;
	setp.leu.f32	%p105, %f408, 0f47CE4780;
	@%p105 bra 	BB0_198;

	mov.b32 	 %r251, %f479;
	shr.u32 	%r252, %r251, 23;
	shl.b32 	%r639, %r251, 8;
	or.b32  	%r253, %r639, -2147483648;
	mov.u32 	%r754, 0;
	mov.u64 	%rd159, __cudart_i2opi_f;
	mov.u32 	%r753, -6;
	mov.u64 	%rd160, %rd57;

BB0_189:
	.pragma "nounroll";
	ld.const.u32 	%r642, [%rd159];
	// inline asm
	{
	mad.lo.cc.u32   %r640, %r642, %r253, %r754;
	madc.hi.u32     %r754, %r642, %r253,  0;
	}
	// inline asm
	st.local.u32 	[%rd160], %r640;
	add.s64 	%rd160, %rd160, 4;
	add.s64 	%rd159, %rd159, 4;
	add.s32 	%r753, %r753, 1;
	setp.ne.s32	%p106, %r753, 0;
	@%p106 bra 	BB0_189;

	and.b32  	%r645, %r252, 255;
	add.s32 	%r646, %r645, -128;
	shr.u32 	%r647, %r646, 5;
	and.b32  	%r258, %r251, -2147483648;
	st.local.u32 	[%rd58], %r754;
	mov.u32 	%r648, 6;
	sub.s32 	%r649, %r648, %r647;
	mul.wide.s32 	%rd125, %r649, 4;
	add.s64 	%rd68, %rd57, %rd125;
	ld.local.u32 	%r755, [%rd68];
	ld.local.u32 	%r756, [%rd68+-4];
	and.b32  	%r261, %r252, 31;
	setp.eq.s32	%p107, %r261, 0;
	@%p107 bra 	BB0_192;

	mov.u32 	%r650, 32;
	sub.s32 	%r651, %r650, %r261;
	shr.u32 	%r652, %r756, %r651;
	shl.b32 	%r653, %r755, %r261;
	add.s32 	%r755, %r652, %r653;
	ld.local.u32 	%r654, [%rd68+-8];
	shr.u32 	%r655, %r654, %r651;
	shl.b32 	%r656, %r756, %r261;
	add.s32 	%r756, %r655, %r656;

BB0_192:
	shr.u32 	%r657, %r756, 30;
	shl.b32 	%r658, %r755, 2;
	add.s32 	%r757, %r657, %r658;
	shl.b32 	%r267, %r756, 2;
	shr.u32 	%r659, %r757, 31;
	shr.u32 	%r660, %r755, 30;
	add.s32 	%r268, %r659, %r660;
	setp.eq.s32	%p108, %r659, 0;
	@%p108 bra 	BB0_193;

	not.b32 	%r661, %r757;
	neg.s32 	%r759, %r267;
	setp.eq.s32	%p109, %r267, 0;
	selp.u32	%r662, 1, 0, %p109;
	add.s32 	%r757, %r662, %r661;
	xor.b32  	%r758, %r258, -2147483648;
	bra.uni 	BB0_195;

BB0_193:
	mov.u32 	%r758, %r258;
	mov.u32 	%r759, %r267;

BB0_195:
	clz.b32 	%r761, %r757;
	setp.eq.s32	%p110, %r761, 0;
	shl.b32 	%r663, %r757, %r761;
	mov.u32 	%r664, 32;
	sub.s32 	%r665, %r664, %r761;
	shr.u32 	%r666, %r759, %r665;
	add.s32 	%r667, %r666, %r663;
	selp.b32	%r276, %r757, %r667, %p110;
	mov.u32 	%r668, -921707870;
	mul.hi.u32 	%r760, %r276, %r668;
	setp.eq.s32	%p111, %r258, 0;
	neg.s32 	%r669, %r268;
	selp.b32	%r762, %r268, %r669, %p111;
	setp.lt.s32	%p112, %r760, 1;
	@%p112 bra 	BB0_197;

	mul.lo.s32 	%r670, %r276, -921707870;
	shr.u32 	%r671, %r670, 31;
	shl.b32 	%r672, %r760, 1;
	add.s32 	%r760, %r671, %r672;
	add.s32 	%r761, %r761, 1;

BB0_197:
	mov.u32 	%r673, 126;
	sub.s32 	%r674, %r673, %r761;
	shl.b32 	%r675, %r674, 23;
	add.s32 	%r676, %r760, 1;
	shr.u32 	%r677, %r676, 7;
	add.s32 	%r678, %r677, 1;
	shr.u32 	%r679, %r678, 1;
	add.s32 	%r680, %r679, %r675;
	or.b32  	%r681, %r680, %r758;
	mov.b32 	 %f480, %r681;

BB0_198:
	mul.rn.f32 	%f166, %f480, %f480;
	and.b32  	%r284, %r762, 1;
	setp.eq.s32	%p113, %r284, 0;
	@%p113 bra 	BB0_200;

	mov.f32 	%f409, 0fBAB6061A;
	mov.f32 	%f410, 0f37CCF5CE;
	fma.rn.f32 	%f481, %f410, %f166, %f409;
	bra.uni 	BB0_201;

BB0_200:
	mov.f32 	%f411, 0f3C08839E;
	mov.f32 	%f412, 0fB94CA1F9;
	fma.rn.f32 	%f481, %f412, %f166, %f411;

BB0_201:
	@%p113 bra 	BB0_203;

	mov.f32 	%f413, 0f3D2AAAA5;
	fma.rn.f32 	%f414, %f481, %f166, %f413;
	mov.f32 	%f415, 0fBF000000;
	fma.rn.f32 	%f482, %f414, %f166, %f415;
	bra.uni 	BB0_204;

BB0_203:
	mov.f32 	%f416, 0fBE2AAAA3;
	fma.rn.f32 	%f417, %f481, %f166, %f416;
	mov.f32 	%f418, 0f00000000;
	fma.rn.f32 	%f482, %f417, %f166, %f418;

BB0_204:
	fma.rn.f32 	%f483, %f482, %f480, %f480;
	@%p113 bra 	BB0_206;

	mov.f32 	%f419, 0f3F800000;
	fma.rn.f32 	%f483, %f482, %f166, %f419;

BB0_206:
	and.b32  	%r682, %r762, 2;
	setp.eq.s32	%p116, %r682, 0;
	@%p116 bra 	BB0_208;

	mov.f32 	%f420, 0f00000000;
	mov.f32 	%f421, 0fBF800000;
	fma.rn.f32 	%f483, %f483, %f421, %f420;

BB0_208:
	mul.f32 	%f422, %f1, %f483;
	div.rn.f32 	%f423, %f422, %f140;
	add.f32 	%f486, %f472, %f423;

BB0_210:
	cvta.to.global.u64 	%rd126, %rd74;
	shl.b64 	%rd127, %rd12, 2;
	add.s64 	%rd128, %rd126, %rd127;
	ld.global.f32 	%f425, [%rd128];
	shl.b64 	%rd129, %rd8, 2;
	add.s64 	%rd130, %rd126, %rd129;
	ld.global.f32 	%f426, [%rd130];
	mul.f32 	%f427, %f426, %f425;
	div.rn.f32 	%f428, %f427, %f185;
	cvt.s64.s32	%rd131, %r286;
	sub.s64 	%rd132, %rd8, %rd131;
	cvt.s64.s32	%rd133, %r287;
	sub.s64 	%rd134, %rd12, %rd133;
	mul.f32 	%f182, %f457, %f428;
	cvt.s64.s32	%rd135, %r288;
	mul.lo.s64 	%rd136, %rd132, %rd135;
	add.s64 	%rd137, %rd134, %rd136;
	cvta.to.global.u64 	%rd138, %rd71;
	shl.b64 	%rd139, %rd137, 2;
	add.s64 	%rd69, %rd138, %rd139;
	mul.f32 	%f183, %f486, %f428;
	cvta.to.global.u64 	%rd140, %rd72;
	add.s64 	%rd70, %rd140, %rd139;
	setp.eq.s32	%p117, %r285, 1;
	@%p117 bra 	BB0_212;
	bra.uni 	BB0_211;

BB0_212:
	st.global.f32 	[%rd69], %f182;
	st.global.f32 	[%rd70], %f183;
	bra.uni 	BB0_213;

BB0_211:
	atom.global.add.f32 	%f429, [%rd69], %f182;
	atom.global.add.f32 	%f430, [%rd70], %f183;

BB0_213:
	ret;
}

	// .globl	_Z8solveZEdPdS_PKdS1_diS1_diiiii
.visible .entry _Z8solveZEdPdS_PKdS1_diS1_diiiii(
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_0,
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_1,
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_2,
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_3,
	.param .f64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5,
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_6,
	.param .f64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_7,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_8,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_9,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_10,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_11,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_12
)
{
	.local .align 4 .b8 	__local_depot1[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<56>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<129>;
	.reg .f64 	%fd<472>;
	.reg .b64 	%rd<161>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd47, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_2];
	ld.param.u64 	%rd50, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_3];
	ld.param.f64 	%fd147, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u32 	%r33, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5];
	ld.param.u32 	%r34, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_8];
	ld.param.u32 	%r37, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_9];
	ld.param.u32 	%r35, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_10];
	ld.param.u32 	%r38, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_11];
	cvta.to.global.u64 	%rd2, %rd50;
	add.u64 	%rd3, %SPL, 0;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %ntid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r42, %r34, %r33, %r41;
	mad.lo.s32 	%r43, %r39, %r40, %r42;
	cvt.u64.u32	%rd11, %r43;
	mov.u32 	%r44, %ctaid.y;
	mov.u32 	%r45, %ntid.y;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r35, %r33, %r46;
	mad.lo.s32 	%r48, %r44, %r45, %r47;
	cvt.u64.u32	%rd12, %r48;
	mul.lo.s32 	%r49, %r37, %r33;
	cvt.s64.s32	%rd59, %r49;
	mul.lo.s32 	%r50, %r38, %r33;
	cvt.s64.s32	%rd60, %r50;
	setp.ge.u64	%p1, %rd12, %rd60;
	setp.ge.u64	%p2, %rd11, %rd59;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_104;

	cvt.s64.s32	%rd13, %r33;
	and.b64  	%rd61, %rd13, -4294967296;
	setp.eq.s64	%p4, %rd61, 0;
	@%p4 bra 	BB1_3;

	div.u64 	%rd155, %rd11, %rd13;
	bra.uni 	BB1_4;

BB1_3:
	cvt.u32.u64	%r51, %rd13;
	cvt.u32.u64	%r52, %rd11;
	div.u32 	%r53, %r52, %r51;
	cvt.u64.u32	%rd155, %r53;

BB1_4:
	cvt.rn.f32.u64	%f1, %rd155;
	cvt.rmi.f32.f32	%f2, %f1;
	cvt.rzi.u64.f32	%rd17, %f2;
	@%p4 bra 	BB1_6;

	div.u64 	%rd156, %rd12, %rd13;
	bra.uni 	BB1_7;

BB1_6:
	cvt.u32.u64	%r54, %rd13;
	cvt.u32.u64	%r55, %rd12;
	div.u32 	%r56, %r55, %r54;
	cvt.u64.u32	%rd156, %r56;

BB1_7:
	cvt.rn.f32.u64	%f3, %rd156;
	cvt.rmi.f32.f32	%f4, %f3;
	cvt.rzi.u64.f32	%rd21, %f4;
	setp.gt.u64	%p6, %rd17, %rd21;
	@%p6 bra 	BB1_104;

	@%p4 bra 	BB1_10;

	rem.u64 	%rd157, %rd11, %rd13;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r57, %rd13;
	cvt.u32.u64	%r58, %rd11;
	rem.u32 	%r59, %r58, %r57;
	cvt.u64.u32	%rd157, %r59;

BB1_11:
	@%p4 bra 	BB1_13;

	rem.u64 	%rd158, %rd12, %rd13;
	bra.uni 	BB1_14;

BB1_13:
	cvt.u32.u64	%r60, %rd13;
	cvt.u32.u64	%r61, %rd12;
	rem.u32 	%r62, %r61, %r60;
	cvt.u64.u32	%rd158, %r62;

BB1_14:
	mul.lo.s64 	%rd65, %rd157, %rd13;
	add.s64 	%rd66, %rd65, %rd158;
	cvta.to.global.u64 	%rd67, %rd47;
	shl.b64 	%rd68, %rd66, 3;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.f64 	%fd1, [%rd69];
	mul.lo.s64 	%rd70, %rd13, 6;
	mul.lo.s64 	%rd28, %rd70, %rd17;
	mul.lo.s64 	%rd29, %rd70, %rd21;
	mul.lo.s64 	%rd71, %rd158, 3;
	add.s64 	%rd72, %rd71, %rd28;
	shl.b64 	%rd73, %rd72, 3;
	add.s64 	%rd30, %rd2, %rd73;
	mul.lo.s64 	%rd74, %rd157, 3;
	add.s64 	%rd75, %rd74, %rd29;
	shl.b64 	%rd76, %rd75, 3;
	add.s64 	%rd31, %rd2, %rd76;
	ld.global.f64 	%fd149, [%rd30];
	ld.global.f64 	%fd436, [%rd31];
	sub.f64 	%fd150, %fd436, %fd149;
	ld.global.f64 	%fd151, [%rd30+8];
	ld.global.f64 	%fd435, [%rd31+8];
	sub.f64 	%fd152, %fd435, %fd151;
	mul.f64 	%fd153, %fd152, %fd152;
	fma.rn.f64 	%fd154, %fd150, %fd150, %fd153;
	ld.global.f64 	%fd155, [%rd30+16];
	ld.global.f64 	%fd434, [%rd31+16];
	sub.f64 	%fd156, %fd434, %fd155;
	fma.rn.f64 	%fd157, %fd156, %fd156, %fd154;
	sqrt.rn.f64 	%fd5, %fd157;
	mul.f64 	%fd158, %fd5, %fd147;
	neg.f64 	%fd430, %fd158;
	setp.eq.f64	%p9, %fd5, 0d0000000000000000;
	@%p9 bra 	BB1_34;
	bra.uni 	BB1_15;

BB1_34:
	ld.param.f64 	%fd425, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	mul.f64 	%fd213, %fd1, %fd425;
	mov.f64 	%fd447, 0d0000000000000000;
	sub.f64 	%fd438, %fd447, %fd213;
	bra.uni 	BB1_35;

BB1_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd430;
	}
	and.b32  	%r1, %r63, 2147483647;
	setp.ne.s32	%p10, %r1, 2146435072;
	mov.f64 	%fd426, %fd430;
	@%p10 bra 	BB1_18;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd430;
	}
	setp.ne.s32	%p11, %r64, 0;
	mov.f64 	%fd426, %fd430;
	@%p11 bra 	BB1_18;

	mov.f64 	%fd159, 0d0000000000000000;
	mul.rn.f64 	%fd426, %fd430, %fd159;

BB1_18:
	mul.f64 	%fd160, %fd426, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r121, %fd160;
	st.local.u32 	[%rd3], %r121;
	cvt.rn.f64.s32	%fd161, %r121;
	neg.f64 	%fd162, %fd161;
	mov.f64 	%fd163, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd164, %fd162, %fd163, %fd426;
	mov.f64 	%fd165, 0d3C91A62633145C00;
	fma.rn.f64 	%fd166, %fd162, %fd165, %fd164;
	mov.f64 	%fd167, 0d397B839A252049C0;
	fma.rn.f64 	%fd427, %fd162, %fd167, %fd166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd426;
	}
	and.b32  	%r66, %r65, 2145386496;
	setp.lt.u32	%p12, %r66, 1105199104;
	@%p12 bra 	BB1_20;

	add.u64 	%rd150, %SP, 0;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd426;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd150;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd427, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r121, [%rd3];

BB1_20:
	add.s32 	%r5, %r121, 1;
	and.b32  	%r67, %r5, 1;
	shl.b32 	%r68, %r67, 3;
	setp.eq.s32	%p13, %r67, 0;
	selp.f64	%fd168, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p13;
	mul.wide.u32 	%rd78, %r68, 8;
	mov.u64 	%rd79, __cudart_sin_cos_coeffs;
	add.s64 	%rd80, %rd78, %rd79;
	ld.const.f64 	%fd169, [%rd80+8];
	mul.rn.f64 	%fd12, %fd427, %fd427;
	fma.rn.f64 	%fd170, %fd168, %fd12, %fd169;
	ld.const.f64 	%fd171, [%rd80+16];
	fma.rn.f64 	%fd172, %fd170, %fd12, %fd171;
	ld.const.f64 	%fd173, [%rd80+24];
	fma.rn.f64 	%fd174, %fd172, %fd12, %fd173;
	ld.const.f64 	%fd175, [%rd80+32];
	fma.rn.f64 	%fd176, %fd174, %fd12, %fd175;
	ld.const.f64 	%fd177, [%rd80+40];
	fma.rn.f64 	%fd178, %fd176, %fd12, %fd177;
	ld.const.f64 	%fd179, [%rd80+48];
	fma.rn.f64 	%fd13, %fd178, %fd12, %fd179;
	fma.rn.f64 	%fd428, %fd13, %fd427, %fd427;
	@%p13 bra 	BB1_22;

	mov.f64 	%fd180, 0d3FF0000000000000;
	fma.rn.f64 	%fd428, %fd13, %fd12, %fd180;

BB1_22:
	and.b32  	%r69, %r5, 2;
	setp.eq.s32	%p14, %r69, 0;
	@%p14 bra 	BB1_24;

	mov.f64 	%fd181, 0d0000000000000000;
	mov.f64 	%fd182, 0dBFF0000000000000;
	fma.rn.f64 	%fd428, %fd428, %fd182, %fd181;

BB1_24:
	@%p10 bra 	BB1_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd430;
	}
	setp.ne.s32	%p16, %r70, 0;
	@%p16 bra 	BB1_27;

	mov.f64 	%fd183, 0d0000000000000000;
	mul.rn.f64 	%fd430, %fd430, %fd183;

BB1_27:
	mov.f64 	%fd414, 0d397B839A252049C0;
	mov.f64 	%fd413, 0d3C91A62633145C00;
	mov.f64 	%fd412, 0d3FF921FB54442D18;
	mul.f64 	%fd184, %fd430, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r122, %fd184;
	st.local.u32 	[%rd3], %r122;
	cvt.rn.f64.s32	%fd185, %r122;
	neg.f64 	%fd186, %fd185;
	fma.rn.f64 	%fd188, %fd186, %fd412, %fd430;
	fma.rn.f64 	%fd190, %fd186, %fd413, %fd188;
	fma.rn.f64 	%fd431, %fd186, %fd414, %fd190;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd430;
	}
	and.b32  	%r72, %r71, 2145386496;
	setp.lt.u32	%p17, %r72, 1105199104;
	@%p17 bra 	BB1_29;

	add.u64 	%rd149, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd430;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd149;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd431, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r122, [%rd3];

BB1_29:
	mov.u64 	%rd133, __cudart_sin_cos_coeffs;
	and.b32  	%r73, %r122, 1;
	shl.b32 	%r74, %r73, 3;
	setp.eq.s32	%p18, %r73, 0;
	selp.f64	%fd192, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p18;
	mul.wide.u32 	%rd82, %r74, 8;
	add.s64 	%rd84, %rd82, %rd133;
	ld.const.f64 	%fd193, [%rd84+8];
	mul.rn.f64 	%fd24, %fd431, %fd431;
	fma.rn.f64 	%fd194, %fd192, %fd24, %fd193;
	ld.const.f64 	%fd195, [%rd84+16];
	fma.rn.f64 	%fd196, %fd194, %fd24, %fd195;
	ld.const.f64 	%fd197, [%rd84+24];
	fma.rn.f64 	%fd198, %fd196, %fd24, %fd197;
	ld.const.f64 	%fd199, [%rd84+32];
	fma.rn.f64 	%fd200, %fd198, %fd24, %fd199;
	ld.const.f64 	%fd201, [%rd84+40];
	fma.rn.f64 	%fd202, %fd200, %fd24, %fd201;
	ld.const.f64 	%fd203, [%rd84+48];
	fma.rn.f64 	%fd25, %fd202, %fd24, %fd203;
	fma.rn.f64 	%fd432, %fd25, %fd431, %fd431;
	@%p18 bra 	BB1_31;

	mov.f64 	%fd204, 0d3FF0000000000000;
	fma.rn.f64 	%fd432, %fd25, %fd24, %fd204;

BB1_31:
	and.b32  	%r75, %r122, 2;
	setp.eq.s32	%p19, %r75, 0;
	@%p19 bra 	BB1_33;

	mov.f64 	%fd205, 0d0000000000000000;
	mov.f64 	%fd206, 0dBFF0000000000000;
	fma.rn.f64 	%fd432, %fd432, %fd206, %fd205;

BB1_33:
	mul.f64 	%fd207, %fd1, %fd432;
	div.rn.f64 	%fd208, %fd207, %fd5;
	add.f64 	%fd438, %fd208, 0d0000000000000000;
	ld.global.f64 	%fd436, [%rd31];
	ld.global.f64 	%fd435, [%rd31+8];
	ld.global.f64 	%fd434, [%rd31+16];
	add.f64 	%fd209, %fd428, 0dBFF0000000000000;
	mul.f64 	%fd210, %fd1, %fd209;
	div.rn.f64 	%fd211, %fd210, %fd5;
	add.f64 	%fd447, %fd211, 0d0000000000000000;

BB1_35:
	ld.param.f64 	%fd423, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u32 	%r119, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5];
	cvt.s64.s32	%rd151, %r119;
	ld.param.u64 	%rd140, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd139, %rd140;
	add.s64 	%rd85, %rd158, %rd151;
	mul.lo.s64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd86, %rd28;
	shl.b64 	%rd88, %rd87, 3;
	add.s64 	%rd32, %rd139, %rd88;
	ld.global.f64 	%fd214, [%rd32];
	sub.f64 	%fd215, %fd436, %fd214;
	ld.global.f64 	%fd216, [%rd32+8];
	sub.f64 	%fd217, %fd435, %fd216;
	mul.f64 	%fd218, %fd217, %fd217;
	fma.rn.f64 	%fd219, %fd215, %fd215, %fd218;
	ld.global.f64 	%fd220, [%rd32+16];
	sub.f64 	%fd221, %fd434, %fd220;
	fma.rn.f64 	%fd222, %fd221, %fd221, %fd219;
	sqrt.rn.f64 	%fd42, %fd222;
	mul.f64 	%fd223, %fd42, %fd423;
	neg.f64 	%fd443, %fd223;
	setp.eq.f64	%p20, %fd42, 0d0000000000000000;
	@%p20 bra 	BB1_55;
	bra.uni 	BB1_36;

BB1_55:
	ld.param.f64 	%fd424, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	fma.rn.f64 	%fd448, %fd1, %fd424, %fd438;
	bra.uni 	BB1_56;

BB1_36:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd443;
	}
	and.b32  	%r9, %r76, 2147483647;
	setp.ne.s32	%p21, %r9, 2146435072;
	mov.f64 	%fd439, %fd443;
	@%p21 bra 	BB1_39;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd443;
	}
	setp.ne.s32	%p22, %r77, 0;
	mov.f64 	%fd439, %fd443;
	@%p22 bra 	BB1_39;

	mov.f64 	%fd224, 0d0000000000000000;
	mul.rn.f64 	%fd439, %fd443, %fd224;

BB1_39:
	mul.f64 	%fd225, %fd439, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r123, %fd225;
	st.local.u32 	[%rd3], %r123;
	cvt.rn.f64.s32	%fd226, %r123;
	neg.f64 	%fd227, %fd226;
	mov.f64 	%fd228, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd229, %fd227, %fd228, %fd439;
	mov.f64 	%fd230, 0d3C91A62633145C00;
	fma.rn.f64 	%fd231, %fd227, %fd230, %fd229;
	mov.f64 	%fd232, 0d397B839A252049C0;
	fma.rn.f64 	%fd440, %fd227, %fd232, %fd231;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd439;
	}
	and.b32  	%r79, %r78, 2145386496;
	setp.lt.u32	%p23, %r79, 1105199104;
	@%p23 bra 	BB1_41;

	add.u64 	%rd148, %SP, 0;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd439;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd148;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd440, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r123, [%rd3];

BB1_41:
	add.s32 	%r13, %r123, 1;
	and.b32  	%r80, %r13, 1;
	shl.b32 	%r81, %r80, 3;
	setp.eq.s32	%p24, %r80, 0;
	selp.f64	%fd233, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p24;
	mul.wide.u32 	%rd90, %r81, 8;
	mov.u64 	%rd91, __cudart_sin_cos_coeffs;
	add.s64 	%rd92, %rd90, %rd91;
	ld.const.f64 	%fd234, [%rd92+8];
	mul.rn.f64 	%fd49, %fd440, %fd440;
	fma.rn.f64 	%fd235, %fd233, %fd49, %fd234;
	ld.const.f64 	%fd236, [%rd92+16];
	fma.rn.f64 	%fd237, %fd235, %fd49, %fd236;
	ld.const.f64 	%fd238, [%rd92+24];
	fma.rn.f64 	%fd239, %fd237, %fd49, %fd238;
	ld.const.f64 	%fd240, [%rd92+32];
	fma.rn.f64 	%fd241, %fd239, %fd49, %fd240;
	ld.const.f64 	%fd242, [%rd92+40];
	fma.rn.f64 	%fd243, %fd241, %fd49, %fd242;
	ld.const.f64 	%fd244, [%rd92+48];
	fma.rn.f64 	%fd50, %fd243, %fd49, %fd244;
	fma.rn.f64 	%fd441, %fd50, %fd440, %fd440;
	@%p24 bra 	BB1_43;

	mov.f64 	%fd245, 0d3FF0000000000000;
	fma.rn.f64 	%fd441, %fd50, %fd49, %fd245;

BB1_43:
	and.b32  	%r82, %r13, 2;
	setp.eq.s32	%p25, %r82, 0;
	@%p25 bra 	BB1_45;

	mov.f64 	%fd246, 0d0000000000000000;
	mov.f64 	%fd247, 0dBFF0000000000000;
	fma.rn.f64 	%fd441, %fd441, %fd247, %fd246;

BB1_45:
	add.f64 	%fd248, %fd441, 0dBFF0000000000000;
	mul.f64 	%fd249, %fd1, %fd248;
	div.rn.f64 	%fd250, %fd249, %fd42;
	sub.f64 	%fd447, %fd447, %fd250;
	@%p21 bra 	BB1_48;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r83, %temp}, %fd443;
	}
	setp.ne.s32	%p27, %r83, 0;
	@%p27 bra 	BB1_48;

	mov.f64 	%fd251, 0d0000000000000000;
	mul.rn.f64 	%fd443, %fd443, %fd251;

BB1_48:
	mov.f64 	%fd418, 0d397B839A252049C0;
	mov.f64 	%fd417, 0d3C91A62633145C00;
	mov.f64 	%fd416, 0d3FF921FB54442D18;
	mul.f64 	%fd252, %fd443, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r124, %fd252;
	st.local.u32 	[%rd3], %r124;
	cvt.rn.f64.s32	%fd253, %r124;
	neg.f64 	%fd254, %fd253;
	fma.rn.f64 	%fd256, %fd254, %fd416, %fd443;
	fma.rn.f64 	%fd258, %fd254, %fd417, %fd256;
	fma.rn.f64 	%fd444, %fd254, %fd418, %fd258;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd443;
	}
	and.b32  	%r85, %r84, 2145386496;
	setp.lt.u32	%p28, %r85, 1105199104;
	@%p28 bra 	BB1_50;

	add.u64 	%rd147, %SP, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd443;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd147;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd444, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.local.u32 	%r124, [%rd3];

BB1_50:
	mov.u64 	%rd154, __cudart_sin_cos_coeffs;
	and.b32  	%r86, %r124, 1;
	shl.b32 	%r87, %r86, 3;
	setp.eq.s32	%p29, %r86, 0;
	selp.f64	%fd260, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p29;
	mul.wide.u32 	%rd94, %r87, 8;
	add.s64 	%rd96, %rd94, %rd154;
	ld.const.f64 	%fd261, [%rd96+8];
	mul.rn.f64 	%fd62, %fd444, %fd444;
	fma.rn.f64 	%fd262, %fd260, %fd62, %fd261;
	ld.const.f64 	%fd263, [%rd96+16];
	fma.rn.f64 	%fd264, %fd262, %fd62, %fd263;
	ld.const.f64 	%fd265, [%rd96+24];
	fma.rn.f64 	%fd266, %fd264, %fd62, %fd265;
	ld.const.f64 	%fd267, [%rd96+32];
	fma.rn.f64 	%fd268, %fd266, %fd62, %fd267;
	ld.const.f64 	%fd269, [%rd96+40];
	fma.rn.f64 	%fd270, %fd268, %fd62, %fd269;
	ld.const.f64 	%fd271, [%rd96+48];
	fma.rn.f64 	%fd63, %fd270, %fd62, %fd271;
	fma.rn.f64 	%fd445, %fd63, %fd444, %fd444;
	@%p29 bra 	BB1_52;

	mov.f64 	%fd272, 0d3FF0000000000000;
	fma.rn.f64 	%fd445, %fd63, %fd62, %fd272;

BB1_52:
	and.b32  	%r88, %r124, 2;
	setp.eq.s32	%p30, %r88, 0;
	@%p30 bra 	BB1_54;

	mov.f64 	%fd273, 0d0000000000000000;
	mov.f64 	%fd274, 0dBFF0000000000000;
	fma.rn.f64 	%fd445, %fd445, %fd274, %fd273;

BB1_54:
	mul.f64 	%fd275, %fd1, %fd445;
	div.rn.f64 	%fd276, %fd275, %fd42;
	sub.f64 	%fd448, %fd438, %fd276;

BB1_56:
	ld.param.f64 	%fd419, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u32 	%r120, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5];
	cvt.s64.s32	%rd152, %r120;
	ld.param.u64 	%rd142, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd141, %rd142;
	add.s64 	%rd97, %rd157, %rd152;
	mul.lo.s64 	%rd98, %rd97, 3;
	add.s64 	%rd99, %rd98, %rd29;
	shl.b64 	%rd100, %rd99, 3;
	add.s64 	%rd33, %rd141, %rd100;
	ld.global.f64 	%fd277, [%rd30];
	ld.global.f64 	%fd459, [%rd33];
	sub.f64 	%fd278, %fd459, %fd277;
	ld.global.f64 	%fd279, [%rd30+8];
	ld.global.f64 	%fd458, [%rd33+8];
	sub.f64 	%fd280, %fd458, %fd279;
	mul.f64 	%fd281, %fd280, %fd280;
	fma.rn.f64 	%fd282, %fd278, %fd278, %fd281;
	ld.global.f64 	%fd283, [%rd30+16];
	ld.global.f64 	%fd457, [%rd33+16];
	sub.f64 	%fd284, %fd457, %fd283;
	fma.rn.f64 	%fd285, %fd284, %fd284, %fd282;
	sqrt.rn.f64 	%fd76, %fd285;
	mul.f64 	%fd286, %fd76, %fd419;
	neg.f64 	%fd453, %fd286;
	setp.eq.f64	%p31, %fd76, 0d0000000000000000;
	@%p31 bra 	BB1_76;
	bra.uni 	BB1_57;

BB1_76:
	ld.param.f64 	%fd422, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	fma.rn.f64 	%fd461, %fd1, %fd422, %fd448;
	bra.uni 	BB1_77;

BB1_57:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd453;
	}
	and.b32  	%r17, %r89, 2147483647;
	setp.ne.s32	%p32, %r17, 2146435072;
	mov.f64 	%fd449, %fd453;
	@%p32 bra 	BB1_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd453;
	}
	setp.ne.s32	%p33, %r90, 0;
	mov.f64 	%fd449, %fd453;
	@%p33 bra 	BB1_60;

	mov.f64 	%fd287, 0d0000000000000000;
	mul.rn.f64 	%fd449, %fd453, %fd287;

BB1_60:
	mul.f64 	%fd288, %fd449, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r125, %fd288;
	st.local.u32 	[%rd3], %r125;
	cvt.rn.f64.s32	%fd289, %r125;
	neg.f64 	%fd290, %fd289;
	mov.f64 	%fd291, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd292, %fd290, %fd291, %fd449;
	mov.f64 	%fd293, 0d3C91A62633145C00;
	fma.rn.f64 	%fd294, %fd290, %fd293, %fd292;
	mov.f64 	%fd295, 0d397B839A252049C0;
	fma.rn.f64 	%fd450, %fd290, %fd295, %fd294;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd449;
	}
	and.b32  	%r92, %r91, 2145386496;
	setp.lt.u32	%p34, %r92, 1105199104;
	@%p34 bra 	BB1_62;

	add.u64 	%rd146, %SP, 0;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd449;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd146;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd450, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.local.u32 	%r125, [%rd3];

BB1_62:
	add.s32 	%r21, %r125, 1;
	and.b32  	%r93, %r21, 1;
	shl.b32 	%r94, %r93, 3;
	setp.eq.s32	%p35, %r93, 0;
	selp.f64	%fd296, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p35;
	mul.wide.u32 	%rd102, %r94, 8;
	mov.u64 	%rd103, __cudart_sin_cos_coeffs;
	add.s64 	%rd104, %rd102, %rd103;
	ld.const.f64 	%fd297, [%rd104+8];
	mul.rn.f64 	%fd83, %fd450, %fd450;
	fma.rn.f64 	%fd298, %fd296, %fd83, %fd297;
	ld.const.f64 	%fd299, [%rd104+16];
	fma.rn.f64 	%fd300, %fd298, %fd83, %fd299;
	ld.const.f64 	%fd301, [%rd104+24];
	fma.rn.f64 	%fd302, %fd300, %fd83, %fd301;
	ld.const.f64 	%fd303, [%rd104+32];
	fma.rn.f64 	%fd304, %fd302, %fd83, %fd303;
	ld.const.f64 	%fd305, [%rd104+40];
	fma.rn.f64 	%fd306, %fd304, %fd83, %fd305;
	ld.const.f64 	%fd307, [%rd104+48];
	fma.rn.f64 	%fd84, %fd306, %fd83, %fd307;
	fma.rn.f64 	%fd451, %fd84, %fd450, %fd450;
	@%p35 bra 	BB1_64;

	mov.f64 	%fd308, 0d3FF0000000000000;
	fma.rn.f64 	%fd451, %fd84, %fd83, %fd308;

BB1_64:
	and.b32  	%r95, %r21, 2;
	setp.eq.s32	%p36, %r95, 0;
	@%p36 bra 	BB1_66;

	mov.f64 	%fd309, 0d0000000000000000;
	mov.f64 	%fd310, 0dBFF0000000000000;
	fma.rn.f64 	%fd451, %fd451, %fd310, %fd309;

BB1_66:
	add.f64 	%fd311, %fd451, 0dBFF0000000000000;
	mul.f64 	%fd312, %fd1, %fd311;
	div.rn.f64 	%fd313, %fd312, %fd76;
	sub.f64 	%fd447, %fd447, %fd313;
	@%p32 bra 	BB1_69;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r96, %temp}, %fd453;
	}
	setp.ne.s32	%p38, %r96, 0;
	@%p38 bra 	BB1_69;

	mov.f64 	%fd314, 0d0000000000000000;
	mul.rn.f64 	%fd453, %fd453, %fd314;

BB1_69:
	mul.f64 	%fd315, %fd453, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r126, %fd315;
	st.local.u32 	[%rd3], %r126;
	cvt.rn.f64.s32	%fd316, %r126;
	neg.f64 	%fd317, %fd316;
	fma.rn.f64 	%fd319, %fd317, %fd291, %fd453;
	fma.rn.f64 	%fd321, %fd317, %fd293, %fd319;
	fma.rn.f64 	%fd454, %fd317, %fd295, %fd321;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd453;
	}
	and.b32  	%r98, %r97, 2145386496;
	setp.lt.u32	%p39, %r98, 1105199104;
	@%p39 bra 	BB1_71;

	add.u64 	%rd145, %SP, 0;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd453;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd145;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd454, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.local.u32 	%r126, [%rd3];

BB1_71:
	and.b32  	%r99, %r126, 1;
	shl.b32 	%r100, %r99, 3;
	setp.eq.s32	%p40, %r99, 0;
	selp.f64	%fd323, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p40;
	mul.wide.u32 	%rd106, %r100, 8;
	add.s64 	%rd108, %rd106, %rd103;
	ld.const.f64 	%fd324, [%rd108+8];
	mul.rn.f64 	%fd96, %fd454, %fd454;
	fma.rn.f64 	%fd325, %fd323, %fd96, %fd324;
	ld.const.f64 	%fd326, [%rd108+16];
	fma.rn.f64 	%fd327, %fd325, %fd96, %fd326;
	ld.const.f64 	%fd328, [%rd108+24];
	fma.rn.f64 	%fd329, %fd327, %fd96, %fd328;
	ld.const.f64 	%fd330, [%rd108+32];
	fma.rn.f64 	%fd331, %fd329, %fd96, %fd330;
	ld.const.f64 	%fd332, [%rd108+40];
	fma.rn.f64 	%fd333, %fd331, %fd96, %fd332;
	ld.const.f64 	%fd334, [%rd108+48];
	fma.rn.f64 	%fd97, %fd333, %fd96, %fd334;
	fma.rn.f64 	%fd455, %fd97, %fd454, %fd454;
	@%p40 bra 	BB1_73;

	mov.f64 	%fd335, 0d3FF0000000000000;
	fma.rn.f64 	%fd455, %fd97, %fd96, %fd335;

BB1_73:
	and.b32  	%r101, %r126, 2;
	setp.eq.s32	%p41, %r101, 0;
	@%p41 bra 	BB1_75;

	mov.f64 	%fd336, 0d0000000000000000;
	mov.f64 	%fd337, 0dBFF0000000000000;
	fma.rn.f64 	%fd455, %fd455, %fd337, %fd336;

BB1_75:
	mul.f64 	%fd338, %fd1, %fd455;
	div.rn.f64 	%fd339, %fd338, %fd76;
	sub.f64 	%fd461, %fd448, %fd339;
	ld.global.f64 	%fd459, [%rd33];
	ld.global.f64 	%fd458, [%rd33+8];
	ld.global.f64 	%fd457, [%rd33+16];

BB1_77:
	ld.param.f64 	%fd420, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.global.f64 	%fd340, [%rd32];
	sub.f64 	%fd341, %fd459, %fd340;
	ld.global.f64 	%fd342, [%rd32+8];
	sub.f64 	%fd343, %fd458, %fd342;
	mul.f64 	%fd344, %fd343, %fd343;
	fma.rn.f64 	%fd345, %fd341, %fd341, %fd344;
	ld.global.f64 	%fd346, [%rd32+16];
	sub.f64 	%fd347, %fd457, %fd346;
	fma.rn.f64 	%fd348, %fd347, %fd347, %fd345;
	sqrt.rn.f64 	%fd113, %fd348;
	mul.f64 	%fd349, %fd113, %fd420;
	neg.f64 	%fd466, %fd349;
	setp.eq.f64	%p42, %fd113, 0d0000000000000000;
	@%p42 bra 	BB1_97;
	bra.uni 	BB1_78;

BB1_97:
	ld.param.f64 	%fd421, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	mul.f64 	%fd403, %fd1, %fd421;
	sub.f64 	%fd471, %fd461, %fd403;
	bra.uni 	BB1_98;

BB1_78:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd466;
	}
	and.b32  	%r25, %r102, 2147483647;
	setp.ne.s32	%p43, %r25, 2146435072;
	mov.f64 	%fd462, %fd466;
	@%p43 bra 	BB1_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd466;
	}
	setp.ne.s32	%p44, %r103, 0;
	mov.f64 	%fd462, %fd466;
	@%p44 bra 	BB1_81;

	mov.f64 	%fd350, 0d0000000000000000;
	mul.rn.f64 	%fd462, %fd466, %fd350;

BB1_81:
	mul.f64 	%fd351, %fd462, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r127, %fd351;
	st.local.u32 	[%rd3], %r127;
	cvt.rn.f64.s32	%fd352, %r127;
	neg.f64 	%fd353, %fd352;
	mov.f64 	%fd354, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd355, %fd353, %fd354, %fd462;
	mov.f64 	%fd356, 0d3C91A62633145C00;
	fma.rn.f64 	%fd357, %fd353, %fd356, %fd355;
	mov.f64 	%fd358, 0d397B839A252049C0;
	fma.rn.f64 	%fd463, %fd353, %fd358, %fd357;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd462;
	}
	and.b32  	%r105, %r104, 2145386496;
	setp.lt.u32	%p45, %r105, 1105199104;
	@%p45 bra 	BB1_83;

	add.u64 	%rd144, %SP, 0;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd462;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd144;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd463, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.local.u32 	%r127, [%rd3];

BB1_83:
	add.s32 	%r29, %r127, 1;
	and.b32  	%r106, %r29, 1;
	shl.b32 	%r107, %r106, 3;
	setp.eq.s32	%p46, %r106, 0;
	selp.f64	%fd359, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p46;
	mul.wide.u32 	%rd110, %r107, 8;
	mov.u64 	%rd111, __cudart_sin_cos_coeffs;
	add.s64 	%rd112, %rd110, %rd111;
	ld.const.f64 	%fd360, [%rd112+8];
	mul.rn.f64 	%fd120, %fd463, %fd463;
	fma.rn.f64 	%fd361, %fd359, %fd120, %fd360;
	ld.const.f64 	%fd362, [%rd112+16];
	fma.rn.f64 	%fd363, %fd361, %fd120, %fd362;
	ld.const.f64 	%fd364, [%rd112+24];
	fma.rn.f64 	%fd365, %fd363, %fd120, %fd364;
	ld.const.f64 	%fd366, [%rd112+32];
	fma.rn.f64 	%fd367, %fd365, %fd120, %fd366;
	ld.const.f64 	%fd368, [%rd112+40];
	fma.rn.f64 	%fd369, %fd367, %fd120, %fd368;
	ld.const.f64 	%fd370, [%rd112+48];
	fma.rn.f64 	%fd121, %fd369, %fd120, %fd370;
	fma.rn.f64 	%fd464, %fd121, %fd463, %fd463;
	@%p46 bra 	BB1_85;

	mov.f64 	%fd371, 0d3FF0000000000000;
	fma.rn.f64 	%fd464, %fd121, %fd120, %fd371;

BB1_85:
	and.b32  	%r108, %r29, 2;
	setp.eq.s32	%p47, %r108, 0;
	@%p47 bra 	BB1_87;

	mov.f64 	%fd372, 0d0000000000000000;
	mov.f64 	%fd373, 0dBFF0000000000000;
	fma.rn.f64 	%fd464, %fd464, %fd373, %fd372;

BB1_87:
	add.f64 	%fd374, %fd464, 0dBFF0000000000000;
	mul.f64 	%fd375, %fd1, %fd374;
	div.rn.f64 	%fd376, %fd375, %fd113;
	add.f64 	%fd447, %fd447, %fd376;
	@%p43 bra 	BB1_90;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r109, %temp}, %fd466;
	}
	setp.ne.s32	%p49, %r109, 0;
	@%p49 bra 	BB1_90;

	mov.f64 	%fd377, 0d0000000000000000;
	mul.rn.f64 	%fd466, %fd466, %fd377;

BB1_90:
	mul.f64 	%fd378, %fd466, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r128, %fd378;
	st.local.u32 	[%rd3], %r128;
	cvt.rn.f64.s32	%fd379, %r128;
	neg.f64 	%fd380, %fd379;
	fma.rn.f64 	%fd382, %fd380, %fd354, %fd466;
	fma.rn.f64 	%fd384, %fd380, %fd356, %fd382;
	fma.rn.f64 	%fd467, %fd380, %fd358, %fd384;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd466;
	}
	and.b32  	%r111, %r110, 2145386496;
	setp.lt.u32	%p50, %r111, 1105199104;
	@%p50 bra 	BB1_92;

	add.u64 	%rd143, %SP, 0;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd466;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd143;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd467, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.local.u32 	%r128, [%rd3];

BB1_92:
	and.b32  	%r112, %r128, 1;
	shl.b32 	%r113, %r112, 3;
	setp.eq.s32	%p51, %r112, 0;
	selp.f64	%fd386, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p51;
	mul.wide.u32 	%rd114, %r113, 8;
	add.s64 	%rd116, %rd114, %rd111;
	ld.const.f64 	%fd387, [%rd116+8];
	mul.rn.f64 	%fd133, %fd467, %fd467;
	fma.rn.f64 	%fd388, %fd386, %fd133, %fd387;
	ld.const.f64 	%fd389, [%rd116+16];
	fma.rn.f64 	%fd390, %fd388, %fd133, %fd389;
	ld.const.f64 	%fd391, [%rd116+24];
	fma.rn.f64 	%fd392, %fd390, %fd133, %fd391;
	ld.const.f64 	%fd393, [%rd116+32];
	fma.rn.f64 	%fd394, %fd392, %fd133, %fd393;
	ld.const.f64 	%fd395, [%rd116+40];
	fma.rn.f64 	%fd396, %fd394, %fd133, %fd395;
	ld.const.f64 	%fd397, [%rd116+48];
	fma.rn.f64 	%fd134, %fd396, %fd133, %fd397;
	fma.rn.f64 	%fd468, %fd134, %fd467, %fd467;
	@%p51 bra 	BB1_94;

	mov.f64 	%fd398, 0d3FF0000000000000;
	fma.rn.f64 	%fd468, %fd134, %fd133, %fd398;

BB1_94:
	and.b32  	%r114, %r128, 2;
	setp.eq.s32	%p52, %r114, 0;
	@%p52 bra 	BB1_96;

	mov.f64 	%fd399, 0d0000000000000000;
	mov.f64 	%fd400, 0dBFF0000000000000;
	fma.rn.f64 	%fd468, %fd468, %fd400, %fd399;

BB1_96:
	mul.f64 	%fd401, %fd1, %fd468;
	div.rn.f64 	%fd402, %fd401, %fd113;
	add.f64 	%fd471, %fd461, %fd402;

BB1_98:
	cvt.rn.f32.u64	%f8, %rd156;
	cvt.rmi.f32.f32	%f7, %f8;
	cvt.rzi.u64.f32	%rd153, %f7;
	cvt.rn.f32.u64	%f6, %rd155;
	cvt.rmi.f32.f32	%f5, %f6;
	cvt.rzi.u64.f32	%rd138, %f5;
	ld.param.u64 	%rd137, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_1];
	cvta.to.global.u64 	%rd136, %rd137;
	ld.param.u32 	%r118, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_12];
	ld.param.u32 	%r117, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_10];
	ld.param.u32 	%r116, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_8];
	ld.param.f64 	%fd415, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_7];
	ld.param.u64 	%rd135, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_6];
	ld.param.u64 	%rd134, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_0];
	ld.param.u32 	%r115, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5];
	cvta.to.global.u64 	%rd34, %rd134;
	cvta.to.global.u64 	%rd117, %rd135;
	shl.b64 	%rd118, %rd153, 3;
	add.s64 	%rd119, %rd117, %rd118;
	ld.global.f64 	%fd404, [%rd119];
	shl.b64 	%rd120, %rd138, 3;
	add.s64 	%rd121, %rd117, %rd120;
	ld.global.f64 	%fd405, [%rd121];
	mul.f64 	%fd406, %fd405, %fd404;
	div.rn.f64 	%fd144, %fd406, %fd415;
	cvt.s64.s32	%rd122, %r116;
	sub.s64 	%rd123, %rd138, %rd122;
	cvt.s64.s32	%rd124, %r117;
	sub.s64 	%rd125, %rd153, %rd124;
	mul.f64 	%fd145, %fd447, %fd144;
	cvt.s64.s32	%rd126, %r118;
	mul.lo.s64 	%rd127, %rd123, %rd126;
	add.s64 	%rd35, %rd125, %rd127;
	shl.b64 	%rd128, %rd35, 3;
	add.s64 	%rd36, %rd34, %rd128;
	add.s64 	%rd37, %rd136, %rd128;
	setp.eq.s32	%p53, %r115, 1;
	@%p53 bra 	BB1_103;
	bra.uni 	BB1_99;

BB1_103:
	st.global.f64 	[%rd36], %fd145;
	mul.f64 	%fd411, %fd471, %fd144;
	st.global.f64 	[%rd37], %fd411;
	bra.uni 	BB1_104;

BB1_99:
	ld.global.u64 	%rd159, [%rd36];

BB1_100:
	mov.b64 	 %fd407, %rd159;
	add.f64 	%fd408, %fd145, %fd407;
	mov.b64 	 %rd130, %fd408;
	atom.global.cas.b64 	%rd41, [%rd36], %rd159, %rd130;
	setp.ne.s64	%p54, %rd159, %rd41;
	mov.u64 	%rd159, %rd41;
	@%p54 bra 	BB1_100;

	mul.f64 	%fd146, %fd471, %fd144;
	ld.global.u64 	%rd160, [%rd37];

BB1_102:
	mov.b64 	 %fd409, %rd160;
	add.f64 	%fd410, %fd146, %fd409;
	mov.b64 	 %rd132, %fd410;
	atom.global.cas.b64 	%rd45, [%rd37], %rd160, %rd132;
	setp.eq.s64	%p55, %rd160, %rd45;
	mov.u64 	%rd160, %rd45;
	@%p55 bra 	BB1_104;
	bra.uni 	BB1_102;

BB1_104:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB2_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB2_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB2_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB2_3;

BB2_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB2_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB2_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB2_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB2_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB2_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB2_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB2_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB2_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


