{"2407.12736": {"publish_time": "2024-07-17", "title": "CHOSEN: Compilation to Hardware Optimization Stack for Efficient Vision Transformer Inference", "paper_summary": "Vision Transformers (ViTs) represent a groundbreaking shift in machine\nlearning approaches to computer vision. Unlike traditional approaches, ViTs\nemploy the self-attention mechanism, which has been widely used in natural\nlanguage processing, to analyze image patches. Despite their advantages in\nmodeling visual tasks, deploying ViTs on hardware platforms, notably\nField-Programmable Gate Arrays (FPGAs), introduces considerable challenges.\nThese challenges stem primarily from the non-linear calculations and high\ncomputational and memory demands of ViTs. This paper introduces CHOSEN, a\nsoftware-hardware co-design framework to address these challenges and offer an\nautomated framework for ViT deployment on the FPGAs in order to maximize\nperformance. Our framework is built upon three fundamental contributions:\nmulti-kernel design to maximize the bandwidth, mainly targeting benefits of\nmulti DDR memory banks, approximate non-linear functions that exhibit minimal\naccuracy degradation, and efficient use of available logic blocks on the FPGA,\nand efficient compiler to maximize the performance and memory-efficiency of the\ncomputing kernels by presenting a novel algorithm for design space exploration\nto find optimal hardware configuration that achieves optimal throughput and\nlatency. Compared to the state-of-the-art ViT accelerators, CHOSEN achieves a\n1.5x and 1.42x improvement in the throughput on the DeiT-S and DeiT-B models.", "paper_summary_zh": "\u8996\u89ba\u8f49\u63db\u5668 (ViT) \u4ee3\u8868\u6a5f\u5668\u5b78\u7fd2\u65b9\u6cd5\u5728\u96fb\u8166\u8996\u89ba\u4e0a\u7a81\u7834\u6027\u7684\u8f49\u8b8a\u3002\u8207\u50b3\u7d71\u65b9\u6cd5\u4e0d\u540c\uff0cViT \u4f7f\u7528\u81ea\u6ce8\u610f\u529b\u6a5f\u5236\uff0c\u8a72\u6a5f\u5236\u5df2\u5ee3\u6cdb\u7528\u65bc\u81ea\u7136\u8a9e\u8a00\u8655\u7406\u4e2d\uff0c\u7528\u65bc\u5206\u6790\u5f71\u50cf\u5340\u584a\u3002\u5118\u7ba1\u5728\u5efa\u6a21\u8996\u89ba\u4efb\u52d9\u65b9\u9762\u6709\u512a\u52e2\uff0c\u4f46\u5728\u786c\u9ad4\u5e73\u53f0\u4e0a\u90e8\u7f72 ViT\uff0c\u5c24\u5176\u662f\u73fe\u5834\u53ef\u7a0b\u5f0f\u908f\u8f2f\u9598\u9663\u5217 (FPGA)\uff0c\u6703\u5e36\u4f86\u76f8\u7576\u5927\u7684\u6311\u6230\u3002\u9019\u4e9b\u6311\u6230\u4e3b\u8981\u6e90\u65bc ViT \u7684\u975e\u7dda\u6027\u904b\u7b97\u548c\u9ad8\u904b\u7b97\u548c\u8a18\u61b6\u9ad4\u9700\u6c42\u3002\u672c\u6587\u4ecb\u7d39 CHOSEN\uff0c\u4e00\u7a2e\u8edf\u9ad4\u786c\u9ad4\u5171\u540c\u8a2d\u8a08\u67b6\u69cb\uff0c\u7528\u65bc\u89e3\u6c7a\u9019\u4e9b\u6311\u6230\uff0c\u4e26\u63d0\u4f9b\u4e00\u500b\u81ea\u52d5\u5316\u67b6\u69cb\uff0c\u7528\u65bc\u5728 FPGA \u4e0a\u90e8\u7f72 ViT\uff0c\u4ee5\u6700\u5927\u5316\u6548\u80fd\u3002\u6211\u5011\u7684\u67b6\u69cb\u5efa\u7acb\u5728\u4e09\u500b\u57fa\u672c\u8ca2\u737b\u4e4b\u4e0a\uff1a\u591a\u6838\u5fc3\u8a2d\u8a08\u4ee5\u6700\u5927\u5316\u983b\u5bec\uff0c\u4e3b\u8981\u91dd\u5c0d\u591a\u500b DDR \u8a18\u61b6\u9ad4\u5eab\u7684\u597d\u8655\u3001\u8fd1\u4f3c\u975e\u7dda\u6027\u51fd\u6578\uff0c\u8868\u73fe\u51fa\u6700\u5c0f\u7684\u6e96\u78ba\u5ea6\u4e0b\u964d\uff0c\u4ee5\u53ca\u6709\u6548\u5229\u7528 FPGA \u4e0a\u7684\u53ef\u7528\u908f\u8f2f\u5340\u584a\uff0c\u4ee5\u53ca\u9ad8\u6548\u7684\u7de8\u8b6f\u5668\uff0c\u900f\u904e\u63d0\u51fa\u4e00\u500b\u7528\u65bc\u8a2d\u8a08\u7a7a\u9593\u63a2\u7d22\u7684\u65b0\u6f14\u7b97\u6cd5\uff0c\u4ee5\u6700\u5927\u5316\u904b\u7b97\u6838\u5fc3\u7684\u6548\u80fd\u548c\u8a18\u61b6\u9ad4\u6548\u7387\uff0c\u4ee5\u627e\u5230\u5be6\u73fe\u6700\u4f73\u8655\u7406\u91cf\u548c\u5ef6\u9072\u7684\u6700\u4f73\u786c\u9ad4\u914d\u7f6e\u3002\u8207\u6700\u5148\u9032\u7684 ViT \u52a0\u901f\u5668\u76f8\u6bd4\uff0cCHOSEN \u5728 DeiT-S \u548c DeiT-B \u6a21\u578b\u4e0a\u5206\u5225\u5be6\u73fe\u4e86 1.5 \u500d\u548c 1.42 \u500d\u7684\u8655\u7406\u91cf\u63d0\u5347\u3002", "author": "Mohammad Erfan Sadeghi et.al.", "authors": "Mohammad Erfan Sadeghi, Arash Fayyazi, Suhas Somashekar, Massoud Pedram", "id": "2407.12736v1", "paper_url": "http://arxiv.org/abs/2407.12736v1", "repo": "null"}}