// Seed: 613621092
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3 = id_2;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  wire  id_2,
    input  wand  id_3
);
  always @(posedge -1'b0) id_1 = 1'b0;
  initial begin : LABEL_0
    id_1 <= -1;
  end
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_1 = id_2;
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wand id_3,
    input uwire id_4,
    output tri id_5,
    input tri id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire id_9;
  assign #1 id_5 = id_3;
endmodule
