# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl" --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"SD_tb_time_synth.v" \
"../../../../../intelight.srcs/sim_1/new/SD_tb.v" \

# Do not sort compile order
nosort
