<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5888883 - Method of dividing a wafer and method of manufacturing a semiconductor device - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method of dividing a wafer and method of manufacturing a semiconductor device"><meta name="DC.contributor" content="Shigeo Sasaki" scheme="inventor"><meta name="DC.contributor" content="Shinya Takyu" scheme="inventor"><meta name="DC.contributor" content="Keisuke Tokubuchi" scheme="inventor"><meta name="DC.contributor" content="Koichi Yazima" scheme="inventor"><meta name="DC.contributor" content="Kabushiki Kaisha Toshiba" scheme="assignee"><meta name="DC.date" content="1998-4-24" scheme="dateSubmitted"><meta name="DC.description" content="Grooves are formed in a surface of a wafer, on which surface semiconductor elements are formed, along dicing lines. The grooves are deeper than a thickness of a finished chip. A holding member is attached on the surface of the wafer on which the semiconductor elements are formed. A bottom surface of the wafer is lapped and polished to the thickness of the finished chip, thereby dividing the wafer into chips. When the wafer is divided into the chips, the lapping and polishing is continued until the thickness of the wafer becomes equal to the thickness of the finished chip, even after the wafer has been divided into the chips by the lapping and polishing."><meta name="DC.date" content="1999-3-30" scheme="issued"><meta name="DC.relation" content="JP:S61112345" scheme="references"><meta name="DC.relation" content="US:4722130" scheme="references"><meta name="DC.relation" content="US:4904610" scheme="references"><meta name="DC.relation" content="US:4978639" scheme="references"><meta name="DC.relation" content="US:5071792" scheme="references"><meta name="DC.relation" content="US:5091331" scheme="references"><meta name="DC.relation" content="US:5130276" scheme="references"><meta name="DC.relation" content="US:5185292" scheme="references"><meta name="DC.relation" content="US:5480842" scheme="references"><meta name="citation_patent_number" content="US:5888883"><link rel="canonical" href="http://www.google.com/patents/US5888883"/><meta property="og:url" content="http://www.google.com/patents/US5888883"/><meta name="title" content="Patent US5888883 - Method of dividing a wafer and method of manufacturing a semiconductor device"/><meta name="description" content="Grooves are formed in a surface of a wafer, on which surface semiconductor elements are formed, along dicing lines. The grooves are deeper than a thickness of a finished chip. A holding member is attached on the surface of the wafer on which the semiconductor elements are formed. A bottom surface of the wafer is lapped and polished to the thickness of the finished chip, thereby dividing the wafer into chips. When the wafer is divided into the chips, the lapping and polishing is continued until the thickness of the wafer becomes equal to the thickness of the finished chip, even after the wafer has been divided into the chips by the lapping and polishing."/><meta property="og:title" content="Patent US5888883 - Method of dividing a wafer and method of manufacturing a semiconductor device"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("xyjuU_jZB8TBsATwxYK4Cw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("PRT"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("xyjuU_jZB8TBsATwxYK4Cw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("PRT"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5888883?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5888883"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=wSpKBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5888883&amp;usg=AFQjCNGEM8mYY5FxR4jtmgt3CQu-ZxehSg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5888883.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5888883.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5888883" style="display:none"><span itemprop="description">Grooves are formed in a surface of a wafer, on which surface semiconductor elements are formed, along dicing lines. The grooves are deeper than a thickness of a finished chip. A holding member is attached on the surface of the wafer on which the semiconductor elements are formed. A bottom surface of...</span><span itemprop="url">http://www.google.com/patents/US5888883?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5888883 - Method of dividing a wafer and method of manufacturing a semiconductor device</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5888883 - Method of dividing a wafer and method of manufacturing a semiconductor device" title="Patent US5888883 - Method of dividing a wafer and method of manufacturing a semiconductor device"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5888883 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Mar 30, 1999</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Apr 24, 1998</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jul 23, 1997</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">US 5888883 A, </span><span class="patent-bibdata-value">US 5888883A, </span><span class="patent-bibdata-value">US-A-5888883, </span><span class="patent-bibdata-value">US5888883 A, </span><span class="patent-bibdata-value">US5888883A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Shigeo+Sasaki%22">Shigeo Sasaki</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Shinya+Takyu%22">Shinya Takyu</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Keisuke+Tokubuchi%22">Keisuke Tokubuchi</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Koichi+Yazima%22">Koichi Yazima</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Kabushiki+Kaisha+Toshiba%22">Kabushiki Kaisha Toshiba</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5888883.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5888883.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5888883.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (9),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (115),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (28),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5888883&usg=AFQjCNEZnc6A_yCtKJ0U6xo-d0Mg1hcy4Q">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5888883&usg=AFQjCNGf6zYYx0uyPUCupbXPcH_J3mSOwQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5888883A%26KC%3DA%26FT%3DD&usg=AFQjCNG9A2ncCQHd3iCJC27Ue11npor12A">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54420817" lang="EN" load-source="patent-office">Method of dividing a wafer and method of manufacturing a semiconductor device</invention-title></span><br><span class="patent-number">US 5888883 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37895707" lang="EN" load-source="patent-office"> <div class="abstract">Grooves are formed in a surface of a wafer, on which surface semiconductor elements are formed, along dicing lines. The grooves are deeper than a thickness of a finished chip. A holding member is attached on the surface of the wafer on which the semiconductor elements are formed. A bottom surface of the wafer is lapped and polished to the thickness of the finished chip, thereby dividing the wafer into chips. When the wafer is divided into the chips, the lapping and polishing is continued until the thickness of the wafer becomes equal to the thickness of the finished chip, even after the wafer has been divided into the chips by the lapping and polishing.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(15)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-9.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-9.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-10.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-10.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-11.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-11.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-12.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-12.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-13.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-13.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-14.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-14.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5888883-15.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5888883-15.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(8)</span></span></div><div class="patent-text"><div mxw-id="PCLM5372834" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>We claim:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A wafer dividing method comprising the steps of:<div class="claim-text">forming grooves in a surface of a wafer, on which surface semiconductor elements are formed, along dicing lines, said grooves being deeper than a thickness of a finished chip;</div> <div class="claim-text">attaching a holding member on said surface of the wafer on which the semiconductor elements are formed; and</div> <div class="claim-text">lapping and polishing a bottom surface of the wafer to said thickness of the finished chip, thereby dividing the wafer into chips,</div> <div class="claim-text">wherein in the step of dividing the wafer into the chips, the lapping and polishing is continued until the thickness of the wafer becomes equal to the thickness of the finished chip, even after the wafer has been divided into the chips by the lapping and polishing.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The wafer dividing method according to claim 1, wherein a depth of each groove is greater than the thickness of the finished chip by at least 5 μm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The wafer dividing method according to claim 1, wherein said holding member is at least one selected from the group consisting of an adhesive tape, a wax, an adsorption pad, a thermocompression bonding sheet, a substrate coated with adhesive material, and a resist coated on a semiconductor element.</div>
    </div>
    </div> <div class="claim"> <div num="4" class="claim">
      <div class="claim-text">4. A method of manufacturing a semiconductor device, comprising the steps of:<div class="claim-text">forming a semiconductor elements in a major surface of a wafer;</div> <div class="claim-text">forming grooves in said major surface of the wafer along dicing lines, said grooves being deeper than a thickness of a finished chip;</div> <div class="claim-text">attaching an adhesive sheet on said major surface of the wafer;</div> <div class="claim-text">lapping and polishing a bottom surface of the wafer to said thickness of the finished chip, thereby dividing the wafer into chips; and</div> <div class="claim-text">separating each of the divided chips from the adhesive sheet and sealing said each chip in a package,</div> <div class="claim-text">wherein in the step of dividing the wafer into the chips, the lapping and polishing is continued until the thickness of the wafer becomes equal to the thickness of the finished chip, even after the wafer has been divided into the chips by the lapping and polishing.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The method of manufacturing a semiconductor device, according to claim 4, wherein a depth of each groove is greater than the thickness of the finished chip by at least 5 μm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The method of manufacturing a semiconductor device, according to claim 4, wherein said step of separating each of the divided chips from the adhesive sheet and sealing said each chip in the package comprises the steps of:<div class="claim-text">mounting said each chip separated from the adhesive sheet on an island of a lead frame;</div> <div class="claim-text">wire-bonding inner lead portions of the lead frame and pads of said chip; and</div> <div class="claim-text">sealing said chip, said island and said inner lead portions in the package.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The method of manufacturing a semiconductor device, according to claim 4, wherein said step of separating each of the divided chips from the adhesive sheet and sealing said each chip in the package comprises the steps of:<div class="claim-text">bonding one end of a lead on major surface of the chip separated from the adhesive sheet;</div> <div class="claim-text">wire-bonding said lead and each of pads of said chip; and</div> <div class="claim-text">sealing said chip and said one end of the lead in the package.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The method of manufacturing a semiconductor device, according to claim 7, wherein said step of separating each of the divided chips from the adhesive sheet and sealing said each chip in the package further comprises a step of bonding said one end of the lead to the major surface of the chip, with an adhesive tape interposed between the major surface of the chip and the lead, a thickness of said adhesive tape being greater than a thickness of silicon waste produced in the step of lapping and polishing the bottom surface of the wafer.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67264784" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>The present invention relates generally to a method of dividing a wafer and a method of manufacturing a semiconductor device, and more particularly to manufacturing steps of dicing semiconductor elements formed in a wafer into chips and sealing the chips in packages, thereby miniaturizing and thinning semiconductor packages and increasing the diameter of the wafer to be used.</p>
    <p>The manufacturing steps for semiconductor devices are generally classified into steps for patterning various semiconductor elements in a wafer (semiconductor substrate) and steps for dicing the respective semiconductor elements formed in the wafer into chips and sealing the chips in packages. Recently, the diameter of a wafer has been increased to reduce the manufacturing cost, and there has been a demand for a decrease in size and thickness of packages in order to enhance the packaging density. In the prior art, in order to seal a semiconductor chip in a thinned package, a bottom surface of a wafer, which is opposite to a pattern formation surface (major surface) of the wafer, is lapped by a grindstone and polished by free grind grains to thin the wafer prior to dicing the wafer into chips. Then, the wafer is diced. At the time of lapping, an adhesive sheet or a resist is coated to the pattern formation surface of the wafer in order to protect the pattern formation surface. Thereafter, grooves are formed in dicing line areas provided on the major surface of the wafer. These grooves are formed by means of a diamond scriber, a diamond blade, a laser scriber, etc. The dicing step is carried out by a half-cut method in which the wafer, as a single body, is diced to 1/2 of the thickness of the wafer or diced until the remaining wafer becomes about 30 μm thick; a half-cut method in which the wafer is diced similarly, with an adhesive sheet attached to the bottom surface of the wafer; or a full-cut method in which the wafer is diced throughout the thickness thereof while the adhesive sheet is cut to a depth of 20 to 30 μm. The half-cut method requires another dividing step. When the wafer, as a single body, is used, the wafer is sandwiched between soft films, and an external force is applied by a roller or the like, thus dividing the wafer. When the wafer is attached to the adhesive sheet, an external force is applied on the sheet, thus dividing the wafer. The divided chips are separated from the sheet in the following manner. The bottom surface of the sheet is pushed up by a pickup needle provided on a die bonding device. The needle penetrates the sheet and comes in direct contact with the bottom surface of each chip. The needle is further raised and the chip is separated from the sheet. The surface of the separated chip is held by a tool called "collet" and the chip is mounted on an island of a lead frame. Then, the pads of the chip are electrically connected to inner lead portions of the lead frame by means of wire bonding, and the chip is sealed in a package. The chip may be mounted on the island, for example, by a method in which a conductive paste is coated on the island in advance, a method in which a gold-silicon eutectic is used, or a method in which a thin film is deposited on the bottom surface of the wafer and the chip is mounted by using solder.</p>
    <p>FIGS. 1 to 7 illustrate in detail an example of the above-described conventional wafer dividing method and semiconductor device manufacturing method. FIG. 1 illustrates a step of attaching a surface protection tape on a wafer; FIG. 2 a step of lapping and polishing the bottom surface of the wafer; FIG. 3 a step of separating the surface protection tape; FIGS. 4A and 4B steps of fixing the wafer on a fixing sheet; FIG. 5 a step of dicing the wafer; FIG. 6 a step of picking up separated chips; and FIG. 7 a die bonding step.</p>
    <p>As is shown in FIG. 1, the bottom surface of a wafer 1 is fixed on a porous chuck table 2. By rotating and moving an attachment roller 4 in the direction indicated by the arrow, a protection tape 3 is attached on a pattern formation surface (major surface of wafer 1) 1' of the wafer 1. Various semiconductor elements are formed in the pattern formation surface 1' of wafer 1. Subsequently, as shown in FIG. 2, the pattern formation surface 1', on which the protection tape 3 is attached, is situated downward and fixed on a chuck table 5. The bottom surface of the wafer 1 is lapped and polished to a predetermined thickness (i.e. a thickness of a finished chip) by means of a grindstone 6. As is shown in FIG. 3, a tape 7 for separating the protection tape 3 is attached to the protection tape 3, and the protection tape 3 is separated from the pattern formation surface 1'. A flat ring 8 is fixed on a wafer fixing sheet 9, as shown in FIG. 4A. With the slack or wrinkles of the sheet 9 removed, the wafer 1 is fixed on the sheet 9 within the opening of the flat ring 8, as shown in FIG. 4B. The sheet 9 on which the wafer 1 is fixed and the flat ring 8 are fixed on a dicing chuck table 10. The wafer 1 is diced (full-cut) by a dicing blade 11 into individual chips 12 (see FIG. 5). As is shown in FIG. 6, a pickup needle 13 is penetrated through the sheet 9 from the bottom thereof and put in contact with the bottom surface of each chip 12. The chip 12 is pushed by the needle 13 and separated from the sheet 9. The separated chip 12 is mounted on an island 14 of a lead frame, as shown in FIG. 7, by using a die bonding adhesive such as a conductive paste. Thereafter, although not shown, inner lead portions of the lead frame are wire-bonded to pads of the chip 12, and the resultant structure is sealed in a package formed of a resin or ceramic. Thus, the manufacture of a semiconductor device is completed.</p>
    <p>The above-described wafer dividing method and semiconductor device manufacturing method, however, have the following problems (a) to (c).</p>
    <p>(a) The wafer tends to be broken while it is thinned by lapping. Even if the wafer is lapped with the protection tape being attached, the wafer may warp due to distortion in the lapping. As a result, the wafer may be caught during transfer within the lapping apparatus and may be broken. Since the strength of the wafer decreases as the thickness of the wafer decreases or the diameter thereof increases. If the wafer body, after it is thinned, is transferred for various processes as in the prior art, the possibility of breakage increases.</p>
    <p>For example, when the wafer is 400 μm thick, it can withstand a load of about 1.6 Kgf/mm<sup>2</sup>. However, if the thickness is decreased to 200 μm, the breaking strength of the wafer decreases to 1/4 or 0.4 Kgf/mm<sup>2</sup>,</p>
    <p>(b) Since the two sheets, one for protecting the pattern formation surface and the other for fixing the wafer at the time of dicing, are used, the attaching and separating steps for the two sheets are required. Consequently, the cost for material increases and the number of manufacturing steps also increases.</p>
    <p>(c) The degree of chipping on the bottom side of the wafer increases when the wafer is diced, resulting in a decrease in the breaking strength of the chip. Conventionally, transistors, resistors and capacitors for monitoring various characteristics (hereinafter referred to as "TEG" (Test Element Group)) are arranged within the chip. Recently, however, the TEG is arranged on dicing lines for the purpose of a higher integration density. As is well known, the devices of the TEG are formed of oxide films, aluminum, etc. When the devices of TEG are diced by using a diamond blade, the binging of the grind stone of the blade tends to easily occur and the cutting performance deteriorates. Thus, when the TEG is arranged on the dicing lines, the degree of chipping on the bottom side of the wafer further increases. In general, the semiconductor substrate is formed of a fragile material such as silicon or GaAs. If a crack occurs, the breaking strength of the wafer decreases.</p>
    <p>As has been described above, the conventional wafer dividing method and semiconductor device manufacturing method have the problem in that the wafer tends to be broken while it is being thinned by lapping or transferred. In addition, since the two sheets for protecting the pattern formation pattern and holding the wafer are required, the cost for material increases and the number of manufacturing steps increases. Moreover, the degree of chipping on the bottom side of the wafer increases when the wafer is diced, and the breaking strength of the chip decreases.</p>
    <heading>BRIEF SUMMARY OF THE INVENTION</heading> <p>An object of the present invention is to provide a wafer dividing method and a semiconductor device manufacturing method capable of suppressing breakage of wafers at the time of thinning wafers by lapping or transferring the wafers.</p>
    <p>Another object of the invention is to provide a wafer dividing method and a semiconductor device manufacturing method capable of reducing the number of manufacturing steps and the manufacturing cost.</p>
    <p>Still another object of the invention is to provide a wafer dividing method and a semiconductor device manufacturing method capable of decreasing the degree of chipping on the bottom side of wafers and preventing a decrease in breaking strength of chips.</p>
    <p>The above objects can be achieved by a wafer dividing method comprising the steps of: forming grooves in a surface of a wafer, on which surface semiconductor elements are formed, along dicing lines, the grooves being deeper than a thickness of a finished chip; attaching a holding member on the surface of the wafer on which the semiconductor elements are formed; and lapping and polishing a bottom surface of the wafer to the thickness of the finished chip, thereby dividing the wafer into chips.</p>
    <p>According to this wafer dividing method, grooves, which are deeper than a thickness of a finished chip, are formed in a surface of a wafer on which surface semiconductor elements are formed, and a bottom surface of the wafer is lapped and polished to the thickness of the finished chip, thereby dividing the wafer into chips. Thus, chipping is prevented in the dicing step. In addition, in the case of lapping and polishing the bottom surface of the wafer to divide the wafer into the chips, if the depth of each groove is made greater than the thickness of the finished chip by at least 5 μm, such chipping, as may occur in a region where a cutting face formed by the dicing and a polished face formed by lapping and polishing intersect with each other, can be eliminated by the lapping and polishing. The holding member may be formed of, for example, an adhesive tape, a wax, an adsorption pad, a thermocompression bonding sheet, a substrate coated with adhesive material, and a resist coated on a semiconductor element.</p>
    <p>The above objects can also be achieved by a method of manufacturing a semiconductor device, comprising the steps of: forming a semiconductor elements in a major surface of a wafer; forming grooves in the major surface of the wafer along dicing lines, the grooves being deeper than a thickness of a finished chip; attaching an adhesive sheet on the major surface of the wafer; lapping and polishing a bottom surface of the wafer to the thickness of the finished chip, thereby dividing the wafer into chips; and separating each of the divided chips from the adhesive sheet and sealing the each chip in a package.</p>
    <p>According to this semiconductor device manufacturing method, the step of separating the semiconductor elements formed in the wafer into chips and sealing each chip in the package is carried out in the order of dicing (half-cut), lapping and polishing of the bottom surface of the wafer, and die bonding. Specifically, the wafer is divided into chips by the lapping and polishing. Thus, in the state in which the bottom surface of the wafer is lapped and polished and the wafer is thinned, the wafer is not transferred or processed. Therefore, breakage of the wafer can be prevented. Since the number of sheets to be used is only one, the cost for material and the number of manufacturing steps can be reduced, and the manufacturing cost can be decreased. Since there is no need to divide the wafer by applying an external force thereto, chipping can be suppressed. Since the bottom surface of the wafer is lapped and polished and the wafer is thus divided into chips, chipping on the bottom side of the wafer can be prevented, and a decrease in breaking strength can be suppressed. In the case of lapping and polishing the bottom surface of the wafer to divide the wafer into the chips, if the depth of each groove is made greater than the thickness of the finished chip by at least 5 μm, such chipping, as may occur in a region where a cutting face formed by the dicing and a polished face formed by lapping and polishing intersect with each other, can be eliminated by the lapping and polishing. When the chip is sealed in the package, it may be sealed in an ordinary resin package, a ceramic package, or an LOC (Lead On Chip) package. A degradation due to silicon waste, which may occur in the step of lapping and polishing the bottom surface of the wafer, can be prevented if an adhesive tape thicker than the silicon waste is interposed between the major surface of the chip and the lead.</p>
    <p>Additional object and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The object and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinbefore.</p>
    <heading>BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING</heading> <p>The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.</p>
    <p>FIG. 1 illustrates a conventional method of manufacturing a semiconductor device and is, specifically, a cross-sectional side view illustrating a step of attaching a surface protection tape on a wafer;</p>
    <p>FIG. 2 illustrates the conventional method of manufacturing the semiconductor device and is, specifically, a cross-sectional side view illustrating a step of lapping and polishing a bottom surface of the wafer;</p>
    <p>FIG. 3 illustrates the conventional method of manufacturing the semiconductor device and is, specifically, a cross-sectional side view illustrating a step of separating the surface protection tape;</p>
    <p>FIG. 4A illustrates the conventional method of manufacturing the semiconductor device and is, specifically, a perspective view of a flat ring;</p>
    <p>FIG. 4B illustrates the conventional method of manufacturing the semiconductor device and is, specifically, a cross-sectional side view illustrating the state in which the wafer is fixed on a fixing sheet;</p>
    <p>FIG. 5 illustrates the conventional method of manufacturing the semiconductor device and is, specifically, a cross-sectional side view illustrating a step of dicing the wafer;</p>
    <p>FIG. 6 illustrates the conventional method of manufacturing the semiconductor device and is, specifically, a cross-sectional side view illustrating a step of picking up separated chips;</p>
    <p>FIG. 7 illustrates the conventional method of manufacturing the semiconductor device and is, specifically, a perspective view illustrating a die bonding step;</p>
    <p>FIG. 8 illustrates a method of manufacturing a semiconductor device according to a first embodiment of the present invention and is, specifically, a cross-sectional side view illustrating a step of forming grooves in a wafer along dicing lines;</p>
    <p>FIG. 9A illustrates the method of manufacturing the semiconductor device according to the first embodiment and is, specifically, a perspective view of a flat ring;</p>
    <p>FIG. 9B illustrates the method of manufacturing the semiconductor device according to the first embodiment and is, specifically, a cross-sectional view illustrating a step of attaching a surface protection tape to the wafer;</p>
    <p>FIG. 10 illustrates the method of manufacturing the semiconductor device according to the first embodiment and is, specifically, a cross-sectional side view illustrating a step of lapping and polishing the bottom surface of the wafer (a dividing step);</p>
    <p>FIG. 11 illustrates the method of manufacturing the semiconductor device according to the first embodiment and is, specifically, a cross-sectional side view illustrating a step of picking up separated chips;</p>
    <p>FIG. 12 illustrates the method of manufacturing the semiconductor device according to the first embodiment and is, specifically, a perspective view illustrating a die bonding step;</p>
    <p>FIG. 13 illustrates the method of manufacturing the semiconductor device according to the first embodiment and is, specifically, a cross-sectional view illustrating a step of sealing the chip in a package;</p>
    <p>FIGS. 14A and 14B are enlarged views of lapped surfaces of the wafers diced into chips by the conventional method and the method of the present invention;</p>
    <p>FIG. 15 illustrates a method of manufacturing a semiconductor device according to a second embodiment of the present invention and is, specifically, a cross-sectional view of the semiconductor device applied to a LOC package;</p>
    <p>FIG. 16 is a diagram comparing breaking strength distributions obtained with the conventional method and the method of the present invention;</p>
    <p>FIGS. 17A to 17E illustrate a method of manufacturing a semiconductor device according to a third embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames;</p>
    <p>FIGS. 18A to 18C illustrate a method of manufacturing a semiconductor device according to a fourth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames;</p>
    <p>FIGS. 19A to 19C illustrate a method of manufacturing a semiconductor device according to a fifth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames;</p>
    <p>FIGS. 20A to 20E illustrate a method of manufacturing a semiconductor device according to a sixth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames;</p>
    <p>FIGS. 21A to 21E illustrate a method of manufacturing a semiconductor device according to a seventh embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames;</p>
    <p>FIGS. 22A to 22D illustrate a method of manufacturing a semiconductor device according to an eighth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames; and</p>
    <p>FIGS. 23A and 23B illustrate a method of manufacturing a semiconductor device according to a ninth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>FIGS. 8 to 13 illustrate a wafer dividing method and a semiconductor device manufacturing method according to a first embodiment of the present invention. Specifically, FIG. 8 illustrates a step of forming grooves in a wafer along dicing lines; FIGS. 9A and 9B illustrate a step of attaching a surface protection tape to the wafer; FIG. 10 illustrates a step of lapping and polishing the bottom surface of the wafer (a dividing step); FIG. 11 illustrates a step of picking up separated chips; FIG. 12 illustrates a die bonding step; and FIG. 13 illustrates a step of sealing the chip in a package.</p>
    <p>At first, as shown in FIG. 8, a wafer 21 on which various semiconductor elements are formed is fixed on a chuck table 23 of a dicing apparatus by means of a vacuum suction, etc., with a pattern formation surface (major surface of wafer 21) 21' situated upward. A dicing blade 24 is rotated at a predetermined rotational speed to cut grooves 22 along dicing lines to a predetermined depth while a cutting water being applied. The depth of each groove 22 is greater than the thickness of a finished chip by at least 5 μm. Then, the wafer 21 is washed and dried.</p>
    <p>A flat ring 25, as shown in FIG. 9A, is attached to a surface protection tape (adhesive sheet) 26 for protecting the pattern formation surface of wafer 21. With a slack or wrinkles of the tape 26 removed, a pattern formation surface 21' of the wafer 21 in which the grooves were formed in the preceding step is fixed on the adhesive side of the tape 26.</p>
    <p>Subsequently, as shown in FIG. 10, the wafer 21 held by the flat ring 25 and surface protection tape 26 is fixed on a chuck table 27 of a lapping apparatus by means of a vacuum suction, etc. The bottom side of the wafer 21 is lapped while the chuck table 27 and a grindstone 28 are being rotated and the grindstone 28 is being lowered. This lapping method is generally called "in-field lapping". Alternatively, a through-field lapping method or a creep field lapping method, wherein the wafer is lapped while the wafer 21 and grindstone 28 are being rotated, may be adopted. When the bottom side of the wafer 21 has been lapped as far as the grooves 22, the wafer 21 is divided into chips 29. In this invention, the lapping is continued even after the wafer 21 has been divided into the chips 29, and the wafer is lapped by at least 5 μm or more. Even if chipping occurs in a region where a cutting face formed by the dicing and a polished face formed by lapping and polishing intersect with each other, such chipping can be eliminated by the further lapping. If the degree of lapping and polishing is increased, a greater amount of chipping can be eliminated. However, the degree of lapping/polishing may be determined on an as-need basis in accordance with the thickness of the wafer 21, the thickness of a finished chip 29, etc.</p>
    <p>As is shown in FIG. 11, the flat ring 25 and tape 26, on which the chips 29 diced from the wafer 21 are mounted, are placed on a die bonding apparatus. A downward pressure is applied to the pattern formation surface 22 via the surface protection tape 26 by a pickup needle 30 of the die bonding apparatus. Thereby, the pickup needle 30 pushes the pattern formation surface of the chip 29, without penetrating the tape 26, and the chip 29 is separated from the tape 26. The inventors confirmed that when the radius of curvature of the tip portion of the pickup needle 30 was 0.35 mm or more, no damage was caused on aluminum wiring, etc. in the chip 29 even when a force of 18 N was applied (in the case of a chip with a size of 15 mm×15 mm). Thus, even if the pickup needle 30 (metallic pin) pushes the major surface of chip 29 with the surface protection tape 26 interposed, the pickup needle 30 does not break the tape 26 if the radius of curvature of the tip portion of the pickup needle 30 is optimized, and there arises no problem. In the present embodiment, when the chip 29 is separated from the tape 26, the chip 29 is pushed down. However, the chip 29 may be pushed up, as is widely adopted in the field of the art.</p>
    <p>The chip 29 separated from the tape 26 is held by a tool called "collet" of the die bonding apparatus and mounted on an island 31 of a lead frame, as shown in FIG. 12. In this case, a conductive paste 32 for fixing is coated on the island 31 of the lead frame in advance, and the chip 29 is die-bonded on the island 31. Alternatively, the chip 29 may be mounted by using a gold-silicon eutectic, or by depositing a metal thin film on the bottom side of the wafer and using solder.</p>
    <p>Thereafter, the pads of the chip 29 are electrically connected to the inner lead portions of the lead frame 34 by means of bonding wires 35 in a wire bonding step. The chip 29, island 31 and inner lead portions of lead frame 34 are sealed in a package 33 of a resin (or ceramic). Then, lead forming is performed and a semiconductor device, as shown in FIG. 13, is obtained.</p>
    <p>FIGS. 14A and 14B are enlarged views of lapped faces of chips diced from the wafer. FIG. 14A is an enlarged view of lapped faces formed by full-cut dicing according to the conventional dividing method and manufacturing method. As shown in FIG. 14A, a great number of chippings occur in the diced region. FIG. 14B shows the case of the dividing method and manufacturing method according to the present invention. As compared to FIG. 14A, the diced faces are sharp and the degree of chipping is greatly reduced.</p>
    <p>FIG. 15 illustrates a method of manufacturing a semiconductor device according to a second embodiment of the present invention, wherein the invention is applied to an LOC (Lead On Chip) package. In the case of an LOC package, the chip that is picked up, as shown in FIG. 11, is sealed in the following manner. An adhesive tape 36 is provided on the chip 29, and one end portion of a lead 37 is attached to the adhesive tape 36. Then, each pad of the chip 29 and the associated lead 37 are electrically connected by means of a bonding wire 35 in a wire bonding process. The resultant structure is sealed in a resin package 33 or a ceramic package. Thus, a semiconductor device as shown in FIG. 15 is obtained.</p>
    <p>In this case, if silicon waste is present on the chip 29, it may break the surface protection film of the chip due to a load at the time of adhesion of the lead 37 or wire bonding. As a result, breakage of aluminum wiring or short-circuit may be caused. To solve this problem, the adhesive tape 36 is made thicker than the silicon waste.</p>
    <p>According to the above-described wafer dividing methods and semiconductor device manufacturing methods, the following advantages (1) to (6) can be obtained. (1) The proportion of defective wafers due to damage at the time of thinning wafers can be reduced.</p>
    <p>Table 1 shows the relationship between the chip thickness (substantially equal to or slightly less than the depth of the groove) of each chip diced from a 6-inch (diameter) wafer and the breakage ratio (ppm: parts per million).</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 1______________________________________CHIP THICKNESS (μm)         450      350    290   200  100(= DEPTH OF GROOVE)PRIOR ART (ppm)         180      250    600   1000 5000PRESENT INVENTION         20       20     0     0    0(ppm)______________________________________</pre>
    
    <p>As is shown in Table 1, in the prior art, the breakage ratio increases as the chip thickness decreases. By contrast, in the present invention, the breakage ratio decreases as the final chip thickness decreases. The reason is that if the chip thickness is decreased, the depth of the groove can be reduced, and therefore the wafer thickness below the groove can be increased. In the case of the wafer with the diameter of 6 inches, the thickness of the wafer is generally 600 to 650 μm. In the conventional dividing method and manufacturing method, when a chip with a thickness of, e.g. 100 μm is to be formed, the wafer is lapped and polished in advance to a thickness of 100 μm, and the process illustrated in FIGS. 1 to 3 is performed. By contrast, in the method of the present invention, after the grooves of 100 μm are formed (the wafer portion of 500 to 550 μm remains below each groove), the wafer is lapped and polished and thus divided into chips. Thus, the breakage ratio in the present invention decreases.</p>
    <p>(2) Troubles at the time of transfer do not depend on the diameter of the wafer. In the present invention, the adhesive sheet 26 is attached to the flat ring 25 in order to hold the wafer. Thus, even if the chip thickness is decreased, or even if the diameter of the wafer is unchanged, the wafer can be transferred within the apparatus without influence of warp of the wafer due to dicing distortion. In addition, if the chip thickness is decreased, the wafer portion below the grooves is made thicker. From this point, too, the breakage ratio of wafers at the time of transfer can be decreased. Thereby, the advantage as shown in Table 2 below can be obtained. In this case, the diameter of the wafer is 8 inches, and the thickness of a finished chip is 100 μm.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 2______________________________________          PRIOR ART PRESENT INVENTION______________________________________DECREASE IN    50000     50NUMBER OF TRANSFERTROUBLES (ppm)STORAGE RATIO TO          1         2CARRIER (INDEX)______________________________________</pre>
    
    <p>As is clear from data on Table 2, the present invention is advantageous in the use of wafers with greater diameters. This invention is easily applied to 12-inch wafers or 16-inch wafers which will be used in future.</p>
    <p>(3) Since only one surface protection tape is used, the cost for material and processing can be reduced by 60%, as compared to the conventional method. Thus, the manufacturing cost can be reduced.</p>
    <p>(4) In the case of the full-cut method, not only the wafer but also the sheet is cut. As a result, the cutting performance of the blade deteriorates and cutting waste flies during the dicing step. In general, the dicing speed in the full-cut method is 80 to 120 mm/sec. In the present invention, the dicing speed can be increased up to 200 mm/sec. Therefore, the dicing speed can be increased, and the processing cost can be reduced by about 10%.</p>
    <p>(5) In order to divide the wafer, there is no need to perform cutting as deep as the dicing sheet. In addition, the grindstone for lapping the bottom surface of the wafer is used to divide the wafer. Thus, the size of chipping on the bottom surface decreases from about 15 μm, as in the prior art, to about 4 μm. Furthermore, the breaking strength is increased from 520 MPa, as in the prior art, up to 600 MPa.</p>
    <p>FIG. 16 is a diagram comparing breaking strength distributions obtained with the conventional method and the method of the present invention. Specifically, FIG. 16 shows the probability of occurrence (%) of chipping at each breaking strength (200 MPa to 1000 MPa). As is clear from FIG. 16, in the separating method of the present invention, as compared to the separating method in the prior art, the probability of occurrence of chipping decreases if the breaking strength is unchanged. That is, the breaking strength is increased. The average value of breaking strength in the conventional method is about 520 MPa, whereas the average value of breaking strength in the method of the present invention is about 600 MPa.</p>
    <p>(6) In order to divide the wafer, there is no need to perform cutting as deep as the dicing sheet. Thus, the wear of the dicing blade is reduced, and the life of the dicing blade can be increased. For example, in the case of the method in which cutting is performed as deep as the dicing sheet, the life of the blade is normally 10000 to 20000 lines (in the case of a 6-inch wafer). In the method of the present invention, the life can be increased up to 80000 lines or more.</p>
    <p>FIGS. 17A to 17E illustrate a method of manufacturing a semiconductor device according to a third embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames. Like the first embodiment, the wafer 21 is divided into chips 29 through the steps illustrated in FIGS. 8 to 10. The flat ring 25 and tape 26, on which the divided chips 29 are adhered and fixed, are removed from the chuck table 27 of the lapping apparatus. Then, as shown in FIG. 17A, the chip 29 is picked up. In this case, the chip 29 is pushed up by the pickup needle from below, with the surface protection tape 26 interposed. Thus, the chip 29 is separated from the surface protection tape 26, and the bottom surface of the chip 29 is adsorbed by a collet 38. The collet 38 has a chip inverting mechanism. As is shown in FIG. 17B, the collet 38 is rotated by 180° so that a downward adsorber is directed upward. In this state, the chip 29 is transferred to another collet 39, as shown in FIG. 17C, by using an aerial chip transfer mechanism. Thereby, the upper and lower sides of the chip 29 are reversed, and the major surface (pattern formation surface) is directed upward. Then, as shown in FIG. 17D, a conductive paste 41 is applied to an island 31 of the lead frame 34 by a dispenser 40. The chip 29 held by the collet 39 is moved onto the island 31 of lead frame 34, as shown in FIG. 17E. Thus, the chip 29 is die-bonded to the island 31.</p>
    <p>FIGS. 18A to 18C illustrate a method of manufacturing a semiconductor device according to a fourth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames. Like the first embodiment, the wafer 21 is divided into chips 29 through the steps illustrated in FIGS. 8 to 10. The flat ring 25 and tape 26, on which the divided chips 29 are adhered and fixed, are removed from the chuck table 27 of the lapping apparatus. The chips 29, as shown in FIG. 18A, are transferred and attached to the surface of a surface protection tape 42 attached to a flat ring 43. Thereby, the upper and lower sides of the chip 29 are reversed and the major surface of the chip 29 is directed upward. Then, as shown in FIG. 18B, a conductive paste 41 is applied to the island 31 of the lead frame 34 by the dispenser 40. Subsequently, as shown in FIG. 18C, like the prior art, the pattern formation surface of the chip 29 is pushed from below by the pickup needle, with the surface protection tape 42 interposed. Thus, the chip 29 is separated from the surface protection tape 42. The separated chip 29 is picked up by a collet 42, and the chip 29 is moved onto the island 31 of lead frame 34 coated with the conductive paste 41. Thus, the chip 29 is die-bonded to the island 31.</p>
    <p>FIGS. 19A to 19C illustrate a method of manufacturing a semiconductor device according to a fifth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames. Like the first embodiment, the wafer 21 is divided into chips 29 through the steps illustrated in FIGS. 8 to 10. The flat ring 25 and tape 26, on which the divided chips 29 are adhered and fixed, are removed from the chuck table 27 of the lapping apparatus. The chips 29, as shown in FIG. 19A, are transferred and attached to a porous chuck table 45. Thereby, the upper and lower sides of the chip 29 are reversed and the major surface of the chip 29 is directed upward. Then, as shown in FIG. 19B, a conductive paste 41 is applied to the island 31 of the lead frame 34 by the dispenser 40. Subsequently, as shown in FIG. 19C, the chip 29 is picked up from the porous chuck table 45. The picked-up chip 29 is moved onto the island 31 of lead frame 34. Thus, the chip 29 is die-bonded to the island 31.</p>
    <p>According to the fifth embodiment of the invention, the chip 29 can be picked up without using the pushing pin.</p>
    <p>FIGS. 20A to 20E illustrate a method of manufacturing a semiconductor device according to a sixth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames. Like the first embodiment, the wafer 21 is divided into chips 29 through the steps illustrated in FIGS. 8 to 10. The flat ring 25 and tape 26, on which the divided chips 29 are adhered and fixed, are removed from the chuck table 27 of the lapping apparatus. The chips 29, as shown in FIG. 20A, are picked up by a collet 38. In this case, the chip 29 is pushed up by the pickup needle, with the surface protection tape 26 interposed. Thus, the chip 29 is separated from the surface protection tape 26 and adsorbed by the collet 38. The collet 38 has a chip inverting mechanism. As is shown in FIG. 20B, the collet 38 is rotated by 180° so that a downward adsorber is directed upward. In this state, the chip 29 is transferred to another collet 39 by using an aerial chip transfer mechanism. Then, the collet 39 is moved and, as shown in FIG. 20C, attached to the surface of a surface protection tape 46 attached to a flat ring 47. Thereby, the upper and lower sides of the chip 29 are reversed, and the major surface (pattern formation surface) is directed upward. Subsequently, as shown in FIG. 20D, a conductive paste 41 is applied to the island 31 of the lead frame 34 by the dispenser 40. Thereafter, as shown in FIG. 20E, like the prior art, the bottom surface of the chip 29 is pushed from below by the pickup needle, with the surface protection tape interposed. Thus, the chip 29 is separated from the surface protection tape. The chip 29 held by the collet 39 is moved onto the island 31 of lead frame 34. Thus, the chip 29 is die-bonded to the island 31.</p>
    <p>According to this mounting method, each chip 29 can be easily transferred to a remote manufacturing apparatus, located in another room or another factory, in the state in which the chips 29 are adhered to the surface protection tape 46 of flat ring 47. Thus, the invention can be applied to various manufacturing apparatuses or various manufacturing methods.</p>
    <p>FIGS. 21A to 21E illustrate a method of manufacturing a semiconductor device according to a seventh embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames. Like the first embodiment, the wafer 21 is divided into chips 29 through the steps illustrated in FIGS. 8 to 10. The flat ring 25 and tape 26, on which the divided chips 29 are adhered and fixed, are removed from the chuck table 27 of the lapping apparatus. The chips 29, as shown in FIG. 21A, are picked. In this case, the chip 29 is pushed up by the pickup needle, with the surface protection tape 26 interposed. Thus, the chip 29 is separated from the surface protection tape 26 and adsorbed by the collet 38. The collet 38 has a chip inverting mechanism. As is shown in FIG. 21B, the collet 38 is rotated by 180° so that a downward adsorber is directed upward. In this state, the chip 29 is transferred to another collet 39 by using an aerial chip transfer mechanism. Then, the collet 39 is received in a chip tray 48, as shown in FIG. 21C. In the chip tray 48, the major surface of the chip 29 is situated upward. Then, as shown in FIG. 21D, a conductive paste 41 is applied to the island 31 of the lead frame 34 by the dispenser 40. Thereafter, as shown in FIG. 21E, the chip 29 is taken up from the chip tray 48 by the collet 39. The chip 29 held by the collet 39 is moved onto the island 31 of lead frame 34 and die-bonded to the island 31.</p>
    <p>According to this mounting method, like the sixth embodiment, each chip 29 can be easily transferred to a remote manufacturing apparatus, located in another room or another factory, in the state in which the chips 29 is received in the chip tray 48. Thus, the invention can be applied to various manufacturing apparatuses or various manufacturing methods.</p>
    <p>FIGS. 22A to 22D illustrate a method of manufacturing a semiconductor device according to an eighth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames. Like the first embodiment, the wafer 21 is divided into chips 29 through the steps illustrated in FIGS. 8 to 10. The flat ring 25 and tape 26, on which the divided chips 29 are adhered and fixed, are removed from the chuck table 27 of the lapping apparatus. The chips 29, as shown in FIG. 22A, are picked up. In this case, the chip 29 is pushed up by the pickup needle, with the surface protection tape 26 interposed. Thus, the chip 29 is separated from the surface protection tape 26 and adsorbed by the collet 38. In this state, as shown in FIG. 22B, the chip 29 is mounted on a processing stage 38. Then, as shown in FIG. 22C, a conductive paste 41 is applied to the island 31 of the lead frame 34 by the dispenser 40. In this case, a chip mounting surface of the lead frame 34 is directed downward, and the conductive paste 41 is applied, from below, to the lower surface of lead frame 34 by the dispenser 40. Then, as shown in FIG. 22D, the chip 29 mounted on the processing stage 49 is die-bonded to the lead frame 34.</p>
    <p>According to this mounting method, there is no need to reverse the upper and lower sides of the chip 29. Thus, the collet 38 does not need to have a chip inverting mechanism, and the structure of the apparatus is simplified. In addition, there is no need to transfer the picked-up chip to another surface protection tape, or transfer the chip to the chip tray.</p>
    <p>FIGS. 23A and 23B illustrate a method of manufacturing a semiconductor device according to a ninth embodiment of the present invention and are, specifically, perspective views illustrating in succession steps of mounting divided chips on lead frames. Like the first embodiment, the wafer 21 is divided into chips 29 through the steps illustrated in FIGS. 8 to 10. The flat ring 25 and tape 26, on which the divided chips 29 are adhered and fixed, are removed from the chuck table 27 of the lapping apparatus. As shown in FIG. 23A, a conductive paste 41 is coated on the bottom surface of each chip 29. Then, as shown in FIG. 23B, a lead frame 34 is situated above the flat ring 25. The chip 29 is pushed up by the pickup needle, with the surface protection tape 26 interposed. Thus, the chip 29 is separated from the surface protection tape 26 and die-bonded to the island 31 of lead frame 34.</p>
    <p>The present invention is not limited to the first to ninth embodiments, and various modifications may be made without departing from the spirit of the present invention. For example, in the first embodiment, the wafer 21 is fixed on the dicing chuck table 23 at the time of forming grooves. However, as in the prior art, the wafer may be fixed on the dicing chuck table in the state in which a flat ring is attached to an adhesive sheet. Alternatively, grooves may be formed in the state in which the wafer is fixed on a flat plate or the wafer is fixed on an adhesive sheet used as a flat plate.</p>
    <p>In the lapping and polishing step illustrated in FIG. 10, the ring frame is used. However, the wafer with grooves may be held by a holding member alone, without using the ring frame, and the wafer may be lapped and polished. Examples of the holding member are an adhesive tape, a wax, an adsorption pad, a thermocompression bonding sheet, a substrate coated with adhesive material, a resist coated on a semiconductor element, and combinations thereof.</p>
    <p>Although the pattern formation surface 21' of wafer 21 is attached to the adhesive sheet (surface protection tape 26), a very thin film may be interposed between the pattern formation surface 21' of wafer 21 and the adhesive sheet. In the case where the very thin film is interposed, for example, a liquid called Silitecto II may be sprayed on the pattern formation surface of the wafer to form a coating film. Then, an adhesive sheet may be attached. Alternatively, a single-side or double-side adhesive tape may be attached on a flat plate, and a wafer may be fixed thereon.</p>
    <p>Furthermore, the pickup needle used to separate the chip from the surface protection tape may not be used. Alternatively, the bottom surface of the chip may be sucked by a vacuum and the chip may be separated from the surface protection tape.</p>
    <p>As has been described above, the present invention can provide a wafer dividing method and a semiconductor device manufacturing method capable of suppressing breakage of wafers at the time of thinning wafers by lapping or transferring the wafers. In addition, the invention can provide a wafer dividing method and a semiconductor device manufacturing method capable of reducing the number of manufacturing steps and the manufacturing cost. Moreover, the invention can provide a wafer dividing method and a semiconductor device manufacturing method capable of decreasing the degree of chipping on the bottom side of wafers and preventing a decrease in breaking strength of chips. Besides, the wear of the dicing blade can be reduced, and the life of the dicing blade can be increased.</p>
    <p>Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalent.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4722130">US4722130</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 17, 1987</td><td class="patent-data-table-td patent-date-value">Feb 2, 1988</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Method of manufacturing a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4904610">US4904610</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 1988</td><td class="patent-data-table-td patent-date-value">Feb 27, 1990</td><td class="patent-data-table-td ">General Instrument Corporation</td><td class="patent-data-table-td ">Mounting wafer on substrate, cutting grooves, filling with resin, curing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4978639">US4978639</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 10, 1989</td><td class="patent-data-table-td patent-date-value">Dec 18, 1990</td><td class="patent-data-table-td ">Avantek, Inc.</td><td class="patent-data-table-td ">Exposing the plating by removing a portion of the back surface thus separating individual chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5071792">US5071792</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 5, 1990</td><td class="patent-data-table-td patent-date-value">Dec 10, 1991</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Passivation, forming channel patterns, removal material to effect thinning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5091331">US5091331</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 16, 1990</td><td class="patent-data-table-td patent-date-value">Feb 25, 1992</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Ultra-thin circuit fabrication by controlled wafer debonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5130276">US5130276</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 16, 1991</td><td class="patent-data-table-td patent-date-value">Jul 14, 1992</td><td class="patent-data-table-td ">Motorola Inc.</td><td class="patent-data-table-td ">Release layer, metal contact, etching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5185292">US5185292</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 6, 1991</td><td class="patent-data-table-td patent-date-value">Feb 9, 1993</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Process for forming extremely thin edge-connectable integrated circuit structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5480842">US5480842</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 11, 1994</td><td class="patent-data-table-td patent-date-value">Jan 2, 1996</td><td class="patent-data-table-td ">At&amp;T Corp.</td><td class="patent-data-table-td ">Method for fabricating thin, strong, and flexible die for smart cards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=wSpKBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS61112345A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFfidEE14aM3YpCJjQjGxDQ7vR4Qw">JPS61112345A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5994205">US5994205</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 2, 1998</td><td class="patent-data-table-td patent-date-value">Nov 30, 1999</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Method of separating semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6083811">US6083811</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 7, 1996</td><td class="patent-data-table-td patent-date-value">Jul 4, 2000</td><td class="patent-data-table-td ">Northrop Grumman Corporation</td><td class="patent-data-table-td ">Method for producing thin dice from fragile materials</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6107164">US6107164</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 3, 1998</td><td class="patent-data-table-td patent-date-value">Aug 22, 2000</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Using grooves as alignment marks when dicing an encapsulated semiconductor wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6162703">US6162703</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 23, 1998</td><td class="patent-data-table-td patent-date-value">Dec 19, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Packaging die preparation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6238515">US6238515</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 18, 1999</td><td class="patent-data-table-td patent-date-value">May 29, 2001</td><td class="patent-data-table-td ">Lintec Corporation</td><td class="patent-data-table-td ">Wafer transfer apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6337258">US6337258</a></td><td class="patent-data-table-td patent-date-value">Jul 20, 2000</td><td class="patent-data-table-td patent-date-value">Jan 8, 2002</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Method of dividing a wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6338980">US6338980</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td patent-date-value">Jan 15, 2002</td><td class="patent-data-table-td ">Citizen Watch Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing chip-scale package and manufacturing IC chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6344402">US6344402</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 24, 2000</td><td class="patent-data-table-td patent-date-value">Feb 5, 2002</td><td class="patent-data-table-td ">Disco Corporation</td><td class="patent-data-table-td ">Method of dicing workpiece</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6399464">US6399464</a></td><td class="patent-data-table-td patent-date-value">Nov 28, 2000</td><td class="patent-data-table-td patent-date-value">Jun 4, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Packaging die preparation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6403449">US6403449</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 2000</td><td class="patent-data-table-td patent-date-value">Jun 11, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method of relieving surface tension on a semiconductor wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6420209">US6420209</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 2000</td><td class="patent-data-table-td patent-date-value">Jul 16, 2002</td><td class="patent-data-table-td ">Tru-Si Technologies, Inc.</td><td class="patent-data-table-td ">Integrated circuits and methods for their fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6465330">US6465330</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 18, 1999</td><td class="patent-data-table-td patent-date-value">Oct 15, 2002</td><td class="patent-data-table-td ">Lintec Corporation</td><td class="patent-data-table-td ">Method for grinding a wafer back</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6483174">US6483174</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 16, 2001</td><td class="patent-data-table-td patent-date-value">Nov 19, 2002</td><td class="patent-data-table-td ">Jds Uniphase Corporation</td><td class="patent-data-table-td ">Apparatus and method for dicing and testing optical devices, including thin film filters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6498074">US6498074</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 2001</td><td class="patent-data-table-td patent-date-value">Dec 24, 2002</td><td class="patent-data-table-td ">Tru-Si Technologies, Inc.</td><td class="patent-data-table-td ">Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6562658">US6562658</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 31, 2001</td><td class="patent-data-table-td patent-date-value">May 13, 2003</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Method of making semiconductor device having first and second sealing resins</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6583032">US6583032</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2000</td><td class="patent-data-table-td patent-date-value">Jun 24, 2003</td><td class="patent-data-table-td ">Tokyo Seimitsu Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6602736">US6602736</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 24, 2000</td><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Method and apparatus for separating semiconductor chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6607970">US6607970</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 1, 2000</td><td class="patent-data-table-td patent-date-value">Aug 19, 2003</td><td class="patent-data-table-td ">Casio Computer Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6621147">US6621147</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2002</td><td class="patent-data-table-td patent-date-value">Sep 16, 2003</td><td class="patent-data-table-td ">Micron Technology Inc.</td><td class="patent-data-table-td ">In-process device with grooved coating layer on a semiconductor wafer for relieving surface tension</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6629553">US6629553</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2001</td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Method and system for mounting semiconductor device, semiconductor device separating system, and method for fabricating IC card</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6638389">US6638389</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 26, 2002</td><td class="patent-data-table-td patent-date-value">Oct 28, 2003</td><td class="patent-data-table-td ">Strasbaugh</td><td class="patent-data-table-td ">Method for applying an insert or tape to chucks or wafer carriers used for grinding, polishing, or planarizing wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6638865">US6638865</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 25, 2001</td><td class="patent-data-table-td patent-date-value">Oct 28, 2003</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Manufacturing method of semiconductor chip with adhesive agent</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6642126">US6642126</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 21, 2000</td><td class="patent-data-table-td patent-date-value">Nov 4, 2003</td><td class="patent-data-table-td ">Micronas Gmbh</td><td class="patent-data-table-td ">Process for manufacturing a semiconductor wafer with passivation layer mask for etching with mechanical removal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6656819">US6656819</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 27, 2000</td><td class="patent-data-table-td patent-date-value">Dec 2, 2003</td><td class="patent-data-table-td ">Lintec Corporation</td><td class="patent-data-table-td ">Process for producing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6656820">US6656820</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 8, 2001</td><td class="patent-data-table-td patent-date-value">Dec 2, 2003</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Method for manufacturing a semiconductor device having a reliable thinning step</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6664129">US6664129</a></td><td class="patent-data-table-td patent-date-value">Dec 12, 2002</td><td class="patent-data-table-td patent-date-value">Dec 16, 2003</td><td class="patent-data-table-td ">Tri-Si Technologies, Inc.</td><td class="patent-data-table-td ">Integrated circuits and methods for their fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6664503">US6664503</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 1999</td><td class="patent-data-table-td patent-date-value">Dec 16, 2003</td><td class="patent-data-table-td ">Asahi Glass Company, Ltd.</td><td class="patent-data-table-td ">Cutting a workpiece into smaller sections by applying concentrated radiant energy such as a laser beam to the workpiece and then etching the workpiece</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6676491">US6676491</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 24, 2002</td><td class="patent-data-table-td patent-date-value">Jan 13, 2004</td><td class="patent-data-table-td ">Disco Corporation</td><td class="patent-data-table-td ">Cutting to form grooves, grinding a back of the semiconductor wafer to reduce a thickness</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6699774">US6699774</a></td><td class="patent-data-table-td patent-date-value">Nov 29, 2002</td><td class="patent-data-table-td patent-date-value">Mar 2, 2004</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Wafer splitting method using cleavage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6717254">US6717254</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2001</td><td class="patent-data-table-td patent-date-value">Apr 6, 2004</td><td class="patent-data-table-td ">Tru-Si Technologies, Inc.</td><td class="patent-data-table-td ">Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6740582">US6740582</a></td><td class="patent-data-table-td patent-date-value">Apr 26, 2002</td><td class="patent-data-table-td patent-date-value">May 25, 2004</td><td class="patent-data-table-td ">Tru-Si Technologies, Inc.</td><td class="patent-data-table-td ">Integrated circuits and methods for their fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6743699">US6743699</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 21, 2003</td><td class="patent-data-table-td patent-date-value">Jun 1, 2004</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method of fabricating semiconductor components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6753205">US6753205</a></td><td class="patent-data-table-td patent-date-value">Jan 27, 2003</td><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">Tru-Si Technologies, Inc.</td><td class="patent-data-table-td ">Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6756562">US6756562</a></td><td class="patent-data-table-td patent-date-value">Mar 19, 2003</td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor wafer dividing apparatus and semiconductor device manufacturing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6777310">US6777310</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 4, 2002</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Method of fabricating semiconductor devices on a semiconductor wafer using a carrier plate during grinding and dicing steps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6777311">US6777311</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 2002</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Digital Optics Corp.</td><td class="patent-data-table-td ">Thick wafer processing and resultant products</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6777313">US6777313</a></td><td class="patent-data-table-td patent-date-value">Jul 3, 2002</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device manufacturing method for reinforcing chip by use of seal member at pickup time</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6787916">US6787916</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 2001</td><td class="patent-data-table-td patent-date-value">Sep 7, 2004</td><td class="patent-data-table-td ">Tru-Si Technologies, Inc.</td><td class="patent-data-table-td ">Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6828175">US6828175</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td patent-date-value">Dec 7, 2004</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component with backside contacts and method of fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6841883">US6841883</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2003</td><td class="patent-data-table-td patent-date-value">Jan 11, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Multi-dice chip scale semiconductor components and wafer level methods of fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6869830">US6869830</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 24, 2002</td><td class="patent-data-table-td patent-date-value">Mar 22, 2005</td><td class="patent-data-table-td ">Disco Corporation</td><td class="patent-data-table-td ">Method of processing a semiconductor wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6872634">US6872634</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">Mar 29, 2005</td><td class="patent-data-table-td ">Shinko Electric Industries Co., Ltd.</td><td class="patent-data-table-td ">Method of manufacturing micro-semiconductor element</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6882030">US6882030</a></td><td class="patent-data-table-td patent-date-value">Jan 28, 2002</td><td class="patent-data-table-td patent-date-value">Apr 19, 2005</td><td class="patent-data-table-td ">Tru-Si Technologies, Inc.</td><td class="patent-data-table-td ">Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6903442">US6903442</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 2002</td><td class="patent-data-table-td patent-date-value">Jun 7, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component having backside pin contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6908784">US6908784</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 2002</td><td class="patent-data-table-td patent-date-value">Jun 21, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for fabricating encapsulated semiconductor components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6916686">US6916686</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 15, 2003</td><td class="patent-data-table-td patent-date-value">Jul 12, 2005</td><td class="patent-data-table-td ">Renesas Technology Corporation</td><td class="patent-data-table-td ">Method of manufacturing a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6939785">US6939785</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 15, 2004</td><td class="patent-data-table-td patent-date-value">Sep 6, 2005</td><td class="patent-data-table-td ">Disco Corporation</td><td class="patent-data-table-td ">Process for manufacturing a semiconductor chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6943094">US6943094</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td patent-date-value">Sep 13, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for attaching semiconductor components to a substrate using component attach system having radiation exposure assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6946366">US6946366</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 5, 2001</td><td class="patent-data-table-td patent-date-value">Sep 20, 2005</td><td class="patent-data-table-td ">Analog Devices, Inc.</td><td class="patent-data-table-td ">Method and device for protecting micro electromechanical systems structures during dicing of a wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6964915">US6964915</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 2003</td><td class="patent-data-table-td patent-date-value">Nov 15, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method of fabricating encapsulated semiconductor components by etching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6998717">US6998717</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 2004</td><td class="patent-data-table-td patent-date-value">Feb 14, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Multi-dice chip scale semiconductor components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7018268">US7018268</a></td><td class="patent-data-table-td patent-date-value">Apr 8, 2003</td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td ">Strasbaugh</td><td class="patent-data-table-td ">Protection of work piece during surface processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7029949">US7029949</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 2003</td><td class="patent-data-table-td patent-date-value">Apr 18, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for fabricating encapsulated semiconductor components having conductive vias</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7045370">US7045370</a></td><td class="patent-data-table-td patent-date-value">Oct 9, 2002</td><td class="patent-data-table-td patent-date-value">May 16, 2006</td><td class="patent-data-table-td ">Jds Uniphase Corporation</td><td class="patent-data-table-td ">Dicing and testing optical devices, including thin film filters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7060526">US7060526</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2003</td><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Wafer level methods for fabricating multi-dice chip scale semiconductor components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7078266">US7078266</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 2004</td><td class="patent-data-table-td patent-date-value">Jul 18, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for fabricating semiconductor components with thinned substrate, back side contacts and circuit side contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7080675">US7080675</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 20, 2004</td><td class="patent-data-table-td patent-date-value">Jul 25, 2006</td><td class="patent-data-table-td ">Nitto Denko Corporation</td><td class="patent-data-table-td ">Method and apparatus for joining adhesive tape to back face of semiconductor wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7081665">US7081665</a></td><td class="patent-data-table-td patent-date-value">May 10, 2004</td><td class="patent-data-table-td patent-date-value">Jul 25, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component having thinned substrate, backside pin contacts and circuit side contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7105103">US7105103</a></td><td class="patent-data-table-td patent-date-value">Mar 10, 2003</td><td class="patent-data-table-td patent-date-value">Sep 12, 2006</td><td class="patent-data-table-td ">Becton, Dickinson And Company</td><td class="patent-data-table-td ">System and method for the manufacture of surgical blades</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7132731">US7132731</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 2005</td><td class="patent-data-table-td patent-date-value">Nov 7, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component and assembly having female conductive members</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7135384">US7135384</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 2004</td><td class="patent-data-table-td patent-date-value">Nov 14, 2006</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor wafer dividing method and apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7157353">US7157353</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2005</td><td class="patent-data-table-td patent-date-value">Jan 2, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for fabricating encapsulated semiconductor components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7169248">US7169248</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 19, 2005</td><td class="patent-data-table-td patent-date-value">Jan 30, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for releasably attaching support members to microfeature workpieces and microfeature assemblies formed using such methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7183136">US7183136</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 23, 2003</td><td class="patent-data-table-td patent-date-value">Feb 27, 2007</td><td class="patent-data-table-td ">Toyoda Gosei Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor element and method for producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7221059">US7221059</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 2005</td><td class="patent-data-table-td patent-date-value">May 22, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Wafer level semiconductor component having thinned, encapsulated dice and polymer dam</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7224051">US7224051</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2006</td><td class="patent-data-table-td patent-date-value">May 29, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component having plate and stacked dice</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7335994">US7335994</a></td><td class="patent-data-table-td patent-date-value">Jun 27, 2005</td><td class="patent-data-table-td patent-date-value">Feb 26, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component having multiple stacked dice</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7382060">US7382060</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 2005</td><td class="patent-data-table-td patent-date-value">Jun 3, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component having thinned die, polymer layers, contacts on opposing sides, and conductive vias connecting the contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7387742">US7387742</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 2004</td><td class="patent-data-table-td patent-date-value">Jun 17, 2008</td><td class="patent-data-table-td ">Becton, Dickinson And Company</td><td class="patent-data-table-td ">Silicon blades for surgical and non-surgical use</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7388294">US7388294</a></td><td class="patent-data-table-td patent-date-value">Jan 27, 2003</td><td class="patent-data-table-td patent-date-value">Jun 17, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor components having stacked dice</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7396484">US7396484</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 2005</td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td ">Becton, Dickinson And Company</td><td class="patent-data-table-td ">Methods of fabricating complex blade geometries from silicon wafers and strengthening blade geometries</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7417325">US7417325</a></td><td class="patent-data-table-td patent-date-value">Jan 20, 2006</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component having thinned die with conductive vias configured as conductive pin terminal contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7432600">US7432600</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 2006</td><td class="patent-data-table-td patent-date-value">Oct 7, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">System having semiconductor component with multiple stacked dice</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7432604">US7432604</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 2005</td><td class="patent-data-table-td patent-date-value">Oct 7, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component and system having thinned, encapsulated dice</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7438780">US7438780</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 9, 2005</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Manufacturing method for base piece made to adhere to adhesive sheet, manufacturing method for semiconductor wafer and manufacturing method for semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7439162">US7439162</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 27, 2006</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Disco Corporation</td><td class="patent-data-table-td ">Method of dividing wafer into individual devices after forming a recessed portion of the wafer and making thickness of wafer uniform</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7452753">US7452753</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 30, 2005</td><td class="patent-data-table-td patent-date-value">Nov 18, 2008</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Method of processing a semiconductor wafer for manufacture of semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7459393">US7459393</a></td><td class="patent-data-table-td patent-date-value">Aug 2, 2006</td><td class="patent-data-table-td patent-date-value">Dec 2, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for fabricating semiconductor components with thinned substrate, circuit side contacts, conductive vias and backside contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7473582">US7473582</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 2006</td><td class="patent-data-table-td patent-date-value">Jan 6, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for fabricating semiconductor component with thinned substrate having pin contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7482702">US7482702</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2006</td><td class="patent-data-table-td patent-date-value">Jan 27, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component sealed on five sides by polymer sealing layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7498675">US7498675</a></td><td class="patent-data-table-td patent-date-value">Feb 2, 2007</td><td class="patent-data-table-td patent-date-value">Mar 3, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor component having plate, stacked dice and conductive vias</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7534703">US7534703</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 19, 2007</td><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">Sigo Co., Ltd.</td><td class="patent-data-table-td ">Method for bonding semiconductor chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7659191">US7659191</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 27, 2006</td><td class="patent-data-table-td patent-date-value">Feb 9, 2010</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Incorporated</td><td class="patent-data-table-td ">Gold/silicon eutectic die bonding method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7704801">US7704801</a></td><td class="patent-data-table-td patent-date-value">Jan 16, 2008</td><td class="patent-data-table-td patent-date-value">Apr 27, 2010</td><td class="patent-data-table-td ">Oki Semiconductor Co., Ltd.</td><td class="patent-data-table-td ">Resin for sealing semiconductor device, resin-sealed semiconductor device and the method of manufacturing the semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7708855">US7708855</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 28, 2006</td><td class="patent-data-table-td patent-date-value">May 4, 2010</td><td class="patent-data-table-td ">Disco Corporation</td><td class="patent-data-table-td ">Method for processing a semiconductor wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7727803">US7727803</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 6, 2007</td><td class="patent-data-table-td patent-date-value">Jun 1, 2010</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Semiconductor device, package structure thereof, and method for manufacturing the semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7749349">US7749349</a></td><td class="patent-data-table-td patent-date-value">Mar 14, 2006</td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods and systems for releasably attaching support members to microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7776647">US7776647</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2006</td><td class="patent-data-table-td patent-date-value">Aug 17, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor components and methods of fabrication with circuit side contacts, conductive vias and backside conductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7777312">US7777312</a></td><td class="patent-data-table-td patent-date-value">Aug 1, 2008</td><td class="patent-data-table-td patent-date-value">Aug 17, 2010</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Semiconductor device and a method of manufacturing the same and a mounting structure of a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7785485">US7785485</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 2004</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">Becton, Dickinson And Company</td><td class="patent-data-table-td ">System and method for creating linear and non-linear trenches in silicon and other crystalline materials with a router</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7804159">US7804159</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 2004</td><td class="patent-data-table-td patent-date-value">Sep 28, 2010</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device and a method of manufacturing the same and a mounting structure of a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7821119">US7821119</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 2009</td><td class="patent-data-table-td patent-date-value">Oct 26, 2010</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7833601">US7833601</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td patent-date-value">Nov 16, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for releasably attaching support members to microfeature workpieces and microfeature assemblies formed using such methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7906437">US7906437</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2006</td><td class="patent-data-table-td patent-date-value">Mar 15, 2011</td><td class="patent-data-table-td ">Beaver-Visitec International (Us), Inc.</td><td class="patent-data-table-td ">System and method for the manufacture of surgical blades</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7932162">US7932162</a></td><td class="patent-data-table-td patent-date-value">Oct 10, 2008</td><td class="patent-data-table-td patent-date-value">Apr 26, 2011</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Method for manufacturing a stacked semiconductor package, and stacked semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7960250">US7960250</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 3, 2008</td><td class="patent-data-table-td patent-date-value">Jun 14, 2011</td><td class="patent-data-table-td ">Disco Corporation</td><td class="patent-data-table-td ">Method for manufacturing device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8003441">US8003441</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 18, 2008</td><td class="patent-data-table-td patent-date-value">Aug 23, 2011</td><td class="patent-data-table-td ">Lintec Corporation</td><td class="patent-data-table-td ">Manufacturing method of semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8115298">US8115298</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 2010</td><td class="patent-data-table-td patent-date-value">Feb 14, 2012</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8361604">US8361604</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2010</td><td class="patent-data-table-td patent-date-value">Jan 29, 2013</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods and systems for releasably attaching support members to microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8409462">US8409462</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2011</td><td class="patent-data-table-td patent-date-value">Apr 2, 2013</td><td class="patent-data-table-td ">Beaver-Visitec International (Us), Inc.</td><td class="patent-data-table-td ">System and method for the manufacture of surgical blades</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8513098">US8513098</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2011</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">Stats Chippac, Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8524577">US8524577</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 3, 2012</td><td class="patent-data-table-td patent-date-value">Sep 3, 2013</td><td class="patent-data-table-td ">Stats Chippac, Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8637965">US8637965</a></td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device and a method of manufacturing the same and a mounting structure of a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110263097">US20110263097</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 22, 2011</td><td class="patent-data-table-td patent-date-value">Oct 27, 2011</td><td class="patent-data-table-td ">Atsushi Yoshimura</td><td class="patent-data-table-td ">Method for manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120184056">US20120184056</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 28, 2011</td><td class="patent-data-table-td patent-date-value">Jul 19, 2012</td><td class="patent-data-table-td ">Yoo Cheol-Jun</td><td class="patent-data-table-td ">Method and apparatus for manufacturing white light-emitting device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100501910C?cl=en">CN100501910C</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2005</td><td class="patent-data-table-td patent-date-value">Jun 17, 2009</td><td class="patent-data-table-td ">夏普株式会社</td><td class="patent-data-table-td ">Manufacturing method for a base piece made to adhere to an adhesive sheet, for a semiconductor wafer and for a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100528451C?cl=en">CN100528451C</a></td><td class="patent-data-table-td patent-date-value">Nov 4, 2005</td><td class="patent-data-table-td patent-date-value">Aug 19, 2009</td><td class="patent-data-table-td ">株式会社迪斯科</td><td class="patent-data-table-td ">Method for laser processing of wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101192551B?cl=en">CN101192551B</a></td><td class="patent-data-table-td patent-date-value">Nov 20, 2007</td><td class="patent-data-table-td patent-date-value">Jan 5, 2011</td><td class="patent-data-table-td ">万国半导体股份有限公司</td><td class="patent-data-table-td ">Gold/silicon eutectic die bonding method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101339910B?cl=en">CN101339910B</a></td><td class="patent-data-table-td patent-date-value">May 6, 2008</td><td class="patent-data-table-td patent-date-value">Jun 2, 2010</td><td class="patent-data-table-td ">台湾积体电路制造股份有限公司</td><td class="patent-data-table-td ">wafer-level chip-scale packaging (wlcsp)manufacture method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE10116791B4?cl=en">DE10116791B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 4, 2001</td><td class="patent-data-table-td patent-date-value">Mar 15, 2007</td><td class="patent-data-table-td ">Disco Corp.</td><td class="patent-data-table-td ">&quot;Verfahren zur Herstellung einer großen Anzahl von Halbleiterchip s aus einem Halbleiterwafer&quot;</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1091394A2?cl=en">EP1091394A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 2, 2000</td><td class="patent-data-table-td patent-date-value">Apr 11, 2001</td><td class="patent-data-table-td ">Tokyo Seimitsu Co.,Ltd.</td><td class="patent-data-table-td ">Method for manufacturing thin semiconductor chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1098365A2?cl=en">EP1098365A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 2, 2000</td><td class="patent-data-table-td patent-date-value">May 9, 2001</td><td class="patent-data-table-td ">Tokyo Seimitsu Co.,Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1107299A2?cl=en">EP1107299A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 24, 2000</td><td class="patent-data-table-td patent-date-value">Jun 13, 2001</td><td class="patent-data-table-td ">LINTEC Corporation</td><td class="patent-data-table-td ">Process for producing semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1372192A2?cl=en">EP1372192A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td patent-date-value">Dec 17, 2003</td><td class="patent-data-table-td ">Shinko Electric Industries Co. Ltd.</td><td class="patent-data-table-td ">Method of manufacturing micro-semiconductor element</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1999067812A1?cl=en">WO1999067812A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 24, 1999</td><td class="patent-data-table-td patent-date-value">Dec 29, 1999</td><td class="patent-data-table-td ">Medallion Technology Llc</td><td class="patent-data-table-td ">Chuck table for semiconductor wafer</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S460000">438/460</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S462000">438/462</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21238">257/E21.238</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S464000">438/464</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21599">257/E21.599</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021780000">H01L21/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021680000">H01L21/68</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021301000">H01L21/301</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021304000">H01L21/304</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/6835">H01L21/6835</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2221/68327">H01L2221/68327</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/78">H01L21/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48091">H01L2224/48091</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2221/6834">H01L2221/6834</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48465">H01L2224/48465</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/32245">H01L2224/32245</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48247">H01L2224/48247</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/73215">H01L2224/73215</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01079">H01L2924/01079</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/19041">H01L2924/19041</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/6836">H01L21/6836</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/0132">H01L2924/0132</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01322">H01L2924/01322</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/73265">H01L2224/73265</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wSpKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/3043">H01L21/3043</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L21/683T</span>, <span class="nested-value">H01L21/683T2</span>, <span class="nested-value">H01L21/304B</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 1, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 17, 2006</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1-4 ARE CANCELLED. CLAIMS 5-7 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIM 8, DEPENDENTON AN AMENDED CLAIM, IS DETERMINED TO BE PATENTABLE. NEW CLAIM 9 IS ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 8, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040213</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 29, 2002</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 24, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KABUSHIKI KAISHA TOSHIBA, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SASAKI, SHIGEO;TAKYU, SHINYA;TOKUBUCHI, KEISUKE;AND OTHERS;REEL/FRAME:009135/0603</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19980413</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0f0hRgB-W9i6hC1euPPrZC0T1uMg\u0026id=wSpKBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0o533HiuA0DxxUFokyfeAV0qzB2w\u0026id=wSpKBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3MA3qZ-RenanIDtr4SMLf0YSWSNg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_of_dividing_a_wafer_and_method_of.pdf?id=wSpKBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0BRSDox1N1Urvv5wyEgbYlNPVugA"},"sample_url":"http://www.google.com/patents/reader?id=wSpKBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>