--S1L43 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~0
--operation mode is arithmetic

S1L43 = S1_acc_c[0][0] $ S1L27;

--S1L53 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~0COUT
--operation mode is arithmetic

S1L53 = CARRY(S1_acc_c[0][0] & S1L27);


--S1L63 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~1
--operation mode is arithmetic

S1L63 = S1_acc_c[0][1] $ S1L77 $ S1L53;

--S1L73 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~1COUT
--operation mode is arithmetic

S1L73 = CARRY(S1_acc_c[0][1] & !S1L77 & !S1L53 # !S1_acc_c[0][1] & (!S1L53 # !S1L77));


--S1L83 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~2
--operation mode is arithmetic

S1L83 = S1_acc_c[0][2] $ S1L28 $ !S1L73;

--S1L93 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~2COUT
--operation mode is arithmetic

S1L93 = CARRY(S1_acc_c[0][2] & (S1L28 # !S1L73) # !S1_acc_c[0][2] & S1L28 & !S1L73);


--S1L04 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~3
--operation mode is arithmetic

S1L04 = S1_acc_c[0][3] $ S1L98 $ S1L93;

--S1L14 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~3COUT
--operation mode is arithmetic

S1L14 = CARRY(S1_acc_c[0][3] & !S1L98 & !S1L93 # !S1_acc_c[0][3] & (!S1L93 # !S1L98));


--S1L24 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~4
--operation mode is arithmetic

S1L24 = S1_acc_c[0][4] $ S1L39 $ !S1L14;

--S1L34 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~4COUT
--operation mode is arithmetic

S1L34 = CARRY(S1_acc_c[0][4] & (S1L39 # !S1L14) # !S1_acc_c[0][4] & S1L39 & !S1L14);


--S1L44 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~5
--operation mode is arithmetic

S1L44 = S1_acc_c[0][5] $ S1L79 $ S1L34;

--S1L54 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~5COUT
--operation mode is arithmetic

S1L54 = CARRY(S1_acc_c[0][5] & !S1L79 & !S1L34 # !S1_acc_c[0][5] & (!S1L34 # !S1L79));


--S1L64 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~6
--operation mode is arithmetic

S1L64 = S1_acc_c[0][6] $ S1L101 $ !S1L54;

--S1L74 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~6COUT
--operation mode is arithmetic

S1L74 = CARRY(S1_acc_c[0][6] & (S1L101 # !S1L54) # !S1_acc_c[0][6] & S1L101 & !S1L54);


--S1L84 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~7
--operation mode is arithmetic

S1L84 = S1_acc_c[0][7] $ S1L401 $ S1L74;

--S1L94 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~7COUT
--operation mode is arithmetic

S1L94 = CARRY(S1_acc_c[0][7] & !S1L401 & !S1L74 # !S1_acc_c[0][7] & (!S1L74 # !S1L401));


--S1L05 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_129~8
--operation mode is normal

S1L05 = !S1L94;


--S1L15 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~1
--operation mode is arithmetic

S1L15 = S1_acc_c[0][0] $ S1L27;

--S1L25 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~1COUT
--operation mode is arithmetic

S1L25 = CARRY(S1_acc_c[0][0] # !S1L27);


--S1L35 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~2
--operation mode is arithmetic

S1L35 = S1_acc_c[0][1] $ S1L77 $ !S1L25;

--S1L45 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~2COUT
--operation mode is arithmetic

S1L45 = CARRY(S1_acc_c[0][1] & S1L77 & !S1L25 # !S1_acc_c[0][1] & (S1L77 # !S1L25));


--S1L55 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~3
--operation mode is arithmetic

S1L55 = S1_acc_c[0][2] $ S1L28 $ S1L45;

--S1L65 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~3COUT
--operation mode is arithmetic

S1L65 = CARRY(S1_acc_c[0][2] & (!S1L45 # !S1L28) # !S1_acc_c[0][2] & !S1L28 & !S1L45);


--S1L75 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~4
--operation mode is arithmetic

S1L75 = S1_acc_c[0][3] $ S1L98 $ !S1L65;

--S1L85 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~4COUT
--operation mode is arithmetic

S1L85 = CARRY(S1_acc_c[0][3] & S1L98 & !S1L65 # !S1_acc_c[0][3] & (S1L98 # !S1L65));


--S1L95 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~5
--operation mode is arithmetic

S1L95 = S1_acc_c[0][4] $ S1L39 $ S1L85;

--S1L06 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~5COUT
--operation mode is arithmetic

S1L06 = CARRY(S1_acc_c[0][4] & (!S1L85 # !S1L39) # !S1_acc_c[0][4] & !S1L39 & !S1L85);


--S1L16 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~6
--operation mode is arithmetic

S1L16 = S1_acc_c[0][5] $ S1L79 $ !S1L06;

--S1L26 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~6COUT
--operation mode is arithmetic

S1L26 = CARRY(S1_acc_c[0][5] & S1L79 & !S1L06 # !S1_acc_c[0][5] & (S1L79 # !S1L06));


--S1L36 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~7
--operation mode is arithmetic

S1L36 = S1_acc_c[0][6] $ S1L101 $ S1L26;

--S1L46 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~7COUT
--operation mode is arithmetic

S1L46 = CARRY(S1_acc_c[0][6] & (!S1L26 # !S1L101) # !S1_acc_c[0][6] & !S1L101 & !S1L26);


--S1L56 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~8
--operation mode is arithmetic

S1L56 = S1_acc_c[0][7] $ S1L401 $ !S1L46;

--S1L66 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~8COUT
--operation mode is arithmetic

S1L66 = CARRY(S1_acc_c[0][7] & S1L401 & !S1L46 # !S1_acc_c[0][7] & (S1L401 # !S1L46));


--S1L76 is cpu_a:inst9|cpu:inst1|cpu_du:I3|add_153~9
--operation mode is normal

S1L76 = !S1L66;


--T1L81 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~0
--operation mode is arithmetic

T1L81 = T1_iinc_c[0] $ T1_ireg_c[0];

--T1L91 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~0COUT
--operation mode is arithmetic

T1L91 = CARRY(T1_iinc_c[0] & T1_ireg_c[0]);


--T1L02 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~1
--operation mode is arithmetic

T1L02 = T1_iinc_c[1] $ T1_ireg_c[1] $ T1L91;

--T1L12 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~1COUT
--operation mode is arithmetic

T1L12 = CARRY(T1_iinc_c[1] & !T1_ireg_c[1] & !T1L91 # !T1_iinc_c[1] & (!T1L91 # !T1_ireg_c[1]));


--T1L22 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~2
--operation mode is arithmetic

T1L22 = T1_iinc_c[2] $ T1_ireg_c[2] $ !T1L12;

--T1L32 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~2COUT
--operation mode is arithmetic

T1L32 = CARRY(T1_iinc_c[2] & (T1_ireg_c[2] # !T1L12) # !T1_iinc_c[2] & T1_ireg_c[2] & !T1L12);


--T1L42 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~3
--operation mode is arithmetic

T1L42 = T1_iinc_c[3] $ T1_ireg_c[3] $ T1L32;

--T1L52 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~3COUT
--operation mode is arithmetic

T1L52 = CARRY(T1_iinc_c[3] & !T1_ireg_c[3] & !T1L32 # !T1_iinc_c[3] & (!T1L32 # !T1_ireg_c[3]));


--T1L62 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~4
--operation mode is arithmetic

T1L62 = T1_iinc_c[4] $ T1_ireg_c[4] $ !T1L52;

--T1L72 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~4COUT
--operation mode is arithmetic

T1L72 = CARRY(T1_iinc_c[4] & (T1_ireg_c[4] # !T1L52) # !T1_iinc_c[4] & T1_ireg_c[4] & !T1L52);


--T1L82 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~5
--operation mode is arithmetic

T1L82 = T1_iinc_c[5] $ T1_ireg_c[5] $ T1L72;

--T1L92 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~5COUT
--operation mode is arithmetic

T1L92 = CARRY(T1_iinc_c[5] & !T1_ireg_c[5] & !T1L72 # !T1_iinc_c[5] & (!T1L72 # !T1_ireg_c[5]));


--T1L03 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~6
--operation mode is arithmetic

T1L03 = T1_iinc_c[6] $ T1_ireg_c[6] $ !T1L92;

--T1L13 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~6COUT
--operation mode is arithmetic

T1L13 = CARRY(T1_iinc_c[6] & (T1_ireg_c[6] # !T1L92) # !T1_iinc_c[6] & T1_ireg_c[6] & !T1L92);


--T1L23 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104~7
--operation mode is normal

T1L23 = T1_iinc_c[7] $ T1_ireg_c[7] $ T1L13;


--K1_nwait_c[0] is cpu_a:inst9|waitstategen:inst12|nwait_c[0]
--operation mode is counter

K1_nwait_c[0]_lut_out = !K1_nwait_c[0];
K1_nwait_c[0]_sload_eqn = (K1L42 & ~GND) # (!K1L42 & K1_nwait_c[0]_lut_out);
K1_nwait_c[0] = DFFE(K1_nwait_c[0]_sload_eqn, clk, B1_inst7, , );

--K1L93 is cpu_a:inst9|waitstategen:inst12|nwait_c[0]~COUT
--operation mode is counter

K1L93 = CARRY(!K1_nwait_c[0]);


--K1_nwait_c[1] is cpu_a:inst9|waitstategen:inst12|nwait_c[1]
--operation mode is counter

K1_nwait_c[1]_lut_out = K1_nwait_c[1] $ !K1L93;
K1_nwait_c[1]_sload_eqn = (K1L42 & ~GND) # (!K1L42 & K1_nwait_c[1]_lut_out);
K1_nwait_c[1] = DFFE(K1_nwait_c[1]_sload_eqn, clk, B1_inst7, , );

--K1L14 is cpu_a:inst9|waitstategen:inst12|nwait_c[1]~COUT
--operation mode is counter

K1L14 = CARRY(K1_nwait_c[1] & !K1L93);


--K1_nwait_c[2] is cpu_a:inst9|waitstategen:inst12|nwait_c[2]
--operation mode is counter

K1_nwait_c[2]_lut_out = K1_nwait_c[2] $ K1L14;
K1_nwait_c[2]_sload_eqn = (K1L42 & ~GND) # (!K1L42 & K1_nwait_c[2]_lut_out);
K1_nwait_c[2] = DFFE(K1_nwait_c[2]_sload_eqn, clk, B1_inst7, , );

--K1L34 is cpu_a:inst9|waitstategen:inst12|nwait_c[2]~COUT
--operation mode is counter

K1L34 = CARRY(!K1L14 # !K1_nwait_c[2]);


--K1_nwait_c[3] is cpu_a:inst9|waitstategen:inst12|nwait_c[3]
--operation mode is counter

K1_nwait_c[3]_lut_out = K1_nwait_c[3] $ !K1L34;
K1_nwait_c[3]_sload_eqn = (K1L42 & ~GND) # (!K1L42 & K1_nwait_c[3]_lut_out);
K1_nwait_c[3] = DFFE(K1_nwait_c[3]_sload_eqn, clk, B1_inst7, , );

--K1L54 is cpu_a:inst9|waitstategen:inst12|nwait_c[3]~COUT
--operation mode is counter

K1L54 = CARRY(K1_nwait_c[3] & !K1L34);


--K1_nwait_c[4] is cpu_a:inst9|waitstategen:inst12|nwait_c[4]
--operation mode is counter

K1_nwait_c[4]_lut_out = K1_nwait_c[4] $ K1L54;
K1_nwait_c[4]_sload_eqn = (K1L42 & ~GND) # (!K1L42 & K1_nwait_c[4]_lut_out);
K1_nwait_c[4] = DFFE(K1_nwait_c[4]_sload_eqn, clk, B1_inst7, , );

--K1L74 is cpu_a:inst9|waitstategen:inst12|nwait_c[4]~COUT
--operation mode is counter

K1L74 = CARRY(K1_nwait_c[4] # !K1L54);


--K1_nwait_c[5] is cpu_a:inst9|waitstategen:inst12|nwait_c[5]
--operation mode is counter

K1_nwait_c[5]_lut_out = K1_nwait_c[5] $ !K1L74;
K1_nwait_c[5]_sload_eqn = (K1L42 & ~GND) # (!K1L42 & K1_nwait_c[5]_lut_out);
K1_nwait_c[5] = DFFE(K1_nwait_c[5]_sload_eqn, clk, B1_inst7, , );

--K1L94 is cpu_a:inst9|waitstategen:inst12|nwait_c[5]~COUT
--operation mode is counter

K1L94 = CARRY(!K1_nwait_c[5] & !K1L74);


--K1_nwait_c[6] is cpu_a:inst9|waitstategen:inst12|nwait_c[6]
--operation mode is counter

K1_nwait_c[6]_lut_out = K1_nwait_c[6] $ K1L94;
K1_nwait_c[6]_sload_eqn = (K1L42 & ~GND) # (!K1L42 & K1_nwait_c[6]_lut_out);
K1_nwait_c[6] = DFFE(K1_nwait_c[6]_sload_eqn, clk, B1_inst7, , );

--K1L15 is cpu_a:inst9|waitstategen:inst12|nwait_c[6]~COUT
--operation mode is counter

K1L15 = CARRY(K1_nwait_c[6] # !K1L94);


--K1_nwait_c[7] is cpu_a:inst9|waitstategen:inst12|nwait_c[7]
--operation mode is normal

K1_nwait_c[7]_lut_out = K1_nwait_c[7] $ !K1L15;
K1_nwait_c[7]_sload_eqn = (K1L42 & ~GND) # (!K1L42 & K1_nwait_c[7]_lut_out);
K1_nwait_c[7] = DFFE(K1_nwait_c[7]_sload_eqn, clk, B1_inst7, , );


--Q1L1 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~0
--operation mode is arithmetic

Q1L1 = !Q1_pc[0];

--Q1L2 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~0COUT
--operation mode is arithmetic

Q1L2 = CARRY(Q1_pc[0]);


--Q1L3 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~1
--operation mode is arithmetic

Q1L3 = Q1_pc[1] $ Q1L2;

--Q1L4 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~1COUT
--operation mode is arithmetic

Q1L4 = CARRY(!Q1L2 # !Q1_pc[1]);


--Q1L5 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~2
--operation mode is arithmetic

Q1L5 = Q1_pc[2] $ !Q1L4;

--Q1L6 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~2COUT
--operation mode is arithmetic

Q1L6 = CARRY(Q1_pc[2] & !Q1L4);


--Q1L7 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~3
--operation mode is arithmetic

Q1L7 = Q1_pc[3] $ Q1L6;

--Q1L8 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~3COUT
--operation mode is arithmetic

Q1L8 = CARRY(!Q1L6 # !Q1_pc[3]);


--Q1L9 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~4
--operation mode is arithmetic

Q1L9 = Q1_pc[4] $ !Q1L8;

--Q1L01 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~4COUT
--operation mode is arithmetic

Q1L01 = CARRY(Q1_pc[4] & !Q1L8);


--Q1L11 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~5
--operation mode is arithmetic

Q1L11 = Q1_pc[5] $ Q1L01;

--Q1L21 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~5COUT
--operation mode is arithmetic

Q1L21 = CARRY(!Q1L01 # !Q1_pc[5]);


--Q1L31 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~6
--operation mode is arithmetic

Q1L31 = Q1_pc[6] $ !Q1L21;

--Q1L41 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~6COUT
--operation mode is arithmetic

Q1L41 = CARRY(Q1_pc[6] & !Q1L21);


--Q1L51 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~7
--operation mode is arithmetic

Q1L51 = Q1_pc[7] $ Q1L41;

--Q1L61 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~7COUT
--operation mode is arithmetic

Q1L61 = CARRY(!Q1L41 # !Q1_pc[7]);


--Q1L71 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~8
--operation mode is arithmetic

Q1L71 = Q1_pc[8] $ !Q1L61;

--Q1L81 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~8COUT
--operation mode is arithmetic

Q1L81 = CARRY(Q1_pc[8] & !Q1L61);


--Q1L91 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|add_25~9
--operation mode is normal

Q1L91 = Q1_pc[9] $ Q1L81;


--W1L9 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~0
--operation mode is arithmetic

W1L9 = W1_addr_c[0];

--W1L01 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~0COUT
--operation mode is arithmetic

W1L01 = CARRY(!W1_addr_c[0]);


--W1L11 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~1
--operation mode is arithmetic

W1L11 = W1_addr_c[1] $ !W1L01;

--W1L21 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~1COUT
--operation mode is arithmetic

W1L21 = CARRY(W1_addr_c[1] # !W1L01);


--W1L31 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~2
--operation mode is arithmetic

W1L31 = W1_addr_c[2] $ W1L21;

--W1L41 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~2COUT
--operation mode is arithmetic

W1L41 = CARRY(!W1_addr_c[2] & !W1L21);


--W1L51 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~3
--operation mode is arithmetic

W1L51 = W1_addr_c[3] $ !W1L41;

--W1L61 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~3COUT
--operation mode is arithmetic

W1L61 = CARRY(W1_addr_c[3] # !W1L41);


--W1L71 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~4
--operation mode is arithmetic

W1L71 = W1_addr_c[4] $ W1L61;

--W1L81 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~4COUT
--operation mode is arithmetic

W1L81 = CARRY(!W1_addr_c[4] & !W1L61);


--W1L91 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~5
--operation mode is arithmetic

W1L91 = W1_addr_c[5] $ !W1L81;

--W1L02 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~5COUT
--operation mode is arithmetic

W1L02 = CARRY(W1_addr_c[5] # !W1L81);


--W1L12 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~6
--operation mode is arithmetic

W1L12 = W1_addr_c[6] $ W1L02;

--W1L22 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~6COUT
--operation mode is arithmetic

W1L22 = CARRY(!W1_addr_c[6] & !W1L02);


--W1L32 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15~7
--operation mode is normal

W1L32 = W1_addr_c[7] $ !W1L22;


--W1L42 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~0
--operation mode is arithmetic

W1L42 = W1_addr_c[0] $ !Q1L26;

--W1L52 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~0COUT
--operation mode is arithmetic

W1L52 = CARRY(!W1_addr_c[0] & Q1L26);


--W1L62 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~1
--operation mode is arithmetic

W1L62 = W1_addr_c[1] $ Q1L26 $ !W1L52;

--W1L72 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~1COUT
--operation mode is arithmetic

W1L72 = CARRY(W1_addr_c[1] & (!W1L52 # !Q1L26) # !W1_addr_c[1] & !Q1L26 & !W1L52);


--W1L82 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~2
--operation mode is arithmetic

W1L82 = W1_addr_c[2] $ Q1L26 $ W1L72;

--W1L92 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~2COUT
--operation mode is arithmetic

W1L92 = CARRY(W1_addr_c[2] & Q1L26 & !W1L72 # !W1_addr_c[2] & (Q1L26 # !W1L72));


--W1L03 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~3
--operation mode is arithmetic

W1L03 = W1_addr_c[3] $ Q1L26 $ !W1L92;

--W1L13 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~3COUT
--operation mode is arithmetic

W1L13 = CARRY(W1_addr_c[3] & (!W1L92 # !Q1L26) # !W1_addr_c[3] & !Q1L26 & !W1L92);


--W1L23 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~4
--operation mode is arithmetic

W1L23 = W1_addr_c[4] $ Q1L26 $ W1L13;

--W1L33 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~4COUT
--operation mode is arithmetic

W1L33 = CARRY(W1_addr_c[4] & Q1L26 & !W1L13 # !W1_addr_c[4] & (Q1L26 # !W1L13));


--W1L43 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~5
--operation mode is arithmetic

W1L43 = W1_addr_c[5] $ Q1L26 $ !W1L33;

--W1L53 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~5COUT
--operation mode is arithmetic

W1L53 = CARRY(W1_addr_c[5] & (!W1L33 # !Q1L26) # !W1_addr_c[5] & !Q1L26 & !W1L33);


--W1L63 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~6
--operation mode is arithmetic

W1L63 = W1_addr_c[6] $ Q1L26 $ W1L53;

--W1L73 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~6COUT
--operation mode is arithmetic

W1L73 = CARRY(W1_addr_c[6] & Q1L26 & !W1L53 # !W1_addr_c[6] & (Q1L26 # !W1L53));


--W1L83 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_17_rtl_16~7
--operation mode is normal

W1L83 = W1_addr_c[7] $ Q1L26 $ !W1L73;


--H1L81 is cpu_a:inst9|timer:inst10|add_47_rtl_17~0
--operation mode is arithmetic

H1L81 = !H1_tmr_high[0];

--H1L91 is cpu_a:inst9|timer:inst10|add_47_rtl_17~0COUT
--operation mode is arithmetic

H1L91 = CARRY(H1_tmr_high[0]);


--H1L02 is cpu_a:inst9|timer:inst10|add_47_rtl_17~1
--operation mode is arithmetic

H1L02 = H1_tmr_high[1] $ !H1L91;

--H1L12 is cpu_a:inst9|timer:inst10|add_47_rtl_17~1COUT
--operation mode is arithmetic

H1L12 = CARRY(!H1_tmr_high[1] & !H1L91);


--H1L22 is cpu_a:inst9|timer:inst10|add_47_rtl_17~2
--operation mode is arithmetic

H1L22 = H1_tmr_high[2] $ H1L12;

--H1L32 is cpu_a:inst9|timer:inst10|add_47_rtl_17~2COUT
--operation mode is arithmetic

H1L32 = CARRY(H1_tmr_high[2] # !H1L12);


--H1L42 is cpu_a:inst9|timer:inst10|add_47_rtl_17~3
--operation mode is arithmetic

H1L42 = H1_tmr_high[3] $ !H1L32;

--H1L52 is cpu_a:inst9|timer:inst10|add_47_rtl_17~3COUT
--operation mode is arithmetic

H1L52 = CARRY(!H1_tmr_high[3] & !H1L32);


--H1L62 is cpu_a:inst9|timer:inst10|add_47_rtl_17~4
--operation mode is arithmetic

H1L62 = H1_tmr_high[4] $ H1L52;

--H1L72 is cpu_a:inst9|timer:inst10|add_47_rtl_17~4COUT
--operation mode is arithmetic

H1L72 = CARRY(H1_tmr_high[4] # !H1L52);


--H1L82 is cpu_a:inst9|timer:inst10|add_47_rtl_17~5
--operation mode is arithmetic

H1L82 = H1_tmr_high[5] $ !H1L72;

--H1L92 is cpu_a:inst9|timer:inst10|add_47_rtl_17~5COUT
--operation mode is arithmetic

H1L92 = CARRY(!H1_tmr_high[5] & !H1L72);


--H1L03 is cpu_a:inst9|timer:inst10|add_47_rtl_17~6
--operation mode is arithmetic

H1L03 = H1_tmr_high[6] $ H1L92;

--H1L13 is cpu_a:inst9|timer:inst10|add_47_rtl_17~6COUT
--operation mode is arithmetic

H1L13 = CARRY(H1_tmr_high[6] # !H1L92);


--H1L23 is cpu_a:inst9|timer:inst10|add_47_rtl_17~7
--operation mode is normal

H1L23 = H1_tmr_high[7] $ !H1L13;


--P1_q[7] is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|q[7]
--operation mode is normal

P1_q[7]_lut_out = P1_q[7] $ P1L51;
P1_q[7]_sload_eqn = (C1_reduce_nor_7 & C1_rx_clk_div[7]) # (!C1_reduce_nor_7 & P1_q[7]_lut_out);
P1_q[7] = DFFE(P1_q[7]_sload_eqn, clk, B1_inst7, , );


--P1_q[6] is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

P1_q[6]_lut_out = P1_q[6] $ !P1L31;
P1_q[6]_sload_eqn = (C1_reduce_nor_7 & C1_rx_clk_div[6]) # (!C1_reduce_nor_7 & P1_q[6]_lut_out);
P1_q[6] = DFFE(P1_q[6]_sload_eqn, clk, B1_inst7, , );

--P1L51 is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

P1L51 = CARRY(!P1_q[6] & !P1L31);


--P1_q[5] is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

P1_q[5]_lut_out = P1_q[5] $ P1L11;
P1_q[5]_sload_eqn = (C1_reduce_nor_7 & C1_rx_clk_div[5]) # (!C1_reduce_nor_7 & P1_q[5]_lut_out);
P1_q[5] = DFFE(P1_q[5]_sload_eqn, clk, B1_inst7, , );

--P1L31 is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

P1L31 = CARRY(P1_q[5] # !P1L11);


--P1_q[4] is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

P1_q[4]_lut_out = P1_q[4] $ !P1L9;
P1_q[4]_sload_eqn = (C1_reduce_nor_7 & C1_rx_clk_div[4]) # (!C1_reduce_nor_7 & P1_q[4]_lut_out);
P1_q[4] = DFFE(P1_q[4]_sload_eqn, clk, B1_inst7, , );

--P1L11 is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

P1L11 = CARRY(!P1_q[4] & !P1L9);


--P1_q[3] is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

P1_q[3]_lut_out = P1_q[3] $ P1L7;
P1_q[3]_sload_eqn = (C1_reduce_nor_7 & C1_rx_clk_div[3]) # (!C1_reduce_nor_7 & P1_q[3]_lut_out);
P1_q[3] = DFFE(P1_q[3]_sload_eqn, clk, B1_inst7, , );

--P1L9 is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

P1L9 = CARRY(P1_q[3] # !P1L7);


--P1_q[2] is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

P1_q[2]_lut_out = P1_q[2] $ !P1L5;
P1_q[2]_sload_eqn = (C1_reduce_nor_7 & C1_rx_clk_div[2]) # (!C1_reduce_nor_7 & P1_q[2]_lut_out);
P1_q[2] = DFFE(P1_q[2]_sload_eqn, clk, B1_inst7, , );

--P1L7 is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

P1L7 = CARRY(!P1_q[2] & !P1L5);


--P1_q[1] is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

P1_q[1]_lut_out = P1_q[1] $ P1L3;
P1_q[1]_sload_eqn = (C1_reduce_nor_7 & C1_rx_clk_div[1]) # (!C1_reduce_nor_7 & P1_q[1]_lut_out);
P1_q[1] = DFFE(P1_q[1]_sload_eqn, clk, B1_inst7, , );

--P1L5 is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

P1L5 = CARRY(P1_q[1] # !P1L3);


--P1_q[0] is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

P1_q[0]_lut_out = !P1_q[0];
P1_q[0]_sload_eqn = (C1_reduce_nor_7 & C1_rx_clk_div[0]) # (!C1_reduce_nor_7 & P1_q[0]_lut_out);
P1_q[0] = DFFE(P1_q[0]_sload_eqn, clk, B1_inst7, , );

--P1L3 is cpu_a:inst9|rx_uart:inst|lpm_counter:rx_clk_count_rtl_29|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P1L3 = CARRY(!P1_q[0]);


--P9_q[7] is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|q[7]
--operation mode is normal

P9_q[7]_lut_out = P9_q[7] $ P9L51;
P9_q[7]_sload_eqn = (!H1_tmr_enable & H1L24) # (H1_tmr_enable & P9_q[7]_lut_out);
P9_q[7]_reg_input = P9_q[7]_sload_eqn & H1_tmr_reset;
P9_q[7] = DFFE(P9_q[7]_reg_input, clk, B1_inst7, , );


--P9_q[6] is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

P9_q[6]_lut_out = P9_q[6] $ !P9L31;
P9_q[6]_sload_eqn = (!H1_tmr_enable & H1L14) # (H1_tmr_enable & P9_q[6]_lut_out);
P9_q[6]_reg_input = P9_q[6]_sload_eqn & H1_tmr_reset;
P9_q[6] = DFFE(P9_q[6]_reg_input, clk, B1_inst7, , );

--P9L51 is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

P9L51 = CARRY(P9_q[6] & !P9L31);


--P9_q[5] is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

P9_q[5]_lut_out = P9_q[5] $ P9L11;
P9_q[5]_sload_eqn = (!H1_tmr_enable & H1L04) # (H1_tmr_enable & P9_q[5]_lut_out);
P9_q[5]_reg_input = P9_q[5]_sload_eqn & H1_tmr_reset;
P9_q[5] = DFFE(P9_q[5]_reg_input, clk, B1_inst7, , );

--P9L31 is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

P9L31 = CARRY(!P9L11 # !P9_q[5]);


--P9_q[4] is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

P9_q[4]_lut_out = P9_q[4] $ !P9L9;
P9_q[4]_sload_eqn = (!H1_tmr_enable & H1L93) # (H1_tmr_enable & P9_q[4]_lut_out);
P9_q[4]_reg_input = P9_q[4]_sload_eqn & H1_tmr_reset;
P9_q[4] = DFFE(P9_q[4]_reg_input, clk, B1_inst7, , );

--P9L11 is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

P9L11 = CARRY(P9_q[4] & !P9L9);


--P9_q[3] is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

P9_q[3]_lut_out = P9_q[3] $ P9L7;
P9_q[3]_sload_eqn = (!H1_tmr_enable & H1L83) # (H1_tmr_enable & P9_q[3]_lut_out);
P9_q[3]_reg_input = P9_q[3]_sload_eqn & H1_tmr_reset;
P9_q[3] = DFFE(P9_q[3]_reg_input, clk, B1_inst7, , );

--P9L9 is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

P9L9 = CARRY(!P9L7 # !P9_q[3]);


--P9_q[2] is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

P9_q[2]_lut_out = P9_q[2] $ !P9L5;
P9_q[2]_sload_eqn = (!H1_tmr_enable & H1L73) # (H1_tmr_enable & P9_q[2]_lut_out);
P9_q[2]_reg_input = P9_q[2]_sload_eqn & H1_tmr_reset;
P9_q[2] = DFFE(P9_q[2]_reg_input, clk, B1_inst7, , );

--P9L7 is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

P9L7 = CARRY(P9_q[2] & !P9L5);


--P9_q[1] is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

P9_q[1]_lut_out = P9_q[1] $ P9L3;
P9_q[1]_sload_eqn = (!H1_tmr_enable & H1L63) # (H1_tmr_enable & P9_q[1]_lut_out);
P9_q[1]_reg_input = P9_q[1]_sload_eqn & H1_tmr_reset;
P9_q[1] = DFFE(P9_q[1]_reg_input, clk, B1_inst7, , );

--P9L5 is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

P9L5 = CARRY(!P9L3 # !P9_q[1]);


--P9_q[0] is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

P9_q[0]_lut_out = !P9_q[0];
P9_q[0]_sload_eqn = (!H1_tmr_enable & H1L53) # (H1_tmr_enable & P9_q[0]_lut_out);
P9_q[0]_reg_input = P9_q[0]_sload_eqn & H1_tmr_reset;
P9_q[0] = DFFE(P9_q[0]_reg_input, clk, B1_inst7, , );

--P9L3 is cpu_a:inst9|timer:inst10|lpm_counter:tmr_low_rtl_28|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P9L3 = CARRY(P9_q[0]);


--P6_sload_path[3] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_16_count_rtl_27|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

P6_sload_path[3]_lut_out = P6_sload_path[3] $ (E1_tx_s & P6L7);
P6_sload_path[3]_reg_input = !E1L2 & P6_sload_path[3]_lut_out;
P6_sload_path[3] = DFFE(P6_sload_path[3]_reg_input, clk, , , E1L81);


--P6_sload_path[2] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_16_count_rtl_27|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

P6_sload_path[2]_lut_out = P6_sload_path[2] $ (E1_tx_s & !P6L5);
P6_sload_path[2]_reg_input = !E1L2 & P6_sload_path[2]_lut_out;
P6_sload_path[2] = DFFE(P6_sload_path[2]_reg_input, clk, , , E1L81);

--P6L7 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_16_count_rtl_27|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

P6L7 = CARRY(P6_sload_path[2] & !P6L5);


--P6_sload_path[1] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_16_count_rtl_27|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

P6_sload_path[1]_lut_out = P6_sload_path[1] $ (E1_tx_s & P6L3);
P6_sload_path[1]_reg_input = !E1L2 & P6_sload_path[1]_lut_out;
P6_sload_path[1] = DFFE(P6_sload_path[1]_reg_input, clk, , , E1L81);

--P6L5 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_16_count_rtl_27|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

P6L5 = CARRY(!P6L3 # !P6_sload_path[1]);


--P6_sload_path[0] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_16_count_rtl_27|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

P6_sload_path[0]_lut_out = E1_tx_s $ P6_sload_path[0];
P6_sload_path[0]_reg_input = !E1L2 & P6_sload_path[0]_lut_out;
P6_sload_path[0] = DFFE(P6_sload_path[0]_reg_input, clk, , , E1L81);

--P6L3 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_16_count_rtl_27|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P6L3 = CARRY(P6_sload_path[0]);


--P7_sload_path[3] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_bit_count_rtl_26|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

P7_sload_path[3]_lut_out = P7_sload_path[3] $ P7L7;
P7_sload_path[3]_reg_input = !E1L4 & P7_sload_path[3]_lut_out;
P7_sload_path[3] = DFFE(P7_sload_path[3]_reg_input, clk, B1_inst7, , E1L91);


--P7_sload_path[2] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_bit_count_rtl_26|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

P7_sload_path[2]_lut_out = P7_sload_path[2] $ !P7L5;
P7_sload_path[2]_reg_input = !E1L4 & P7_sload_path[2]_lut_out;
P7_sload_path[2] = DFFE(P7_sload_path[2]_reg_input, clk, B1_inst7, , E1L91);

--P7L7 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_bit_count_rtl_26|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

P7L7 = CARRY(P7_sload_path[2] & !P7L5);


--P7_sload_path[1] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_bit_count_rtl_26|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

P7_sload_path[1]_lut_out = P7_sload_path[1] $ P7L3;
P7_sload_path[1]_reg_input = !E1L4 & P7_sload_path[1]_lut_out;
P7_sload_path[1] = DFFE(P7_sload_path[1]_reg_input, clk, B1_inst7, , E1L91);

--P7L5 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_bit_count_rtl_26|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

P7L5 = CARRY(!P7L3 # !P7_sload_path[1]);


--P7_sload_path[0] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_bit_count_rtl_26|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

P7_sload_path[0]_lut_out = !P7_sload_path[0];
P7_sload_path[0]_reg_input = !E1L4 & P7_sload_path[0]_lut_out;
P7_sload_path[0] = DFFE(P7_sload_path[0]_reg_input, clk, B1_inst7, , E1L91);

--P7L3 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_bit_count_rtl_26|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P7L3 = CARRY(P7_sload_path[0]);


--P2_sload_path[1] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|lpm_counter:nreset_v_rtl_25|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

P2_sload_path[1]_lut_out = P2_sload_path[1] $ P2L3;
P2_sload_path[1]_sload_eqn = (Q1L46 & P2_sload_path[1]) # (!Q1L46 & P2_sload_path[1]_lut_out);
P2_sload_path[1] = DFFE(P2_sload_path[1]_sload_eqn, clk, B1_inst7, , );


--P2_sload_path[0] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|lpm_counter:nreset_v_rtl_25|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

P2_sload_path[0]_lut_out = !P2_sload_path[0];
P2_sload_path[0]_sload_eqn = (Q1L46 & P2_sload_path[0]) # (!Q1L46 & P2_sload_path[0]_lut_out);
P2_sload_path[0] = DFFE(P2_sload_path[0]_sload_eqn, clk, B1_inst7, , );

--P2L3 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|lpm_counter:nreset_v_rtl_25|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P2L3 = CARRY(P2_sload_path[0]);


--P8_q[7] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|q[7]
--operation mode is normal

P8_q[7]_lut_out = P8_q[7] $ P8L51;
P8_q[7]_sload_eqn = (E1_reduce_nor_7 & E1_tx_clk_div[7]) # (!E1_reduce_nor_7 & P8_q[7]_lut_out);
P8_q[7] = DFFE(P8_q[7]_sload_eqn, clk, B1_inst7, , );


--P8_q[6] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

P8_q[6]_lut_out = P8_q[6] $ !P8L31;
P8_q[6]_sload_eqn = (E1_reduce_nor_7 & E1_tx_clk_div[6]) # (!E1_reduce_nor_7 & P8_q[6]_lut_out);
P8_q[6] = DFFE(P8_q[6]_sload_eqn, clk, B1_inst7, , );

--P8L51 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

P8L51 = CARRY(!P8_q[6] & !P8L31);


--P8_q[5] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

P8_q[5]_lut_out = P8_q[5] $ P8L11;
P8_q[5]_sload_eqn = (E1_reduce_nor_7 & E1_tx_clk_div[5]) # (!E1_reduce_nor_7 & P8_q[5]_lut_out);
P8_q[5] = DFFE(P8_q[5]_sload_eqn, clk, B1_inst7, , );

--P8L31 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

P8L31 = CARRY(P8_q[5] # !P8L11);


--P8_q[4] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

P8_q[4]_lut_out = P8_q[4] $ !P8L9;
P8_q[4]_sload_eqn = (E1_reduce_nor_7 & E1_tx_clk_div[4]) # (!E1_reduce_nor_7 & P8_q[4]_lut_out);
P8_q[4] = DFFE(P8_q[4]_sload_eqn, clk, B1_inst7, , );

--P8L11 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

P8L11 = CARRY(!P8_q[4] & !P8L9);


--P8_q[3] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

P8_q[3]_lut_out = P8_q[3] $ P8L7;
P8_q[3]_sload_eqn = (E1_reduce_nor_7 & E1_tx_clk_div[3]) # (!E1_reduce_nor_7 & P8_q[3]_lut_out);
P8_q[3] = DFFE(P8_q[3]_sload_eqn, clk, B1_inst7, , );

--P8L9 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

P8L9 = CARRY(P8_q[3] # !P8L7);


--P8_q[2] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

P8_q[2]_lut_out = P8_q[2] $ !P8L5;
P8_q[2]_sload_eqn = (E1_reduce_nor_7 & E1_tx_clk_div[2]) # (!E1_reduce_nor_7 & P8_q[2]_lut_out);
P8_q[2] = DFFE(P8_q[2]_sload_eqn, clk, B1_inst7, , );

--P8L7 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

P8L7 = CARRY(!P8_q[2] & !P8L5);


--P8_q[1] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

P8_q[1]_lut_out = P8_q[1] $ P8L3;
P8_q[1]_sload_eqn = (E1_reduce_nor_7 & E1_tx_clk_div[1]) # (!E1_reduce_nor_7 & P8_q[1]_lut_out);
P8_q[1] = DFFE(P8_q[1]_sload_eqn, clk, B1_inst7, , );

--P8L5 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

P8L5 = CARRY(P8_q[1] # !P8L3);


--P8_q[0] is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

P8_q[0]_lut_out = !P8_q[0];
P8_q[0]_sload_eqn = (E1_reduce_nor_7 & E1_tx_clk_div[0]) # (!E1_reduce_nor_7 & P8_q[0]_lut_out);
P8_q[0] = DFFE(P8_q[0]_sload_eqn, clk, B1_inst7, , );

--P8L3 is cpu_a:inst9|tx_uart:inst2|lpm_counter:tx_clk_count_rtl_24|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P8L3 = CARRY(!P8_q[0]);


--P5_sload_path[1] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|lpm_counter:nreset_v_rtl_23|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

P5_sload_path[1]_lut_out = P5_sload_path[1] $ P5L3;
P5_sload_path[1]_sload_eqn = (T1L511 & P5_sload_path[1]) # (!T1L511 & P5_sload_path[1]_lut_out);
P5_sload_path[1] = DFFE(P5_sload_path[1]_sload_eqn, clk, B1_inst7, , );


--P5_sload_path[0] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|lpm_counter:nreset_v_rtl_23|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

P5_sload_path[0]_lut_out = !P5_sload_path[0];
P5_sload_path[0]_sload_eqn = (T1L511 & P5_sload_path[0]) # (!T1L511 & P5_sload_path[0]_lut_out);
P5_sload_path[0] = DFFE(P5_sload_path[0]_sload_eqn, clk, B1_inst7, , );

--P5L3 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|lpm_counter:nreset_v_rtl_23|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P5L3 = CARRY(P5_sload_path[0]);


--P4_sload_path[1] is cpu_a:inst9|cpu:inst1|cpu_du:I3|lpm_counter:nreset_v_rtl_22|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

P4_sload_path[1]_lut_out = P4_sload_path[1] $ P4L3;
P4_sload_path[1]_sload_eqn = (S1L601 & P4_sload_path[1]) # (!S1L601 & P4_sload_path[1]_lut_out);
P4_sload_path[1] = DFFE(P4_sload_path[1]_sload_eqn, clk, B1_inst7, , );


--P4_sload_path[0] is cpu_a:inst9|cpu:inst1|cpu_du:I3|lpm_counter:nreset_v_rtl_22|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

P4_sload_path[0]_lut_out = !P4_sload_path[0];
P4_sload_path[0]_sload_eqn = (S1L601 & P4_sload_path[0]) # (!S1L601 & P4_sload_path[0]_lut_out);
P4_sload_path[0] = DFFE(P4_sload_path[0]_sload_eqn, clk, B1_inst7, , );

--P4L3 is cpu_a:inst9|cpu:inst1|cpu_du:I3|lpm_counter:nreset_v_rtl_22|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P4L3 = CARRY(P4_sload_path[0]);


--P3_sload_path[1] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|lpm_counter:nreset_v_rtl_21|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

P3_sload_path[1]_lut_out = P3_sload_path[1] $ P3L3;
P3_sload_path[1]_sload_eqn = (R1L07 & P3_sload_path[1]) # (!R1L07 & P3_sload_path[1]_lut_out);
P3_sload_path[1] = DFFE(P3_sload_path[1]_sload_eqn, clk, B1_inst7, , );


--P3_sload_path[0] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|lpm_counter:nreset_v_rtl_21|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

P3_sload_path[0]_lut_out = !P3_sload_path[0];
P3_sload_path[0]_sload_eqn = (R1L07 & P3_sload_path[0]) # (!R1L07 & P3_sload_path[0]_lut_out);
P3_sload_path[0] = DFFE(P3_sload_path[0]_sload_eqn, clk, B1_inst7, , );

--P3L3 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|lpm_counter:nreset_v_rtl_21|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

P3L3 = CARRY(P3_sload_path[0]);


--E1L45Q is cpu_a:inst9|tx_uart:inst2|tx_uart~reg0
--operation mode is normal

E1L45Q_lut_out = !E1L5 & E1_tx_s & (P7_sload_path[2] # !E1L8);
E1L45Q = DFFE(E1L45Q_lut_out, clk, B1_inst7, , E1_reduce_nor_7);


--B1_inst33 is cpu_a:inst9|inst33
--operation mode is normal

B1_inst33_lut_out = !K1L81 & !K1L91 & K1L02 & E1L6;
B1_inst33 = DFFE(B1_inst33_lut_out, clk, , , );


--K1_cpu_daddr_c[2] is cpu_a:inst9|waitstategen:inst12|cpu_daddr_c[2]
--operation mode is normal

K1_cpu_daddr_c[2]_lut_out = K1L01 # K1L11 & (T1L93 # T1L04);
K1_cpu_daddr_c[2] = DFFE(K1_cpu_daddr_c[2]_lut_out, clk, B1_inst7, , !K1_dwait_c);


--B1_inst7 is cpu_a:inst9|inst7
--operation mode is normal

B1_inst7_lut_out = user_pb1;
B1_inst7 = DFFE(B1_inst7_lut_out, clk, , , );


--K1L65 is cpu_a:inst9|waitstategen:inst12|reduce_or_85~14
--operation mode is normal

K1L65 = K1_nwait_c[3] # K1_nwait_c[2] # K1_nwait_c[1] # K1_nwait_c[0];


--K1L35 is cpu_a:inst9|waitstategen:inst12|reduce_or_23~16
--operation mode is normal

K1L35 = !K1_nwait_c[7] & !K1_nwait_c[6] & !K1_nwait_c[5] & !K1_nwait_c[4];


--K1L01 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[2]~15
--operation mode is normal

K1L01 = B1_inst7 & K1_cpu_daddr_c[2] & (K1L65 # !K1L35);


--K1L75 is cpu_a:inst9|waitstategen:inst12|reduce_or_85~21
--operation mode is normal

K1L75 = K1_nwait_c[1] # K1_nwait_c[0];


--K1L85 is cpu_a:inst9|waitstategen:inst12|reduce_or_85~22
--operation mode is normal

K1L85 = K1_nwait_c[3] # K1_nwait_c[2];


--K1L11 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[2]~347
--operation mode is normal

K1L11 = K1L35 & B1_inst7 & !K1L75 & !K1L85;


--T1L701 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|i~18
--operation mode is normal

T1L701 = B1_inst7 & P5_sload_path[1];

--T1L411 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|i~818
--operation mode is normal

T1L411 = B1_inst7 & P5_sload_path[1];


--R1_data_is_c[2] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|data_is_c[2]
--operation mode is normal

R1_data_is_c[2]_lut_out = R1L75 & (R1L36 & R1_data_is_c[2] # !R1L36 & Y2_q[6]) # !R1L75 & Y2_q[6];
R1_data_is_c[2] = DFFE(R1_data_is_c[2]_lut_out, clk, B1_inst7, , );


--Y2_q[6] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]
Y2_q[6]_data_in = T1L85;
Y2_q[6]_write_enable = M1L1;
Y2_q[6]_clock_0 = clk;
Y2_q[6]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[6]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[6] = MEMORY_SEGMENT(Y2_q[6]_data_in, Y2_q[6]_write_enable, Y2_q[6]_clock_0, , , , , , , Y2_q[6]_write_address, Y2_q[6]_read_address);


--R1_TC_c[0] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_c[0]
--operation mode is normal

R1_TC_c[0]_lut_out = R1L311 # R1L011 & (R1L701 # !R1L321);
R1_TC_c[0] = DFFE(R1_TC_c[0]_lut_out, clk, B1_inst7, , );


--R1_TC_c[2] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_c[2]
--operation mode is normal

R1_TC_c[2]_lut_out = R1L611;
R1_TC_c[2] = DFFE(R1_TC_c[2]_lut_out, clk, B1_inst7, , );


--R1_skip_c is cpu_a:inst9|cpu:inst1|cpu_cu:I2|skip_c
--operation mode is normal

R1_skip_c_lut_out = R1L101 & R1_skip_c # !R1L101 & S1L231 & !R1_int_start_c;
R1_skip_c = DFFE(R1_skip_c_lut_out, clk, B1_inst7, , );


--R1L21Q is cpu_a:inst9|cpu:inst1|cpu_cu:I2|E_c~10
--operation mode is normal

R1L21Q_lut_out = R1L75 & F1_a2vi_s & (!K1_dwait_c # !R1L16);
R1L21Q = DFFE(R1L21Q_lut_out, clk, B1_inst7, , );


--R1L16 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~441
--operation mode is normal

R1L16 = R1_TC_c[0] & !R1_TC_c[2] & !R1_skip_c & !R1L21Q;

--R1L66 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~512
--operation mode is normal

R1L66 = R1_TC_c[0] & !R1_TC_c[2] & !R1_skip_c & !R1L21Q;


--K1_dwait_c is cpu_a:inst9|waitstategen:inst12|dwait_c
--operation mode is normal

K1_dwait_c_lut_out = K1L32 # K1L13 & K1L23 & !T1L14;
K1_dwait_c = DFFE(K1_dwait_c_lut_out, clk, B1_inst7, , );


--R1L31 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|E_x.dwait_e~0
--operation mode is normal

R1L31 = R1L16 & K1_dwait_c & B1_inst7 & P3_sload_path[1];


--T1L93 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[2]~27
--operation mode is normal

T1L93 = T1L701 & (R1L31 & R1_data_is_c[2] # !R1L31 & Y2_q[6]);


--T1_ireg_c[2] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_c[2]
--operation mode is normal

T1_ireg_c[2]_lut_out = T1_ireg_i[2] & (T1L3 # R1L65) # !T1_ireg_i[2] & T1L3 & !R1L65;
T1_ireg_c[2] = DFFE(T1_ireg_c[2]_lut_out, clk, B1_inst7, , );


--R1_data_is_c[0] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|data_is_c[0]
--operation mode is normal

R1_data_is_c[0]_lut_out = R1L75 & (R1L36 & R1_data_is_c[0] # !R1L36 & Y2_q[4]) # !R1L75 & Y2_q[4];
R1_data_is_c[0] = DFFE(R1_data_is_c[0]_lut_out, clk, B1_inst7, , );


--Y2_q[4] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]
Y2_q[4]_data_in = T1L65;
Y2_q[4]_write_enable = M1L1;
Y2_q[4]_clock_0 = clk;
Y2_q[4]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[4]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[4] = MEMORY_SEGMENT(Y2_q[4]_data_in, Y2_q[4]_write_enable, Y2_q[4]_clock_0, , , , , , , Y2_q[4]_write_address, Y2_q[4]_read_address);


--R1L75 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~2
--operation mode is normal

R1L75 = B1_inst7 & P3_sload_path[1];


--R1L63 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[4]~37
--operation mode is normal

R1L63 = R1L75 & (R1L36 & R1_data_is_c[0] # !R1L36 & Y2_q[4]) # !R1L75 & Y2_q[4];


--R1_data_is_c[1] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|data_is_c[1]
--operation mode is normal

R1_data_is_c[1]_lut_out = R1L75 & (R1L36 & R1_data_is_c[1] # !R1L36 & Y2_q[5]) # !R1L75 & Y2_q[5];
R1_data_is_c[1] = DFFE(R1_data_is_c[1]_lut_out, clk, B1_inst7, , );


--Y2_q[5] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]
Y2_q[5]_data_in = T1L75;
Y2_q[5]_write_enable = M1L1;
Y2_q[5]_clock_0 = clk;
Y2_q[5]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[5]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[5] = MEMORY_SEGMENT(Y2_q[5]_data_in, Y2_q[5]_write_enable, Y2_q[5]_clock_0, , , , , , , Y2_q[5]_write_address, Y2_q[5]_read_address);


--R1L93 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[5]~34
--operation mode is normal

R1L93 = R1L75 & (R1L36 & R1_data_is_c[1] # !R1L36 & Y2_q[5]) # !R1L75 & Y2_q[5];


--R1L24 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[6]~28
--operation mode is normal

R1L24 = R1L75 & (R1L36 & R1_data_is_c[2] # !R1L36 & Y2_q[6]) # !R1L75 & Y2_q[6];

--R1L34 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[6]~991
--operation mode is normal

R1L34 = R1L75 & (R1L36 & R1_data_is_c[2] # !R1L36 & Y2_q[6]) # !R1L75 & Y2_q[6];


--T1_reduce_nor_103 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|reduce_nor_103
--operation mode is normal

T1_reduce_nor_103 = R1L63 # R1L93 # R1L24;


--T1L04 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[2]~28
--operation mode is normal

T1L04 = T1L701 & T1L211 & T1_ireg_c[2] & !T1_reduce_nor_103;


--K1L9 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[2]~10
--operation mode is normal

K1L9 = K1L01 # K1L11 & (T1L93 # T1L04);


--T1L111 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|i~800
--operation mode is normal

T1L111 = !R1L24 & (R1L63 $ R1L93);


--F1_a2vi_s is cpu_a:inst9|h2v:inst4|a2vi_s
--operation mode is normal

F1_a2vi_s_lut_out = F1_a2vi_s & F1L42 # !F1_a2vi_s & (!T1L711 # !T1L611);
F1_a2vi_s = DFFE(F1_a2vi_s_lut_out, clk, B1_inst7, , );


--R1L101 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|skip_x~107
--operation mode is normal

R1L101 = R1L21Q & P3_sload_path[1];


--R1_int_start_c is cpu_a:inst9|cpu:inst1|cpu_cu:I2|int_start_c
--operation mode is normal

R1_int_start_c_lut_out = P3_sload_path[1] & (R1L51 # R1L31 & R1_int_start_c);
R1_int_start_c = DFFE(R1_int_start_c_lut_out, clk, B1_inst7, , );


--R1L201 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|skip_x~112
--operation mode is normal

R1L201 = !R1_int_start_c & (!P3_sload_path[1] # !R1L21Q);


--R1_TD_c[3] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TD_c[3]
--operation mode is normal

R1_TD_c[3]_lut_out = (!R1L04 & !R1L14 & (R1L44 # R1L54)) & CASCADE(R1L421);
R1_TD_c[3] = DFFE(R1_TD_c[3]_lut_out, clk, B1_inst7, , );


--R1_TC_c[1] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_c[1]
--operation mode is normal

R1_TC_c[1]_lut_out = B1_inst7 & (R1L53 # R1L62 & R1L321);
R1_TC_c[1] = DFFE(R1_TC_c[1]_lut_out, clk, B1_inst7, , );


--A1L531 is rtl~10117
--operation mode is normal

A1L531 = R1_TD_c[3] & !R1_TC_c[1] & !R1_TC_c[0] & !R1_TC_c[2];

--A1L661 is rtl~10911
--operation mode is normal

A1L661 = R1_TD_c[3] & !R1_TC_c[1] & !R1_TC_c[0] & !R1_TC_c[2];


--S1_acc_c[0][8] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][8]
--operation mode is normal

S1_acc_c[0][8]_lut_out = S1L21 # S1L31 & (A1L53 # A1L121);
S1_acc_c[0][8] = DFFE(S1_acc_c[0][8]_lut_out, clk, B1_inst7, , );


--R1_TD_c[0] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TD_c[0]
--operation mode is normal

R1_TD_c[0]_lut_out = R1L62 & !R1L321 # !R1L62 & R1L37 & !R1L53 & R1L321;
R1_TD_c[0] = DFFE(R1_TD_c[0]_lut_out, clk, B1_inst7, , );


--A1L631 is rtl~10129
--operation mode is normal

A1L631 = S1_acc_c[0][8] & R1_TD_c[0];


--R1_TD_c[1] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TD_c[1]
--operation mode is normal

R1_TD_c[1]_lut_out = R1L92 # A1L821 & R1L27 & !R1L23;
R1_TD_c[1] = DFFE(R1_TD_c[1]_lut_out, clk, B1_inst7, , );


--R1_TD_c[2] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TD_c[2]
--operation mode is normal

R1_TD_c[2]_lut_out = R1L23 # A1L821 & R1L17 & !R1L92;
R1_TD_c[2] = DFFE(R1_TD_c[2]_lut_out, clk, B1_inst7, , );


--A1L26 is rtl~1553
--operation mode is normal

A1L26 = A1L531 & A1L631 & !R1_TD_c[1] & !R1_TD_c[2];


--A1L831 is rtl~10171
--operation mode is normal

A1L831 = A1L531 & !R1_TD_c[1] & !R1_TD_c[2] & !R1_TD_c[0];


--S1_acc_c[0][2] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][2]
--operation mode is normal

S1_acc_c[0][2]_lut_out = S1L3 # S1L6 & (A1L541 # A1L441);
S1_acc_c[0][2] = DFFE(S1_acc_c[0][2]_lut_out, clk, B1_inst7, , );


--S1_acc_c[0][4] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][4]
--operation mode is normal

S1_acc_c[0][4]_lut_out = S1L8 # S1L6 & (A1L341 # A1L241);
S1_acc_c[0][4] = DFFE(S1_acc_c[0][4]_lut_out, clk, B1_inst7, , );


--S1L031 is cpu_a:inst9|cpu:inst1|cpu_du:I3|reduce_nor_91~35
--operation mode is normal

S1L031 = S1_acc_c[0][2] # S1_acc_c[0][4];


--S1_acc_c[0][1] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][1]
--operation mode is normal

S1_acc_c[0][1]_lut_out = S1L2 # S1L6 & (A1L751 # A1L651);
S1_acc_c[0][1] = DFFE(S1_acc_c[0][1]_lut_out, clk, B1_inst7, , );


--S1_acc_c[0][5] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][5]
--operation mode is normal

S1_acc_c[0][5]_lut_out = S1L9 # S1L6 & (A1L551 # A1L451);
S1_acc_c[0][5] = DFFE(S1_acc_c[0][5]_lut_out, clk, B1_inst7, , );


--S1_acc_c[0][6] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][6]
--operation mode is normal

S1_acc_c[0][6]_lut_out = S1L01 # S1L6 & (A1L351 # A1L251);
S1_acc_c[0][6] = DFFE(S1_acc_c[0][6]_lut_out, clk, B1_inst7, , );


--S1_acc_c[0][7] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][7]
--operation mode is normal

S1_acc_c[0][7]_lut_out = S1L11 # S1L6 & (A1L151 # A1L051);
S1_acc_c[0][7] = DFFE(S1_acc_c[0][7]_lut_out, clk, B1_inst7, , );


--S1L921 is cpu_a:inst9|cpu:inst1|cpu_du:I3|reduce_nor_91~28
--operation mode is normal

S1L921 = S1_acc_c[0][1] # S1_acc_c[0][5] # S1_acc_c[0][6] # S1_acc_c[0][7];


--S1_acc_c[0][0] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][0]
--operation mode is normal

S1_acc_c[0][0]_lut_out = S1L1 # S1L6 & (A1L67 # A1L941);
S1_acc_c[0][0] = DFFE(S1_acc_c[0][0]_lut_out, clk, B1_inst7, , );


--S1_acc_c[0][3] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_c[0][3]
--operation mode is normal

S1_acc_c[0][3]_lut_out = S1L4 # S1L6 & (A1L741 # A1L641);
S1_acc_c[0][3] = DFFE(S1_acc_c[0][3]_lut_out, clk, B1_inst7, , );


--S1_reduce_nor_91 is cpu_a:inst9|cpu:inst1|cpu_du:I3|reduce_nor_91
--operation mode is normal

S1_reduce_nor_91 = S1L031 # S1L921 # S1_acc_c[0][0] # S1_acc_c[0][3];


--A1L041 is rtl~10195
--operation mode is normal

A1L041 = A1L26 # S1_reduce_nor_91 & A1L261 # !S1_reduce_nor_91 & A1L831;


--S1_skip_i is cpu_a:inst9|cpu:inst1|cpu_du:I3|skip_i
--operation mode is normal

S1_skip_i_lut_out = S1L801 & (A1L041 # A1L931);
S1_skip_i = DFFE(S1_skip_i_lut_out, clk, B1_inst7, , R1_int_start_c);


--A1L05 is rtl~940
--operation mode is normal

A1L05 = S1_skip_i & R1_TC_c[2] & !R1_TC_c[1] & !R1_TC_c[0];


--A1L731 is rtl~10162
--operation mode is normal

A1L731 = R1_TD_c[2] & !S1_acc_c[0][8] & !R1_TD_c[0];


--A1L931 is rtl~10188
--operation mode is normal

A1L931 = A1L05 # A1L531 & A1L731 & !R1_TD_c[1];


--R1L001 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|skip_x~62
--operation mode is normal

R1L001 = S1L801 & R1L201 & (A1L041 # A1L931);


--R1L47 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|ndre_x~40
--operation mode is normal

R1L47 = R1L88 & !R1L001 & (!R1_skip_c # !R1L101);


--R1_idata_c[3] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_c[3]
--operation mode is normal

R1_idata_c[3]_lut_out = R1L75 & (R1L36 & R1_idata_c[3] # !R1L36 & Y2_q[3]) # !R1L75 & Y2_q[3];
R1_idata_c[3] = DFFE(R1_idata_c[3]_lut_out, clk, B1_inst7, , );


--Y2_q[3] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]
Y2_q[3]_data_in = T1L55;
Y2_q[3]_write_enable = M1L1;
Y2_q[3]_clock_0 = clk;
Y2_q[3]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[3]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[3] = MEMORY_SEGMENT(Y2_q[3]_data_in, Y2_q[3]_write_enable, Y2_q[3]_clock_0, , , , , , , Y2_q[3]_write_address, Y2_q[3]_read_address);


--R1L53 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[3]~16
--operation mode is normal

R1L53 = R1L75 & (R1L36 & R1_idata_c[3] # !R1L36 & Y2_q[3]) # !R1L75 & Y2_q[3];


--R1_idata_c[0] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_c[0]
--operation mode is normal

R1_idata_c[0]_lut_out = R1L75 & (R1L36 & R1_idata_c[0] # !R1L36 & Y2_q[0]) # !R1L75 & Y2_q[0];
R1_idata_c[0] = DFFE(R1_idata_c[0]_lut_out, clk, B1_inst7, , );


--Y2_q[0] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]
Y2_q[0]_data_in = T1L25;
Y2_q[0]_write_enable = M1L1;
Y2_q[0]_clock_0 = clk;
Y2_q[0]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[0]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[0] = MEMORY_SEGMENT(Y2_q[0]_data_in, Y2_q[0]_write_enable, Y2_q[0]_clock_0, , , , , , , Y2_q[0]_write_address, Y2_q[0]_read_address);


--R1L62 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[0]~19
--operation mode is normal

R1L62 = R1L75 & (R1L36 & R1_idata_c[0] # !R1L36 & Y2_q[0]) # !R1L75 & Y2_q[0];


--R1_idata_c[2] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_c[2]
--operation mode is normal

R1_idata_c[2]_lut_out = R1L75 & (R1L36 & R1_idata_c[2] # !R1L36 & Y2_q[2]) # !R1L75 & Y2_q[2];
R1_idata_c[2] = DFFE(R1_idata_c[2]_lut_out, clk, B1_inst7, , );


--R1L03 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[2]~23
--operation mode is normal

R1L03 = R1L75 & R1L16 & R1_idata_c[2] & K1_dwait_c;


--Y2_q[2] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]
Y2_q[2]_data_in = T1L45;
Y2_q[2]_write_enable = M1L1;
Y2_q[2]_clock_0 = clk;
Y2_q[2]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[2]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[2] = MEMORY_SEGMENT(Y2_q[2]_data_in, Y2_q[2]_write_enable, Y2_q[2]_clock_0, , , , , , , Y2_q[2]_write_address, Y2_q[2]_read_address);


--R1L13 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[2]~24
--operation mode is normal

R1L13 = Y2_q[2] & (!K1_dwait_c # !R1L16 # !R1L75);


--R1_idata_c[1] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_c[1]
--operation mode is normal

R1_idata_c[1]_lut_out = R1L75 & (R1L36 & R1_idata_c[1] # !R1L36 & Y2_q[1]) # !R1L75 & Y2_q[1];
R1_idata_c[1] = DFFE(R1_idata_c[1]_lut_out, clk, B1_inst7, , );


--R1L72 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[1]~20
--operation mode is normal

R1L72 = R1L75 & R1L16 & R1_idata_c[1] & K1_dwait_c;


--Y2_q[1] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]
Y2_q[1]_data_in = T1L35;
Y2_q[1]_write_enable = M1L1;
Y2_q[1]_clock_0 = clk;
Y2_q[1]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[1]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[1] = MEMORY_SEGMENT(Y2_q[1]_data_in, Y2_q[1]_write_enable, Y2_q[1]_clock_0, , , , , , , Y2_q[1]_write_address, Y2_q[1]_read_address);


--R1L82 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[1]~21
--operation mode is normal

R1L82 = Y2_q[1] & (!K1_dwait_c # !R1L16 # !R1L75);


--R1L321 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TD_x[3]~35
--operation mode is normal

R1L321 = !R1L03 & !R1L13 & !R1L72 & !R1L82;


--R1L211 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[1]~22
--operation mode is normal

R1L211 = B1_inst7 & (R1L53 # R1L62 & R1L321);


--R1L1 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|C_raw~56
--operation mode is normal

R1L1 = R1_TC_c[1] & R1_TC_c[0] & !R1_TC_c[2] & !R1_skip_c;


--R1L57 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|ndre_x~41
--operation mode is normal

R1L57 = R1L2 & R1L47 & !R1L211 & !R1L1;


--T1L611 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ndre_x~1
--operation mode is normal

T1L611 = T1L211 & T1L111 # !R1L57 # !T1L701;


--K1L81 is cpu_a:inst9|waitstategen:inst12|i~101
--operation mode is normal

K1L81 = K1_cpu_daddr_c[2] & (K1L9 # T1L611) # !K1_cpu_daddr_c[2] & K1L9 & !T1L611;


--K1_cpu_daddr_c[3] is cpu_a:inst9|waitstategen:inst12|cpu_daddr_c[3]
--operation mode is normal

K1_cpu_daddr_c[3]_lut_out = K1L31 # K1L11 & (T1L24 # T1L34);
K1_cpu_daddr_c[3] = DFFE(K1_cpu_daddr_c[3]_lut_out, clk, B1_inst7, , !K1_dwait_c);


--K1L31 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[3]~17
--operation mode is normal

K1L31 = K1_cpu_daddr_c[3] & B1_inst7 & (K1L65 # !K1L35);


--R1_data_is_c[3] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|data_is_c[3]
--operation mode is normal

R1_data_is_c[3]_lut_out = R1L75 & (R1L36 & R1_data_is_c[3] # !R1L36 & Y2_q[7]) # !R1L75 & Y2_q[7];
R1_data_is_c[3] = DFFE(R1_data_is_c[3]_lut_out, clk, B1_inst7, , );


--Y2_q[7] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]
Y2_q[7]_data_in = T1L95;
Y2_q[7]_write_enable = M1L1;
Y2_q[7]_clock_0 = clk;
Y2_q[7]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[7]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[7] = MEMORY_SEGMENT(Y2_q[7]_data_in, Y2_q[7]_write_enable, Y2_q[7]_clock_0, , , , , , , Y2_q[7]_write_address, Y2_q[7]_read_address);


--T1L24 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[3]~30
--operation mode is normal

T1L24 = T1L701 & (R1L31 & R1_data_is_c[3] # !R1L31 & Y2_q[7]);


--T1_ireg_c[3] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_c[3]
--operation mode is normal

T1_ireg_c[3]_lut_out = T1_ireg_i[3] & (T1L5 # R1L65) # !T1_ireg_i[3] & T1L5 & !R1L65;
T1_ireg_c[3] = DFFE(T1_ireg_c[3]_lut_out, clk, B1_inst7, , );


--T1L34 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[3]~31
--operation mode is normal

T1L34 = T1L701 & T1L211 & T1_ireg_c[3] & !T1_reduce_nor_103;


--K1L21 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[3]~11
--operation mode is normal

K1L21 = K1L31 # K1L11 & (T1L24 # T1L34);


--K1L91 is cpu_a:inst9|waitstategen:inst12|i~107
--operation mode is normal

K1L91 = K1_cpu_daddr_c[3] & (K1L21 # T1L611) # !K1_cpu_daddr_c[3] & K1L21 & !T1L611;


--K1_cpu_daddr_c[4] is cpu_a:inst9|waitstategen:inst12|cpu_daddr_c[4]
--operation mode is normal

K1_cpu_daddr_c[4]_lut_out = K1L51 # K1L11 & (T1L54 # T1L64);
K1_cpu_daddr_c[4] = DFFE(K1_cpu_daddr_c[4]_lut_out, clk, B1_inst7, , !K1_dwait_c);


--K1L51 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[4]~19
--operation mode is normal

K1L51 = K1_cpu_daddr_c[4] & B1_inst7 & (K1L65 # !K1L35);


--R1_data_is_c[4] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|data_is_c[4]
--operation mode is normal

R1_data_is_c[4]_lut_out = R1L75 & (R1L36 & R1_data_is_c[4] # !R1L36 & Y2_q[8]) # !R1L75 & Y2_q[8];
R1_data_is_c[4] = DFFE(R1_data_is_c[4]_lut_out, clk, B1_inst7, , );


--Y2_q[8] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[8]
Y2_q[8]_data_in = ~GND;
Y2_q[8]_write_enable = M1L1;
Y2_q[8]_clock_0 = clk;
Y2_q[8]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[8]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[8] = MEMORY_SEGMENT(Y2_q[8]_data_in, Y2_q[8]_write_enable, Y2_q[8]_clock_0, , , , , , , Y2_q[8]_write_address, Y2_q[8]_read_address);


--T1L54 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[4]~32
--operation mode is normal

T1L54 = T1L701 & (R1L31 & R1_data_is_c[4] # !R1L31 & Y2_q[8]);


--T1_ireg_c[4] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_c[4]
--operation mode is normal

T1_ireg_c[4]_lut_out = T1_ireg_i[4] & (T1L7 # R1L65) # !T1_ireg_i[4] & T1L7 & !R1L65;
T1_ireg_c[4] = DFFE(T1_ireg_c[4]_lut_out, clk, B1_inst7, , );


--T1L64 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[4]~33
--operation mode is normal

T1L64 = T1L701 & T1L211 & T1_ireg_c[4] & !T1_reduce_nor_103;


--K1L41 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[4]~12
--operation mode is normal

K1L41 = K1L51 # K1L11 & (T1L54 # T1L64);


--K1_ndwe_c is cpu_a:inst9|waitstategen:inst12|ndwe_c
--operation mode is normal

K1_ndwe_c_lut_out = T1L701 & R1L67 & (!T1L111 # !T1L211);
K1_ndwe_c = DFFE(K1_ndwe_c_lut_out, clk, B1_inst7, , !K1_dwait_c);


--M1L2 is cpu_a:inst9|ctrl8cpuapex:inst19|i~81
--operation mode is normal

M1L2 = K1_ndwe_c & B1_inst7;


--K1_cpu_daddr_c[8] is cpu_a:inst9|waitstategen:inst12|cpu_daddr_c[8]
--operation mode is normal

K1_cpu_daddr_c[8]_lut_out = B1_inst7 & (K1_reduce_or_85 & K1_cpu_daddr_c[8] # !K1_reduce_or_85 & F1L62);
K1_cpu_daddr_c[8] = DFFE(K1_cpu_daddr_c[8]_lut_out, clk, B1_inst7, , !K1_dwait_c);


--R1_idata_c[12] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_c[12]
--operation mode is normal

R1_idata_c[12]_lut_out = R1L75 & (R1L36 & R1_idata_c[12] # !R1L36 & Y2_q[12]) # !R1L75 & Y2_q[12];
R1_idata_c[12] = DFFE(R1_idata_c[12]_lut_out, clk, B1_inst7, , );


--Y2_q[12] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[12]
Y2_q[12]_data_in = ~GND;
Y2_q[12]_write_enable = M1L1;
Y2_q[12]_clock_0 = clk;
Y2_q[12]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[12]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[12] = MEMORY_SEGMENT(Y2_q[12]_data_in, Y2_q[12]_write_enable, Y2_q[12]_clock_0, , , , , , , Y2_q[12]_write_address, Y2_q[12]_read_address);


--F1L62 is cpu_a:inst9|h2v:inst4|i~381
--operation mode is normal

F1L62 = T1L701 & (R1L31 & R1_idata_c[12] # !R1L31 & Y2_q[12]);


--K1_reduce_or_85 is cpu_a:inst9|waitstategen:inst12|reduce_or_85
--operation mode is normal

K1_reduce_or_85 = K1L75 # K1_nwait_c[3] # K1_nwait_c[2] # !K1L35;


--K1L61 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[8]~32
--operation mode is normal

K1L61 = B1_inst7 & (K1_reduce_or_85 & K1_cpu_daddr_c[8] # !K1_reduce_or_85 & F1L62);


--E1L6 is cpu_a:inst9|tx_uart:inst2|i~455
--operation mode is normal

E1L6 = M1L2 & (T1L611 & K1_cpu_daddr_c[8] # !T1L611 & K1L61);


--M1L4 is cpu_a:inst9|ctrl8cpuapex:inst19|i~93
--operation mode is normal

M1L4 = T1L611 & !K1_cpu_daddr_c[4] # !T1L611 & !K1L41 # !E1L6;


--B1_inst34 is cpu_a:inst9|inst34
--operation mode is normal

B1_inst34 = B1_inst33 & !K1L81 & !K1L91 & !M1L4;


--B1_inst25 is cpu_a:inst9|inst25
--operation mode is normal

B1_inst25_lut_out = K1L22 & !K1L81 & !K1L91 & !M1L4;
B1_inst25 = DFFE(B1_inst25_lut_out, clk, , , );


--K1_cpu_daddr_c[0] is cpu_a:inst9|waitstategen:inst12|cpu_daddr_c[0]
--operation mode is normal

K1_cpu_daddr_c[0]_lut_out = K1L8 # K1L11 & (T1L43 # T1L53);
K1_cpu_daddr_c[0] = DFFE(K1_cpu_daddr_c[0]_lut_out, clk, B1_inst7, , !K1_dwait_c);


--K1L8 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[0]~23
--operation mode is normal

K1L8 = K1_cpu_daddr_c[0] & B1_inst7 & (K1L65 # !K1L35);


--T1L43 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[0]~34
--operation mode is normal

T1L43 = T1L701 & (R1L31 & R1_data_is_c[0] # !R1L31 & Y2_q[4]);


--T1_ireg_c[0] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_c[0]
--operation mode is normal

T1_ireg_c[0]_lut_out = T1_ireg_i[0] & (T1L9 # R1L65) # !T1_ireg_i[0] & T1L9 & !R1L65;
T1_ireg_c[0] = DFFE(T1_ireg_c[0]_lut_out, clk, B1_inst7, , );


--T1L53 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[0]~35
--operation mode is normal

T1L53 = T1L701 & T1L211 & T1_ireg_c[0] & !T1_reduce_nor_103;


--K1L7 is cpu_a:inst9|waitstategen:inst12|cpu_daddr_x[0]~14
--operation mode is normal

K1L7 = K1L8 # K1L11 & (T1L43 # T1L53);


--K1L22 is cpu_a:inst9|waitstategen:inst12|i~125
--operation mode is normal

K1L22 = K1_cpu_daddr_c[0] & (K1L7 # T1L611) # !K1_cpu_daddr_c[0] & K1L7 & !T1L611;


--K1L02 is cpu_a:inst9|waitstategen:inst12|i~113
--operation mode is normal

K1L02 = K1_cpu_daddr_c[4] & (K1L41 # T1L611) # !K1_cpu_daddr_c[4] & K1L41 & !T1L611;


--M1L3 is cpu_a:inst9|ctrl8cpuapex:inst19|i~89
--operation mode is normal

M1L3 = K1L81 # K1L91 # !E1L6 # !K1L02;


--B1_inst28 is cpu_a:inst9|inst28
--operation mode is normal

B1_inst28 = B1_inst25 # K1L22 & !M1L3;


--B1_inst36[7] is cpu_a:inst9|inst36[7]
--operation mode is normal

B1_inst36[7]_lut_out = S1_acc_c[0][7] & B1_inst7 & P5_sload_path[1];
B1_inst36[7] = DFFE(B1_inst36[7]_lut_out, clk, , , );


--B1_inst36[6] is cpu_a:inst9|inst36[6]
--operation mode is normal

B1_inst36[6]_lut_out = S1_acc_c[0][6] & B1_inst7 & P5_sload_path[1];
B1_inst36[6] = DFFE(B1_inst36[6]_lut_out, clk, , , );


--B1_inst36[5] is cpu_a:inst9|inst36[5]
--operation mode is normal

B1_inst36[5]_lut_out = S1_acc_c[0][5] & B1_inst7 & P5_sload_path[1];
B1_inst36[5] = DFFE(B1_inst36[5]_lut_out, clk, , , );


--B1_inst36[4] is cpu_a:inst9|inst36[4]
--operation mode is normal

B1_inst36[4]_lut_out = S1_acc_c[0][4] & B1_inst7 & P5_sload_path[1];
B1_inst36[4] = DFFE(B1_inst36[4]_lut_out, clk, , , );


--B1_inst36[3] is cpu_a:inst9|inst36[3]
--operation mode is normal

B1_inst36[3]_lut_out = S1_acc_c[0][3] & B1_inst7 & P5_sload_path[1];
B1_inst36[3] = DFFE(B1_inst36[3]_lut_out, clk, , , );


--B1_inst36[2] is cpu_a:inst9|inst36[2]
--operation mode is normal

B1_inst36[2]_lut_out = S1_acc_c[0][2] & B1_inst7 & P5_sload_path[1];
B1_inst36[2] = DFFE(B1_inst36[2]_lut_out, clk, , , );


--B1_inst36[1] is cpu_a:inst9|inst36[1]
--operation mode is normal

B1_inst36[1]_lut_out = S1_acc_c[0][1] & B1_inst7 & P5_sload_path[1];
B1_inst36[1] = DFFE(B1_inst36[1]_lut_out, clk, , , );


--B1_inst36[0] is cpu_a:inst9|inst36[0]
--operation mode is normal

B1_inst36[0]_lut_out = S1_acc_c[0][0] & B1_inst7 & P5_sload_path[1];
B1_inst36[0] = DFFE(B1_inst36[0]_lut_out, clk, , , );


--E1_tx_uart_shift[5] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[5]
--operation mode is normal

E1_tx_uart_shift[5]_lut_out = E1_tx_uart_fifo[4];
E1_tx_uart_shift[5] = DFFE(E1_tx_uart_shift[5]_lut_out, clk, B1_inst7, , E1L35);


--E1_tx_uart_shift[6] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[6]
--operation mode is normal

E1_tx_uart_shift[6]_lut_out = E1_tx_uart_fifo[5];
E1_tx_uart_shift[6] = DFFE(E1_tx_uart_shift[6]_lut_out, clk, B1_inst7, , E1L35);


--E1_tx_uart_shift[4] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[4]
--operation mode is normal

E1_tx_uart_shift[4]_lut_out = E1_tx_uart_fifo[3];
E1_tx_uart_shift[4] = DFFE(E1_tx_uart_shift[4]_lut_out, clk, B1_inst7, , E1L35);


--E1L11 is cpu_a:inst9|tx_uart:inst2|Mux_29_rtl_40~0
--operation mode is normal

E1L11 = P7_sload_path[1] & (P7_sload_path[0] # !E1_tx_uart_shift[6]) # !P7_sload_path[1] & !P7_sload_path[0] & !E1_tx_uart_shift[4];


--E1_tx_uart_shift[7] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[7]
--operation mode is normal

E1_tx_uart_shift[7]_lut_out = E1_tx_uart_fifo[6];
E1_tx_uart_shift[7] = DFFE(E1_tx_uart_shift[7]_lut_out, clk, B1_inst7, , E1L35);


--E1L21 is cpu_a:inst9|tx_uart:inst2|Mux_29_rtl_40~1
--operation mode is normal

E1L21 = E1L11 & (!E1_tx_uart_shift[7] # !P7_sload_path[0]) # !E1L11 & !E1_tx_uart_shift[5] & P7_sload_path[0];


--E1_tx_uart_shift[1] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[1]
--operation mode is normal

E1_tx_uart_shift[1]_lut_out = E1_tx_uart_fifo[0];
E1_tx_uart_shift[1] = DFFE(E1_tx_uart_shift[1]_lut_out, clk, B1_inst7, , E1L35);


--E1_tx_uart_shift[2] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[2]
--operation mode is normal

E1_tx_uart_shift[2]_lut_out = E1_tx_uart_fifo[1];
E1_tx_uart_shift[2] = DFFE(E1_tx_uart_shift[2]_lut_out, clk, B1_inst7, , E1L35);


--E1_tx_uart_shift[0] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[0]
--operation mode is normal

E1_tx_uart_shift[0]_lut_out = VCC;
E1_tx_uart_shift[0] = DFFE(E1_tx_uart_shift[0]_lut_out, clk, B1_inst7, , E1L35);


--E1L9 is cpu_a:inst9|tx_uart:inst2|Mux_29_rtl_39~0
--operation mode is normal

E1L9 = P7_sload_path[1] & (P7_sload_path[0] # !E1_tx_uart_shift[2]) # !P7_sload_path[1] & !P7_sload_path[0] & !E1_tx_uart_shift[0];


--E1_tx_uart_shift[3] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[3]
--operation mode is normal

E1_tx_uart_shift[3]_lut_out = E1_tx_uart_fifo[2];
E1_tx_uart_shift[3] = DFFE(E1_tx_uart_shift[3]_lut_out, clk, B1_inst7, , E1L35);


--E1L01 is cpu_a:inst9|tx_uart:inst2|Mux_29_rtl_39~1
--operation mode is normal

E1L01 = E1L9 & (!E1_tx_uart_shift[3] # !P7_sload_path[0]) # !E1L9 & !E1_tx_uart_shift[1] & P7_sload_path[0];


--E1L5 is cpu_a:inst9|tx_uart:inst2|i~190
--operation mode is normal

E1L5 = !P7_sload_path[3] & (P7_sload_path[2] & E1L21 # !P7_sload_path[2] & E1L01);


--E1_tx_uart_shift[8] is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[8]
--operation mode is normal

E1_tx_uart_shift[8]_lut_out = E1_tx_uart_fifo[7];
E1_tx_uart_shift[8] = DFFE(E1_tx_uart_shift[8]_lut_out, clk, B1_inst7, , E1L35);


--E1L8 is cpu_a:inst9|tx_uart:inst2|i~471
--operation mode is normal

E1L8 = P7_sload_path[3] & (P7_sload_path[0] & !P7_sload_path[1] # !P7_sload_path[0] & (P7_sload_path[1] # !E1_tx_uart_shift[8]));


--E1_tx_s is cpu_a:inst9|tx_uart:inst2|tx_s
--operation mode is normal

E1_tx_s_lut_out = !E1_tx_s;
E1_tx_s = DFFE(E1_tx_s_lut_out, clk, B1_inst7, , E1L23);


--E1L61 is cpu_a:inst9|tx_uart:inst2|reduce_nor_7~39
--operation mode is normal

E1L61 = P8_q[6] # P8_q[7];


--E1L51 is cpu_a:inst9|tx_uart:inst2|reduce_nor_7~32
--operation mode is normal

E1L51 = P8_q[0] # P8_q[1] # P8_q[2] # P8_q[3];


--E1_reduce_nor_7 is cpu_a:inst9|tx_uart:inst2|reduce_nor_7
--operation mode is normal

E1_reduce_nor_7 = !E1L61 & !E1L51 & !P8_q[4] & !P8_q[5];


--K1L45 is cpu_a:inst9|waitstategen:inst12|reduce_or_23~33
--operation mode is normal

K1L45 = !K1_nwait_c[0] # !K1_nwait_c[1] # !K1_nwait_c[2] # !K1_nwait_c[3];


--K1L32 is cpu_a:inst9|waitstategen:inst12|i~126
--operation mode is normal

K1L32 = K1_dwait_c & (K1L45 # !K1L35);


--R1L74 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[8]~43
--operation mode is normal

R1L74 = R1L75 & (R1L36 & R1_data_is_c[4] # !R1L36 & Y2_q[8]) # !R1L75 & Y2_q[8];


--K1L13 is cpu_a:inst9|waitstategen:inst12|i~1129
--operation mode is normal

K1L13 = K1L33 & (T1L64 # T1L701 & R1L74);


--R1L67 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|ndwe_x~45
--operation mode is normal

R1L67 = R1L2 & R1L211 & R1L47;


--T1L711 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ndwe_x~1
--operation mode is normal

T1L711 = T1L211 & T1L111 # !R1L67 # !T1L701;


--K1L23 is cpu_a:inst9|waitstategen:inst12|i~1149
--operation mode is normal

K1L23 = !T1L04 & !T1L711 & (!R1L24 # !T1L701);


--R1L64 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[7]~31
--operation mode is normal

R1L64 = R1L75 & (R1L36 & R1_data_is_c[3] # !R1L36 & Y2_q[7]) # !R1L75 & Y2_q[7];


--T1L14 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[3]~19
--operation mode is normal

T1L14 = T1L34 # R1L64 & B1_inst7 & P5_sload_path[1];


--K1L42 is cpu_a:inst9|waitstategen:inst12|i~128
--operation mode is normal

K1L42 = !K1L32 & (T1L14 # !K1L23 # !K1L13);


--T1L511 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|LessThan_39~5
--operation mode is normal

T1L511 = P5_sload_path[0] & P5_sload_path[1];


--T1L85 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|data_ox[6]~1
--operation mode is normal

T1L85 = S1_acc_c[0][6] & B1_inst7 & P5_sload_path[1];


--M1L1 is cpu_a:inst9|ctrl8cpuapex:inst19|i~50
--operation mode is normal

M1L1 = M1L2 & (T1L611 & !K1_cpu_daddr_c[8] # !T1L611 & !K1L61);


--T1L33 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[0]~22
--operation mode is normal

T1L33 = T1L53 # R1L63 & B1_inst7 & P5_sload_path[1];


--F1_daddr_c[0] is cpu_a:inst9|h2v:inst4|daddr_c[0]
--operation mode is normal

F1_daddr_c[0]_lut_out = F1L41 & F1_daddr_c[0] # !F1L41 & (T1L43 # T1L53);
F1_daddr_c[0] = DFFE(F1_daddr_c[0]_lut_out, clk, B1_inst7, , );


--F1_nadwe_c is cpu_a:inst9|h2v:inst4|nadwe_c
--operation mode is normal

F1_nadwe_c_lut_out = F1_a2vi_s & (K1_dwait_c & F1_nadwe_c # !K1_dwait_c & !T1L711) # !F1_a2vi_s & !T1L711;
F1_nadwe_c = DFFE(F1_nadwe_c_lut_out, clk, B1_inst7, , );


--F1L72 is cpu_a:inst9|h2v:inst4|i~382
--operation mode is normal

F1L72 = !F1_nadwe_c & !K1_dwait_c;


--F1L82 is cpu_a:inst9|h2v:inst4|i~409
--operation mode is normal

F1L82 = T1L611 & F1_daddr_c[0] & !F1L72 # !T1L611 & T1L33;


--Q1L06 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|i~2
--operation mode is normal

Q1L06 = B1_inst7 & P2_sload_path[1];

--Q1L36 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|i~71
--operation mode is normal

Q1L36 = B1_inst7 & P2_sload_path[1];


--R1L06 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~422
--operation mode is normal

R1L06 = !F1_a2vi_s & (!K1_dwait_c # !R1L16) # !R1L75;


--R1L23 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[2]~25
--operation mode is normal

R1L23 = R1L75 & (R1L36 & R1_idata_c[2] # !R1L36 & Y2_q[2]) # !R1L75 & Y2_q[2];


--R1L92 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[1]~22
--operation mode is normal

R1L92 = R1L75 & (R1L36 & R1_idata_c[1] # !R1L36 & Y2_q[1]) # !R1L75 & Y2_q[1];


--R1L311 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[1]~42
--operation mode is normal

R1L311 = R1L62 & B1_inst7 & !R1L23 & !R1L92;


--R1L33 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[3]~14
--operation mode is normal

R1L33 = R1L75 & R1L16 & R1_idata_c[3] & K1_dwait_c;


--R1L011 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[0]~550
--operation mode is normal

R1L011 = B1_inst7 & !R1L33 & (R1L31 # !Y2_q[3]);


--R1L701 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[0]~141
--operation mode is normal

R1L701 = R1L64 & R1L24 & !R1L63 & !R1L93;


--R1L801 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[0]~146
--operation mode is normal

R1L801 = R1L311 # R1L011 & (R1L701 # !R1L321);

--R1L111 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[0]~573
--operation mode is normal

R1L111 = R1L311 # R1L011 & (R1L701 # !R1L321);


--S1L231 is cpu_a:inst9|cpu:inst1|cpu_du:I3|skip_l~8
--operation mode is normal

S1L231 = S1L801 & (A1L041 # A1L931);


--R1L99 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|skip_x~61
--operation mode is normal

R1L99 = R1L101 & R1_skip_c # !R1L101 & S1L231 & !R1_int_start_c;


--R1L97 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[0]~390
--operation mode is normal

R1L97 = !R1L99 & (R1L801 # !R1L211 # !R1L611);


--R1L89 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|skip_x~41
--operation mode is normal

R1L89 = R1_skip_c & R1L21Q & P3_sload_path[1];


--R1L95 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~420
--operation mode is normal

R1L95 = R1L611 & !R1L89 & !R1L001 & !R1L211;

--R1L76 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~513
--operation mode is normal

R1L76 = R1L611 & !R1L89 & !R1L001 & !R1L211;


--R1L901 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[0]~147
--operation mode is normal

R1L901 = R1L011 & (R1L711 & !R1L63 # !R1L321);


--R1L49Q is cpu_a:inst9|cpu:inst1|cpu_cu:I2|S_c~10
--operation mode is normal

R1L49Q_lut_out = P3_sload_path[1] & (R1L49Q & !R1L56 # !R1L59);
R1L49Q = DFFE(R1L49Q_lut_out, clk, B1_inst7, , );


--R1L85 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~103
--operation mode is normal

R1L85 = R1L95 & (R1L311 # R1L901 # R1L49Q);

--R1L96 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~515
--operation mode is normal

R1L96 = R1L95 & (R1L311 # R1L901 # R1L49Q);


--R1_reduce_nor_128 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|reduce_nor_128
--operation mode is normal

R1_reduce_nor_128 = !R1L311 & !R1L901 # !R1L211 # !R1L611;


--A1L42 is rtl~0
--operation mode is normal

A1L42 = R1L51 $ (!R1L211 & R1L2 & R1L1);


--R1L77 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[0]~30
--operation mode is normal

R1L77 = R1L97 & (R1L85 # !A1L42 # !R1_reduce_nor_128);


--R1L08 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[0]~402
--operation mode is normal

R1L08 = !R1L51 & (R1L89 # R1L001) # !R1L75;


--R1L87 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[0]~33
--operation mode is normal

R1L87 = R1L06 & (R1L77 # R1L08) # !P3_sload_path[1];


--R1L48 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[1]~422
--operation mode is normal

R1L48 = R1L88 & R1L75 & !R1L89 & !R1L001;


--R1L38 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[1]~408
--operation mode is normal

R1L38 = R1L611 & (R1L801 & !R1L51 # !R1L801 & R1L211);


--R1L28 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[1]~53
--operation mode is normal

R1L28 = R1L48 & (R1L38 # R1L46 & R1_reduce_nor_128);


--Y1_q[0] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]
Y1_q[0]_data_in = A1L18;
Y1_q[0]_write_enable = Q1L16;
Y1_q[0]_clock_0 = clk;
Y1_q[0]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[0]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[0] = MEMORY_SEGMENT(Y1_q[0]_data_in, Y1_q[0]_write_enable, Y1_q[0]_clock_0, , , , , , , Y1_q[0]_write_address, Y1_q[0]_read_address);


--Q1L32 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[0]~297
--operation mode is normal

Q1L32 = R1L98 & R1L87 & R1L28 & Y1_q[0];


--R1L18 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[1]~48
--operation mode is normal

R1L18 = R1L95 & R1_reduce_nor_128 & R1L49Q & !R1L801;


--Q1L02 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[0]~292
--operation mode is normal

Q1L02 = R1L48 & Y2_q[4] & (R1L18 # R1L38);


--Q1_pc[0] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[0]
--operation mode is normal

Q1_pc[0]_lut_out = Q1L22 & B1_inst7 & P2_sload_path[1];
Q1_pc[0] = DFFE(Q1_pc[0]_lut_out, clk, B1_inst7, , );


--Q1L12 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[0]~293
--operation mode is normal

Q1L12 = !R1L28 & (R1L87 & Q1L1 # !R1L87 & Q1_pc[0]);


--Q1L22 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[0]~296
--operation mode is normal

Q1L22 = Q1L32 # !R1L98 & (Q1L02 # Q1L12);


--F1L52 is cpu_a:inst9|h2v:inst4|i~379
--operation mode is normal

F1L52 = T1L611 & !F1_nadwe_c & !K1_dwait_c;


--F1L51 is cpu_a:inst9|h2v:inst4|i~63
--operation mode is normal

F1L51 = F1L82 # Q1L06 & Q1L22 & F1L52;


--T1L901 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|i~760
--operation mode is normal

T1L901 = T1L211 & !R1L63 & !R1L93 & !R1L24;


--T1_ireg_c[1] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_c[1]
--operation mode is normal

T1_ireg_c[1]_lut_out = T1_ireg_i[1] & (T1L51 # R1L65) # !T1_ireg_i[1] & T1L51 & !R1L65;
T1_ireg_c[1] = DFFE(T1_ireg_c[1]_lut_out, clk, B1_inst7, , );


--T1L73 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[1]~69
--operation mode is normal

T1L73 = T1L701 & (R1L93 # T1L901 & T1_ireg_c[1]);


--F1_daddr_c[1] is cpu_a:inst9|h2v:inst4|daddr_c[1]
--operation mode is normal

F1_daddr_c[1]_lut_out = F1L41 & F1_daddr_c[1] # !F1L41 & T1L701 & T1L63;
F1_daddr_c[1] = DFFE(F1_daddr_c[1]_lut_out, clk, B1_inst7, , );


--F1L92 is cpu_a:inst9|h2v:inst4|i~416
--operation mode is normal

F1L92 = T1L611 & F1_daddr_c[1] & !F1L72 # !T1L611 & T1L73;


--Y1_q[1] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]
Y1_q[1]_data_in = A1L38;
Y1_q[1]_write_enable = Q1L16;
Y1_q[1]_clock_0 = clk;
Y1_q[1]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[1]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[1] = MEMORY_SEGMENT(Y1_q[1]_data_in, Y1_q[1]_write_enable, Y1_q[1]_clock_0, , , , , , , Y1_q[1]_write_address, Y1_q[1]_read_address);


--Q1L72 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[1]~326
--operation mode is normal

Q1L72 = R1L98 & R1L87 & R1L28 & Y1_q[1];


--Q1L42 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[1]~321
--operation mode is normal

Q1L42 = R1L48 & Y2_q[5] & (R1L18 # R1L38);


--Q1_pc[1] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[1]
--operation mode is normal

Q1_pc[1]_lut_out = Q1L62 & B1_inst7 & P2_sload_path[1];
Q1_pc[1] = DFFE(Q1_pc[1]_lut_out, clk, B1_inst7, , );


--Q1L52 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[1]~322
--operation mode is normal

Q1L52 = !R1L28 & (R1L87 & Q1L3 # !R1L87 & Q1_pc[1]);


--Q1L62 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[1]~325
--operation mode is normal

Q1L62 = Q1L72 # !R1L98 & (Q1L42 # Q1L52);


--F1L61 is cpu_a:inst9|h2v:inst4|i~69
--operation mode is normal

F1L61 = F1L92 # Q1L06 & Q1L62 & F1L52;


--T1L83 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[2]~18
--operation mode is normal

T1L83 = T1L701 & (R1L24 # T1L901 & T1_ireg_c[2]);


--F1_daddr_c[2] is cpu_a:inst9|h2v:inst4|daddr_c[2]
--operation mode is normal

F1_daddr_c[2]_lut_out = F1L41 & F1_daddr_c[2] # !F1L41 & (T1L93 # T1L04);
F1_daddr_c[2] = DFFE(F1_daddr_c[2]_lut_out, clk, B1_inst7, , );


--F1L03 is cpu_a:inst9|h2v:inst4|i~423
--operation mode is normal

F1L03 = T1L611 & F1_daddr_c[2] & !F1L72 # !T1L611 & T1L83;


--Y1_q[2] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]
Y1_q[2]_data_in = A1L58;
Y1_q[2]_write_enable = Q1L16;
Y1_q[2]_clock_0 = clk;
Y1_q[2]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[2]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[2] = MEMORY_SEGMENT(Y1_q[2]_data_in, Y1_q[2]_write_enable, Y1_q[2]_clock_0, , , , , , , Y1_q[2]_write_address, Y1_q[2]_read_address);


--Q1L13 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[2]~355
--operation mode is normal

Q1L13 = R1L98 & R1L87 & R1L28 & Y1_q[2];


--Q1L82 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[2]~350
--operation mode is normal

Q1L82 = R1L48 & Y2_q[6] & (R1L18 # R1L38);


--Q1_pc[2] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[2]
--operation mode is normal

Q1_pc[2]_lut_out = Q1L03 & B1_inst7 & P2_sload_path[1];
Q1_pc[2] = DFFE(Q1_pc[2]_lut_out, clk, B1_inst7, , );


--Q1L92 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[2]~351
--operation mode is normal

Q1L92 = !R1L28 & (R1L87 & Q1L5 # !R1L87 & Q1_pc[2]);


--Q1L03 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[2]~354
--operation mode is normal

Q1L03 = Q1L13 # !R1L98 & (Q1L82 # Q1L92);


--F1L71 is cpu_a:inst9|h2v:inst4|i~75
--operation mode is normal

F1L71 = F1L03 # Q1L06 & Q1L03 & F1L52;


--F1_daddr_c[3] is cpu_a:inst9|h2v:inst4|daddr_c[3]
--operation mode is normal

F1_daddr_c[3]_lut_out = F1L41 & F1_daddr_c[3] # !F1L41 & (T1L24 # T1L34);
F1_daddr_c[3] = DFFE(F1_daddr_c[3]_lut_out, clk, B1_inst7, , );


--F1L13 is cpu_a:inst9|h2v:inst4|i~430
--operation mode is normal

F1L13 = T1L611 & F1_daddr_c[3] & !F1L72 # !T1L611 & T1L14;


--Y1_q[3] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]
Y1_q[3]_data_in = A1L78;
Y1_q[3]_write_enable = Q1L16;
Y1_q[3]_clock_0 = clk;
Y1_q[3]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[3]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[3] = MEMORY_SEGMENT(Y1_q[3]_data_in, Y1_q[3]_write_enable, Y1_q[3]_clock_0, , , , , , , Y1_q[3]_write_address, Y1_q[3]_read_address);


--Q1L23 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[3]~380
--operation mode is normal

Q1L23 = Y1_q[3] # !R1L28 # !R1L87;


--Q1L33 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[3]~386
--operation mode is normal

Q1L33 = R1L48 & Y2_q[7] & (R1L18 # R1L38);


--Q1_pc[3] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[3]
--operation mode is normal

Q1_pc[3]_lut_out = Q1L53 & B1_inst7 & P2_sload_path[1];
Q1_pc[3] = DFFE(Q1_pc[3]_lut_out, clk, B1_inst7, , );


--Q1L43 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[3]~387
--operation mode is normal

Q1L43 = !R1L28 & (R1L87 & Q1L7 # !R1L87 & Q1_pc[3]);


--Q1L53 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[3]~390
--operation mode is normal

Q1L53 = R1L98 & Q1L23 # !R1L98 & (Q1L33 # Q1L43);


--F1L81 is cpu_a:inst9|h2v:inst4|i~81
--operation mode is normal

F1L81 = F1L13 # Q1L06 & Q1L53 & F1L52;


--T1L44 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[4]~20
--operation mode is normal

T1L44 = T1L701 & (R1L74 # T1L901 & T1_ireg_c[4]);


--F1_daddr_c[4] is cpu_a:inst9|h2v:inst4|daddr_c[4]
--operation mode is normal

F1_daddr_c[4]_lut_out = F1L41 & F1_daddr_c[4] # !F1L41 & (T1L54 # T1L64);
F1_daddr_c[4] = DFFE(F1_daddr_c[4]_lut_out, clk, B1_inst7, , );


--F1L23 is cpu_a:inst9|h2v:inst4|i~437
--operation mode is normal

F1L23 = T1L611 & F1_daddr_c[4] & !F1L72 # !T1L611 & T1L44;


--Y1_q[4] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]
Y1_q[4]_data_in = A1L98;
Y1_q[4]_write_enable = Q1L16;
Y1_q[4]_clock_0 = clk;
Y1_q[4]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[4]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[4] = MEMORY_SEGMENT(Y1_q[4]_data_in, Y1_q[4]_write_enable, Y1_q[4]_clock_0, , , , , , , Y1_q[4]_write_address, Y1_q[4]_read_address);


--Q1L63 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[4]~452
--operation mode is normal

Q1L63 = Y1_q[4] # !R1L28 # !R1L87;


--Q1L73 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[4]~458
--operation mode is normal

Q1L73 = R1L48 & Y2_q[8] & (R1L18 # R1L38);


--Q1_pc[4] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[4]
--operation mode is normal

Q1_pc[4]_lut_out = Q1L93 & B1_inst7 & P2_sload_path[1];
Q1_pc[4] = DFFE(Q1_pc[4]_lut_out, clk, B1_inst7, , );


--Q1L83 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[4]~459
--operation mode is normal

Q1L83 = !R1L28 & (R1L87 & Q1L9 # !R1L87 & Q1_pc[4]);


--Q1L93 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[4]~462
--operation mode is normal

Q1L93 = R1L98 & Q1L63 # !R1L98 & (Q1L73 # Q1L83);


--F1L91 is cpu_a:inst9|h2v:inst4|i~87
--operation mode is normal

F1L91 = F1L23 # Q1L06 & Q1L93 & F1L52;


--R1_data_is_c[5] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|data_is_c[5]
--operation mode is normal

R1_data_is_c[5]_lut_out = R1L75 & (R1L36 & R1_data_is_c[5] # !R1L36 & Y2_q[9]) # !R1L75 & Y2_q[9];
R1_data_is_c[5] = DFFE(R1_data_is_c[5]_lut_out, clk, B1_inst7, , );


--Y2_q[9] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[9]
Y2_q[9]_data_in = ~GND;
Y2_q[9]_write_enable = M1L1;
Y2_q[9]_clock_0 = clk;
Y2_q[9]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[9]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[9] = MEMORY_SEGMENT(Y2_q[9]_data_in, Y2_q[9]_write_enable, Y2_q[9]_clock_0, , , , , , , Y2_q[9]_write_address, Y2_q[9]_read_address);


--R1L84 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[9]~55
--operation mode is normal

R1L84 = R1L75 & (R1L36 & R1_data_is_c[5] # !R1L36 & Y2_q[9]) # !R1L75 & Y2_q[9];


--T1_ireg_c[5] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_c[5]
--operation mode is normal

T1_ireg_c[5]_lut_out = T1_ireg_i[5] & (T1L31 # R1L65) # !T1_ireg_i[5] & T1L31 & !R1L65;
T1_ireg_c[5] = DFFE(T1_ireg_c[5]_lut_out, clk, B1_inst7, , );


--T1L84 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[5]~76
--operation mode is normal

T1L84 = T1L701 & (R1L84 # T1L901 & T1_ireg_c[5]);


--F1_daddr_c[5] is cpu_a:inst9|h2v:inst4|daddr_c[5]
--operation mode is normal

F1_daddr_c[5]_lut_out = F1L41 & F1_daddr_c[5] # !F1L41 & T1L701 & T1L74;
F1_daddr_c[5] = DFFE(F1_daddr_c[5]_lut_out, clk, B1_inst7, , );


--F1L33 is cpu_a:inst9|h2v:inst4|i~444
--operation mode is normal

F1L33 = T1L611 & F1_daddr_c[5] & !F1L72 # !T1L611 & T1L84;


--Y1_q[5] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]
Y1_q[5]_data_in = A1L19;
Y1_q[5]_write_enable = Q1L16;
Y1_q[5]_clock_0 = clk;
Y1_q[5]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[5]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[5] = MEMORY_SEGMENT(Y1_q[5]_data_in, Y1_q[5]_write_enable, Y1_q[5]_clock_0, , , , , , , Y1_q[5]_write_address, Y1_q[5]_read_address);


--Q1L04 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[5]~524
--operation mode is normal

Q1L04 = Y1_q[5] # !R1L28 # !R1L87;


--Q1L14 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[5]~530
--operation mode is normal

Q1L14 = R1L48 & Y2_q[9] & (R1L18 # R1L38);


--Q1_pc[5] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[5]
--operation mode is normal

Q1_pc[5]_lut_out = Q1L34 & B1_inst7 & P2_sload_path[1];
Q1_pc[5] = DFFE(Q1_pc[5]_lut_out, clk, B1_inst7, , );


--Q1L24 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[5]~531
--operation mode is normal

Q1L24 = !R1L28 & (R1L87 & Q1L11 # !R1L87 & Q1_pc[5]);


--Q1L34 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[5]~534
--operation mode is normal

Q1L34 = R1L98 & Q1L04 # !R1L98 & (Q1L14 # Q1L24);


--F1L02 is cpu_a:inst9|h2v:inst4|i~93
--operation mode is normal

F1L02 = F1L33 # Q1L06 & Q1L34 & F1L52;


--R1_data_is_c[6] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|data_is_c[6]
--operation mode is normal

R1_data_is_c[6]_lut_out = R1L75 & (R1L36 & R1_data_is_c[6] # !R1L36 & Y2_q[10]) # !R1L75 & Y2_q[10];
R1_data_is_c[6] = DFFE(R1_data_is_c[6]_lut_out, clk, B1_inst7, , );


--Y2_q[10] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[10]
Y2_q[10]_data_in = ~GND;
Y2_q[10]_write_enable = M1L1;
Y2_q[10]_clock_0 = clk;
Y2_q[10]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[10]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[10] = MEMORY_SEGMENT(Y2_q[10]_data_in, Y2_q[10]_write_enable, Y2_q[10]_clock_0, , , , , , , Y2_q[10]_write_address, Y2_q[10]_read_address);


--R1L94 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[10]~52
--operation mode is normal

R1L94 = R1L75 & (R1L36 & R1_data_is_c[6] # !R1L36 & Y2_q[10]) # !R1L75 & Y2_q[10];


--T1_ireg_c[6] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_c[6]
--operation mode is normal

T1_ireg_c[6]_lut_out = T1_ireg_i[6] & (T1L11 # R1L65) # !T1_ireg_i[6] & T1L11 & !R1L65;
T1_ireg_c[6] = DFFE(T1_ireg_c[6]_lut_out, clk, B1_inst7, , );


--T1L05 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[6]~83
--operation mode is normal

T1L05 = T1L701 & (R1L94 # T1L901 & T1_ireg_c[6]);


--F1_daddr_c[6] is cpu_a:inst9|h2v:inst4|daddr_c[6]
--operation mode is normal

F1_daddr_c[6]_lut_out = F1L41 & F1_daddr_c[6] # !F1L41 & T1L701 & T1L94;
F1_daddr_c[6] = DFFE(F1_daddr_c[6]_lut_out, clk, B1_inst7, , );


--F1L43 is cpu_a:inst9|h2v:inst4|i~451
--operation mode is normal

F1L43 = T1L611 & F1_daddr_c[6] & !F1L72 # !T1L611 & T1L05;


--Y1_q[6] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]
Y1_q[6]_data_in = A1L39;
Y1_q[6]_write_enable = Q1L16;
Y1_q[6]_clock_0 = clk;
Y1_q[6]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[6]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[6] = MEMORY_SEGMENT(Y1_q[6]_data_in, Y1_q[6]_write_enable, Y1_q[6]_clock_0, , , , , , , Y1_q[6]_write_address, Y1_q[6]_read_address);


--Q1L44 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[6]~596
--operation mode is normal

Q1L44 = Y1_q[6] # !R1L28 # !R1L87;


--Q1L54 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[6]~602
--operation mode is normal

Q1L54 = R1L48 & Y2_q[10] & (R1L18 # R1L38);


--Q1_pc[6] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[6]
--operation mode is normal

Q1_pc[6]_lut_out = Q1L74 & B1_inst7 & P2_sload_path[1];
Q1_pc[6] = DFFE(Q1_pc[6]_lut_out, clk, B1_inst7, , );


--Q1L64 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[6]~603
--operation mode is normal

Q1L64 = !R1L28 & (R1L87 & Q1L31 # !R1L87 & Q1_pc[6]);


--Q1L74 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[6]~606
--operation mode is normal

Q1L74 = R1L98 & Q1L44 # !R1L98 & (Q1L54 # Q1L64);


--F1L12 is cpu_a:inst9|h2v:inst4|i~99
--operation mode is normal

F1L12 = F1L43 # Q1L06 & Q1L74 & F1L52;


--F1_daddr_c[7] is cpu_a:inst9|h2v:inst4|daddr_c[7]
--operation mode is normal

F1_daddr_c[7]_lut_out = F1_a2vi_s & (K1_dwait_c & F1_daddr_c[7] # !K1_dwait_c & T1L15) # !F1_a2vi_s & T1L15;
F1_daddr_c[7] = DFFE(F1_daddr_c[7]_lut_out, clk, B1_inst7, , );


--F1L53 is cpu_a:inst9|h2v:inst4|i~458
--operation mode is normal

F1L53 = T1L611 & F1_daddr_c[7] & !F1L72 # !T1L611 & T1L15;


--Y1_q[7] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]
Y1_q[7]_data_in = A1L59;
Y1_q[7]_write_enable = Q1L16;
Y1_q[7]_clock_0 = clk;
Y1_q[7]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[7]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[7] = MEMORY_SEGMENT(Y1_q[7]_data_in, Y1_q[7]_write_enable, Y1_q[7]_clock_0, , , , , , , Y1_q[7]_write_address, Y1_q[7]_read_address);


--Q1L84 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[7]~668
--operation mode is normal

Q1L84 = Y1_q[7] # !R1L28 # !R1L87;


--Y2_q[11] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[11]
Y2_q[11]_data_in = ~GND;
Y2_q[11]_write_enable = M1L1;
Y2_q[11]_clock_0 = clk;
Y2_q[11]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[11]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[11] = MEMORY_SEGMENT(Y2_q[11]_data_in, Y2_q[11]_write_enable, Y2_q[11]_clock_0, , , , , , , Y2_q[11]_write_address, Y2_q[11]_read_address);


--Q1L94 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[7]~674
--operation mode is normal

Q1L94 = R1L48 & Y2_q[11] & (R1L18 # R1L38);


--Q1_pc[7] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[7]
--operation mode is normal

Q1_pc[7]_lut_out = Q1L15 & B1_inst7 & P2_sload_path[1];
Q1_pc[7] = DFFE(Q1_pc[7]_lut_out, clk, B1_inst7, , );


--Q1L05 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[7]~675
--operation mode is normal

Q1L05 = !R1L28 & (R1L87 & Q1L51 # !R1L87 & Q1_pc[7]);


--Q1L15 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[7]~678
--operation mode is normal

Q1L15 = R1L98 & Q1L84 # !R1L98 & (Q1L94 # Q1L05);


--F1L22 is cpu_a:inst9|h2v:inst4|i~105
--operation mode is normal

F1L22 = F1L53 # Q1L06 & Q1L15 & F1L52;


--F1_daddr_c[8] is cpu_a:inst9|h2v:inst4|daddr_c[8]
--operation mode is normal

F1_daddr_c[8]_lut_out = F1L41 & F1_daddr_c[8] # !F1L41 & T1L701 & R1L15;
F1_daddr_c[8] = DFFE(F1_daddr_c[8]_lut_out, clk, B1_inst7, , );


--F1L63 is cpu_a:inst9|h2v:inst4|i~468
--operation mode is normal

F1L63 = T1L611 & F1_daddr_c[8] & !F1L72 # !T1L611 & F1L62;


--Y1_q[8] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[8]
Y1_q[8]_data_in = A1L79;
Y1_q[8]_write_enable = Q1L16;
Y1_q[8]_clock_0 = clk;
Y1_q[8]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[8]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[8] = MEMORY_SEGMENT(Y1_q[8]_data_in, Y1_q[8]_write_enable, Y1_q[8]_clock_0, , , , , , , Y1_q[8]_write_address, Y1_q[8]_read_address);


--Q1L25 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[8]~740
--operation mode is normal

Q1L25 = Y1_q[8] # !R1L28 # !R1L87;


--Q1L35 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[8]~746
--operation mode is normal

Q1L35 = R1L48 & Y2_q[12] & (R1L18 # R1L38);


--Q1_pc[8] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[8]
--operation mode is normal

Q1_pc[8]_lut_out = Q1L55 & B1_inst7 & P2_sload_path[1];
Q1_pc[8] = DFFE(Q1_pc[8]_lut_out, clk, B1_inst7, , );


--Q1L45 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[8]~747
--operation mode is normal

Q1L45 = !R1L28 & (R1L87 & Q1L71 # !R1L87 & Q1_pc[8]);


--Q1L55 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[8]~750
--operation mode is normal

Q1L55 = R1L98 & Q1L25 # !R1L98 & (Q1L35 # Q1L45);


--F1L32 is cpu_a:inst9|h2v:inst4|i~111
--operation mode is normal

F1L32 = F1L63 # Q1L06 & Q1L55 & F1L52;


--F1L31 is cpu_a:inst9|h2v:inst4|i~46
--operation mode is normal

F1L31 = Q1L95 # F1_nadwe_c # K1_dwait_c # !T1L611;


--R1L61 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|E_x.iwait_e~1
--operation mode is normal

R1L61 = R1L75 & F1_a2vi_s & (!K1_dwait_c # !R1L16);


--R1L07 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|LessThan_7~5
--operation mode is normal

R1L07 = P3_sload_path[0] & P3_sload_path[1];


--T1_ireg_i[2] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[2]
--operation mode is normal

T1_ireg_i[2]_lut_out = T1_ireg_we_c & S1_acc_c[0][2] # !T1_ireg_we_c & T1L701 & T1L2;
T1_ireg_i[2] = DFFE(T1_ireg_i[2]_lut_out, clk, , , T1L201);


--T1L2 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~48
--operation mode is normal

T1L2 = T1L211 & (T1_reduce_nor_103 & T1_ireg_c[2] # !T1_reduce_nor_103 & T1L22) # !T1L211 & T1_ireg_c[2];


--T1_ireg_we_c is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_we_c
--operation mode is normal

T1_ireg_we_c_lut_out = !T1_reduce_nor_106 & T1L701 & R1L67 & T1L211;
T1_ireg_we_c = DFFE(T1_ireg_we_c_lut_out, clk, B1_inst7, , );


--T1L3 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~53
--operation mode is normal

T1L3 = T1_ireg_we_c & S1_acc_c[0][2] # !T1_ireg_we_c & T1L701 & T1L2;


--R1_int_stop_c is cpu_a:inst9|cpu:inst1|cpu_cu:I2|int_stop_c
--operation mode is normal

R1_int_stop_c_lut_out = P3_sload_path[1] & (R1L55 # R1L56 & !R1L51);
R1_int_stop_c = DFFE(R1_int_stop_c_lut_out, clk, B1_inst7, , );


--R1L55 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|int_stop_x~6
--operation mode is normal

R1L55 = R1L75 & R1_int_stop_c & (R1L36 # F1_a2vi_s);


--R1L65 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|int_stop_x~11
--operation mode is normal

R1L65 = P3_sload_path[1] & (R1L55 # R1L56 & !R1L51);


--T1L65 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|data_ox[4]~3
--operation mode is normal

T1L65 = S1_acc_c[0][4] & B1_inst7 & P5_sload_path[1];


--T1L75 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|data_ox[5]~2
--operation mode is normal

T1L75 = S1_acc_c[0][5] & B1_inst7 & P5_sload_path[1];


--F1_dwait_c is cpu_a:inst9|h2v:inst4|dwait_c
--operation mode is normal

F1_dwait_c_lut_out = K1_dwait_c;
F1_dwait_c = DFFE(F1_dwait_c_lut_out, clk, B1_inst7, , );


--F1L42 is cpu_a:inst9|h2v:inst4|i~200
--operation mode is normal

F1L42 = F1_dwait_c # F1_nadwe_c # K1_dwait_c;


--S1L601 is cpu_a:inst9|cpu:inst1|cpu_du:I3|i~147
--operation mode is normal

S1L601 = P4_sload_path[0] & P4_sload_path[1];


--A1L07 is rtl~1694
--operation mode is normal

A1L07 = R1_TC_c[2] & !R1_TC_c[1] & !R1_TC_c[0] # !R1_TC_c[2] & !R1_TD_c[3] & (!R1_TC_c[0] # !R1_TC_c[1]);


--S1L21 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][8]~59
--operation mode is normal

S1L21 = S1_acc_c[0][8] & (S1L801 & !A1L07 # !S1L801 & S1L601);


--R1_valid_c is cpu_a:inst9|cpu:inst1|cpu_cu:I2|valid_c
--operation mode is normal

R1_valid_c_lut_out = P3_sload_path[1] & (R1L621 # B1_inst7 & R1L36);
R1_valid_c = DFFE(R1_valid_c_lut_out, clk, B1_inst7, , );


--S1L701 is cpu_a:inst9|cpu:inst1|cpu_du:I3|i~156
--operation mode is normal

S1L701 = R1_valid_c & B1_inst7 & P4_sload_path[0] & P4_sload_path[1];

--S1L901 is cpu_a:inst9|cpu:inst1|cpu_du:I3|i~174
--operation mode is normal

S1L901 = R1_valid_c & B1_inst7 & P4_sload_path[0] & P4_sload_path[1];


--S1L31 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][8]~4337
--operation mode is normal

S1L31 = S1L701 & A1L07 & (!P3_sload_path[1] # !R1L36);


--S1_acc_i[0][8] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][8]
--operation mode is normal

S1_acc_i[0][8]_lut_out = S1L21 # S1L31 & (A1L53 # A1L121);
S1_acc_i[0][8] = DFFE(S1_acc_i[0][8]_lut_out, clk, B1_inst7, , R1_int_start_c);


--A1L53 is rtl~432
--operation mode is normal

A1L53 = S1_acc_i[0][8] & R1_TC_c[2];


--A1L141 is rtl~10238
--operation mode is normal

A1L141 = R1_TD_c[2] & !R1_TD_c[0] & (R1_TC_c[1] $ R1_TC_c[0]);


--A1L421 is rtl~2433
--operation mode is normal

A1L421 = A1L141 & (R1_TD_c[1] & !S1L76 # !R1_TD_c[1] & S1L05);


--A1L121 is rtl~2218
--operation mode is normal

A1L121 = !R1_TC_c[2] & (A1L361 # A1L461 # A1L421);


--R1L37 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|Mux_70~0
--operation mode is normal

R1L37 = R1L63 & (R1L93 & !R1L24 & !R1L64 # !R1L93 & (!R1L64 # !R1L24));


--R1L42 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[0]~17
--operation mode is normal

R1L42 = R1L75 & R1L16 & K1_dwait_c & R1_idata_c[0];


--R1L52 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[0]~18
--operation mode is normal

R1L52 = Y2_q[0] & (!K1_dwait_c # !R1L16 # !R1L75);


--R1L43 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[3]~15
--operation mode is normal

R1L43 = Y2_q[3] & (!K1_dwait_c # !R1L16 # !R1L75);


--A1L821 is rtl~9984
--operation mode is normal

A1L821 = !R1L42 & !R1L52 & !R1L33 & !R1L43;


--R1L27 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|Mux_69~0
--operation mode is normal

R1L27 = R1L63 & !R1L64 & (R1L93 $ R1L24) # !R1L63 & R1L93 & (!R1L64 # !R1L24);


--R1L17 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|Mux_68~0
--operation mode is normal

R1L17 = R1L24 & !R1L64 & (!R1L93 # !R1L63) # !R1L24 & R1L63 & R1L93 & R1L64;


--S1L5 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][4]~63
--operation mode is normal

S1L5 = S1L801 & !A1L07 # !S1L801 & P4_sload_path[0] & P4_sload_path[1];


--S1L7 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][4]~4339
--operation mode is normal

S1L7 = S1L801 & A1L07 & R1_TC_c[2];


--S1_acc_i[0][2] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][2]
--operation mode is normal

S1_acc_i[0][2]_lut_out = S1L3 # S1L6 & (A1L541 # A1L441);
S1_acc_i[0][2] = DFFE(S1_acc_i[0][2]_lut_out, clk, B1_inst7, , R1_int_start_c);


--S1L3 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][2]~4380
--operation mode is normal

S1L3 = S1L5 & (S1_acc_c[0][2] # S1L7 & S1_acc_i[0][2]) # !S1L5 & S1L7 & S1_acc_i[0][2];


--S1L6 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][4]~4338
--operation mode is normal

S1L6 = S1L801 & A1L07 & !R1_TC_c[2];


--A1L521 is rtl~9972
--operation mode is normal

A1L521 = R1_TD_c[1] & !R1_TD_c[2] & (R1_TC_c[1] $ R1_TC_c[0]);


--M1_mux_c[0] is cpu_a:inst9|ctrl8cpuapex:inst19|mux_c[0]
--operation mode is normal

M1_mux_c[0]_lut_out = !K1L81 & !K1L02 & !K1L91 & K1L12;
M1_mux_c[0] = DFFE(M1_mux_c[0]_lut_out, clk, B1_inst7, , );


--M1_mux_c[1] is cpu_a:inst9|ctrl8cpuapex:inst19|mux_c[1]
--operation mode is normal

M1_mux_c[1]_lut_out = K1L91 & K1L12 & !K1L81 & !K1L02;
M1_mux_c[1] = DFFE(M1_mux_c[1]_lut_out, clk, B1_inst7, , );


--M1L5 is cpu_a:inst9|ctrl8cpuapex:inst19|Mux_13_rtl_0~0
--operation mode is normal

M1L5 = M1_mux_c[0] $ M1_mux_c[1];

--M1L6 is cpu_a:inst9|ctrl8cpuapex:inst19|Mux_13_rtl_0~2
--operation mode is normal

M1L6 = M1_mux_c[0] $ M1_mux_c[1];


--S1L08 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[2]~216
--operation mode is normal

S1L08 = S1L48 & (K1L43 # Y2_q[2] & !M1L5);


--T1_reduce_nor_106 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|reduce_nor_106
--operation mode is normal

T1_reduce_nor_106 = R1L93 # R1L24 # !R1L63;


--T1L801 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|i~616
--operation mode is normal

T1L801 = T1L211 & T1L111 & (R1L57 # T1_reduce_nor_106);


--S1_reduce_nor_71 is cpu_a:inst9|cpu:inst1|cpu_du:I3|reduce_nor_71
--operation mode is normal

S1_reduce_nor_71 = R1_TC_c[0] # R1_TC_c[2] # !R1_TC_c[1];


--T1_iinc_c[2] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_c[2]
--operation mode is normal

T1_iinc_c[2]_lut_out = T1_iinc_i[2] & (T1L18 # R1L65) # !T1_iinc_i[2] & T1L18 & !R1L65;
T1_iinc_c[2] = DFFE(T1_iinc_c[2]_lut_out, clk, B1_inst7, , );


--S1L87 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[2]~123
--operation mode is normal

S1L87 = T1_reduce_nor_106 & R1L57 & T1_iinc_c[2] # !T1_reduce_nor_106 & T1_ireg_c[2];


--S1L97 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[2]~129
--operation mode is normal

S1L97 = T1L701 & T1L801 & S1_reduce_nor_71 & S1L87;


--S1L28 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[2]~2074
--operation mode is normal

S1L28 = S1L08 # S1L97 # R1_data_is_c[2] & !S1_reduce_nor_71;


--A1L541 is rtl~10382
--operation mode is normal

A1L541 = A1L521 & (S1L28 $ (S1_acc_c[0][2] & R1_TD_c[0]));


--A1L111 is rtl~2130
--operation mode is normal

A1L111 = R1_TD_c[2] & (S1_acc_c[0][2] $ R1_TD_c[1]) # !R1_TD_c[2] & S1_acc_c[0][1];


--A1L301 is rtl~2017
--operation mode is normal

A1L301 = R1_TD_c[1] & S1_acc_c[0][3] & !R1_TD_c[2] # !R1_TD_c[1] & (R1_TD_c[2] & S1_acc_c[0][3] # !R1_TD_c[2] & S1_acc_c[0][2]);


--S1L621 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_201_rtl_146~0
--operation mode is normal

S1L621 = R1_TC_c[1] $ R1_TC_c[0];


--A1L27 is rtl~1736
--operation mode is normal

A1L27 = !S1L621 & (R1_TD_c[0] & A1L111 # !R1_TD_c[0] & A1L301);


--A1L46 is rtl~1566
--operation mode is normal

A1L46 = S1L621 & S1_acc_c[0][2] & !R1_TD_c[1] & !R1_TD_c[2];


--A1L031 is rtl~9988
--operation mode is normal

A1L031 = R1_TD_c[2] & (R1_TC_c[1] $ R1_TC_c[0]);


--S1L021 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_176_rtl_97_rtl_333~0
--operation mode is normal

S1L021 = R1_TD_c[1] & (R1_TD_c[0] # S1L55) # !R1_TD_c[1] & !R1_TD_c[0] & S1L83;


--S1L121 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_176_rtl_97_rtl_333~1
--operation mode is normal

S1L121 = S1L28 & (S1L021 # S1_acc_c[0][2] & R1_TD_c[0]) # !S1L28 & S1L021 & (S1_acc_c[0][2] # !R1_TD_c[0]);


--A1L441 is rtl~10365
--operation mode is normal

A1L441 = A1L27 # A1L46 # A1L031 & S1L121;


--S1_acc_i[0][4] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][4]
--operation mode is normal

S1_acc_i[0][4]_lut_out = S1L8 # S1L6 & (A1L341 # A1L241);
S1_acc_i[0][4] = DFFE(S1_acc_i[0][4]_lut_out, clk, B1_inst7, , R1_int_start_c);


--S1L8 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][4]~4370
--operation mode is normal

S1L8 = S1L5 & (S1_acc_c[0][4] # S1L7 & S1_acc_i[0][4]) # !S1L5 & S1L7 & S1_acc_i[0][4];


--C1_rx_uart_fifo[4] is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[4]
--operation mode is normal

C1_rx_uart_fifo[4]_lut_out = !C1_rx_uart_reg[4];
C1_rx_uart_fifo[4] = DFFE(C1_rx_uart_fifo[4]_lut_out, clk, B1_inst7, , C1L36);


--K1L52 is cpu_a:inst9|waitstategen:inst12|i~330
--operation mode is normal

K1L52 = M1_mux_c[1] & C1_rx_uart_fifo[4] & !M1_mux_c[0];


--S1L29 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[4]~206
--operation mode is normal

S1L29 = S1L48 & (K1L52 # Y2_q[4] & !M1L5);


--T1_iinc_c[4] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_c[4]
--operation mode is normal

T1_iinc_c[4]_lut_out = T1_iinc_i[4] & (T1L38 # R1L65) # !T1_iinc_i[4] & T1L38 & !R1L65;
T1_iinc_c[4] = DFFE(T1_iinc_c[4]_lut_out, clk, B1_inst7, , );


--S1L09 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[4]~112
--operation mode is normal

S1L09 = T1_reduce_nor_106 & R1L57 & T1_iinc_c[4] # !T1_reduce_nor_106 & T1_ireg_c[4];


--S1L19 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[4]~118
--operation mode is normal

S1L19 = T1L701 & T1L801 & S1_reduce_nor_71 & S1L09;


--S1L39 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[4]~2041
--operation mode is normal

S1L39 = S1L29 # S1L19 # R1_data_is_c[4] & !S1_reduce_nor_71;


--A1L341 is rtl~10336
--operation mode is normal

A1L341 = A1L521 & (S1L39 $ (S1_acc_c[0][4] & R1_TD_c[0]));


--A1L011 is rtl~2120
--operation mode is normal

A1L011 = R1_TD_c[2] & (S1_acc_c[0][4] $ R1_TD_c[1]) # !R1_TD_c[2] & S1_acc_c[0][3];


--A1L201 is rtl~2006
--operation mode is normal

A1L201 = R1_TD_c[1] & S1_acc_c[0][5] & !R1_TD_c[2] # !R1_TD_c[1] & (R1_TD_c[2] & S1_acc_c[0][5] # !R1_TD_c[2] & S1_acc_c[0][4]);


--A1L17 is rtl~1721
--operation mode is normal

A1L17 = !S1L621 & (R1_TD_c[0] & A1L011 # !R1_TD_c[0] & A1L201);


--A1L36 is rtl~1560
--operation mode is normal

A1L36 = S1L621 & S1_acc_c[0][4] & !R1_TD_c[1] & !R1_TD_c[2];


--S1L611 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_174_rtl_91_rtl_327~0
--operation mode is normal

S1L611 = R1_TD_c[1] & (R1_TD_c[0] # S1L95) # !R1_TD_c[1] & !R1_TD_c[0] & S1L24;


--S1L711 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_174_rtl_91_rtl_327~1
--operation mode is normal

S1L711 = S1L39 & (S1L611 # S1_acc_c[0][4] & R1_TD_c[0]) # !S1L39 & S1L611 & (S1_acc_c[0][4] # !R1_TD_c[0]);


--A1L241 is rtl~10319
--operation mode is normal

A1L241 = A1L17 # A1L36 # A1L031 & S1L711;


--S1_acc_i[0][1] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][1]
--operation mode is normal

S1_acc_i[0][1]_lut_out = S1L2 # S1L6 & (A1L751 # A1L651);
S1_acc_i[0][1] = DFFE(S1_acc_i[0][1]_lut_out, clk, B1_inst7, , R1_int_start_c);


--S1L2 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][1]~4440
--operation mode is normal

S1L2 = S1L5 & (S1_acc_c[0][1] # S1L7 & S1_acc_i[0][1]) # !S1L5 & S1L7 & S1_acc_i[0][1];


--C1_rx_uart_fifo[1] is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[1]
--operation mode is normal

C1_rx_uart_fifo[1]_lut_out = !C1_rx_uart_reg[1];
C1_rx_uart_fifo[1] = DFFE(C1_rx_uart_fifo[1]_lut_out, clk, B1_inst7, , C1L36);


--C1_rx_uart_full_d is cpu_a:inst9|rx_uart:inst|rx_uart_full_d
--operation mode is normal

C1_rx_uart_full_d_lut_out = C1_rx_uart_full_s # C1_rx_uart_full_d & !C1_rx_uart_full_c;
C1_rx_uart_full_d = DFFE(C1_rx_uart_full_d_lut_out, clk, B1_inst7, , );


--C1_rx_uart_full_c is cpu_a:inst9|rx_uart:inst|rx_uart_full_c
--operation mode is normal

C1_rx_uart_full_c_lut_out = !A1L951 & M1L01 & (K1L22 # K1_ndre_c);
C1_rx_uart_full_c = DFFE(C1_rx_uart_full_c_lut_out, clk, B1_inst7, , );


--K1L03 is cpu_a:inst9|waitstategen:inst12|i~418
--operation mode is normal

K1L03 = M1_mux_c[1] & C1_rx_uart_fifo[1] # !M1_mux_c[1] & C1_rx_uart_full_d & !C1_rx_uart_full_c;


--S1L67 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[1]~276
--operation mode is normal

S1L67 = S1L48 & (M1L5 & K1L03 # !M1L5 & Y2_q[1]);


--T1_iinc_c[1] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_c[1]
--operation mode is normal

T1_iinc_c[1]_lut_out = T1_iinc_i[1] & (T1L08 # R1L65) # !T1_iinc_i[1] & T1L08 & !R1L65;
T1_iinc_c[1] = DFFE(T1_iinc_c[1]_lut_out, clk, B1_inst7, , );


--S1L47 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[1]~189
--operation mode is normal

S1L47 = T1_reduce_nor_106 & R1L57 & T1_iinc_c[1] # !T1_reduce_nor_106 & T1_ireg_c[1];


--S1L57 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[1]~195
--operation mode is normal

S1L57 = T1L701 & T1L801 & S1_reduce_nor_71 & S1L47;


--S1L77 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[1]~2272
--operation mode is normal

S1L77 = S1L67 # S1L57 # R1_data_is_c[1] & !S1_reduce_nor_71;


--A1L751 is rtl~10661
--operation mode is normal

A1L751 = A1L521 & (S1L77 $ (S1_acc_c[0][1] & R1_TD_c[0]));


--A1L021 is rtl~2202
--operation mode is normal

A1L021 = R1_TD_c[2] & (S1_acc_c[0][1] $ R1_TD_c[1]) # !R1_TD_c[2] & S1_acc_c[0][0];


--A1L901 is rtl~2084
--operation mode is normal

A1L901 = R1_TD_c[1] & S1_acc_c[0][2] & !R1_TD_c[2] # !R1_TD_c[1] & (R1_TD_c[2] & S1_acc_c[0][2] # !R1_TD_c[2] & S1_acc_c[0][1]);


--A1L08 is rtl~1824
--operation mode is normal

A1L08 = !S1L621 & (R1_TD_c[0] & A1L021 # !R1_TD_c[0] & A1L901);


--A1L96 is rtl~1596
--operation mode is normal

A1L96 = S1L621 & S1_acc_c[0][1] & !R1_TD_c[1] & !R1_TD_c[2];


--S1L221 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_177_rtl_133_rtl_369~0
--operation mode is normal

S1L221 = R1_TD_c[1] & (R1_TD_c[0] # S1L35) # !R1_TD_c[1] & !R1_TD_c[0] & S1L63;


--S1L321 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_177_rtl_133_rtl_369~1
--operation mode is normal

S1L321 = S1L77 & (S1L221 # S1_acc_c[0][1] & R1_TD_c[0]) # !S1L77 & S1L221 & (S1_acc_c[0][1] # !R1_TD_c[0]);


--A1L651 is rtl~10644
--operation mode is normal

A1L651 = A1L08 # A1L96 # A1L031 & S1L321;


--S1_acc_i[0][5] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][5]
--operation mode is normal

S1_acc_i[0][5]_lut_out = S1L9 # S1L6 & (A1L551 # A1L451);
S1_acc_i[0][5] = DFFE(S1_acc_i[0][5]_lut_out, clk, B1_inst7, , R1_int_start_c);


--S1L9 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][5]~4430
--operation mode is normal

S1L9 = S1L5 & (S1_acc_c[0][5] # S1L7 & S1_acc_i[0][5]) # !S1L5 & S1L7 & S1_acc_i[0][5];


--C1_rx_uart_fifo[5] is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[5]
--operation mode is normal

C1_rx_uart_fifo[5]_lut_out = !C1_rx_uart_reg[5];
C1_rx_uart_fifo[5] = DFFE(C1_rx_uart_fifo[5]_lut_out, clk, B1_inst7, , C1L36);


--K1L92 is cpu_a:inst9|waitstategen:inst12|i~379
--operation mode is normal

K1L92 = C1_rx_uart_fifo[5] & M1_mux_c[1] & !M1_mux_c[0];


--S1L69 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[5]~266
--operation mode is normal

S1L69 = S1L48 & (K1L92 # Y2_q[5] & !M1L5);


--T1_iinc_c[5] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_c[5]
--operation mode is normal

T1_iinc_c[5]_lut_out = T1_iinc_i[5] & (T1L48 # R1L65) # !T1_iinc_i[5] & T1L48 & !R1L65;
T1_iinc_c[5] = DFFE(T1_iinc_c[5]_lut_out, clk, B1_inst7, , );


--S1L49 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[5]~178
--operation mode is normal

S1L49 = T1_reduce_nor_106 & R1L57 & T1_iinc_c[5] # !T1_reduce_nor_106 & T1_ireg_c[5];


--S1L59 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[5]~184
--operation mode is normal

S1L59 = T1L701 & T1L801 & S1_reduce_nor_71 & S1L49;


--S1L79 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[5]~2239
--operation mode is normal

S1L79 = S1L69 # S1L59 # R1_data_is_c[5] & !S1_reduce_nor_71;


--A1L551 is rtl~10617
--operation mode is normal

A1L551 = A1L521 & (S1L79 $ (S1_acc_c[0][5] & R1_TD_c[0]));


--A1L911 is rtl~2192
--operation mode is normal

A1L911 = R1_TD_c[2] & (S1_acc_c[0][5] $ R1_TD_c[1]) # !R1_TD_c[2] & S1_acc_c[0][4];


--A1L801 is rtl~2073
--operation mode is normal

A1L801 = R1_TD_c[1] & S1_acc_c[0][6] & !R1_TD_c[2] # !R1_TD_c[1] & (R1_TD_c[2] & S1_acc_c[0][6] # !R1_TD_c[2] & S1_acc_c[0][5]);


--A1L97 is rtl~1809
--operation mode is normal

A1L97 = !S1L621 & (R1_TD_c[0] & A1L911 # !R1_TD_c[0] & A1L801);


--A1L86 is rtl~1590
--operation mode is normal

A1L86 = S1L621 & S1_acc_c[0][5] & !R1_TD_c[1] & !R1_TD_c[2];


--S1L411 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_173_rtl_127_rtl_363~0
--operation mode is normal

S1L411 = R1_TD_c[1] & (R1_TD_c[0] # S1L16) # !R1_TD_c[1] & !R1_TD_c[0] & S1L44;


--S1L511 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_173_rtl_127_rtl_363~1
--operation mode is normal

S1L511 = S1L79 & (S1L411 # S1_acc_c[0][5] & R1_TD_c[0]) # !S1L79 & S1L411 & (S1_acc_c[0][5] # !R1_TD_c[0]);


--A1L451 is rtl~10600
--operation mode is normal

A1L451 = A1L97 # A1L86 # A1L031 & S1L511;


--S1_acc_i[0][6] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][6]
--operation mode is normal

S1_acc_i[0][6]_lut_out = S1L01 # S1L6 & (A1L351 # A1L251);
S1_acc_i[0][6] = DFFE(S1_acc_i[0][6]_lut_out, clk, B1_inst7, , R1_int_start_c);


--S1L01 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][6]~4420
--operation mode is normal

S1L01 = S1L5 & (S1_acc_c[0][6] # S1L7 & S1_acc_i[0][6]) # !S1L5 & S1L7 & S1_acc_i[0][6];


--C1_rx_uart_fifo[6] is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[6]
--operation mode is normal

C1_rx_uart_fifo[6]_lut_out = !C1_rx_uart_reg[6];
C1_rx_uart_fifo[6] = DFFE(C1_rx_uart_fifo[6]_lut_out, clk, B1_inst7, , C1L36);


--K1L82 is cpu_a:inst9|waitstategen:inst12|i~372
--operation mode is normal

K1L82 = C1_rx_uart_fifo[6] & M1_mux_c[1] & !M1_mux_c[0];


--S1L001 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[6]~256
--operation mode is normal

S1L001 = S1L48 & (K1L82 # Y2_q[6] & !M1L5);


--T1_iinc_c[6] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_c[6]
--operation mode is normal

T1_iinc_c[6]_lut_out = T1_iinc_i[6] & (T1L58 # R1L65) # !T1_iinc_i[6] & T1L58 & !R1L65;
T1_iinc_c[6] = DFFE(T1_iinc_c[6]_lut_out, clk, B1_inst7, , );


--S1L89 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[6]~167
--operation mode is normal

S1L89 = T1_reduce_nor_106 & R1L57 & T1_iinc_c[6] # !T1_reduce_nor_106 & T1_ireg_c[6];


--S1L99 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[6]~173
--operation mode is normal

S1L99 = T1L701 & T1L801 & S1_reduce_nor_71 & S1L89;


--S1L101 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[6]~2206
--operation mode is normal

S1L101 = S1L001 # S1L99 # R1_data_is_c[6] & !S1_reduce_nor_71;


--A1L351 is rtl~10573
--operation mode is normal

A1L351 = A1L521 & (S1L101 $ (S1_acc_c[0][6] & R1_TD_c[0]));


--A1L811 is rtl~2182
--operation mode is normal

A1L811 = R1_TD_c[2] & (S1_acc_c[0][6] $ R1_TD_c[1]) # !R1_TD_c[2] & S1_acc_c[0][5];


--A1L701 is rtl~2062
--operation mode is normal

A1L701 = R1_TD_c[1] & S1_acc_c[0][7] & !R1_TD_c[2] # !R1_TD_c[1] & (R1_TD_c[2] & S1_acc_c[0][7] # !R1_TD_c[2] & S1_acc_c[0][6]);


--A1L87 is rtl~1794
--operation mode is normal

A1L87 = !S1L621 & (R1_TD_c[0] & A1L811 # !R1_TD_c[0] & A1L701);


--A1L76 is rtl~1584
--operation mode is normal

A1L76 = S1L621 & S1_acc_c[0][6] & !R1_TD_c[1] & !R1_TD_c[2];


--S1L211 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_172_rtl_121_rtl_357~0
--operation mode is normal

S1L211 = R1_TD_c[1] & (R1_TD_c[0] # S1L36) # !R1_TD_c[1] & !R1_TD_c[0] & S1L64;


--S1L311 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_172_rtl_121_rtl_357~1
--operation mode is normal

S1L311 = S1L101 & (S1L211 # S1_acc_c[0][6] & R1_TD_c[0]) # !S1L101 & S1L211 & (S1_acc_c[0][6] # !R1_TD_c[0]);


--A1L251 is rtl~10556
--operation mode is normal

A1L251 = A1L87 # A1L76 # A1L031 & S1L311;


--S1_acc_i[0][7] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][7]
--operation mode is normal

S1_acc_i[0][7]_lut_out = S1L11 # S1L6 & (A1L151 # A1L051);
S1_acc_i[0][7] = DFFE(S1_acc_i[0][7]_lut_out, clk, B1_inst7, , R1_int_start_c);


--S1L11 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][7]~4410
--operation mode is normal

S1L11 = S1L5 & (S1_acc_c[0][7] # S1L7 & S1_acc_i[0][7]) # !S1L5 & S1L7 & S1_acc_i[0][7];


--T1_iinc_c[7] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_c[7]
--operation mode is normal

T1_iinc_c[7]_lut_out = T1_iinc_i[7] & (T1L68 # R1L65) # !T1_iinc_i[7] & T1L68 & !R1L65;
T1_iinc_c[7] = DFFE(T1_iinc_c[7]_lut_out, clk, B1_inst7, , );


--T1_ireg_c[7] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_c[7]
--operation mode is normal

T1_ireg_c[7]_lut_out = R1L65 & T1_ireg_i[7] # !R1L65 & (T1L1 # T1L71);
T1_ireg_c[7] = DFFE(T1_ireg_c[7]_lut_out, clk, B1_inst7, , );


--S1L201 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[7]~156
--operation mode is normal

S1L201 = T1_reduce_nor_106 & R1L57 & T1_iinc_c[7] # !T1_reduce_nor_106 & T1_ireg_c[7];


--S1L301 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[7]~162
--operation mode is normal

S1L301 = T1L701 & T1L801 & S1_reduce_nor_71 & S1L201;


--R1_data_is_c[7] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|data_is_c[7]
--operation mode is normal

R1_data_is_c[7]_lut_out = R1L75 & (R1L36 & R1_data_is_c[7] # !R1L36 & Y2_q[11]) # !R1L75 & Y2_q[11];
R1_data_is_c[7] = DFFE(R1_data_is_c[7]_lut_out, clk, B1_inst7, , );


--S1L401 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[7]~2173
--operation mode is normal

S1L401 = S1L501 # S1L301 # R1_data_is_c[7] & !S1_reduce_nor_71;


--A1L151 is rtl~10529
--operation mode is normal

A1L151 = A1L521 & (S1L401 $ (S1_acc_c[0][7] & R1_TD_c[0]));


--A1L711 is rtl~2172
--operation mode is normal

A1L711 = R1_TD_c[2] & (S1_acc_c[0][7] $ R1_TD_c[1]) # !R1_TD_c[2] & S1_acc_c[0][6];


--A1L601 is rtl~2051
--operation mode is normal

A1L601 = R1_TD_c[1] & S1_acc_c[0][8] & !R1_TD_c[2] # !R1_TD_c[1] & (R1_TD_c[2] & S1_acc_c[0][8] # !R1_TD_c[2] & S1_acc_c[0][7]);


--A1L77 is rtl~1779
--operation mode is normal

A1L77 = !S1L621 & (R1_TD_c[0] & A1L711 # !R1_TD_c[0] & A1L601);


--A1L66 is rtl~1578
--operation mode is normal

A1L66 = S1L621 & S1_acc_c[0][7] & !R1_TD_c[1] & !R1_TD_c[2];


--S1L011 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_171_rtl_115_rtl_351~0
--operation mode is normal

S1L011 = R1_TD_c[1] & (R1_TD_c[0] # S1L56) # !R1_TD_c[1] & !R1_TD_c[0] & S1L84;


--S1L111 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_171_rtl_115_rtl_351~1
--operation mode is normal

S1L111 = S1L401 & (S1L011 # S1_acc_c[0][7] & R1_TD_c[0]) # !S1L401 & S1L011 & (S1_acc_c[0][7] # !R1_TD_c[0]);


--A1L051 is rtl~10512
--operation mode is normal

A1L051 = A1L77 # A1L66 # A1L031 & S1L111;


--S1_acc_i[0][0] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][0]
--operation mode is normal

S1_acc_i[0][0]_lut_out = S1L1 # S1L6 & (A1L67 # A1L941);
S1_acc_i[0][0] = DFFE(S1_acc_i[0][0]_lut_out, clk, B1_inst7, , R1_int_start_c);


--S1L1 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][0]~4400
--operation mode is normal

S1L1 = S1L5 & (S1_acc_c[0][0] # S1L7 & S1_acc_i[0][0]) # !S1L5 & S1L7 & S1_acc_i[0][0];


--C1_rx_uart_fifo[0] is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[0]
--operation mode is normal

C1_rx_uart_fifo[0]_lut_out = !C1_rx_uart_reg[0];
C1_rx_uart_fifo[0] = DFFE(C1_rx_uart_fifo[0]_lut_out, clk, B1_inst7, , C1L36);


--E1_tx_uart_busy is cpu_a:inst9|tx_uart:inst2|tx_uart_busy
--operation mode is normal

E1_tx_uart_busy_lut_out = E1L1 # E1_tx_uart_busy & (E1_tx_s # !E1_reduce_nor_7);
E1_tx_uart_busy = DFFE(E1_tx_uart_busy_lut_out, clk, B1_inst7, , );


--K1L72 is cpu_a:inst9|waitstategen:inst12|i~354
--operation mode is normal

K1L72 = C1_rx_uart_fifo[0] & (M1_mux_c[1] # !E1_tx_uart_busy) # !C1_rx_uart_fifo[0] & !M1_mux_c[1] & !E1_tx_uart_busy;


--S1L17 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[0]~236
--operation mode is normal

S1L17 = S1L48 & (M1L5 & K1L72 # !M1L5 & Y2_q[0]);


--S1L86 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[0]~10
--operation mode is normal

S1L86 = R1_TC_c[1] & R1_data_is_c[0] & !R1_TC_c[0] & !R1_TC_c[2];


--S1L18 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[2]~1983
--operation mode is normal

S1L18 = T1L701 & (R1_TC_c[0] # R1_TC_c[2] # !R1_TC_c[1]);


--T1_iinc_c[0] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_c[0]
--operation mode is normal

T1_iinc_c[0]_lut_out = T1_iinc_i[0] & (T1L97 # R1L65) # !T1_iinc_i[0] & T1L97 & !R1L65;
T1_iinc_c[0] = DFFE(T1_iinc_c[0]_lut_out, clk, B1_inst7, , );


--S1L96 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[0]~145
--operation mode is normal

S1L96 = T1_reduce_nor_106 & R1L57 & T1_iinc_c[0] # !T1_reduce_nor_106 & T1_ireg_c[0];


--S1L37 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[0]~2144
--operation mode is normal

S1L37 = S1L86 # T1L801 & S1L18 & S1L96;


--A1L47 is rtl~1759
--operation mode is normal

A1L47 = S1L621 & !R1_TD_c[0] & (S1L17 # S1L37);


--A1L57 is rtl~1761
--operation mode is normal

A1L57 = S1_acc_c[0][1] & !S1L621 & (R1_TD_c[2] $ !R1_TD_c[0]);


--A1L841 is rtl~10455
--operation mode is normal

A1L841 = A1L57 # S1L621 & S1L43 & R1_TD_c[0];


--A1L67 is rtl~1765
--operation mode is normal

A1L67 = R1_TD_c[1] & !R1_TD_c[2] & (A1L47 # A1L841);


--A1L511 is rtl~2161
--operation mode is normal

A1L511 = R1_TD_c[1] & R1_TD_c[2] & R1_TD_c[0] & !S1_acc_c[0][0];


--A1L501 is rtl~2040
--operation mode is normal

A1L501 = S1_acc_c[0][0] & (R1_TD_c[2] $ !R1_TD_c[0]);


--A1L311 is rtl~2156
--operation mode is normal

A1L311 = R1_TD_c[2] & S1_acc_c[0][1] & !R1_TD_c[0] # !R1_TD_c[2] & S1_acc_c[0][8] & R1_TD_c[0];


--A1L411 is rtl~2160
--operation mode is normal

A1L411 = A1L511 # !R1_TD_c[1] & (A1L501 # A1L311);


--A1L611 is rtl~2166
--operation mode is normal

A1L611 = A1L411 & (R1_TC_c[1] $ !R1_TC_c[0]);


--A1L15 is rtl~1286
--operation mode is normal

A1L15 = S1L621 & S1_acc_c[0][0] & !R1_TD_c[1] & !R1_TD_c[2];


--S1L07 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[0]~151
--operation mode is normal

S1L07 = T1L701 & T1L801 & S1_reduce_nor_71 & S1L96;


--S1L27 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[0]~2140
--operation mode is normal

S1L27 = S1L17 # S1L07 # R1_data_is_c[0] & !S1_reduce_nor_71;


--S1L421 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_178_rtl_109_rtl_345~0
--operation mode is normal

S1L421 = R1_TD_c[1] & (R1_TD_c[0] # S1L15) # !R1_TD_c[1] & !R1_TD_c[0] & S1L43;


--S1L521 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_178_rtl_109_rtl_345~1
--operation mode is normal

S1L521 = S1L27 & (S1L421 # S1_acc_c[0][0] & R1_TD_c[0]) # !S1L27 & S1L421 & (S1_acc_c[0][0] # !R1_TD_c[0]);


--A1L941 is rtl~10487
--operation mode is normal

A1L941 = A1L611 # A1L15 # A1L031 & S1L521;


--S1_acc_i[0][3] is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc_i[0][3]
--operation mode is normal

S1_acc_i[0][3]_lut_out = S1L4 # S1L6 & (A1L741 # A1L641);
S1_acc_i[0][3] = DFFE(S1_acc_i[0][3]_lut_out, clk, B1_inst7, , R1_int_start_c);


--S1L4 is cpu_a:inst9|cpu:inst1|cpu_du:I3|acc[0][3]~4390
--operation mode is normal

S1L4 = S1L5 & (S1_acc_c[0][3] # S1L7 & S1_acc_i[0][3]) # !S1L5 & S1L7 & S1_acc_i[0][3];


--C1_rx_uart_fifo[3] is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[3]
--operation mode is normal

C1_rx_uart_fifo[3]_lut_out = !C1_rx_uart_reg[3];
C1_rx_uart_fifo[3] = DFFE(C1_rx_uart_fifo[3]_lut_out, clk, B1_inst7, , C1L36);


--G1_int_pending_c[3] is cpu_a:inst9|interrupt:inst5|int_pending_c[3]
--operation mode is normal

G1_int_pending_c[3]_lut_out = !G1_int_clr_c[3] & (G1_int_pending_c[3] # G1_int_masked[3] & !G1_int_masked_c[3]);
G1_int_pending_c[3] = DFFE(G1_int_pending_c[3]_lut_out, clk, B1_inst7, , );


--K1L62 is cpu_a:inst9|waitstategen:inst12|i~344
--operation mode is normal

K1L62 = C1_rx_uart_fifo[3] & (G1_int_pending_c[3] # M1_mux_c[1]) # !C1_rx_uart_fifo[3] & G1_int_pending_c[3] & !M1_mux_c[1];


--S1L88 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[3]~226
--operation mode is normal

S1L88 = S1L48 & (M1L5 & K1L62 # !M1L5 & Y2_q[3]);


--T1_iinc_c[3] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_c[3]
--operation mode is normal

T1_iinc_c[3]_lut_out = T1_iinc_i[3] & (T1L28 # R1L65) # !T1_iinc_i[3] & T1L28 & !R1L65;
T1_iinc_c[3] = DFFE(T1_iinc_c[3]_lut_out, clk, B1_inst7, , );


--S1L68 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[3]~134
--operation mode is normal

S1L68 = T1_reduce_nor_106 & R1L57 & T1_iinc_c[3] # !T1_reduce_nor_106 & T1_ireg_c[3];


--S1L78 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[3]~140
--operation mode is normal

S1L78 = T1L701 & T1L801 & S1_reduce_nor_71 & S1L68;


--S1L98 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[3]~2107
--operation mode is normal

S1L98 = S1L88 # S1L78 # R1_data_is_c[3] & !S1_reduce_nor_71;


--A1L741 is rtl~10426
--operation mode is normal

A1L741 = A1L521 & (S1L98 $ (S1_acc_c[0][3] & R1_TD_c[0]));


--A1L211 is rtl~2140
--operation mode is normal

A1L211 = R1_TD_c[2] & (S1_acc_c[0][3] $ R1_TD_c[1]) # !R1_TD_c[2] & S1_acc_c[0][2];


--A1L401 is rtl~2028
--operation mode is normal

A1L401 = R1_TD_c[1] & S1_acc_c[0][4] & !R1_TD_c[2] # !R1_TD_c[1] & (R1_TD_c[2] & S1_acc_c[0][4] # !R1_TD_c[2] & S1_acc_c[0][3]);


--A1L37 is rtl~1751
--operation mode is normal

A1L37 = !S1L621 & (R1_TD_c[0] & A1L211 # !R1_TD_c[0] & A1L401);


--A1L56 is rtl~1572
--operation mode is normal

A1L56 = S1L621 & S1_acc_c[0][3] & !R1_TD_c[1] & !R1_TD_c[2];


--S1L811 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_175_rtl_103_rtl_339~0
--operation mode is normal

S1L811 = R1_TD_c[1] & (R1_TD_c[0] # S1L75) # !R1_TD_c[1] & !R1_TD_c[0] & S1L04;


--S1L911 is cpu_a:inst9|cpu:inst1|cpu_du:I3|Mux_175_rtl_103_rtl_339~1
--operation mode is normal

S1L911 = S1L98 & (S1L811 # S1_acc_c[0][3] & R1_TD_c[0]) # !S1L98 & S1L811 & (S1_acc_c[0][3] # !R1_TD_c[0]);


--A1L641 is rtl~10409
--operation mode is normal

A1L641 = A1L37 # A1L56 # A1L031 & S1L911;


--T1L55 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|data_ox[3]~4
--operation mode is normal

T1L55 = S1_acc_c[0][3] & B1_inst7 & P5_sload_path[1];


--T1L25 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|data_ox[0]~7
--operation mode is normal

T1L25 = S1_acc_c[0][0] & B1_inst7 & P5_sload_path[1];


--T1L45 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|data_ox[2]~5
--operation mode is normal

T1L45 = S1_acc_c[0][2] & B1_inst7 & P5_sload_path[1];


--T1L35 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|data_ox[1]~6
--operation mode is normal

T1L35 = S1_acc_c[0][1] & B1_inst7 & P5_sload_path[1];


--T1L95 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|data_ox[7]~0
--operation mode is normal

T1L95 = S1_acc_c[0][7] & B1_inst7 & P5_sload_path[1];


--T1_ireg_i[3] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[3]
--operation mode is normal

T1_ireg_i[3]_lut_out = T1_ireg_we_c & S1_acc_c[0][3] # !T1_ireg_we_c & T1L701 & T1L4;
T1_ireg_i[3] = DFFE(T1_ireg_i[3]_lut_out, clk, , , T1L201);


--T1L4 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~58
--operation mode is normal

T1L4 = T1L211 & (T1_reduce_nor_103 & T1_ireg_c[3] # !T1_reduce_nor_103 & T1L42) # !T1L211 & T1_ireg_c[3];


--T1L5 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~63
--operation mode is normal

T1L5 = T1_ireg_we_c & S1_acc_c[0][3] # !T1_ireg_we_c & T1L701 & T1L4;


--T1_ireg_i[4] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[4]
--operation mode is normal

T1_ireg_i[4]_lut_out = T1_ireg_we_c & S1_acc_c[0][4] # !T1_ireg_we_c & T1L701 & T1L6;
T1_ireg_i[4] = DFFE(T1_ireg_i[4]_lut_out, clk, , , T1L201);


--T1L6 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~68
--operation mode is normal

T1L6 = T1L211 & (T1_reduce_nor_103 & T1_ireg_c[4] # !T1_reduce_nor_103 & T1L62) # !T1L211 & T1_ireg_c[4];


--T1L7 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~73
--operation mode is normal

T1L7 = T1_ireg_we_c & S1_acc_c[0][4] # !T1_ireg_we_c & T1L701 & T1L6;


--R1L15 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[12]~40
--operation mode is normal

R1L15 = R1L75 & (R1L36 & R1_idata_c[12] # !R1L36 & Y2_q[12]) # !R1L75 & Y2_q[12];


--T1_ireg_i[0] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[0]
--operation mode is normal

T1_ireg_i[0]_lut_out = T1_ireg_we_c & S1_acc_c[0][0] # !T1_ireg_we_c & T1L701 & T1L8;
T1_ireg_i[0] = DFFE(T1_ireg_i[0]_lut_out, clk, , , T1L201);


--T1L8 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~78
--operation mode is normal

T1L8 = T1L211 & (T1_reduce_nor_103 & T1_ireg_c[0] # !T1_reduce_nor_103 & T1L81) # !T1L211 & T1_ireg_c[0];


--T1L9 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~83
--operation mode is normal

T1L9 = T1_ireg_we_c & S1_acc_c[0][0] # !T1_ireg_we_c & T1L701 & T1L8;


--E1_tx_uart_fifo[4] is cpu_a:inst9|tx_uart:inst2|tx_uart_fifo[4]
--operation mode is normal

E1_tx_uart_fifo[4]_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][4];
E1_tx_uart_fifo[4] = DFFE(E1_tx_uart_fifo[4]_lut_out, clk, B1_inst7, , E1L1);


--E1L41 is cpu_a:inst9|tx_uart:inst2|reduce_nor_7~27
--operation mode is normal

E1L41 = P8_q[4] # P8_q[5] # P8_q[6] # P8_q[7];


--E1L35 is cpu_a:inst9|tx_uart:inst2|tx_uart_shift[8]~2
--operation mode is normal

E1L35 = E1_tx_uart_busy & !E1L41 & !E1L51 & !E1_tx_s;


--E1L71 is cpu_a:inst9|tx_uart:inst2|reduce_nor_34~11
--operation mode is normal

E1L71 = !P6_sload_path[3] # !P6_sload_path[2] # !P6_sload_path[1] # !P6_sload_path[0];


--E1L91 is cpu_a:inst9|tx_uart:inst2|tx_bit_count[3]~15
--operation mode is normal

E1L91 = E1_reduce_nor_7 & (E1_tx_s & !E1L71 # !E1_tx_s & E1_tx_uart_busy);


--E1L4 is cpu_a:inst9|tx_uart:inst2|i~174
--operation mode is normal

E1L4 = P7_sload_path[3] & (P7_sload_path[1] # P7_sload_path[2]) # !E1_tx_s;


--E1_tx_uart_fifo[5] is cpu_a:inst9|tx_uart:inst2|tx_uart_fifo[5]
--operation mode is normal

E1_tx_uart_fifo[5]_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][5];
E1_tx_uart_fifo[5] = DFFE(E1_tx_uart_fifo[5]_lut_out, clk, B1_inst7, , E1L1);


--E1_tx_uart_fifo[3] is cpu_a:inst9|tx_uart:inst2|tx_uart_fifo[3]
--operation mode is normal

E1_tx_uart_fifo[3]_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][3];
E1_tx_uart_fifo[3] = DFFE(E1_tx_uart_fifo[3]_lut_out, clk, B1_inst7, , E1L1);


--E1_tx_uart_fifo[6] is cpu_a:inst9|tx_uart:inst2|tx_uart_fifo[6]
--operation mode is normal

E1_tx_uart_fifo[6]_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][6];
E1_tx_uart_fifo[6] = DFFE(E1_tx_uart_fifo[6]_lut_out, clk, B1_inst7, , E1L1);


--E1_tx_uart_fifo[0] is cpu_a:inst9|tx_uart:inst2|tx_uart_fifo[0]
--operation mode is normal

E1_tx_uart_fifo[0]_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][0];
E1_tx_uart_fifo[0] = DFFE(E1_tx_uart_fifo[0]_lut_out, clk, B1_inst7, , E1L1);


--E1_tx_uart_fifo[1] is cpu_a:inst9|tx_uart:inst2|tx_uart_fifo[1]
--operation mode is normal

E1_tx_uart_fifo[1]_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][1];
E1_tx_uart_fifo[1] = DFFE(E1_tx_uart_fifo[1]_lut_out, clk, B1_inst7, , E1L1);


--E1_tx_uart_fifo[2] is cpu_a:inst9|tx_uart:inst2|tx_uart_fifo[2]
--operation mode is normal

E1_tx_uart_fifo[2]_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][2];
E1_tx_uart_fifo[2] = DFFE(E1_tx_uart_fifo[2]_lut_out, clk, B1_inst7, , E1L1);


--E1_tx_uart_fifo[7] is cpu_a:inst9|tx_uart:inst2|tx_uart_fifo[7]
--operation mode is normal

E1_tx_uart_fifo[7]_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][7];
E1_tx_uart_fifo[7] = DFFE(E1_tx_uart_fifo[7]_lut_out, clk, B1_inst7, , E1L1);


--E1L03 is cpu_a:inst9|tx_uart:inst2|tx_s~12
--operation mode is normal

E1L03 = P7_sload_path[1] # P7_sload_path[2];


--E1L13 is cpu_a:inst9|tx_uart:inst2|tx_s~23
--operation mode is normal

E1L13 = E1L03 & E1_tx_s & P7_sload_path[3] & !E1L71;


--E1L23 is cpu_a:inst9|tx_uart:inst2|tx_s~27
--operation mode is normal

E1L23 = E1_reduce_nor_7 & (E1L13 # E1_tx_uart_busy & !E1_tx_s);


--E1_tx_clk_div[6] is cpu_a:inst9|tx_uart:inst2|tx_clk_div[6]
--operation mode is normal

E1_tx_clk_div[6]_lut_out = S1_acc_c[0][6] & B1_inst7 & P5_sload_path[1];
E1_tx_clk_div[6] = DFFE(E1_tx_clk_div[6]_lut_out, clk, B1_inst7, , E1L3);


--E1_tx_clk_div[7] is cpu_a:inst9|tx_uart:inst2|tx_clk_div[7]
--operation mode is normal

E1_tx_clk_div[7]_lut_out = S1_acc_c[0][7] & B1_inst7 & P5_sload_path[1];
E1_tx_clk_div[7] = DFFE(E1_tx_clk_div[7]_lut_out, clk, B1_inst7, , E1L3);


--E1_tx_clk_div[0] is cpu_a:inst9|tx_uart:inst2|tx_clk_div[0]
--operation mode is normal

E1_tx_clk_div[0]_lut_out = S1_acc_c[0][0] & B1_inst7 & P5_sload_path[1];
E1_tx_clk_div[0] = DFFE(E1_tx_clk_div[0]_lut_out, clk, B1_inst7, , E1L3);


--E1_tx_clk_div[1] is cpu_a:inst9|tx_uart:inst2|tx_clk_div[1]
--operation mode is normal

E1_tx_clk_div[1]_lut_out = S1_acc_c[0][1] & B1_inst7 & P5_sload_path[1];
E1_tx_clk_div[1] = DFFE(E1_tx_clk_div[1]_lut_out, clk, B1_inst7, , E1L3);


--E1_tx_clk_div[2] is cpu_a:inst9|tx_uart:inst2|tx_clk_div[2]
--operation mode is normal

E1_tx_clk_div[2]_lut_out = S1_acc_c[0][2] & B1_inst7 & P5_sload_path[1];
E1_tx_clk_div[2] = DFFE(E1_tx_clk_div[2]_lut_out, clk, B1_inst7, , E1L3);


--E1_tx_clk_div[3] is cpu_a:inst9|tx_uart:inst2|tx_clk_div[3]
--operation mode is normal

E1_tx_clk_div[3]_lut_out = S1_acc_c[0][3] & B1_inst7 & P5_sload_path[1];
E1_tx_clk_div[3] = DFFE(E1_tx_clk_div[3]_lut_out, clk, B1_inst7, , E1L3);


--E1_tx_clk_div[4] is cpu_a:inst9|tx_uart:inst2|tx_clk_div[4]
--operation mode is normal

E1_tx_clk_div[4]_lut_out = S1_acc_c[0][4] & B1_inst7 & P5_sload_path[1];
E1_tx_clk_div[4] = DFFE(E1_tx_clk_div[4]_lut_out, clk, B1_inst7, , E1L3);


--E1_tx_clk_div[5] is cpu_a:inst9|tx_uart:inst2|tx_clk_div[5]
--operation mode is normal

E1_tx_clk_div[5]_lut_out = S1_acc_c[0][5] & B1_inst7 & P5_sload_path[1];
E1_tx_clk_div[5] = DFFE(E1_tx_clk_div[5]_lut_out, clk, B1_inst7, , E1L3);


--F1L41 is cpu_a:inst9|h2v:inst4|i~48
--operation mode is normal

F1L41 = F1_a2vi_s & K1_dwait_c;


--Q1L46 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|LessThan_7~5
--operation mode is normal

Q1L46 = P2_sload_path[0] & P2_sload_path[1];


--R1L59 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|S_x.normal~6
--operation mode is normal

R1L59 = R1L61 # R1L75 & R1L36 # !R1L51;


--Q1L56 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_37_rtl_186~0
--operation mode is normal

Q1L56 = R1L87 & R1L28;


--A1L28 is rtl~1837
--operation mode is normal

A1L28 = Y1_q[0] & (!R1L98 & !Q1L56 # !Q1L06);


--R1L78 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[2]~386
--operation mode is normal

R1L78 = B1_inst7 & P3_sload_path[1] & !R1L36 & !F1_a2vi_s;

--R1L19 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[2]~446
--operation mode is normal

R1L19 = B1_inst7 & P3_sload_path[1] & !R1L36 & !F1_a2vi_s;


--A1L851 is rtl~10683
--operation mode is normal

A1L851 = Q1L06 & (!R1L51 & !R1L09 # !R1L78);


--A1L25 is rtl~1455
--operation mode is normal

A1L25 = R1L87 & R1L28 & Q1L1 & A1L851;


--Q1L68 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_59~8
--operation mode is normal

Q1L68 = Q1L06 & R1L78 & (R1L51 # R1L09);


--Q1L48 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_49_rtl_59_rtl_294~0
--operation mode is normal

Q1L48 = R1L87 & (R1L28 # Q1_pc[0]) # !R1L87 & !R1L28 & Q1L1;


--Q1L58 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_49_rtl_59_rtl_294~1
--operation mode is normal

Q1L58 = Q1L48 & (Y1_q[0] # !R1L28) # !Q1L48 & A1L52 & R1L28;


--A1L18 is rtl~1836
--operation mode is normal

A1L18 = A1L28 # A1L25 # Q1L68 & Q1L58;


--Q1L16 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|i~15
--operation mode is normal

Q1L16 = Q1L06 & (R1L98 $ (R1L87 & R1L28));


--W1L1 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15_rtl_477~10
--operation mode is normal

W1L1 = W1L9 & (W1L42 # Q1L16) # !W1L9 & W1L42 & !Q1L16;


--W1L2 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15_rtl_477~13
--operation mode is normal

W1L2 = W1L11 & (W1L62 # Q1L16) # !W1L11 & W1L62 & !Q1L16;


--W1L3 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15_rtl_477~16
--operation mode is normal

W1L3 = W1L31 & (W1L82 # Q1L16) # !W1L31 & W1L82 & !Q1L16;


--W1L4 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15_rtl_477~19
--operation mode is normal

W1L4 = W1L51 & (W1L03 # Q1L16) # !W1L51 & W1L03 & !Q1L16;


--W1L5 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15_rtl_477~22
--operation mode is normal

W1L5 = W1L71 & (W1L23 # Q1L16) # !W1L71 & W1L23 & !Q1L16;


--W1L6 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15_rtl_477~25
--operation mode is normal

W1L6 = W1L91 & (W1L43 # Q1L16) # !W1L91 & W1L43 & !Q1L16;


--W1L7 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15_rtl_477~28
--operation mode is normal

W1L7 = W1L12 & (W1L63 # Q1L16) # !W1L12 & W1L63 & !Q1L16;


--W1L8 is cpu_a:inst9|stack:inst11|stack_if:inst8|add_15_rtl_477~31
--operation mode is normal

W1L8 = W1L32 & (W1L83 # Q1L16) # !W1L32 & W1L83 & !Q1L16;


--T1_ireg_i[1] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[1]
--operation mode is normal

T1_ireg_i[1]_lut_out = T1_ireg_we_c & S1_acc_c[0][1] # !T1_ireg_we_c & T1L701 & T1L41;
T1_ireg_i[1] = DFFE(T1_ireg_i[1]_lut_out, clk, , , T1L201);


--T1L41 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~118
--operation mode is normal

T1L41 = T1L211 & (T1_reduce_nor_103 & T1_ireg_c[1] # !T1_reduce_nor_103 & T1L02) # !T1L211 & T1_ireg_c[1];


--T1L51 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~123
--operation mode is normal

T1L51 = T1_ireg_we_c & S1_acc_c[0][1] # !T1_ireg_we_c & T1L701 & T1L41;


--T1L63 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[1]~63
--operation mode is normal

T1L63 = R1L93 # T1L211 & T1_ireg_c[1] & !T1_reduce_nor_103;


--A1L48 is rtl~1847
--operation mode is normal

A1L48 = Y1_q[1] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L35 is rtl~1464
--operation mode is normal

A1L35 = R1L87 & R1L28 & Q1L3 & A1L851;


--Q1L28 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_48_rtl_62_rtl_297~0
--operation mode is normal

Q1L28 = R1L28 & (R1L87 # A1L62) # !R1L28 & !R1L87 & Q1L3;


--Q1L38 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_48_rtl_62_rtl_297~1
--operation mode is normal

Q1L38 = Q1L28 & (Y1_q[1] # !R1L87) # !Q1L28 & Q1_pc[1] & R1L87;


--A1L38 is rtl~1846
--operation mode is normal

A1L38 = A1L48 # A1L35 # Q1L68 & Q1L38;


--A1L68 is rtl~1857
--operation mode is normal

A1L68 = Y1_q[2] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L45 is rtl~1473
--operation mode is normal

A1L45 = R1L87 & R1L28 & Q1L5 & A1L851;


--Q1L08 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_47_rtl_65_rtl_300~0
--operation mode is normal

Q1L08 = R1L87 & (R1L28 # Q1_pc[2]) # !R1L87 & !R1L28 & Q1L5;


--Q1L18 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_47_rtl_65_rtl_300~1
--operation mode is normal

Q1L18 = Q1L08 & (Y1_q[2] # !R1L28) # !Q1L08 & A1L72 & R1L28;


--A1L58 is rtl~1856
--operation mode is normal

A1L58 = A1L68 # A1L45 # Q1L68 & Q1L18;


--A1L88 is rtl~1867
--operation mode is normal

A1L88 = Y1_q[3] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L55 is rtl~1482
--operation mode is normal

A1L55 = R1L87 & R1L28 & Q1L7 & A1L851;


--Q1L87 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_46_rtl_68_rtl_303~0
--operation mode is normal

Q1L87 = R1L28 & (R1L87 # A1L82) # !R1L28 & !R1L87 & Q1L7;


--Q1L97 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_46_rtl_68_rtl_303~1
--operation mode is normal

Q1L97 = Q1L87 & (Y1_q[3] # !R1L87) # !Q1L87 & Q1_pc[3] & R1L87;


--A1L78 is rtl~1866
--operation mode is normal

A1L78 = A1L88 # A1L55 # Q1L68 & Q1L97;


--A1L09 is rtl~1877
--operation mode is normal

A1L09 = Y1_q[4] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L65 is rtl~1491
--operation mode is normal

A1L65 = R1L87 & R1L28 & Q1L9 & A1L851;


--Q1L67 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_45_rtl_71_rtl_306~0
--operation mode is normal

Q1L67 = R1L87 & (R1L28 # Q1_pc[4]) # !R1L87 & !R1L28 & Q1L9;


--Q1L77 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_45_rtl_71_rtl_306~1
--operation mode is normal

Q1L77 = Q1L67 & (Y1_q[4] # !R1L28) # !Q1L67 & A1L92 & R1L28;


--A1L98 is rtl~1876
--operation mode is normal

A1L98 = A1L09 # A1L65 # Q1L68 & Q1L77;


--T1_ireg_i[5] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[5]
--operation mode is normal

T1_ireg_i[5]_lut_out = T1_ireg_we_c & S1_acc_c[0][5] # !T1_ireg_we_c & T1L701 & T1L21;
T1_ireg_i[5] = DFFE(T1_ireg_i[5]_lut_out, clk, , , T1L201);


--T1L21 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~108
--operation mode is normal

T1L21 = T1L211 & (T1_reduce_nor_103 & T1_ireg_c[5] # !T1_reduce_nor_103 & T1L82) # !T1L211 & T1_ireg_c[5];


--T1L31 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~113
--operation mode is normal

T1L31 = T1_ireg_we_c & S1_acc_c[0][5] # !T1_ireg_we_c & T1L701 & T1L21;


--T1L74 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[5]~70
--operation mode is normal

T1L74 = R1L84 # T1L211 & T1_ireg_c[5] & !T1_reduce_nor_103;


--A1L29 is rtl~1887
--operation mode is normal

A1L29 = Y1_q[5] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L75 is rtl~1500
--operation mode is normal

A1L75 = R1L87 & R1L28 & Q1L11 & A1L851;


--Q1L47 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_44_rtl_74_rtl_309~0
--operation mode is normal

Q1L47 = R1L28 & (R1L87 # A1L03) # !R1L28 & !R1L87 & Q1L11;


--Q1L57 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_44_rtl_74_rtl_309~1
--operation mode is normal

Q1L57 = Q1L47 & (Y1_q[5] # !R1L87) # !Q1L47 & Q1_pc[5] & R1L87;


--A1L19 is rtl~1886
--operation mode is normal

A1L19 = A1L29 # A1L75 # Q1L68 & Q1L57;


--T1_ireg_i[6] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[6]
--operation mode is normal

T1_ireg_i[6]_lut_out = T1_ireg_we_c & S1_acc_c[0][6] # !T1_ireg_we_c & T1L701 & T1L01;
T1_ireg_i[6] = DFFE(T1_ireg_i[6]_lut_out, clk, , , T1L201);


--T1L01 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~98
--operation mode is normal

T1L01 = T1L211 & (T1_reduce_nor_103 & T1_ireg_c[6] # !T1_reduce_nor_103 & T1L03) # !T1L211 & T1_ireg_c[6];


--T1L11 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~103
--operation mode is normal

T1L11 = T1_ireg_we_c & S1_acc_c[0][6] # !T1_ireg_we_c & T1L701 & T1L01;


--T1L94 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[6]~77
--operation mode is normal

T1L94 = R1L94 # T1L211 & T1_ireg_c[6] & !T1_reduce_nor_103;


--A1L49 is rtl~1897
--operation mode is normal

A1L49 = Y1_q[6] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L85 is rtl~1509
--operation mode is normal

A1L85 = R1L87 & R1L28 & Q1L31 & A1L851;


--Q1L27 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_43_rtl_77_rtl_312~0
--operation mode is normal

Q1L27 = R1L87 & (R1L28 # Q1_pc[6]) # !R1L87 & !R1L28 & Q1L31;


--Q1L37 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_43_rtl_77_rtl_312~1
--operation mode is normal

Q1L37 = Q1L27 & (Y1_q[6] # !R1L28) # !Q1L27 & A1L13 & R1L28;


--A1L39 is rtl~1896
--operation mode is normal

A1L39 = A1L49 # A1L85 # Q1L68 & Q1L37;


--A1L69 is rtl~1907
--operation mode is normal

A1L69 = Y1_q[7] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L95 is rtl~1518
--operation mode is normal

A1L95 = R1L87 & R1L28 & Q1L51 & A1L851;


--Q1L07 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_42_rtl_80_rtl_315~0
--operation mode is normal

Q1L07 = R1L28 & (R1L87 # A1L23) # !R1L28 & !R1L87 & Q1L51;


--Q1L17 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_42_rtl_80_rtl_315~1
--operation mode is normal

Q1L17 = Q1L07 & (Y1_q[7] # !R1L87) # !Q1L07 & Q1_pc[7] & R1L87;


--A1L59 is rtl~1906
--operation mode is normal

A1L59 = A1L69 # A1L95 # Q1L68 & Q1L17;


--A1L89 is rtl~1917
--operation mode is normal

A1L89 = Y1_q[8] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L06 is rtl~1527
--operation mode is normal

A1L06 = R1L87 & R1L28 & Q1L71 & A1L851;


--Q1L86 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_41_rtl_83_rtl_318~0
--operation mode is normal

Q1L86 = R1L87 & (R1L28 # Q1_pc[8]) # !R1L87 & !R1L28 & Q1L71;


--Q1L96 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_41_rtl_83_rtl_318~1
--operation mode is normal

Q1L96 = Q1L86 & (Y1_q[8] # !R1L28) # !Q1L86 & A1L33 & R1L28;


--A1L79 is rtl~1916
--operation mode is normal

A1L79 = A1L89 # A1L06 # Q1L68 & Q1L96;


--R1L411 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[1]~532
--operation mode is normal

R1L411 = B1_inst7 & !R1L23 & !R1L92;

--R1L511 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[1]~572
--operation mode is normal

R1L511 = B1_inst7 & !R1L23 & !R1L92;


--R1L611 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[2]~570
--operation mode is normal

R1L611 = (R1L53 # R1L711 & !R1L62) & CASCADE(R1L511);


--T1L211 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|i~815
--operation mode is normal

T1L211 = (R1L2 & R1L47 & (R1L211 # !R1L1)) & CASCADE(T1L311);


--T1L201 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[4]~2
--operation mode is normal

T1L201 = R1_int_start_c & B1_inst7;


--R1L36 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~509
--operation mode is normal

R1L36 = (K1_dwait_c & B1_inst7 & P3_sload_path[1]) & CASCADE(R1L66);


--R1L2 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|C_raw~61
--operation mode is normal

R1L2 = (R1L75 & !R1L89 & !R1L001 & !R1L611) & CASCADE(R1L111);


--R1L421 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TD_x[3]~36
--operation mode is normal

R1L421 = !R1L62 & !R1L23 & !R1L92 & !R1L53;


--R1L44 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[7]~29
--operation mode is normal

R1L44 = R1L75 & R1L16 & R1_data_is_c[3] & K1_dwait_c;


--R1L54 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[7]~30
--operation mode is normal

R1L54 = Y2_q[7] & (!K1_dwait_c # !R1L16 # !R1L75);


--R1L04 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[6]~26
--operation mode is normal

R1L04 = R1L75 & R1L16 & R1_data_is_c[2] & K1_dwait_c;


--R1L14 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[6]~27
--operation mode is normal

R1L14 = Y2_q[6] & (!K1_dwait_c # !R1L16 # !R1L75);


--R1L721 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|valid_x~23
--operation mode is normal

R1L721 = !R1L001 & !R1L61 & (!R1_skip_c # !R1L101);


--R1L621 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|valid_x~7
--operation mode is normal

R1L621 = R1L721 & (R1L211 # !R1L1 # !R1L2);


--A1L261 is rtl~10906
--operation mode is normal

A1L261 = (R1_TD_c[1] & !R1_TD_c[2] & !R1_TD_c[0]) & CASCADE(A1L661);


--K1L12 is cpu_a:inst9|waitstategen:inst12|i~119
--operation mode is normal

K1L12 = K1_cpu_daddr_c[8] & (K1L61 # T1L611) # !K1_cpu_daddr_c[8] & K1L61 & !T1L611;


--M1L01 is cpu_a:inst9|ctrl8cpuapex:inst19|mux_x[1]~4
--operation mode is normal

M1L01 = K1L91 & K1L12 & !K1L81 & !K1L02;


--T1_iinc_i[2] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_i[2]
--operation mode is normal

T1_iinc_i[2]_lut_out = T1_iinc_we_c & S1_acc_c[0][2] # !T1_iinc_we_c & T1L701 & T1_iinc_c[2];
T1_iinc_i[2] = DFFE(T1_iinc_i[2]_lut_out, clk, , , T1L201);


--T1_iinc_we_c is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_we_c
--operation mode is normal

T1_iinc_we_c_lut_out = !T1_reduce_nor_119 & T1L701 & R1L67 & T1L211;
T1_iinc_we_c = DFFE(T1_iinc_we_c_lut_out, clk, B1_inst7, , );


--T1L18 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_x[2]~5
--operation mode is normal

T1L18 = T1_iinc_we_c & S1_acc_c[0][2] # !T1_iinc_we_c & T1L701 & T1_iinc_c[2];


--C1_rx_uart_reg[4] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[4]
--operation mode is normal

C1_rx_uart_reg[4]_lut_out = !RXD;
C1_rx_uart_reg[4] = DFFE(C1_rx_uart_reg[4]_lut_out, clk, B1_inst7, , C1L48);


--C1_rx_s[1] is cpu_a:inst9|rx_uart:inst|rx_s[1]
--operation mode is normal

C1_rx_s[1]_lut_out = (C1_rx_s[1] & C1_reduce_nor_68 # !C1_rx_s[1] & C1_rx_bit_count[3] & !C1_reduce_nor_27) & CASCADE(C1L81);
C1_rx_s[1] = DFFE(C1_rx_s[1]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_s[0] is cpu_a:inst9|rx_uart:inst|rx_s[0]
--operation mode is normal

C1_rx_s[0]_lut_out = !C1_rx_s[1] & (A1L561 # C1_rx_s[0] & !A1L331);
C1_rx_s[0] = DFFE(C1_rx_s[0]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_8_count[0] is cpu_a:inst9|rx_uart:inst|rx_8_count[0]
--operation mode is normal

C1_rx_8_count[0]_lut_out = C1_rx_8_count[0] & !C1_rx_s[1] # !C1_rx_8_count[0] & !C1_rx_s[0] & C1_rx_s[1];
C1_rx_8_count[0] = DFFE(C1_rx_8_count[0]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_uart_reg[8] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[8]
--operation mode is normal

C1_rx_uart_reg[8]_lut_out = !RXD;
C1_rx_uart_reg[8] = DFFE(C1_rx_uart_reg[8]_lut_out, clk, B1_inst7, , C1L29);


--C1L26 is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[4]~29
--operation mode is normal

C1L26 = C1_rx_s[1] & !C1_rx_s[0] & !C1_rx_8_count[0] & !C1_rx_uart_reg[8];

--C1L56 is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[4]~45
--operation mode is normal

C1L56 = C1_rx_s[1] & !C1_rx_s[0] & !C1_rx_8_count[0] & !C1_rx_uart_reg[8];


--C1L12 is cpu_a:inst9|rx_uart:inst|reduce_nor_7~35
--operation mode is normal

C1L12 = P1_q[6] # P1_q[7];


--C1L02 is cpu_a:inst9|rx_uart:inst|reduce_nor_7~28
--operation mode is normal

C1L02 = P1_q[0] # P1_q[1] # P1_q[2] # P1_q[3];


--C1_reduce_nor_7 is cpu_a:inst9|rx_uart:inst|reduce_nor_7
--operation mode is normal

C1_reduce_nor_7 = !C1L12 & !C1L02 & !P1_q[4] & !P1_q[5];


--C1_rx_8_count[1] is cpu_a:inst9|rx_uart:inst|rx_8_count[1]
--operation mode is normal

C1_rx_8_count[1]_lut_out = C1_rx_s[1] & !C1_rx_s[0] & (C1_rx_8_count[1] $ C1_rx_8_count[0]) # !C1_rx_s[1] & C1_rx_8_count[1];
C1_rx_8_count[1] = DFFE(C1_rx_8_count[1]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_8_count[2] is cpu_a:inst9|rx_uart:inst|rx_8_count[2]
--operation mode is normal

C1_rx_8_count[2]_lut_out = C1_rx_s[1] & !C1_rx_s[0] & (C1_rx_8_count[2] $ C1L6) # !C1_rx_s[1] & C1_rx_8_count[2];
C1_rx_8_count[2] = DFFE(C1_rx_8_count[2]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1L36 is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[4]~37
--operation mode is normal

C1L36 = C1L26 & C1_reduce_nor_7 & !C1_rx_8_count[1] & !C1_rx_8_count[2];


--T1_iinc_i[4] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_i[4]
--operation mode is normal

T1_iinc_i[4]_lut_out = T1_iinc_we_c & S1_acc_c[0][4] # !T1_iinc_we_c & T1L701 & T1_iinc_c[4];
T1_iinc_i[4] = DFFE(T1_iinc_i[4]_lut_out, clk, , , T1L201);


--T1L38 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_x[4]~2
--operation mode is normal

T1L38 = T1_iinc_we_c & S1_acc_c[0][4] # !T1_iinc_we_c & T1L701 & T1_iinc_c[4];


--C1_rx_uart_reg[1] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[1]
--operation mode is normal

C1_rx_uart_reg[1]_lut_out = !RXD;
C1_rx_uart_reg[1] = DFFE(C1_rx_uart_reg[1]_lut_out, clk, B1_inst7, , C1L87);


--C1_rx_uart_full_s is cpu_a:inst9|rx_uart:inst|rx_uart_full_s
--operation mode is normal

C1_rx_uart_full_s_lut_out = C1L46 & C1_reduce_nor_7 & (!C1_rx_8_count[2] # !C1L6);
C1_rx_uart_full_s = DFFE(C1_rx_uart_full_s_lut_out, clk, B1_inst7, , );


--A1L951 is rtl~10839
--operation mode is normal

A1L951 = K1L22 & !K1_ndwe_c # !B1_inst7;


--K1_ndre_c is cpu_a:inst9|waitstategen:inst12|ndre_c
--operation mode is normal

K1_ndre_c_lut_out = T1L701 & R1L57 & (!T1L111 # !T1L211);
K1_ndre_c = DFFE(K1_ndre_c_lut_out, clk, B1_inst7, , !K1_dwait_c);


--T1_iinc_i[1] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_i[1]
--operation mode is normal

T1_iinc_i[1]_lut_out = T1_iinc_we_c & S1_acc_c[0][1] # !T1_iinc_we_c & T1L701 & T1_iinc_c[1];
T1_iinc_i[1] = DFFE(T1_iinc_i[1]_lut_out, clk, , , T1L201);


--T1L08 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_x[1]~23
--operation mode is normal

T1L08 = T1_iinc_we_c & S1_acc_c[0][1] # !T1_iinc_we_c & T1L701 & T1_iinc_c[1];


--C1_rx_uart_reg[5] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[5]
--operation mode is normal

C1_rx_uart_reg[5]_lut_out = !RXD;
C1_rx_uart_reg[5] = DFFE(C1_rx_uart_reg[5]_lut_out, clk, B1_inst7, , C1L68);


--T1_iinc_i[5] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_i[5]
--operation mode is normal

T1_iinc_i[5]_lut_out = T1_iinc_we_c & S1_acc_c[0][5] # !T1_iinc_we_c & T1L701 & T1_iinc_c[5];
T1_iinc_i[5] = DFFE(T1_iinc_i[5]_lut_out, clk, , , T1L201);


--T1L48 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_x[5]~20
--operation mode is normal

T1L48 = T1_iinc_we_c & S1_acc_c[0][5] # !T1_iinc_we_c & T1L701 & T1_iinc_c[5];


--C1_rx_uart_reg[6] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[6]
--operation mode is normal

C1_rx_uart_reg[6]_lut_out = !RXD;
C1_rx_uart_reg[6] = DFFE(C1_rx_uart_reg[6]_lut_out, clk, B1_inst7, , C1L88);


--T1_iinc_i[6] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_i[6]
--operation mode is normal

T1_iinc_i[6]_lut_out = T1_iinc_we_c & S1_acc_c[0][6] # !T1_iinc_we_c & T1L701 & T1_iinc_c[6];
T1_iinc_i[6] = DFFE(T1_iinc_i[6]_lut_out, clk, , , T1L201);


--T1L58 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_x[6]~17
--operation mode is normal

T1L58 = T1_iinc_we_c & S1_acc_c[0][6] # !T1_iinc_we_c & T1L701 & T1_iinc_c[6];


--T1_iinc_i[7] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_i[7]
--operation mode is normal

T1_iinc_i[7]_lut_out = T1_iinc_we_c & S1_acc_c[0][7] # !T1_iinc_we_c & T1L701 & T1_iinc_c[7];
T1_iinc_i[7] = DFFE(T1_iinc_i[7]_lut_out, clk, , , T1L201);


--T1L68 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_x[7]~14
--operation mode is normal

T1L68 = T1_iinc_we_c & S1_acc_c[0][7] # !T1_iinc_we_c & T1L701 & T1_iinc_c[7];


--T1_ireg_i[7] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|ireg_i[7]
--operation mode is normal

T1_ireg_i[7]_lut_out = T1L71 # T1_ireg_we_c & S1_acc_c[0][7];
T1_ireg_i[7] = DFFE(T1_ireg_i[7]_lut_out, clk, , , T1L201);


--T1L1 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~30
--operation mode is normal

T1L1 = T1_ireg_we_c & S1_acc_c[0][7];


--R1L05 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[11]~49
--operation mode is normal

R1L05 = R1L75 & (R1L36 & R1_data_is_c[7] # !R1L36 & Y2_q[11]) # !R1L75 & Y2_q[11];


--C1_rx_uart_reg[0] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[0]
--operation mode is normal

C1_rx_uart_reg[0]_lut_out = !RXD;
C1_rx_uart_reg[0] = DFFE(C1_rx_uart_reg[0]_lut_out, clk, B1_inst7, , C1L67);


--G1L82 is cpu_a:inst9|interrupt:inst5|i~137
--operation mode is normal

G1L82 = E1L6 & (T1L611 & !K1_cpu_daddr_c[0] # !T1L611 & !K1L7);


--E1L1 is cpu_a:inst9|tx_uart:inst2|i~45
--operation mode is normal

E1L1 = !K1L02 & !K1L91 & K1L81 & G1L82;


--T1_iinc_i[0] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_i[0]
--operation mode is normal

T1_iinc_i[0]_lut_out = T1_iinc_we_c & S1_acc_c[0][0] # !T1_iinc_we_c & T1L701 & T1_iinc_c[0];
T1_iinc_i[0] = DFFE(T1_iinc_i[0]_lut_out, clk, , , T1L201);


--T1L97 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_x[0]~11
--operation mode is normal

T1L97 = T1_iinc_we_c & S1_acc_c[0][0] # !T1_iinc_we_c & T1L701 & T1_iinc_c[0];


--C1_rx_uart_reg[3] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[3]
--operation mode is normal

C1_rx_uart_reg[3]_lut_out = !RXD;
C1_rx_uart_reg[3] = DFFE(C1_rx_uart_reg[3]_lut_out, clk, B1_inst7, , C1L28);


--G1_int_masked[3] is cpu_a:inst9|interrupt:inst5|int_masked[3]
--operation mode is normal

G1_int_masked[3]_lut_out = G1_int_mask_c[3] & H1_tmr_int_x;
G1_int_masked[3] = DFFE(G1_int_masked[3]_lut_out, clk, B1_inst7, , );


--G1_int_masked_c[3] is cpu_a:inst9|interrupt:inst5|int_masked_c[3]
--operation mode is normal

G1_int_masked_c[3]_lut_out = G1_int_masked[3];
G1_int_masked_c[3] = DFFE(G1_int_masked_c[3]_lut_out, clk, B1_inst7, , );


--G1_int_clr_c[3] is cpu_a:inst9|interrupt:inst5|int_clr_c[3]
--operation mode is normal

G1_int_clr_c[3]_lut_out = S1_acc_c[0][3] & B1_inst7 & P5_sload_path[1];
G1_int_clr_c[3] = DFFE(G1_int_clr_c[3]_lut_out, clk, B1_inst7, , G1L72);


--T1_iinc_i[3] is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_i[3]
--operation mode is normal

T1_iinc_i[3]_lut_out = T1_iinc_we_c & S1_acc_c[0][3] # !T1_iinc_we_c & T1L701 & T1_iinc_c[3];
T1_iinc_i[3] = DFFE(T1_iinc_i[3]_lut_out, clk, , , T1L201);


--T1L28 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|iinc_x[3]~8
--operation mode is normal

T1L28 = T1_iinc_we_c & S1_acc_c[0][3] # !T1_iinc_we_c & T1L701 & T1_iinc_c[3];


--E1L81 is cpu_a:inst9|tx_uart:inst2|tx_16_count[3]~3
--operation mode is normal

E1L81 = B1_inst7 & !E1L41 & !E1L51;


--E1L2 is cpu_a:inst9|tx_uart:inst2|i~113
--operation mode is normal

E1L2 = E1L71 & !E1_tx_s & E1_tx_uart_busy # !E1L71 & (E1_tx_s # E1_tx_uart_busy);


--E1L7 is cpu_a:inst9|tx_uart:inst2|i~456
--operation mode is normal

E1L7 = E1L6 & (T1L611 & K1_cpu_daddr_c[0] # !T1L611 & K1L7);


--E1L3 is cpu_a:inst9|tx_uart:inst2|i~137
--operation mode is normal

E1L3 = K1L81 & E1L7 & !K1L02 & !K1L91;


--R1L58 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[2]~348
--operation mode is normal

R1L58 = R1L75 & !R1L001 & (!R1_skip_c # !R1L101);


--R1L68 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[2]~377
--operation mode is normal

R1L68 = R1L58 & (R1L801 # !R1L211 # !R1L611);


--R1L98 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[2]~444
--operation mode is normal

R1L98 = (R1L51 # R1L85 & R1_reduce_nor_128 & R1L68) & CASCADE(R1L19);


--R1L73 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[5]~32
--operation mode is normal

R1L73 = R1L75 & R1L16 & R1_data_is_c[1] & K1_dwait_c;


--R1L83 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[5]~33
--operation mode is normal

R1L83 = Y2_q[5] & (!K1_dwait_c # !R1L16 # !R1L75);


--R1L711 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|TC_x[2]~571
--operation mode is normal

R1L711 = (!R1L73 & !R1L83 & (R1L44 # R1L54)) & CASCADE(R1L34);


--G1_int_pending_c[0] is cpu_a:inst9|interrupt:inst5|int_pending_c[0]
--operation mode is normal

G1_int_pending_c[0]_lut_out = !G1_int_clr_c[0] & (G1_int_pending_c[0] # G1_int_masked[0] & !G1_int_masked_c[0]);
G1_int_pending_c[0] = DFFE(G1_int_pending_c[0]_lut_out, clk, B1_inst7, , );


--G1_int_pending_c[1] is cpu_a:inst9|interrupt:inst5|int_pending_c[1]
--operation mode is normal

G1_int_pending_c[1]_lut_out = !G1_int_clr_c[1] & (G1_int_pending_c[1] # G1_int_masked[1] & !G1_int_masked_c[1]);
G1_int_pending_c[1] = DFFE(G1_int_pending_c[1]_lut_out, clk, B1_inst7, , );


--G1_int_pending_c[2] is cpu_a:inst9|interrupt:inst5|int_pending_c[2]
--operation mode is normal

G1_int_pending_c[2]_lut_out = !G1_int_clr_c[2] & (G1_int_pending_c[2] # G1_int_masked[2] & !G1_int_masked_c[2]);
G1_int_pending_c[2] = DFFE(G1_int_pending_c[2]_lut_out, clk, B1_inst7, , );


--R1L26 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~457
--operation mode is normal

R1L26 = G1_int_pending_c[0] # G1_int_pending_c[1] # G1_int_pending_c[2] # G1_int_pending_c[3];


--R1L51 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|E_x.int_e~96
--operation mode is normal

R1L51 = (R1L75 & R1L26 & (!K1_dwait_c # !R1L16)) & CASCADE(R1L41);


--R1L39Q is cpu_a:inst9|cpu:inst1|cpu_cu:I2|S_c~9
--operation mode is normal

R1L39Q_lut_out = R1L69 # R1L56 & !R1L51 # !P3_sload_path[1];
R1L39Q = DFFE(R1L39Q_lut_out, clk, B1_inst7, , );


--R1L41 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|E_x.int_e~80
--operation mode is normal

R1L41 = R1L39Q & !R1_int_stop_c & !F1_a2vi_s;


--R1L46 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~510
--operation mode is normal

R1L46 = (R1L49Q & !R1L901 & (!R1L411 # !R1L62)) & CASCADE(R1L76);

--R1L86 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~514
--operation mode is normal

R1L86 = (R1L49Q & !R1L901 & (!R1L411 # !R1L62)) & CASCADE(R1L76);


--Q1L78 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_59~9
--operation mode is normal

Q1L78 = R1L98 & R1L28 & B1_inst7 & P2_sload_path[1];


--A1L52 is rtl~313
--operation mode is normal

A1L52 = Q1L78 & (R1L87 & A1L52 # !R1L87 & Y2_q[4]) # !Q1L78 & A1L52;


--W1_addr_c[0] is cpu_a:inst9|stack:inst11|stack_if:inst8|addr_c[0]
--operation mode is normal

W1_addr_c[0]_lut_out = W1L9 & !W1L42 & !Q1L16 # !W1L9 & (Q1L16 # !W1L42);
W1_addr_c[0] = DFFE(W1_addr_c[0]_lut_out, clk, B1_inst7, , );


--Q1L26 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|i~16
--operation mode is normal

Q1L26 = Q1L06 & R1L98 & R1L87 & R1L28;


--W1_addr_c[1] is cpu_a:inst9|stack:inst11|stack_if:inst8|addr_c[1]
--operation mode is normal

W1_addr_c[1]_lut_out = W1L11 & !W1L62 & !Q1L16 # !W1L11 & (Q1L16 # !W1L62);
W1_addr_c[1] = DFFE(W1_addr_c[1]_lut_out, clk, B1_inst7, , );


--W1_addr_c[2] is cpu_a:inst9|stack:inst11|stack_if:inst8|addr_c[2]
--operation mode is normal

W1_addr_c[2]_lut_out = W1L31 & !W1L82 & !Q1L16 # !W1L31 & (Q1L16 # !W1L82);
W1_addr_c[2] = DFFE(W1_addr_c[2]_lut_out, clk, B1_inst7, , );


--W1_addr_c[3] is cpu_a:inst9|stack:inst11|stack_if:inst8|addr_c[3]
--operation mode is normal

W1_addr_c[3]_lut_out = W1L51 & !W1L03 & !Q1L16 # !W1L51 & (Q1L16 # !W1L03);
W1_addr_c[3] = DFFE(W1_addr_c[3]_lut_out, clk, B1_inst7, , );


--W1_addr_c[4] is cpu_a:inst9|stack:inst11|stack_if:inst8|addr_c[4]
--operation mode is normal

W1_addr_c[4]_lut_out = W1L71 & !W1L23 & !Q1L16 # !W1L71 & (Q1L16 # !W1L23);
W1_addr_c[4] = DFFE(W1_addr_c[4]_lut_out, clk, B1_inst7, , );


--W1_addr_c[5] is cpu_a:inst9|stack:inst11|stack_if:inst8|addr_c[5]
--operation mode is normal

W1_addr_c[5]_lut_out = W1L91 & !W1L43 & !Q1L16 # !W1L91 & (Q1L16 # !W1L43);
W1_addr_c[5] = DFFE(W1_addr_c[5]_lut_out, clk, B1_inst7, , );


--W1_addr_c[6] is cpu_a:inst9|stack:inst11|stack_if:inst8|addr_c[6]
--operation mode is normal

W1_addr_c[6]_lut_out = W1L12 & !W1L63 & !Q1L16 # !W1L12 & (Q1L16 # !W1L63);
W1_addr_c[6] = DFFE(W1_addr_c[6]_lut_out, clk, B1_inst7, , );


--W1_addr_c[7] is cpu_a:inst9|stack:inst11|stack_if:inst8|addr_c[7]
--operation mode is normal

W1_addr_c[7]_lut_out = W1L32 & !W1L83 & !Q1L16 # !W1L32 & (Q1L16 # !W1L83);
W1_addr_c[7] = DFFE(W1_addr_c[7]_lut_out, clk, B1_inst7, , );


--A1L62 is rtl~314
--operation mode is normal

A1L62 = Q1L78 & (R1L87 & A1L62 # !R1L87 & Y2_q[5]) # !Q1L78 & A1L62;


--A1L72 is rtl~315
--operation mode is normal

A1L72 = Q1L78 & (R1L87 & A1L72 # !R1L87 & Y2_q[6]) # !Q1L78 & A1L72;


--A1L82 is rtl~316
--operation mode is normal

A1L82 = Q1L78 & (R1L87 & A1L82 # !R1L87 & Y2_q[7]) # !Q1L78 & A1L82;


--A1L92 is rtl~317
--operation mode is normal

A1L92 = Q1L78 & (R1L87 & A1L92 # !R1L87 & Y2_q[8]) # !Q1L78 & A1L92;


--A1L03 is rtl~318
--operation mode is normal

A1L03 = Q1L78 & (R1L87 & A1L03 # !R1L87 & Y2_q[9]) # !Q1L78 & A1L03;


--A1L13 is rtl~319
--operation mode is normal

A1L13 = Q1L78 & (R1L87 & A1L13 # !R1L87 & Y2_q[10]) # !Q1L78 & A1L13;


--T1L15 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|daddr_x[7]~266
--operation mode is normal

T1L15 = (R1L05 # T1L211 & T1_ireg_c[7] & !T1_reduce_nor_103) & CASCADE(T1L411);


--A1L23 is rtl~320
--operation mode is normal

A1L23 = Q1L78 & (R1L87 & A1L23 # !R1L87 & Y2_q[11]) # !Q1L78 & A1L23;


--A1L33 is rtl~321
--operation mode is normal

A1L33 = Q1L78 & (R1L87 & A1L33 # !R1L87 & Y2_q[12]) # !Q1L78 & A1L33;


--Y1_q[9] is cpu_a:inst9|stack:inst11|lpm_ram_dq0:inst|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[9]
Y1_q[9]_data_in = A1L99;
Y1_q[9]_write_enable = Q1L16;
Y1_q[9]_clock_0 = clk;
Y1_q[9]_write_address = WR_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[9]_read_address = RD_ADDR(W1L1, W1L2, W1L3, W1L4, W1L5, W1L6, W1L7, W1L8);
Y1_q[9] = MEMORY_SEGMENT(Y1_q[9]_data_in, Y1_q[9]_write_enable, Y1_q[9]_clock_0, , , , , , , Y1_q[9]_write_address, Y1_q[9]_read_address);


--Q1L65 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[9]~812
--operation mode is normal

Q1L65 = Y1_q[9] # !R1L28 # !R1L87;


--Y2_q[13] is cpu_a:inst9|lpm_ram_dq1:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[13]
Y2_q[13]_data_in = ~GND;
Y2_q[13]_write_enable = M1L1;
Y2_q[13]_clock_0 = clk;
Y2_q[13]_write_address = WR_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[13]_read_address = RD_ADDR(F1L51, F1L61, F1L71, F1L81, F1L91, F1L02, F1L12, F1L22, F1L32, F1L31);
Y2_q[13] = MEMORY_SEGMENT(Y2_q[13]_data_in, Y2_q[13]_write_enable, Y2_q[13]_clock_0, , , , , , , Y2_q[13]_write_address, Y2_q[13]_read_address);


--Q1L75 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[9]~818
--operation mode is normal

Q1L75 = R1L48 & Y2_q[13] & (R1L18 # R1L38);


--Q1_pc[9] is cpu_a:inst9|cpu:inst1|cpu_iu:I1|pc[9]
--operation mode is normal

Q1_pc[9]_lut_out = Q1L95;
Q1_pc[9] = DFFE(Q1_pc[9]_lut_out, clk, B1_inst7, , );


--Q1L85 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[9]~819
--operation mode is normal

Q1L85 = !R1L28 & (R1L87 & Q1L91 # !R1L87 & Q1_pc[9]);


--Q1L95 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|iaddr_x[9]~2199
--operation mode is normal

Q1L95 = (R1L98 & Q1L65 # !R1L98 & (Q1L75 # Q1L85)) & CASCADE(Q1L36);


--R1_idata_c[13] is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_c[13]
--operation mode is normal

R1_idata_c[13]_lut_out = R1L75 & (R1L36 & R1_idata_c[13] # !R1L36 & Y2_q[13]) # !R1L75 & Y2_q[13];
R1_idata_c[13] = DFFE(R1_idata_c[13]_lut_out, clk, B1_inst7, , );


--R1L25 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|idata_x[13]~46
--operation mode is normal

R1L25 = R1L75 & (R1L36 & R1_idata_c[13] # !R1L36 & Y2_q[13]) # !R1L75 & Y2_q[13];


--T1L011 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|i~796
--operation mode is normal

T1L011 = !R1L64 & !R1L74 & !R1L25 & !R1L15;


--T1L311 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|i~816
--operation mode is normal

T1L311 = (!R1L84 & !R1L94 & !R1L05) & CASCADE(T1L011);


--R1L56 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|i~511
--operation mode is normal

R1L56 = (R1L75 & !F1_a2vi_s & (!K1_dwait_c # !R1L16)) & CASCADE(R1L86);


--A1L321 is rtl~2426
--operation mode is normal

A1L321 = R1_TD_c[0] & S1_acc_c[0][7] # !R1_TD_c[0] & S1_acc_c[0][0] & R1_TD_c[1];


--A1L361 is rtl~10907
--operation mode is normal

A1L361 = (!R1_TD_c[2] & (R1_TC_c[1] $ !R1_TC_c[0])) & CASCADE(A1L321);


--A1L221 is rtl~2416
--operation mode is normal

A1L221 = R1_TD_c[2] $ (R1_TC_c[1] $ R1_TC_c[0] # !R1_TD_c[0]);


--A1L461 is rtl~10908
--operation mode is normal

A1L461 = (S1_acc_c[0][8] & !R1_TD_c[1]) & CASCADE(A1L221);


--S1L48 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[2]~2293
--operation mode is normal

S1L48 = (!T1L111 # !T1L211 # !R1L57) & CASCADE(S1L38);

--S1L58 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[2]~2296
--operation mode is normal

S1L58 = (!T1L111 # !T1L211 # !R1L57) & CASCADE(S1L38);


--C1_rx_uart_fifo[2] is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[2]
--operation mode is normal

C1_rx_uart_fifo[2]_lut_out = !C1_rx_uart_reg[2];
C1_rx_uart_fifo[2] = DFFE(C1_rx_uart_fifo[2]_lut_out, clk, B1_inst7, , C1L36);


--C1_rx_uart_ovr_d is cpu_a:inst9|rx_uart:inst|rx_uart_ovr_d
--operation mode is normal

C1_rx_uart_ovr_d_lut_out = C1_rx_uart_ovr_s # C1_rx_uart_ovr_d & !C1_rx_uart_full_c;
C1_rx_uart_ovr_d = DFFE(C1_rx_uart_ovr_d_lut_out, clk, B1_inst7, , );


--K1L43 is cpu_a:inst9|waitstategen:inst12|i~1195
--operation mode is normal

K1L43 = (M1_mux_c[1] & C1_rx_uart_fifo[2] # !M1_mux_c[1] & C1_rx_uart_ovr_d & !C1_rx_uart_full_c) & CASCADE(M1L6);


--T1_reduce_nor_119 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|reduce_nor_119
--operation mode is normal

T1_reduce_nor_119 = R1L63 # R1L24 # !R1L93;


--A1L921 is rtl~9986
--operation mode is normal

A1L921 = C1_rx_s[0] & !C1_rx_s[1];


--C1_rx_bit_count[0] is cpu_a:inst9|rx_uart:inst|rx_bit_count[0]
--operation mode is normal

C1_rx_bit_count[0]_lut_out = C1_rx_bit_count[0] & A1L101 # !C1_rx_bit_count[0] & A1L231 & !C1_rx_bit_count[3];
C1_rx_bit_count[0] = DFFE(C1_rx_bit_count[0]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_bit_count[1] is cpu_a:inst9|rx_uart:inst|rx_bit_count[1]
--operation mode is normal

C1_rx_bit_count[1]_lut_out = C1_rx_bit_count[1] & (A1L101 # A1L621 & !C1_rx_bit_count[0]) # !C1_rx_bit_count[1] & A1L621 & C1_rx_bit_count[0];
C1_rx_bit_count[1] = DFFE(C1_rx_bit_count[1]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_bit_count[2] is cpu_a:inst9|rx_uart:inst|rx_bit_count[2]
--operation mode is normal

C1_rx_bit_count[2]_lut_out = C1_rx_bit_count[2] & (A1L101 # A1L621 & !C1L3) # !C1_rx_bit_count[2] & A1L621 & C1L3;
C1_rx_bit_count[2] = DFFE(C1_rx_bit_count[2]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_bit_count[3] is cpu_a:inst9|rx_uart:inst|rx_bit_count[3]
--operation mode is normal

C1_rx_bit_count[3]_lut_out = C1_rx_bit_count[3] & A1L101 # !C1_rx_bit_count[3] & A1L231 & A1L061;
C1_rx_bit_count[3] = DFFE(C1_rx_bit_count[3]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1L11 is cpu_a:inst9|rx_uart:inst|Decoder_28~20
--operation mode is normal

C1L11 = !C1_rx_bit_count[0] & !C1_rx_bit_count[1] & C1_rx_bit_count[2] & !C1_rx_bit_count[3];


--C1_rx_16_count[0] is cpu_a:inst9|rx_uart:inst|rx_16_count[0]
--operation mode is normal

C1_rx_16_count[0]_lut_out = C1_rx_16_count[0] & !C1_rx_s[0] # !C1_rx_16_count[0] & !C1_rx_s[1] & C1_rx_s[0];
C1_rx_16_count[0] = DFFE(C1_rx_16_count[0]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_16_count[1] is cpu_a:inst9|rx_uart:inst|rx_16_count[1]
--operation mode is normal

C1_rx_16_count[1]_lut_out = A1L74 # A1L921 & C1_reduce_nor_27 & C1L4;
C1_rx_16_count[1] = DFFE(C1_rx_16_count[1]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_16_count[2] is cpu_a:inst9|rx_uart:inst|rx_16_count[2]
--operation mode is normal

C1_rx_16_count[2]_lut_out = A1L64 # A1L921 & C1_reduce_nor_27 & C1L5;
C1_rx_16_count[2] = DFFE(C1_rx_16_count[2]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_16_count[3] is cpu_a:inst9|rx_uart:inst|rx_16_count[3]
--operation mode is normal

C1_rx_16_count[3]_lut_out = C1_rx_s[1] & C1_rx_16_count[3] & !C1_rx_s[0] # !C1_rx_s[1] & (C1_rx_16_count[3] $ (C1L32 & C1_rx_s[0]));
C1_rx_16_count[3] = DFFE(C1_rx_16_count[3]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_reduce_nor_27 is cpu_a:inst9|rx_uart:inst|reduce_nor_27
--operation mode is normal

C1_reduce_nor_27 = !C1_rx_16_count[3] # !C1_rx_16_count[2] # !C1_rx_16_count[1] # !C1_rx_16_count[0];


--C1L48 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[4]~1
--operation mode is normal

C1L48 = A1L921 & C1L11 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--C1L32 is cpu_a:inst9|rx_uart:inst|reduce_nor_27~4
--operation mode is normal

C1L32 = C1_rx_16_count[0] & C1_rx_16_count[1] & C1_rx_16_count[2];


--A1L331 is rtl~9997
--operation mode is normal

A1L331 = C1L32 & C1_rx_bit_count[3] & C1_rx_16_count[3];


--C1L51 is cpu_a:inst9|rx_uart:inst|Decoder_28~24
--operation mode is normal

C1L51 = !C1_rx_bit_count[0] & !C1_rx_bit_count[1] & !C1_rx_bit_count[2] & C1_rx_bit_count[3];


--C1L29 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[8]~0
--operation mode is normal

C1L29 = A1L921 & C1L51 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--C1_rx_clk_div[6] is cpu_a:inst9|rx_uart:inst|rx_clk_div[6]
--operation mode is normal

C1_rx_clk_div[6]_lut_out = S1_acc_c[0][6] & B1_inst7 & P5_sload_path[1];
C1_rx_clk_div[6] = DFFE(C1_rx_clk_div[6]_lut_out, clk, B1_inst7, , C1L61);


--C1_rx_clk_div[7] is cpu_a:inst9|rx_uart:inst|rx_clk_div[7]
--operation mode is normal

C1_rx_clk_div[7]_lut_out = S1_acc_c[0][7] & B1_inst7 & P5_sload_path[1];
C1_rx_clk_div[7] = DFFE(C1_rx_clk_div[7]_lut_out, clk, B1_inst7, , C1L61);


--C1_rx_clk_div[0] is cpu_a:inst9|rx_uart:inst|rx_clk_div[0]
--operation mode is normal

C1_rx_clk_div[0]_lut_out = S1_acc_c[0][0] & B1_inst7 & P5_sload_path[1];
C1_rx_clk_div[0] = DFFE(C1_rx_clk_div[0]_lut_out, clk, B1_inst7, , C1L61);


--C1_rx_clk_div[1] is cpu_a:inst9|rx_uart:inst|rx_clk_div[1]
--operation mode is normal

C1_rx_clk_div[1]_lut_out = S1_acc_c[0][1] & B1_inst7 & P5_sload_path[1];
C1_rx_clk_div[1] = DFFE(C1_rx_clk_div[1]_lut_out, clk, B1_inst7, , C1L61);


--C1_rx_clk_div[2] is cpu_a:inst9|rx_uart:inst|rx_clk_div[2]
--operation mode is normal

C1_rx_clk_div[2]_lut_out = S1_acc_c[0][2] & B1_inst7 & P5_sload_path[1];
C1_rx_clk_div[2] = DFFE(C1_rx_clk_div[2]_lut_out, clk, B1_inst7, , C1L61);


--C1_rx_clk_div[3] is cpu_a:inst9|rx_uart:inst|rx_clk_div[3]
--operation mode is normal

C1_rx_clk_div[3]_lut_out = S1_acc_c[0][3] & B1_inst7 & P5_sload_path[1];
C1_rx_clk_div[3] = DFFE(C1_rx_clk_div[3]_lut_out, clk, B1_inst7, , C1L61);


--C1_rx_clk_div[4] is cpu_a:inst9|rx_uart:inst|rx_clk_div[4]
--operation mode is normal

C1_rx_clk_div[4]_lut_out = S1_acc_c[0][4] & B1_inst7 & P5_sload_path[1];
C1_rx_clk_div[4] = DFFE(C1_rx_clk_div[4]_lut_out, clk, B1_inst7, , C1L61);


--C1_rx_clk_div[5] is cpu_a:inst9|rx_uart:inst|rx_clk_div[5]
--operation mode is normal

C1_rx_clk_div[5]_lut_out = S1_acc_c[0][5] & B1_inst7 & P5_sload_path[1];
C1_rx_clk_div[5] = DFFE(C1_rx_clk_div[5]_lut_out, clk, B1_inst7, , C1L61);


--C1_reduce_nor_68 is cpu_a:inst9|rx_uart:inst|reduce_nor_68
--operation mode is normal

C1_reduce_nor_68 = !C1_rx_8_count[0] # !C1_rx_8_count[2] # !C1_rx_8_count[1];


--C1L6 is cpu_a:inst9|rx_uart:inst|add_72~52
--operation mode is normal

C1L6 = C1_rx_8_count[1] & C1_rx_8_count[0];


--C1L8 is cpu_a:inst9|rx_uart:inst|Decoder_28~17
--operation mode is normal

C1L8 = C1_rx_bit_count[0] & !C1_rx_bit_count[1] & !C1_rx_bit_count[2] & !C1_rx_bit_count[3];


--C1L87 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[1]~8
--operation mode is normal

C1L87 = A1L921 & C1L8 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--C1L21 is cpu_a:inst9|rx_uart:inst|Decoder_28~21
--operation mode is normal

C1L21 = C1_rx_bit_count[0] & !C1_rx_bit_count[1] & C1_rx_bit_count[2] & !C1_rx_bit_count[3];


--C1L68 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[5]~7
--operation mode is normal

C1L68 = A1L921 & C1L21 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--C1L31 is cpu_a:inst9|rx_uart:inst|Decoder_28~22
--operation mode is normal

C1L31 = !C1_rx_bit_count[0] & C1_rx_bit_count[1] & C1_rx_bit_count[2] & !C1_rx_bit_count[3];


--C1L88 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[6]~6
--operation mode is normal

C1L88 = A1L921 & C1L31 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--C1_rx_uart_fifo[7] is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[7]
--operation mode is normal

C1_rx_uart_fifo[7]_lut_out = !C1_rx_uart_reg[7];
C1_rx_uart_fifo[7] = DFFE(C1_rx_uart_fifo[7]_lut_out, clk, B1_inst7, , C1L36);


--S1L501 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[7]~2294
--operation mode is normal

S1L501 = (M1_mux_c[1] & (M1_mux_c[0] & Y2_q[7] # !M1_mux_c[0] & C1_rx_uart_fifo[7]) # !M1_mux_c[1] & Y2_q[7] & !M1_mux_c[0]) & CASCADE(S1L58);


--C1L7 is cpu_a:inst9|rx_uart:inst|Decoder_28~16
--operation mode is normal

C1L7 = !C1_rx_bit_count[0] & !C1_rx_bit_count[1] & !C1_rx_bit_count[2] & !C1_rx_bit_count[3];


--C1L67 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[0]~4
--operation mode is normal

C1L67 = A1L921 & C1L7 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--C1L01 is cpu_a:inst9|rx_uart:inst|Decoder_28~19
--operation mode is normal

C1L01 = C1_rx_bit_count[0] & C1_rx_bit_count[1] & !C1_rx_bit_count[2] & !C1_rx_bit_count[3];


--C1L28 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[3]~3
--operation mode is normal

C1L28 = A1L921 & C1L01 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--G1_int_mask_c[3] is cpu_a:inst9|interrupt:inst5|int_mask_c[3]
--operation mode is normal

G1_int_mask_c[3]_lut_out = S1_acc_c[0][3] & B1_inst7 & P5_sload_path[1];
G1_int_mask_c[3] = DFFE(G1_int_mask_c[3]_lut_out, clk, B1_inst7, , G1L62);


--H1_tmr_int_x is cpu_a:inst9|timer:inst10|tmr_int_x
--operation mode is normal

H1_tmr_int_x_lut_out = H1_tmr_reset & (H1_tmr_enable & !H1L54 # !H1_tmr_enable & H1_tmr_int_x);
H1_tmr_int_x = DFFE(H1_tmr_int_x_lut_out, clk, B1_inst7, , );


--G1L72 is cpu_a:inst9|interrupt:inst5|i~65
--operation mode is normal

G1L72 = E1L7 & !K1L81 & !K1L02 & !K1L91;


--G1_int_masked[0] is cpu_a:inst9|interrupt:inst5|int_masked[0]
--operation mode is normal

G1_int_masked[0]_lut_out = G1_int_mask_c[0] & !E1_tx_uart_busy;
G1_int_masked[0] = DFFE(G1_int_masked[0]_lut_out, clk, B1_inst7, , );


--G1_int_masked_c[0] is cpu_a:inst9|interrupt:inst5|int_masked_c[0]
--operation mode is normal

G1_int_masked_c[0]_lut_out = G1_int_masked[0];
G1_int_masked_c[0] = DFFE(G1_int_masked_c[0]_lut_out, clk, B1_inst7, , );


--G1_int_clr_c[0] is cpu_a:inst9|interrupt:inst5|int_clr_c[0]
--operation mode is normal

G1_int_clr_c[0]_lut_out = S1_acc_c[0][0] & B1_inst7 & P5_sload_path[1];
G1_int_clr_c[0] = DFFE(G1_int_clr_c[0]_lut_out, clk, B1_inst7, , G1L72);


--G1_int_masked[1] is cpu_a:inst9|interrupt:inst5|int_masked[1]
--operation mode is normal

G1_int_masked[1]_lut_out = G1_int_mask_c[1] & C1_rx_uart_full_d & !C1_rx_uart_full_c;
G1_int_masked[1] = DFFE(G1_int_masked[1]_lut_out, clk, B1_inst7, , );


--G1_int_masked_c[1] is cpu_a:inst9|interrupt:inst5|int_masked_c[1]
--operation mode is normal

G1_int_masked_c[1]_lut_out = G1_int_masked[1];
G1_int_masked_c[1] = DFFE(G1_int_masked_c[1]_lut_out, clk, B1_inst7, , );


--G1_int_clr_c[1] is cpu_a:inst9|interrupt:inst5|int_clr_c[1]
--operation mode is normal

G1_int_clr_c[1]_lut_out = S1_acc_c[0][1] & B1_inst7 & P5_sload_path[1];
G1_int_clr_c[1] = DFFE(G1_int_clr_c[1]_lut_out, clk, B1_inst7, , G1L72);


--G1_int_masked[2] is cpu_a:inst9|interrupt:inst5|int_masked[2]
--operation mode is normal

G1_int_masked[2]_lut_out = G1_int_mask_c[2] & C1_rx_uart_ovr_d & !C1_rx_uart_full_c;
G1_int_masked[2] = DFFE(G1_int_masked[2]_lut_out, clk, B1_inst7, , );


--G1_int_masked_c[2] is cpu_a:inst9|interrupt:inst5|int_masked_c[2]
--operation mode is normal

G1_int_masked_c[2]_lut_out = G1_int_masked[2];
G1_int_masked_c[2] = DFFE(G1_int_masked_c[2]_lut_out, clk, B1_inst7, , );


--G1_int_clr_c[2] is cpu_a:inst9|interrupt:inst5|int_clr_c[2]
--operation mode is normal

G1_int_clr_c[2]_lut_out = S1_acc_c[0][2] & B1_inst7 & P5_sload_path[1];
G1_int_clr_c[2] = DFFE(G1_int_clr_c[2]_lut_out, clk, B1_inst7, , G1L72);


--R1L69 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|S_x.normal~12
--operation mode is normal

R1L69 = R1L39Q & (R1L31 # R1L61 # !R1L51);


--R1L09 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[2]~445
--operation mode is normal

R1L09 = (R1L58 & (!R1L211 # !R1L611)) & CASCADE(R1L96);


--A1L001 is rtl~1927
--operation mode is normal

A1L001 = Y1_q[9] & (!R1L98 & !Q1L56 # !Q1L06);


--A1L16 is rtl~1536
--operation mode is normal

A1L16 = R1L87 & R1L28 & Q1L91 & A1L851;


--Q1L66 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_40_rtl_86_rtl_321~0
--operation mode is normal

Q1L66 = R1L28 & (R1L87 # A1L43) # !R1L28 & !R1L87 & Q1L91;


--Q1L76 is cpu_a:inst9|cpu:inst1|cpu_iu:I1|Mux_40_rtl_86_rtl_321~1
--operation mode is normal

Q1L76 = Q1L66 & (Y1_q[9] # !R1L87) # !Q1L66 & Q1_pc[9] & R1L87;


--A1L99 is rtl~1926
--operation mode is normal

A1L99 = A1L001 # A1L16 # Q1L68 & Q1L76;


--C1_rx_uart_reg[2] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[2]
--operation mode is normal

C1_rx_uart_reg[2]_lut_out = !RXD;
C1_rx_uart_reg[2] = DFFE(C1_rx_uart_reg[2]_lut_out, clk, B1_inst7, , C1L08);


--C1_rx_uart_ovr_s is cpu_a:inst9|rx_uart:inst|rx_uart_ovr_s
--operation mode is normal

C1_rx_uart_ovr_s_lut_out = C1L46 & C1_rx_uart_full_d & C1_reduce_nor_7;
C1_rx_uart_ovr_s = DFFE(C1_rx_uart_ovr_s_lut_out, clk, B1_inst7, , );


--A1L101 is rtl~1957
--operation mode is normal

A1L101 = !C1_rx_s[1] & (!C1_rx_16_count[3] # !C1L32) # !C1_rx_s[0];


--A1L231 is rtl~9994
--operation mode is normal

A1L231 = C1L32 & C1_rx_16_count[3] & C1_rx_s[0] & !C1_rx_s[1];


--A1L621 is rtl~9974
--operation mode is normal

A1L621 = A1L921 & C1L32 & C1_rx_16_count[3] & !C1_rx_bit_count[3];


--C1L3 is cpu_a:inst9|rx_uart:inst|add_39~7
--operation mode is normal

C1L3 = C1_rx_bit_count[1] & C1_rx_bit_count[0];


--A1L061 is rtl~10855
--operation mode is normal

A1L061 = C1_rx_bit_count[2] & C1_rx_bit_count[1] & C1_rx_bit_count[0];


--A1L74 is rtl~843
--operation mode is normal

A1L74 = C1_rx_16_count[1] & !C1_rx_s[0];


--C1L4 is cpu_a:inst9|rx_uart:inst|add_45~5
--operation mode is normal

C1L4 = C1_rx_16_count[0] $ C1_rx_16_count[1];


--A1L64 is rtl~840
--operation mode is normal

A1L64 = C1_rx_16_count[2] & !C1_rx_s[0];


--C1L5 is cpu_a:inst9|rx_uart:inst|add_45~10
--operation mode is normal

C1L5 = C1_rx_16_count[2] $ (C1_rx_16_count[0] & C1_rx_16_count[1]);


--C1L71 is cpu_a:inst9|rx_uart:inst|Mux_103~0
--operation mode is normal

C1L71 = C1_rx_s[0] $ C1_rx_s[1];

--C1L81 is cpu_a:inst9|rx_uart:inst|Mux_103~2
--operation mode is normal

C1L81 = C1_rx_s[0] $ C1_rx_s[1];


--C1L61 is cpu_a:inst9|rx_uart:inst|i~204
--operation mode is normal

C1L61 = K1L91 & E1L7 & !K1L81 & !K1L02;


--C1_rx_uart_reg[7] is cpu_a:inst9|rx_uart:inst|rx_uart_reg[7]
--operation mode is normal

C1_rx_uart_reg[7]_lut_out = !RXD;
C1_rx_uart_reg[7] = DFFE(C1_rx_uart_reg[7]_lut_out, clk, B1_inst7, , C1L09);


--T1L61 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~608
--operation mode is normal

T1L61 = B1_inst7 & P5_sload_path[1] & !T1_ireg_we_c;


--T1L71 is cpu_a:inst9|cpu:inst1|cpu_oa:I4|add_104_rtl_475~627
--operation mode is normal

T1L71 = (T1L211 & (T1_reduce_nor_103 & T1_ireg_c[7] # !T1_reduce_nor_103 & T1L23) # !T1L211 & T1_ireg_c[7]) & CASCADE(T1L61);


--G1L62 is cpu_a:inst9|interrupt:inst5|i~1
--operation mode is normal

G1L62 = !K1L81 & !K1L02 & !K1L91 & G1L82;


--H1_tmr_reset is cpu_a:inst9|timer:inst10|tmr_reset
--operation mode is normal

H1_tmr_reset_lut_out = !P5_sload_path[1] # !B1_inst7 # !S1_acc_c[0][1];
H1_tmr_reset = DFFE(H1_tmr_reset_lut_out, clk, B1_inst7, , H1L43);


--H1_tmr_enable is cpu_a:inst9|timer:inst10|tmr_enable
--operation mode is normal

H1_tmr_enable_lut_out = S1_acc_c[0][0] & B1_inst7 & P5_sload_path[1];
H1_tmr_enable = DFFE(H1_tmr_enable_lut_out, clk, B1_inst7, , H1L43);


--H1L05 is cpu_a:inst9|timer:inst10|reduce_nor_58~42
--operation mode is normal

H1L05 = P9_q[6] # P9_q[7];


--H1L94 is cpu_a:inst9|timer:inst10|reduce_nor_58~35
--operation mode is normal

H1L94 = P9_q[0] # P9_q[1] # P9_q[2] # P9_q[3];


--H1_reduce_nor_58 is cpu_a:inst9|timer:inst10|reduce_nor_58
--operation mode is normal

H1_reduce_nor_58 = H1L05 # H1L94 # P9_q[4] # P9_q[5];


--H1_tmr_high[4] is cpu_a:inst9|timer:inst10|tmr_high[4]
--operation mode is normal

H1_tmr_high[4]_lut_out = H1L4 # H1L21 & H1_tmr_enable & H1_tmr_reset;
H1_tmr_high[4] = DFFE(H1_tmr_high[4]_lut_out, clk, B1_inst7, , );


--H1_tmr_high[5] is cpu_a:inst9|timer:inst10|tmr_high[5]
--operation mode is normal

H1_tmr_high[5]_lut_out = H1L3 # H1L11 & H1_tmr_enable & H1_tmr_reset;
H1_tmr_high[5] = DFFE(H1_tmr_high[5]_lut_out, clk, B1_inst7, , );


--H1_tmr_high[6] is cpu_a:inst9|timer:inst10|tmr_high[6]
--operation mode is normal

H1_tmr_high[6]_lut_out = H1L2 # H1L01 & H1_tmr_enable & H1_tmr_reset;
H1_tmr_high[6] = DFFE(H1_tmr_high[6]_lut_out, clk, B1_inst7, , );


--H1_tmr_high[7] is cpu_a:inst9|timer:inst10|tmr_high[7]
--operation mode is normal

H1_tmr_high[7]_lut_out = H1L1 # H1L9 & H1_tmr_enable & H1_tmr_reset;
H1_tmr_high[7] = DFFE(H1_tmr_high[7]_lut_out, clk, B1_inst7, , );


--H1L34 is cpu_a:inst9|timer:inst10|i~334
--operation mode is normal

H1L34 = H1_tmr_high[4] # H1_tmr_high[5] # H1_tmr_high[6] # H1_tmr_high[7];


--H1_tmr_high[0] is cpu_a:inst9|timer:inst10|tmr_high[0]
--operation mode is normal

H1_tmr_high[0]_lut_out = H1L8 # H1L61 & H1_tmr_enable & H1_tmr_reset;
H1_tmr_high[0] = DFFE(H1_tmr_high[0]_lut_out, clk, B1_inst7, , );


--H1_tmr_high[1] is cpu_a:inst9|timer:inst10|tmr_high[1]
--operation mode is normal

H1_tmr_high[1]_lut_out = H1L7 # H1L51 & H1_tmr_enable & H1_tmr_reset;
H1_tmr_high[1] = DFFE(H1_tmr_high[1]_lut_out, clk, B1_inst7, , );


--H1_tmr_high[2] is cpu_a:inst9|timer:inst10|tmr_high[2]
--operation mode is normal

H1_tmr_high[2]_lut_out = H1L6 # H1L41 & H1_tmr_enable & H1_tmr_reset;
H1_tmr_high[2] = DFFE(H1_tmr_high[2]_lut_out, clk, B1_inst7, , );


--H1_tmr_high[3] is cpu_a:inst9|timer:inst10|tmr_high[3]
--operation mode is normal

H1_tmr_high[3]_lut_out = H1L5 # H1L31 & H1_tmr_enable & H1_tmr_reset;
H1_tmr_high[3] = DFFE(H1_tmr_high[3]_lut_out, clk, B1_inst7, , );


--H1L44 is cpu_a:inst9|timer:inst10|i~339
--operation mode is normal

H1L44 = H1_tmr_high[0] # H1_tmr_high[1] # H1_tmr_high[2] # H1_tmr_high[3];


--H1L54 is cpu_a:inst9|timer:inst10|i~352
--operation mode is normal

H1L54 = H1_reduce_nor_58 # H1L34 # H1L44;


--G1_int_mask_c[0] is cpu_a:inst9|interrupt:inst5|int_mask_c[0]
--operation mode is normal

G1_int_mask_c[0]_lut_out = S1_acc_c[0][0] & B1_inst7 & P5_sload_path[1];
G1_int_mask_c[0] = DFFE(G1_int_mask_c[0]_lut_out, clk, B1_inst7, , G1L62);


--G1_int_mask_c[1] is cpu_a:inst9|interrupt:inst5|int_mask_c[1]
--operation mode is normal

G1_int_mask_c[1]_lut_out = S1_acc_c[0][1] & B1_inst7 & P5_sload_path[1];
G1_int_mask_c[1] = DFFE(G1_int_mask_c[1]_lut_out, clk, B1_inst7, , G1L62);


--G1_int_mask_c[2] is cpu_a:inst9|interrupt:inst5|int_mask_c[2]
--operation mode is normal

G1_int_mask_c[2]_lut_out = S1_acc_c[0][2] & B1_inst7 & P5_sload_path[1];
G1_int_mask_c[2] = DFFE(G1_int_mask_c[2]_lut_out, clk, B1_inst7, , G1L62);


--A1L43 is rtl~322
--operation mode is normal

A1L43 = Q1L78 & (R1L87 & A1L43 # !R1L87 & Y2_q[13]) # !Q1L78 & A1L43;


--C1L9 is cpu_a:inst9|rx_uart:inst|Decoder_28~18
--operation mode is normal

C1L9 = !C1_rx_bit_count[0] & C1_rx_bit_count[1] & !C1_rx_bit_count[2] & !C1_rx_bit_count[3];


--C1L08 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[2]~2
--operation mode is normal

C1L08 = A1L921 & C1L9 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--C1_rx_8z_count[0] is cpu_a:inst9|rx_uart:inst|rx_8z_count[0]
--operation mode is normal

C1_rx_8z_count[0]_lut_out = C1_rx_8z_count[0] & (C1_rx_s[0] $ C1_rx_s[1]) # !C1_rx_8z_count[0] & !RXD & !C1_rx_s[0] & !C1_rx_s[1];
C1_rx_8z_count[0] = DFFE(C1_rx_8z_count[0]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_8z_count[1] is cpu_a:inst9|rx_uart:inst|rx_8z_count[1]
--operation mode is normal

C1_rx_8z_count[1]_lut_out = A1L94 # A1L161 & C1L1 & !A1L721;
C1_rx_8z_count[1] = DFFE(C1_rx_8z_count[1]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_8z_count[2] is cpu_a:inst9|rx_uart:inst|rx_8z_count[2]
--operation mode is normal

C1_rx_8z_count[2]_lut_out = A1L84 # A1L161 & C1L2 & !A1L721;
C1_rx_8z_count[2] = DFFE(C1_rx_8z_count[2]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--C1_rx_8z_count[3] is cpu_a:inst9|rx_uart:inst|rx_8z_count[3]
--operation mode is normal

C1_rx_8z_count[3]_lut_out = C1_rx_8z_count[3] & (C1L71 # A1L131 & !A1L431);
C1_rx_8z_count[3] = DFFE(C1_rx_8z_count[3]_lut_out, clk, B1_inst7, , C1_reduce_nor_7);


--A1L721 is rtl~9979
--operation mode is normal

A1L721 = C1_rx_8z_count[0] & C1_rx_8z_count[1] & C1_rx_8z_count[2] & !C1_rx_8z_count[3];

--A1L761 is rtl~10914
--operation mode is normal

A1L761 = C1_rx_8z_count[0] & C1_rx_8z_count[1] & C1_rx_8z_count[2] & !C1_rx_8z_count[3];


--A1L561 is rtl~10910
--operation mode is normal

A1L561 = (!RXD & !C1_rx_s[0]) & CASCADE(A1L761);


--C1L46 is cpu_a:inst9|rx_uart:inst|rx_uart_fifo[4]~44
--operation mode is normal

C1L46 = (!C1_rx_8_count[1] & !C1_rx_8_count[2]) & CASCADE(C1L56);


--C1L41 is cpu_a:inst9|rx_uart:inst|Decoder_28~23
--operation mode is normal

C1L41 = C1_rx_bit_count[0] & C1_rx_bit_count[1] & C1_rx_bit_count[2] & !C1_rx_bit_count[3];


--C1L09 is cpu_a:inst9|rx_uart:inst|rx_uart_reg[7]~5
--operation mode is normal

C1L09 = A1L921 & C1L41 & C1_reduce_nor_7 & !C1_reduce_nor_27;


--H1L64 is cpu_a:inst9|timer:inst10|i~366
--operation mode is normal

H1L64 = T1L611 & !K1_cpu_daddr_c[3] # !T1L611 & !K1L21 # !E1L6;


--H1L43 is cpu_a:inst9|timer:inst10|i~71
--operation mode is normal

H1L43 = K1L22 & K1L81 & !K1L02 & !H1L64;


--M1L11 is cpu_a:inst9|ctrl8cpuapex:inst19|reduce_nor_26~32
--operation mode is normal

M1L11 = !K1L02 & (T1L611 & K1_cpu_daddr_c[2] # !T1L611 & K1L9);


--H1L14 is cpu_a:inst9|timer:inst10|i~79
--operation mode is normal

H1L14 = P9_q[6] & (K1L22 # H1L64 # !M1L11);


--H1L24 is cpu_a:inst9|timer:inst10|i~80
--operation mode is normal

H1L24 = P9_q[7] & (K1L22 # H1L64 # !M1L11);


--H1L53 is cpu_a:inst9|timer:inst10|i~73
--operation mode is normal

H1L53 = P9_q[0] & (K1L22 # H1L64 # !M1L11);


--H1L63 is cpu_a:inst9|timer:inst10|i~74
--operation mode is normal

H1L63 = P9_q[1] & (K1L22 # H1L64 # !M1L11);


--H1L73 is cpu_a:inst9|timer:inst10|i~75
--operation mode is normal

H1L73 = P9_q[2] & (K1L22 # H1L64 # !M1L11);


--H1L83 is cpu_a:inst9|timer:inst10|i~76
--operation mode is normal

H1L83 = P9_q[3] & (K1L22 # H1L64 # !M1L11);


--H1L93 is cpu_a:inst9|timer:inst10|i~77
--operation mode is normal

H1L93 = P9_q[4] & (K1L22 # H1L64 # !M1L11);


--H1L04 is cpu_a:inst9|timer:inst10|i~78
--operation mode is normal

H1L04 = P9_q[5] & (K1L22 # H1L64 # !M1L11);


--H1L84 is cpu_a:inst9|timer:inst10|reduce_nor_58~30
--operation mode is normal

H1L84 = P9_q[4] # P9_q[5] # P9_q[6] # P9_q[7];


--H1L71 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~2506
--operation mode is normal

H1L71 = H1_tmr_reset & (H1L84 # H1L94 # !H1_tmr_enable);


--H1L33 is cpu_a:inst9|timer:inst10|i~1
--operation mode is normal

H1L33 = K1L22 # K1L02 # H1L64 # !K1L81;


--H1L4 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~192
--operation mode is normal

H1L4 = H1L71 & (H1L33 & H1_tmr_high[4] # !H1L33 & T1L65);


--H1_tmr_count[4] is cpu_a:inst9|timer:inst10|tmr_count[4]
--operation mode is normal

H1_tmr_count[4]_lut_out = S1_acc_c[0][4] & B1_inst7 & P5_sload_path[1];
H1_tmr_count[4] = DFFE(H1_tmr_count[4]_lut_out, clk, , , H1L06);


--H1L21 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~301
--operation mode is normal

H1L21 = H1L54 & H1L62 & !H1_reduce_nor_58 # !H1L54 & H1_tmr_count[4];


--H1L3 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~181
--operation mode is normal

H1L3 = H1L71 & (H1L33 & H1_tmr_high[5] # !H1L33 & T1L75);


--H1_tmr_count[5] is cpu_a:inst9|timer:inst10|tmr_count[5]
--operation mode is normal

H1_tmr_count[5]_lut_out = S1_acc_c[0][5] & B1_inst7 & P5_sload_path[1];
H1_tmr_count[5] = DFFE(H1_tmr_count[5]_lut_out, clk, , , H1L06);


--H1L11 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~283
--operation mode is normal

H1L11 = H1L54 & H1L82 & !H1_reduce_nor_58 # !H1L54 & H1_tmr_count[5];


--H1L2 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~170
--operation mode is normal

H1L2 = H1L71 & (H1L33 & H1_tmr_high[6] # !H1L33 & T1L85);


--H1_tmr_count[6] is cpu_a:inst9|timer:inst10|tmr_count[6]
--operation mode is normal

H1_tmr_count[6]_lut_out = S1_acc_c[0][6] & B1_inst7 & P5_sload_path[1];
H1_tmr_count[6] = DFFE(H1_tmr_count[6]_lut_out, clk, , , H1L06);


--H1L01 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~265
--operation mode is normal

H1L01 = H1L54 & H1L03 & !H1_reduce_nor_58 # !H1L54 & H1_tmr_count[6];


--H1L1 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~159
--operation mode is normal

H1L1 = H1L71 & (H1L33 & H1_tmr_high[7] # !H1L33 & T1L95);


--H1_tmr_count[7] is cpu_a:inst9|timer:inst10|tmr_count[7]
--operation mode is normal

H1_tmr_count[7]_lut_out = S1_acc_c[0][7] & B1_inst7 & P5_sload_path[1];
H1_tmr_count[7] = DFFE(H1_tmr_count[7]_lut_out, clk, , , H1L06);


--H1L9 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~247
--operation mode is normal

H1L9 = H1L54 & H1L23 & !H1_reduce_nor_58 # !H1L54 & H1_tmr_count[7];


--H1L8 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~236
--operation mode is normal

H1L8 = H1L71 & (H1L33 & H1_tmr_high[0] # !H1L33 & T1L25);


--H1_tmr_count[0] is cpu_a:inst9|timer:inst10|tmr_count[0]
--operation mode is normal

H1_tmr_count[0]_lut_out = S1_acc_c[0][0] & B1_inst7 & P5_sload_path[1];
H1_tmr_count[0] = DFFE(H1_tmr_count[0]_lut_out, clk, , , H1L06);


--H1L61 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~373
--operation mode is normal

H1L61 = H1L54 & H1L81 & !H1_reduce_nor_58 # !H1L54 & H1_tmr_count[0];


--H1L7 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~225
--operation mode is normal

H1L7 = H1L71 & (H1L33 & H1_tmr_high[1] # !H1L33 & T1L35);


--H1_tmr_count[1] is cpu_a:inst9|timer:inst10|tmr_count[1]
--operation mode is normal

H1_tmr_count[1]_lut_out = S1_acc_c[0][1] & B1_inst7 & P5_sload_path[1];
H1_tmr_count[1] = DFFE(H1_tmr_count[1]_lut_out, clk, , , H1L06);


--H1L51 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~355
--operation mode is normal

H1L51 = H1L54 & H1L02 & !H1_reduce_nor_58 # !H1L54 & H1_tmr_count[1];


--H1L6 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~214
--operation mode is normal

H1L6 = H1L71 & (H1L33 & H1_tmr_high[2] # !H1L33 & T1L45);


--H1_tmr_count[2] is cpu_a:inst9|timer:inst10|tmr_count[2]
--operation mode is normal

H1_tmr_count[2]_lut_out = S1_acc_c[0][2] & B1_inst7 & P5_sload_path[1];
H1_tmr_count[2] = DFFE(H1_tmr_count[2]_lut_out, clk, , , H1L06);


--H1L41 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~337
--operation mode is normal

H1L41 = H1L54 & H1L22 & !H1_reduce_nor_58 # !H1L54 & H1_tmr_count[2];


--H1L5 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~203
--operation mode is normal

H1L5 = H1L71 & (H1L33 & H1_tmr_high[3] # !H1L33 & T1L55);


--H1_tmr_count[3] is cpu_a:inst9|timer:inst10|tmr_count[3]
--operation mode is normal

H1_tmr_count[3]_lut_out = S1_acc_c[0][3] & B1_inst7 & P5_sload_path[1];
H1_tmr_count[3] = DFFE(H1_tmr_count[3]_lut_out, clk, , , H1L06);


--H1L31 is cpu_a:inst9|timer:inst10|add_47_rtl_17_rtl_481~319
--operation mode is normal

H1L31 = H1L54 & H1L42 & !H1_reduce_nor_58 # !H1L54 & H1_tmr_count[3];


--A1L94 is rtl~866
--operation mode is normal

A1L94 = C1_rx_8z_count[1] & (C1_rx_s[0] $ C1_rx_s[1]);


--A1L161 is rtl~10859
--operation mode is normal

A1L161 = !RXD & !C1_rx_s[0] & !C1_rx_s[1];


--C1L1 is cpu_a:inst9|rx_uart:inst|add_13~5
--operation mode is normal

C1L1 = C1_rx_8z_count[0] $ C1_rx_8z_count[1];


--A1L84 is rtl~863
--operation mode is normal

A1L84 = C1_rx_8z_count[2] & (C1_rx_s[0] $ C1_rx_s[1]);


--C1L2 is cpu_a:inst9|rx_uart:inst|add_13~10
--operation mode is normal

C1L2 = C1_rx_8z_count[2] $ (C1_rx_8z_count[0] & C1_rx_8z_count[1]);


--A1L131 is rtl~9992
--operation mode is normal

A1L131 = !RXD & !C1_rx_s[1];


--A1L431 is rtl~10000
--operation mode is normal

A1L431 = C1_rx_8z_count[0] & C1_rx_8z_count[1] & C1_rx_8z_count[2];


--H1L06 is cpu_a:inst9|timer:inst10|tmr_count[7]~7
--operation mode is normal

H1L06 = M1L11 & B1_inst7 & !K1L22 & !H1L64;


--R1L88 is cpu_a:inst9|cpu:inst1|cpu_cu:I2|pc_mux_x[2]~443
--operation mode is normal

R1L88 = P3_sload_path[1] & (!R1L36 & !F1_a2vi_s # !B1_inst7);


--S1L801 is cpu_a:inst9|cpu:inst1|cpu_du:I3|i~173
--operation mode is normal

S1L801 = (!K1_dwait_c # !R1L16 # !P3_sload_path[1] # !B1_inst7) & CASCADE(S1L901);


--S1L38 is cpu_a:inst9|cpu:inst1|cpu_du:I3|data_x[2]~2292
--operation mode is normal

S1L38 = B1_inst7 & P5_sload_path[1] & S1_reduce_nor_71;


--K1L33 is cpu_a:inst9|waitstategen:inst12|i~1191
--operation mode is normal

K1L33 = B1_inst7 & !K1_dwait_c & P5_sload_path[1] & Y2_q[12];


--~GND is ~GND
--operation mode is normal

~GND = GND;


--user_pb2 is user_pb2
--operation mode is input

user_pb2 = INPUT();


--user_sw[7] is user_sw[7]
--operation mode is input

user_sw[7] = INPUT();


--user_sw[6] is user_sw[6]
--operation mode is input

user_sw[6] = INPUT();


--user_sw[5] is user_sw[5]
--operation mode is input

user_sw[5] = INPUT();


--user_sw[4] is user_sw[4]
--operation mode is input

user_sw[4] = INPUT();


--user_sw[3] is user_sw[3]
--operation mode is input

user_sw[3] = INPUT();


--user_sw[2] is user_sw[2]
--operation mode is input

user_sw[2] = INPUT();


--user_sw[1] is user_sw[1]
--operation mode is input

user_sw[1] = INPUT();


--user_sw[0] is user_sw[0]
--operation mode is input

user_sw[0] = INPUT();


--RXD is RXD
--operation mode is input

RXD = INPUT();


--clk is clk
--operation mode is input

clk = INPUT();


--user_pb1 is user_pb1
--operation mode is input

user_pb1 = INPUT();


--user_LED1 is user_LED1
--operation mode is output

user_LED1 = OUTPUT(!E1L45Q);


--TXD is TXD
--operation mode is output

TXD = OUTPUT(!E1L45Q);


--user_LED0 is user_LED0
--operation mode is output

user_LED0 = OUTPUT(RXD);


--display_e is display_e
--operation mode is output

display_e = OUTPUT(B1_inst34);


--display_rw is display_rw
--operation mode is output

display_rw = OUTPUT(GND);


--display_rs is display_rs
--operation mode is output

display_rs = OUTPUT(B1_inst28);


--HEADER_SWITCH_enable1_n is HEADER_SWITCH_enable1_n
--operation mode is output

HEADER_SWITCH_enable1_n = OUTPUT(GND);


--display[7] is display[7]
--operation mode is output

display[7] = OUTPUT(B1_inst36[7]);


--display[6] is display[6]
--operation mode is output

display[6] = OUTPUT(B1_inst36[6]);


--display[5] is display[5]
--operation mode is output

display[5] = OUTPUT(B1_inst36[5]);


--display[4] is display[4]
--operation mode is output

display[4] = OUTPUT(B1_inst36[4]);


--display[3] is display[3]
--operation mode is output

display[3] = OUTPUT(B1_inst36[3]);


--display[2] is display[2]
--operation mode is output

display[2] = OUTPUT(B1_inst36[2]);


--display[1] is display[1]
--operation mode is output

display[1] = OUTPUT(B1_inst36[1]);


--display[0] is display[0]
--operation mode is output

display[0] = OUTPUT(B1_inst36[0]);


--hex[7] is hex[7]
--operation mode is output

hex[7] = OUTPUT(VCC);


--hex[6] is hex[6]
--operation mode is output

hex[6] = OUTPUT(VCC);


--hex[5] is hex[5]
--operation mode is output

hex[5] = OUTPUT(VCC);


--hex[4] is hex[4]
--operation mode is output

hex[4] = OUTPUT(VCC);


--hex[3] is hex[3]
--operation mode is output

hex[3] = OUTPUT(VCC);


--hex[2] is hex[2]
--operation mode is output

hex[2] = OUTPUT(VCC);


--hex[1] is hex[1]
--operation mode is output

hex[1] = OUTPUT(VCC);


--hex[0] is hex[0]
--operation mode is output

hex[0] = OUTPUT(VCC);


