Classic Timing Analyzer report for Datapath
Tue Dec 01 18:03:39 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                              ; To                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.165 ns                         ; Sub                                                                                               ; InsSetOp:ISO|Register:A_reg|Output[7] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.866 ns                        ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Aeq0                                  ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.779 ns                        ; Asel[0]                                                                                           ; InsSetOp:ISO|Register:A_reg|Output[3] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 142.15 MHz ( period = 7.035 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[7] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                   ;                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                              ; To                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 142.15 MHz ( period = 7.035 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.719 ns                ;
; N/A   ; 142.15 MHz ( period = 7.035 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.719 ns                ;
; N/A   ; 142.15 MHz ( period = 7.035 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.719 ns                ;
; N/A   ; 142.15 MHz ( period = 7.035 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.719 ns                ;
; N/A   ; 142.15 MHz ( period = 7.035 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.719 ns                ;
; N/A   ; 142.57 MHz ( period = 7.014 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A   ; 142.57 MHz ( period = 7.014 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A   ; 142.57 MHz ( period = 7.014 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A   ; 142.57 MHz ( period = 7.014 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A   ; 142.57 MHz ( period = 7.014 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A   ; 142.65 MHz ( period = 7.010 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.693 ns                ;
; N/A   ; 142.65 MHz ( period = 7.010 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.693 ns                ;
; N/A   ; 142.65 MHz ( period = 7.010 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.693 ns                ;
; N/A   ; 142.65 MHz ( period = 7.010 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.693 ns                ;
; N/A   ; 142.65 MHz ( period = 7.010 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.693 ns                ;
; N/A   ; 143.80 MHz ( period = 6.954 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A   ; 143.80 MHz ( period = 6.954 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A   ; 143.80 MHz ( period = 6.954 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A   ; 143.80 MHz ( period = 6.954 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A   ; 143.80 MHz ( period = 6.954 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A   ; 145.88 MHz ( period = 6.855 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.538 ns                ;
; N/A   ; 145.88 MHz ( period = 6.855 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.538 ns                ;
; N/A   ; 145.88 MHz ( period = 6.855 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.538 ns                ;
; N/A   ; 145.88 MHz ( period = 6.855 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.538 ns                ;
; N/A   ; 145.88 MHz ( period = 6.855 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.538 ns                ;
; N/A   ; 148.90 MHz ( period = 6.716 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.399 ns                ;
; N/A   ; 148.90 MHz ( period = 6.716 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.399 ns                ;
; N/A   ; 148.90 MHz ( period = 6.716 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.399 ns                ;
; N/A   ; 148.90 MHz ( period = 6.716 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.399 ns                ;
; N/A   ; 148.90 MHz ( period = 6.716 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.399 ns                ;
; N/A   ; 149.75 MHz ( period = 6.678 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.361 ns                ;
; N/A   ; 149.75 MHz ( period = 6.678 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.361 ns                ;
; N/A   ; 149.75 MHz ( period = 6.678 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.361 ns                ;
; N/A   ; 149.75 MHz ( period = 6.678 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.361 ns                ;
; N/A   ; 149.75 MHz ( period = 6.678 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.361 ns                ;
; N/A   ; 163.35 MHz ( period = 6.122 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.805 ns                ;
; N/A   ; 163.35 MHz ( period = 6.122 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.805 ns                ;
; N/A   ; 163.35 MHz ( period = 6.122 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.805 ns                ;
; N/A   ; 163.35 MHz ( period = 6.122 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.805 ns                ;
; N/A   ; 163.35 MHz ( period = 6.122 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.805 ns                ;
; N/A   ; 169.43 MHz ( period = 5.902 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.585 ns                ;
; N/A   ; 169.43 MHz ( period = 5.902 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.585 ns                ;
; N/A   ; 169.43 MHz ( period = 5.902 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.585 ns                ;
; N/A   ; 169.43 MHz ( period = 5.902 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.585 ns                ;
; N/A   ; 169.43 MHz ( period = 5.902 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.585 ns                ;
; N/A   ; 182.28 MHz ( period = 5.486 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A   ; 182.28 MHz ( period = 5.486 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A   ; 182.28 MHz ( period = 5.486 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A   ; 182.28 MHz ( period = 5.486 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A   ; 182.28 MHz ( period = 5.486 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A   ; 201.17 MHz ( period = 4.971 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.654 ns                ;
; N/A   ; 201.17 MHz ( period = 4.971 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.654 ns                ;
; N/A   ; 201.17 MHz ( period = 4.971 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.654 ns                ;
; N/A   ; 201.17 MHz ( period = 4.971 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.654 ns                ;
; N/A   ; 201.17 MHz ( period = 4.971 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.654 ns                ;
; N/A   ; 203.62 MHz ( period = 4.911 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.594 ns                ;
; N/A   ; 203.62 MHz ( period = 4.911 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.594 ns                ;
; N/A   ; 203.62 MHz ( period = 4.911 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.594 ns                ;
; N/A   ; 203.62 MHz ( period = 4.911 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.594 ns                ;
; N/A   ; 203.62 MHz ( period = 4.911 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.594 ns                ;
; N/A   ; 203.87 MHz ( period = 4.905 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 203.87 MHz ( period = 4.905 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 203.87 MHz ( period = 4.905 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 203.87 MHz ( period = 4.905 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 203.87 MHz ( period = 4.905 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 211.33 MHz ( period = 4.732 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 211.33 MHz ( period = 4.732 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 211.33 MHz ( period = 4.732 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 211.33 MHz ( period = 4.732 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 211.33 MHz ( period = 4.732 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.168 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.168 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.168 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.168 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.168 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.557 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.557 ns                ;
; N/A   ; 312.40 MHz ( period = 3.201 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.935 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.935 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.893 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.783 ns                ;
; N/A   ; 333.33 MHz ( period = 3.000 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.762 ns                ;
; N/A   ; 334.90 MHz ( period = 2.986 ns )               ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.747 ns                ;
; N/A   ; 335.91 MHz ( period = 2.977 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.723 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.719 ns                ;
; N/A   ; 338.75 MHz ( period = 2.952 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 340.14 MHz ( period = 2.940 ns )               ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; 340.14 MHz ( period = 2.940 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; 341.18 MHz ( period = 2.931 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.642 ns                ;
; N/A   ; 348.31 MHz ( period = 2.871 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.633 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; 350.51 MHz ( period = 2.853 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 355.24 MHz ( period = 2.815 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 356.76 MHz ( period = 2.803 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.564 ns                ;
; N/A   ; 358.42 MHz ( period = 2.790 ns )               ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; 359.97 MHz ( period = 2.778 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; 362.71 MHz ( period = 2.757 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.519 ns                ;
; N/A   ; 370.78 MHz ( period = 2.697 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.402 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.330 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.290 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.290 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.249 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.247 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.209 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.216 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.209 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.216 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.016 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.010 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.010 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.009 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 0.820 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                         ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                ; To Clock ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.165 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 7.144 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 7.131 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 7.084 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 6.976 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 6.852 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 6.814 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 6.258 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 6.032 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 5.996 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A   ; None         ; 5.684 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 5.648 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A   ; None         ; 5.638 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 5.602 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A   ; None         ; 5.446 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 5.438 ns   ; Input[5] ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 5.416 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 5.383 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 5.351 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 5.312 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 5.310 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock    ;
; N/A   ; None         ; 5.310 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock    ;
; N/A   ; None         ; 5.310 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock    ;
; N/A   ; None         ; 5.310 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock    ;
; N/A   ; None         ; 5.310 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock    ;
; N/A   ; None         ; 5.295 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 5.292 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 5.277 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 5.259 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A   ; None         ; 5.256 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A   ; None         ; 5.229 ns   ; Input[6] ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 5.163 ns   ; Input[3] ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 5.132 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 5.073 ns   ; Input[7] ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 4.937 ns   ; Input[4] ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 4.909 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 4.909 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 4.840 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 4.828 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock    ;
; N/A   ; None         ; 4.828 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock    ;
; N/A   ; None         ; 4.828 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock    ;
; N/A   ; None         ; 4.795 ns   ; Input[0] ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 4.793 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 4.791 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 4.767 ns   ; Input[2] ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 4.746 ns   ; Input[1] ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 4.690 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 4.690 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 4.579 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 4.496 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A   ; None         ; 4.478 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A   ; None         ; 4.478 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A   ; None         ; 4.478 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A   ; None         ; 4.478 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A   ; None         ; 4.478 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A   ; None         ; 4.442 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock    ;
; N/A   ; None         ; 4.442 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock    ;
; N/A   ; None         ; 4.442 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock    ;
; N/A   ; None         ; 4.442 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock    ;
; N/A   ; None         ; 4.442 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock    ;
; N/A   ; None         ; 4.337 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock    ;
; N/A   ; None         ; 4.337 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock    ;
; N/A   ; None         ; 4.337 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock    ;
; N/A   ; None         ; 4.337 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock    ;
; N/A   ; None         ; 4.337 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock    ;
; N/A   ; None         ; 4.285 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 4.285 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 4.285 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 4.285 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 4.285 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 4.236 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 4.236 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 4.236 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------+
; tco                                                                                                 ;
+-------+--------------+------------+----------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To        ; From Clock ;
+-------+--------------+------------+----------------------------------------+-----------+------------+
; N/A   ; None         ; 10.866 ns  ; InsSetOp:ISO|Register:A_reg|Output[4]  ; Aeq0      ; Clock      ;
; N/A   ; None         ; 10.505 ns  ; InsSetOp:ISO|Register:A_reg|Output[6]  ; Aeq0      ; Clock      ;
; N/A   ; None         ; 10.263 ns  ; InsSetOp:ISO|Register:A_reg|Output[7]  ; Aeq0      ; Clock      ;
; N/A   ; None         ; 10.247 ns  ; InsSetOp:ISO|Register:A_reg|Output[3]  ; Aeq0      ; Clock      ;
; N/A   ; None         ; 10.166 ns  ; InsSetOp:ISO|Register:A_reg|Output[1]  ; Aeq0      ; Clock      ;
; N/A   ; None         ; 10.158 ns  ; InsSetOp:ISO|Register:A_reg|Output[5]  ; Aeq0      ; Clock      ;
; N/A   ; None         ; 9.920 ns   ; InsSetOp:ISO|Register:A_reg|Output[0]  ; Aeq0      ; Clock      ;
; N/A   ; None         ; 9.812 ns   ; InsSetOp:ISO|Register:A_reg|Output[2]  ; Aeq0      ; Clock      ;
; N/A   ; None         ; 8.326 ns   ; InsSetOp:ISO|Register:A_reg|Output[7]  ; Apos      ; Clock      ;
; N/A   ; None         ; 8.316 ns   ; InsCycOp:ICO|Register:IR_reg|Output[6] ; IR[6]     ; Clock      ;
; N/A   ; None         ; 8.204 ns   ; InsSetOp:ISO|Register:A_reg|Output[4]  ; Output[4] ; Clock      ;
; N/A   ; None         ; 8.001 ns   ; InsSetOp:ISO|Register:A_reg|Output[1]  ; Output[1] ; Clock      ;
; N/A   ; None         ; 8.000 ns   ; InsSetOp:ISO|Register:A_reg|Output[7]  ; Output[7] ; Clock      ;
; N/A   ; None         ; 7.997 ns   ; InsSetOp:ISO|Register:A_reg|Output[0]  ; Output[0] ; Clock      ;
; N/A   ; None         ; 7.996 ns   ; InsSetOp:ISO|Register:A_reg|Output[2]  ; Output[2] ; Clock      ;
; N/A   ; None         ; 7.931 ns   ; InsCycOp:ICO|Register:IR_reg|Output[5] ; IR[5]     ; Clock      ;
; N/A   ; None         ; 7.878 ns   ; InsSetOp:ISO|Register:A_reg|Output[5]  ; Output[5] ; Clock      ;
; N/A   ; None         ; 7.645 ns   ; InsSetOp:ISO|Register:A_reg|Output[6]  ; Output[6] ; Clock      ;
; N/A   ; None         ; 7.612 ns   ; InsSetOp:ISO|Register:A_reg|Output[3]  ; Output[3] ; Clock      ;
; N/A   ; None         ; 7.605 ns   ; InsCycOp:ICO|Register:IR_reg|Output[7] ; IR[7]     ; Clock      ;
+-------+--------------+------------+----------------------------------------+-----------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.779 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -3.828 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A           ; None        ; -3.931 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -3.960 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -3.962 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -3.988 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -3.988 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -3.988 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -4.033 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -4.037 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -4.037 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -4.037 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -4.037 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -4.037 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -4.049 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -4.052 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -4.063 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -4.067 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -4.076 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -4.078 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -4.082 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -4.082 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -4.089 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock    ;
; N/A           ; None        ; -4.089 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock    ;
; N/A           ; None        ; -4.089 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock    ;
; N/A           ; None        ; -4.089 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock    ;
; N/A           ; None        ; -4.089 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock    ;
; N/A           ; None        ; -4.104 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -4.114 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -4.114 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -4.188 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.188 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A           ; None        ; -4.188 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A           ; None        ; -4.188 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A           ; None        ; -4.188 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -4.189 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A           ; None        ; -4.194 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock    ;
; N/A           ; None        ; -4.194 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock    ;
; N/A           ; None        ; -4.194 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock    ;
; N/A           ; None        ; -4.194 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock    ;
; N/A           ; None        ; -4.194 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock    ;
; N/A           ; None        ; -4.498 ns ; Input[1] ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -4.519 ns ; Input[2] ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -4.547 ns ; Input[0] ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -4.580 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock    ;
; N/A           ; None        ; -4.580 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock    ;
; N/A           ; None        ; -4.580 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock    ;
; N/A           ; None        ; -4.689 ns ; Input[4] ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -4.825 ns ; Input[7] ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -4.915 ns ; Input[3] ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -4.966 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.969 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.981 ns ; Input[6] ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -5.002 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -5.005 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -5.062 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock    ;
; N/A           ; None        ; -5.062 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock    ;
; N/A           ; None        ; -5.062 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock    ;
; N/A           ; None        ; -5.062 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock    ;
; N/A           ; None        ; -5.062 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock    ;
; N/A           ; None        ; -5.190 ns ; Input[5] ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -5.312 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A           ; None        ; -5.348 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -5.358 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A           ; None        ; -5.394 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -5.706 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A           ; None        ; -5.742 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -5.820 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -5.899 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -6.027 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -6.035 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -6.070 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -6.130 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -6.149 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -6.176 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 01 18:03:39 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 142.15 MHz between source memory "MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "InsSetOp:ISO|Register:A_reg|Output[7]" (period= 7.035 ns)
    Info: + Longest memory to register delay is 6.719 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y9; Fanout = 8; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y9; Fanout = 3; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4'
        Info: 3: + IC(0.803 ns) + CELL(0.322 ns) = 4.499 ns; Loc. = LCCOMB_X15_Y9_N26; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~5'
        Info: 4: + IC(0.537 ns) + CELL(0.495 ns) = 5.531 ns; Loc. = LCCOMB_X16_Y9_N22; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~21'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.611 ns; Loc. = LCCOMB_X16_Y9_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~23'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.691 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~25'
        Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.149 ns; Loc. = LCCOMB_X16_Y9_N28; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~26'
        Info: 8: + IC(0.296 ns) + CELL(0.178 ns) = 6.623 ns; Loc. = LCCOMB_X16_Y9_N0; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~28'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.719 ns; Loc. = LCFF_X16_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[7]'
        Info: Total cell delay = 5.083 ns ( 75.65 % )
        Info: Total interconnect delay = 1.636 ns ( 24.35 % )
    Info: - Smallest clock skew is -0.120 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[7]'
            Info: Total cell delay = 1.628 ns ( 57.24 % )
            Info: Total interconnect delay = 1.216 ns ( 42.76 % )
        Info: - Longest clock path from clock "Clock" to source memory is 2.964 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.917 ns) + CELL(0.783 ns) = 2.964 ns; Loc. = M4K_X17_Y9; Fanout = 8; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 61.03 % )
            Info: Total interconnect delay = 1.155 ns ( 38.97 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "InsSetOp:ISO|Register:A_reg|Output[7]" (data pin = "Sub", clock pin = "Clock") is 7.165 ns
    Info: + Longest pin to register delay is 10.047 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_F11; Fanout = 9; PIN Node = 'Sub'
        Info: 2: + IC(6.473 ns) + CELL(0.521 ns) = 7.827 ns; Loc. = LCCOMB_X15_Y9_N26; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~5'
        Info: 3: + IC(0.537 ns) + CELL(0.495 ns) = 8.859 ns; Loc. = LCCOMB_X16_Y9_N22; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~21'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.939 ns; Loc. = LCCOMB_X16_Y9_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~23'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.019 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~25'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 9.477 ns; Loc. = LCCOMB_X16_Y9_N28; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~26'
        Info: 7: + IC(0.296 ns) + CELL(0.178 ns) = 9.951 ns; Loc. = LCCOMB_X16_Y9_N0; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~28'
        Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.047 ns; Loc. = LCFF_X16_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[7]'
        Info: Total cell delay = 2.741 ns ( 27.28 % )
        Info: Total interconnect delay = 7.306 ns ( 72.72 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[7]'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
Info: tco from clock "Clock" to destination pin "Aeq0" through register "InsSetOp:ISO|Register:A_reg|Output[4]" is 10.866 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.843 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[4]'
        Info: Total cell delay = 1.628 ns ( 57.26 % )
        Info: Total interconnect delay = 1.215 ns ( 42.74 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[4]'
        Info: 2: + IC(1.225 ns) + CELL(0.545 ns) = 1.770 ns; Loc. = LCCOMB_X13_Y9_N0; Fanout = 1; COMB Node = 'InsSetOp:ISO|Aeq0~0'
        Info: 3: + IC(0.294 ns) + CELL(0.521 ns) = 2.585 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'InsSetOp:ISO|Aeq0~2'
        Info: 4: + IC(2.175 ns) + CELL(2.986 ns) = 7.746 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'Aeq0'
        Info: Total cell delay = 4.052 ns ( 52.31 % )
        Info: Total interconnect delay = 3.694 ns ( 47.69 % )
Info: th for register "InsSetOp:ISO|Register:A_reg|Output[3]" (data pin = "Asel[0]", clock pin = "Clock") is -3.779 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.843 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[3]'
        Info: Total cell delay = 1.628 ns ( 57.26 % )
        Info: Total interconnect delay = 1.215 ns ( 42.74 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R8; Fanout = 16; PIN Node = 'Asel[0]'
        Info: 2: + IC(5.626 ns) + CELL(0.322 ns) = 6.812 ns; Loc. = LCCOMB_X15_Y9_N18; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~36'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.908 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[3]'
        Info: Total cell delay = 1.282 ns ( 18.56 % )
        Info: Total interconnect delay = 5.626 ns ( 81.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Dec 01 18:03:39 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


