<!DOCTYPE html>
<html>

<head>

    <title>About STA</title>
    <link id="css_home" rel="stylesheet" href="Resources/css/style.css" />
    <meta charset="utf-8" />
    <script src="Resources/Vendors/jquery-3.2.1.min.js"></script>

</head>

<header>
    <label><center><b><h1>About Static Timing Analysis</h1></b></center></label><br/>
    <button class="hamburger">&#9776;</button>
    <button class="cross">&#735;</button>
</header>

<body class="home">

    <p>
        This is a static timing analysis tool that gets the Verilog gate level net list of a digital circuit, the library of the cells used in the circuit, the net capacitances file, the clocks skew file and timing constraints (the clock period, input delays
        and output delays). The tool checks all the timing paths and reports the violating timing paths, if any.
    </p>

    <div class="menu">
        <ul>
            <a href="#">
                <li>File Formats</li>
            </a>
            <a href="dag.html">
                <li>DAG Generator</li>
            </a>
            <a href="cpm.html">
                <li>Critical Path Finder</li>
            </a>
            <a href="about.html">
                <li>STA Report</li>
            </a>
            <a href="#">
                <li>Help</li>
            </a>
            <a href="about.html">
                <li class="here">About Project</li>
            </a>
            <a href="group10.html">
                <li>Group 10 Members</li>
            </a>
        </ul>
    </div>

    <script src="Resources/js/hamburger_menu.js"></script>
</body>

<footer>
    <small><center>&copy; Copyright 2017, Group 10</center></small>
</footer>

</html>