-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
-- Date        : Fri Aug 14 17:06:42 2026
-- Host        : DESKTOP-GLFAJCR running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               e:/FPGA_PROJECTS/RHV4.0_FPGA/RH_STREAMFAKE/RH_STREAMFAKE.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_stub.vhdl
-- Design      : design_1_selectio_wiz_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a100tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity design_1_selectio_wiz_0_0 is
  Port ( 
    data_in_from_pins_p : in STD_LOGIC_VECTOR ( 11 downto 0 );
    data_in_from_pins_n : in STD_LOGIC_VECTOR ( 11 downto 0 );
    data_in_to_device : out STD_LOGIC_VECTOR ( 23 downto 0 );
    delay_locked : out STD_LOGIC;
    ref_clock : in STD_LOGIC;
    clk_in_p : in STD_LOGIC;
    clk_in_n : in STD_LOGIC;
    clk_out : out STD_LOGIC;
    io_reset : in STD_LOGIC
  );

  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of design_1_selectio_wiz_0_0 : entity is "design_1_selectio_wiz_0_0,selectio_wiz_v5_1_20,{component_name=design_1_selectio_wiz_0_0,bus_dir=INPUTS,bus_sig_type=DIFF,bus_io_std=LVDS_25,use_serialization=false,use_phase_detector=false,serialization_factor=4,enable_bitslip=false,enable_train=false,system_data_width=12,bus_in_delay=NONE,bus_out_delay=NONE,clk_sig_type=SINGLE,clk_io_std=LVCMOS18,clk_buf=BUFIO2,active_edge=RISING,clk_delay=NONE,selio_bus_in_delay=FIXED,selio_bus_out_delay=NONE,selio_clk_buf=BUFIO,selio_active_edge=DDR,selio_ddr_alignment=SAME_EDGE_PIPELINED,selio_oddr_alignment=SAME_EDGE,ddr_alignment=C0,selio_interface_type=NETWORKING,interface_type=NETWORKING,selio_bus_in_tap=0,selio_bus_out_tap=0,selio_clk_io_std=LVDS_25,selio_clk_sig_type=DIFF}";
  attribute DEV_W : integer;
  attribute DEV_W of design_1_selectio_wiz_0_0 : entity is 24;
  attribute SYS_W : integer;
  attribute SYS_W of design_1_selectio_wiz_0_0 : entity is 12;
end design_1_selectio_wiz_0_0;

architecture stub of design_1_selectio_wiz_0_0 is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "data_in_from_pins_p[11:0],data_in_from_pins_n[11:0],data_in_to_device[23:0],delay_locked,ref_clock,clk_in_p,clk_in_n,clk_out,io_reset";
begin
end;
