;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6/6/2014 2:15:00 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2D690000  	11625
0x0008	0x2C1D0000  	11293
0x000C	0x2C1D0000  	11293
0x0010	0x2C1D0000  	11293
0x0014	0x2C1D0000  	11293
0x0018	0x2C1D0000  	11293
0x001C	0x2C1D0000  	11293
0x0020	0x2C1D0000  	11293
0x0024	0x2C1D0000  	11293
0x0028	0x2C1D0000  	11293
0x002C	0x2C1D0000  	11293
0x0030	0x2C1D0000  	11293
0x0034	0x2C1D0000  	11293
0x0038	0x2C1D0000  	11293
0x003C	0x2C1D0000  	11293
0x0040	0x2C1D0000  	11293
0x0044	0x2C1D0000  	11293
0x0048	0x2C1D0000  	11293
0x004C	0x2C1D0000  	11293
0x0050	0x2C1D0000  	11293
0x0054	0x2C1D0000  	11293
0x0058	0x2C1D0000  	11293
0x005C	0x2C1D0000  	11293
0x0060	0x2C1D0000  	11293
0x0064	0x2C1D0000  	11293
0x0068	0x2C1D0000  	11293
0x006C	0x2C1D0000  	11293
0x0070	0x2C1D0000  	11293
0x0074	0x2C1D0000  	11293
0x0078	0x2C1D0000  	11293
0x007C	0x2C1D0000  	11293
0x0080	0x2C1D0000  	11293
0x0084	0x2C1D0000  	11293
0x0088	0x2C1D0000  	11293
0x008C	0x2C1D0000  	11293
0x0090	0x2C1D0000  	11293
0x0094	0x2C1D0000  	11293
0x0098	0x2C1D0000  	11293
0x009C	0x2C1D0000  	11293
0x00A0	0x2C1D0000  	11293
0x00A4	0x2C1D0000  	11293
0x00A8	0x2C1D0000  	11293
0x00AC	0x2C1D0000  	11293
0x00B0	0x2C1D0000  	11293
0x00B4	0x2C1D0000  	11293
0x00B8	0x2C1D0000  	11293
0x00BC	0x2C1D0000  	11293
0x00C0	0x2C1D0000  	11293
0x00C4	0x2C1D0000  	11293
0x00C8	0x2C1D0000  	11293
0x00CC	0x2C1D0000  	11293
0x00D0	0x2C1D0000  	11293
0x00D4	0x2C1D0000  	11293
0x00D8	0x2C1D0000  	11293
0x00DC	0x2C1D0000  	11293
0x00E0	0x2C1D0000  	11293
0x00E4	0x2C1D0000  	11293
0x00E8	0x2C1D0000  	11293
0x00EC	0x2C1D0000  	11293
0x00F0	0x2C1D0000  	11293
0x00F4	0x2C1D0000  	11293
0x00F8	0x2C1D0000  	11293
0x00FC	0x2C1D0000  	11293
0x0100	0x2C1D0000  	11293
0x0104	0x2C1D0000  	11293
0x0108	0x2C1D0000  	11293
0x010C	0x2C1D0000  	11293
0x0110	0x2C1D0000  	11293
0x0114	0x2C1D0000  	11293
0x0118	0x2C1D0000  	11293
0x011C	0x2C1D0000  	11293
0x0120	0x2C1D0000  	11293
0x0124	0x2C1D0000  	11293
0x0128	0x2C1D0000  	11293
0x012C	0x2C1D0000  	11293
0x0130	0x2C1D0000  	11293
0x0134	0x2C1D0000  	11293
0x0138	0x2C1D0000  	11293
0x013C	0x2C1D0000  	11293
0x0140	0x2C1D0000  	11293
0x0144	0x2C1D0000  	11293
0x0148	0x2C1D0000  	11293
0x014C	0x2C1D0000  	11293
; end of ____SysVT
_main:
;Receiver.c, 63 :: 		void main() {
0x2D68	0xF7FFFF5C  BL	11300
0x2D6C	0xF002F888  BL	20096
0x2D70	0xF7FFFF4A  BL	11272
0x2D74	0xF002F844  BL	19968
;Receiver.c, 64 :: 		GPIO_Digital_Output(&GPIOD_ODR, _GPIO_PINMASK_LOW);
0x2D78	0xF24001FF  MOVW	R1, #255
0x2D7C	0x4820    LDR	R0, [PC, #128]
0x2D7E	0xF7FFFF1F  BL	_GPIO_Digital_Output+0
;Receiver.c, 66 :: 		Initialize();                           // Initialize MCU and Bee click board
0x2D82	0xF7FFFE5D  BL	_Initialize+0
;Receiver.c, 67 :: 		DrawFrame();
0x2D86	0xF7FFFDF5  BL	_DrawFrame+0
;Receiver.c, 69 :: 		while(1){                               // Infinite loop
L_main0:
;Receiver.c, 70 :: 		if(Debounce_INT() == 0 ){             // Debounce line INT
0x2D8A	0xF7FFFF27  BL	_Debounce_INT+0
0x2D8E	0x2800    CMP	R0, #0
0x2D90	0xD133    BNE	L_main2
;Receiver.c, 71 :: 		temp1 = read_ZIGBEE_short(INTSTAT); // Read and flush register INTSTAT
0x2D92	0x2031    MOVS	R0, #49
0x2D94	0xB240    SXTB	R0, R0
0x2D96	0xF7FDFEA5  BL	_read_ZIGBEE_short+0
0x2D9A	0x491A    LDR	R1, [PC, #104]
0x2D9C	0x7008    STRB	R0, [R1, #0]
;Receiver.c, 72 :: 		read_RX_FIFO();                     // Read receive data
0x2D9E	0xF7FFFD8B  BL	_read_RX_FIFO+0
;Receiver.c, 73 :: 		ByteToStr(DATA_RX[0],&txt);         // Convert third byte to string
0x2DA2	0x4819    LDR	R0, [PC, #100]
0x2DA4	0xF9900000  LDRSB	R0, [R0, #0]
0x2DA8	0x4918    LDR	R1, [PC, #96]
0x2DAA	0xF7FFFCFF  BL	_ByteToStr+0
;Receiver.c, 74 :: 		TFT_Set_Font(&TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x2DAE	0x2200    MOVS	R2, #0
0x2DB0	0xF2400100  MOVW	R1, #0
0x2DB4	0x4816    LDR	R0, [PC, #88]
0x2DB6	0xF7FFF97F  BL	_TFT_Set_Font+0
;Receiver.c, 75 :: 		TFT_Write_Text(txt, 195, 80);       // Display string on TFT
0x2DBA	0x2250    MOVS	R2, #80
0x2DBC	0x21C3    MOVS	R1, #195
0x2DBE	0x4813    LDR	R0, [PC, #76]
0x2DC0	0xF7FFF810  BL	_TFT_Write_Text+0
;Receiver.c, 76 :: 		delay_ms(1000);
0x2DC4	0xF64127FF  MOVW	R7, #6911
0x2DC8	0xF2C007B7  MOVT	R7, #183
0x2DCC	0xBF00    NOP
0x2DCE	0xBF00    NOP
L_main3:
0x2DD0	0x1E7F    SUBS	R7, R7, #1
0x2DD2	0xD1FD    BNE	L_main3
0x2DD4	0xBF00    NOP
0x2DD6	0xBF00    NOP
0x2DD8	0xBF00    NOP
;Receiver.c, 77 :: 		TFT_Set_Font(&TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x2DDA	0x2200    MOVS	R2, #0
0x2DDC	0xF64F71FF  MOVW	R1, #65535
0x2DE0	0x480B    LDR	R0, [PC, #44]
0x2DE2	0xF7FFF969  BL	_TFT_Set_Font+0
;Receiver.c, 78 :: 		TFT_Write_Text(txt, 195, 80);       // Delete string from TFT
0x2DE6	0x2250    MOVS	R2, #80
0x2DE8	0x21C3    MOVS	R1, #195
0x2DEA	0x4808    LDR	R0, [PC, #32]
0x2DEC	0xF7FEFFFA  BL	_TFT_Write_Text+0
;Receiver.c, 80 :: 		GPIOD_ODR = DATA_RX[0];
0x2DF0	0x4805    LDR	R0, [PC, #20]
0x2DF2	0xF9901000  LDRSB	R1, [R0, #0]
0x2DF6	0x4802    LDR	R0, [PC, #8]
0x2DF8	0x6001    STR	R1, [R0, #0]
;Receiver.c, 81 :: 		}
L_main2:
;Receiver.c, 82 :: 		}
0x2DFA	0xE7C6    B	L_main0
;Receiver.c, 83 :: 		}
L_end_main:
L__main_end_loop:
0x2DFC	0xE7FE    B	L__main_end_loop
0x2DFE	0xBF00    NOP
0x2E00	0x140C4001  	GPIOD_ODR+0
0x2E04	0x00812000  	_temp1+0
0x2E08	0x00532000  	_DATA_RX+0
0x2E0C	0x00822000  	_txt+0
0x2E10	0x3E220000  	_TFT_defaultFont+0
; end of _main
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2BC0	0xB081    SUB	SP, SP, #4
0x2BC2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x2BC6	0x4A04    LDR	R2, [PC, #16]
0x2BC8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2BCA	0xF7FFF94F  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x2BCE	0xF8DDE000  LDR	LR, [SP, #0]
0x2BD2	0xB001    ADD	SP, SP, #4
0x2BD4	0x4770    BX	LR
0x2BD6	0xBF00    NOP
0x2BD8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1E6C	0xB081    SUB	SP, SP, #4
0x1E6E	0xF8CDE000  STR	LR, [SP, #0]
0x1E72	0xB28C    UXTH	R4, R1
0x1E74	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x1E76	0x4B77    LDR	R3, [PC, #476]
0x1E78	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x1E7C	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x1E7E	0x4618    MOV	R0, R3
0x1E80	0xF7FFFC42  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x1E84	0xF1B40FFF  CMP	R4, #255
0x1E88	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x1E8A	0x4B73    LDR	R3, [PC, #460]
0x1E8C	0x429D    CMP	R5, R3
0x1E8E	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x1E90	0xF04F3333  MOV	R3, #858993459
0x1E94	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x1E96	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x1E98	0x2D42    CMP	R5, #66
0x1E9A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x1E9C	0xF04F3344  MOV	R3, #1145324612
0x1EA0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x1EA2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x1EA4	0xF64F73FF  MOVW	R3, #65535
0x1EA8	0x429C    CMP	R4, R3
0x1EAA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x1EAC	0x4B6A    LDR	R3, [PC, #424]
0x1EAE	0x429D    CMP	R5, R3
0x1EB0	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x1EB2	0xF04F3333  MOV	R3, #858993459
0x1EB6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x1EB8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1EBA	0xF04F3333  MOV	R3, #858993459
0x1EBE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x1EC0	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x1EC2	0x2D42    CMP	R5, #66
0x1EC4	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x1EC6	0xF04F3344  MOV	R3, #1145324612
0x1ECA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x1ECC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1ECE	0xF04F3344  MOV	R3, #1145324612
0x1ED2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x1ED4	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x1ED6	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x1ED8	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x1EDA	0xF0050301  AND	R3, R5, #1
0x1EDE	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x1EE0	0x2100    MOVS	R1, #0
0x1EE2	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x1EE4	0xF0050302  AND	R3, R5, #2
0x1EE8	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x1EEA	0xF40573C0  AND	R3, R5, #384
0x1EEE	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x1EF0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x1EF2	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x1EF4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x1EF6	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x1EF8	0xF0050304  AND	R3, R5, #4
0x1EFC	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x1EFE	0xF0050320  AND	R3, R5, #32
0x1F02	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x1F04	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x1F06	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x1F08	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x1F0A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x1F0C	0xF0050308  AND	R3, R5, #8
0x1F10	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x1F12	0xF0050320  AND	R3, R5, #32
0x1F16	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x1F18	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x1F1A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x1F1C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x1F1E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x1F20	0x4B4E    LDR	R3, [PC, #312]
0x1F22	0xEA050303  AND	R3, R5, R3, LSL #0
0x1F26	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x1F28	0x2003    MOVS	R0, #3
0x1F2A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x1F2C	0xF4057300  AND	R3, R5, #512
0x1F30	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x1F32	0x2002    MOVS	R0, #2
0x1F34	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x1F36	0xF4056380  AND	R3, R5, #1024
0x1F3A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x1F3C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x1F3E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x1F40	0xF005030C  AND	R3, R5, #12
0x1F44	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x1F46	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x1F48	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x1F4A	0xF00403FF  AND	R3, R4, #255
0x1F4E	0xB29B    UXTH	R3, R3
0x1F50	0x2B00    CMP	R3, #0
0x1F52	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x1F54	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x1F56	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x1F58	0xFA1FF884  UXTH	R8, R4
0x1F5C	0x4632    MOV	R2, R6
0x1F5E	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x1F60	0x2808    CMP	R0, #8
0x1F62	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x1F64	0xF04F0301  MOV	R3, #1
0x1F68	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x1F6C	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x1F70	0x42A3    CMP	R3, R4
0x1F72	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x1F74	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x1F76	0xF04F030F  MOV	R3, #15
0x1F7A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x1F7C	0x43DB    MVN	R3, R3
0x1F7E	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x1F82	0xFA01F305  LSL	R3, R1, R5
0x1F86	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x1F8A	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x1F8C	0xF4067381  AND	R3, R6, #258
0x1F90	0xF5B37F81  CMP	R3, #258
0x1F94	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x1F96	0xF2020414  ADDW	R4, R2, #20
0x1F9A	0xF04F0301  MOV	R3, #1
0x1F9E	0x4083    LSLS	R3, R0
0x1FA0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x1FA2	0xF0060382  AND	R3, R6, #130
0x1FA6	0x2B82    CMP	R3, #130
0x1FA8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x1FAA	0xF2020410  ADDW	R4, R2, #16
0x1FAE	0xF04F0301  MOV	R3, #1
0x1FB2	0x4083    LSLS	R3, R0
0x1FB4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x1FB6	0x462F    MOV	R7, R5
0x1FB8	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x1FBA	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x1FBC	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x1FBE	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x1FC0	0xFA1FF088  UXTH	R0, R8
0x1FC4	0x460F    MOV	R7, R1
0x1FC6	0x4631    MOV	R1, R6
0x1FC8	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x1FCA	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x1FCC	0x460F    MOV	R7, R1
0x1FCE	0x4629    MOV	R1, R5
0x1FD0	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x1FD2	0xF1B00FFF  CMP	R0, #255
0x1FD6	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x1FD8	0x1D33    ADDS	R3, R6, #4
0x1FDA	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x1FDE	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x1FE0	0x2A08    CMP	R2, #8
0x1FE2	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x1FE4	0xF2020408  ADDW	R4, R2, #8
0x1FE8	0xF04F0301  MOV	R3, #1
0x1FEC	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x1FF0	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x1FF4	0x42A3    CMP	R3, R4
0x1FF6	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x1FF8	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x1FFA	0xF04F030F  MOV	R3, #15
0x1FFE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x2000	0x43DB    MVN	R3, R3
0x2002	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x2006	0xFA07F305  LSL	R3, R7, R5
0x200A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x200E	0xF4017381  AND	R3, R1, #258
0x2012	0xF5B37F81  CMP	R3, #258
0x2016	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x2018	0xF2060514  ADDW	R5, R6, #20
0x201C	0xF2020408  ADDW	R4, R2, #8
0x2020	0xF04F0301  MOV	R3, #1
0x2024	0x40A3    LSLS	R3, R4
0x2026	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x2028	0xF0010382  AND	R3, R1, #130
0x202C	0x2B82    CMP	R3, #130
0x202E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x2030	0xF2060510  ADDW	R5, R6, #16
0x2034	0xF2020408  ADDW	R4, R2, #8
0x2038	0xF04F0301  MOV	R3, #1
0x203C	0x40A3    LSLS	R3, R4
0x203E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x2040	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x2042	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x2044	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x2046	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x2048	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x204C	0xF8DDE000  LDR	LR, [SP, #0]
0x2050	0xB001    ADD	SP, SP, #4
0x2052	0x4770    BX	LR
0x2054	0xFC00FFFF  	#-1024
0x2058	0x00140008  	#524308
0x205C	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x1708	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x170A	0x4919    LDR	R1, [PC, #100]
0x170C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x1710	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x1712	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x1714	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x1716	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x1718	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x171A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x171C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x171E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x1720	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x1722	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x1724	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x1726	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x1728	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x172A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x172C	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x172E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x1732	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x1734	0x490F    LDR	R1, [PC, #60]
0x1736	0x4288    CMP	R0, R1
0x1738	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x173A	0x490F    LDR	R1, [PC, #60]
0x173C	0x4288    CMP	R0, R1
0x173E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x1740	0x490E    LDR	R1, [PC, #56]
0x1742	0x4288    CMP	R0, R1
0x1744	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x1746	0x490E    LDR	R1, [PC, #56]
0x1748	0x4288    CMP	R0, R1
0x174A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x174C	0x490D    LDR	R1, [PC, #52]
0x174E	0x4288    CMP	R0, R1
0x1750	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x1752	0x490D    LDR	R1, [PC, #52]
0x1754	0x4288    CMP	R0, R1
0x1756	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x1758	0x490C    LDR	R1, [PC, #48]
0x175A	0x4288    CMP	R0, R1
0x175C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x175E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x1760	0x490B    LDR	R1, [PC, #44]
0x1762	0x6809    LDR	R1, [R1, #0]
0x1764	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x1768	0x4909    LDR	R1, [PC, #36]
0x176A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x176C	0xB001    ADD	SP, SP, #4
0x176E	0x4770    BX	LR
0x1770	0xFC00FFFF  	#-1024
0x1774	0x08004001  	#1073809408
0x1778	0x0C004001  	#1073810432
0x177C	0x10004001  	#1073811456
0x1780	0x14004001  	#1073812480
0x1784	0x18004001  	#1073813504
0x1788	0x1C004001  	#1073814528
0x178C	0x20004001  	#1073815552
0x1790	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Initialize:
;Init_Routines.c, 11 :: 		void Initialize() {
0x2A40	0xB081    SUB	SP, SP, #4
0x2A42	0xF8CDE000  STR	LR, [SP, #0]
;Init_Routines.c, 12 :: 		short int i = 0;
;Init_Routines.c, 14 :: 		LQI = 0;
0x2A46	0x2100    MOVS	R1, #0
0x2A48	0xB249    SXTB	R1, R1
0x2A4A	0x484D    LDR	R0, [PC, #308]
0x2A4C	0x7001    STRB	R1, [R0, #0]
;Init_Routines.c, 15 :: 		RSSI2 = 0;
0x2A4E	0x2100    MOVS	R1, #0
0x2A50	0xB249    SXTB	R1, R1
0x2A52	0x484C    LDR	R0, [PC, #304]
0x2A54	0x7001    STRB	R1, [R0, #0]
;Init_Routines.c, 16 :: 		SEQ_NUMBER = 0x23;
0x2A56	0x2123    MOVS	R1, #35
0x2A58	0xB249    SXTB	R1, R1
0x2A5A	0x484B    LDR	R0, [PC, #300]
0x2A5C	0x7001    STRB	R1, [R0, #0]
;Init_Routines.c, 17 :: 		lost_data = 0;
0x2A5E	0x2100    MOVS	R1, #0
0x2A60	0xB249    SXTB	R1, R1
0x2A62	0x484A    LDR	R0, [PC, #296]
0x2A64	0x7001    STRB	R1, [R0, #0]
;Init_Routines.c, 18 :: 		address_RX_FIFO = 0x300;
0x2A66	0xF2403100  MOVW	R1, #768
0x2A6A	0xB209    SXTH	R1, R1
0x2A6C	0x4848    LDR	R0, [PC, #288]
0x2A6E	0x8001    STRH	R1, [R0, #0]
;Init_Routines.c, 19 :: 		address_TX_normal_FIFO = 0;
0x2A70	0x2100    MOVS	R1, #0
0x2A72	0xB209    SXTH	R1, R1
0x2A74	0x4847    LDR	R0, [PC, #284]
0x2A76	0x8001    STRH	R1, [R0, #0]
;Init_Routines.c, 21 :: 		for (i = 0; i < 2; i++) {
; i start address is: 8 (R2)
0x2A78	0x2200    MOVS	R2, #0
0x2A7A	0xB252    SXTB	R2, R2
; i end address is: 8 (R2)
L_Initialize0:
; i start address is: 8 (R2)
0x2A7C	0x2A02    CMP	R2, #2
0x2A7E	0xDA16    BGE	L_Initialize1
;Init_Routines.c, 22 :: 		ADDRESS_short_1[i] = 1;
0x2A80	0x4845    LDR	R0, [PC, #276]
0x2A82	0x1881    ADDS	R1, R0, R2
0x2A84	0x2001    MOVS	R0, #1
0x2A86	0xB240    SXTB	R0, R0
0x2A88	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 23 :: 		ADDRESS_short_2[i] = 2;
0x2A8A	0x4844    LDR	R0, [PC, #272]
0x2A8C	0x1881    ADDS	R1, R0, R2
0x2A8E	0x2002    MOVS	R0, #2
0x2A90	0xB240    SXTB	R0, R0
0x2A92	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 24 :: 		PAN_ID_1[i] = 3;
0x2A94	0x4842    LDR	R0, [PC, #264]
0x2A96	0x1881    ADDS	R1, R0, R2
0x2A98	0x2003    MOVS	R0, #3
0x2A9A	0xB240    SXTB	R0, R0
0x2A9C	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 25 :: 		PAN_ID_2[i] = 3;
0x2A9E	0x4841    LDR	R0, [PC, #260]
0x2AA0	0x1881    ADDS	R1, R0, R2
0x2AA2	0x2003    MOVS	R0, #3
0x2AA4	0xB240    SXTB	R0, R0
0x2AA6	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 21 :: 		for (i = 0; i < 2; i++) {
0x2AA8	0x1C52    ADDS	R2, R2, #1
0x2AAA	0xB252    SXTB	R2, R2
;Init_Routines.c, 26 :: 		}
; i end address is: 8 (R2)
0x2AAC	0xE7E6    B	L_Initialize0
L_Initialize1:
;Init_Routines.c, 28 :: 		for (i = 0; i < 8; i++) {
; i start address is: 8 (R2)
0x2AAE	0x2200    MOVS	R2, #0
0x2AB0	0xB252    SXTB	R2, R2
; i end address is: 8 (R2)
L_Initialize3:
; i start address is: 8 (R2)
0x2AB2	0x2A08    CMP	R2, #8
0x2AB4	0xDA0C    BGE	L_Initialize4
;Init_Routines.c, 29 :: 		ADDRESS_long_1[i] = 1;
0x2AB6	0x483C    LDR	R0, [PC, #240]
0x2AB8	0x1881    ADDS	R1, R0, R2
0x2ABA	0x2001    MOVS	R0, #1
0x2ABC	0xB240    SXTB	R0, R0
0x2ABE	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 30 :: 		ADDRESS_long_2[i] = 2;
0x2AC0	0x483A    LDR	R0, [PC, #232]
0x2AC2	0x1881    ADDS	R1, R0, R2
0x2AC4	0x2002    MOVS	R0, #2
0x2AC6	0xB240    SXTB	R0, R0
0x2AC8	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 28 :: 		for (i = 0; i < 8; i++) {
0x2ACA	0x1C52    ADDS	R2, R2, #1
0x2ACC	0xB252    SXTB	R2, R2
;Init_Routines.c, 31 :: 		}
; i end address is: 8 (R2)
0x2ACE	0xE7F0    B	L_Initialize3
L_Initialize4:
;Init_Routines.c, 34 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13);
0x2AD0	0xF2420100  MOVW	R1, #8192
0x2AD4	0x4836    LDR	R0, [PC, #216]
0x2AD6	0xF000F873  BL	_GPIO_Digital_Output+0
;Init_Routines.c, 35 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10);
0x2ADA	0xF2404100  MOVW	R1, #1024
0x2ADE	0x4834    LDR	R0, [PC, #208]
0x2AE0	0xF000F86E  BL	_GPIO_Digital_Output+0
;Init_Routines.c, 36 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2);
0x2AE4	0xF2400104  MOVW	R1, #4
0x2AE8	0x4832    LDR	R0, [PC, #200]
0x2AEA	0xF000F869  BL	_GPIO_Digital_Output+0
;Init_Routines.c, 39 :: 		GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_0);
0x2AEE	0xF2400101  MOVW	R1, #1
0x2AF2	0x482F    LDR	R0, [PC, #188]
0x2AF4	0xF7FFFC76  BL	_GPIO_Digital_Input+0
;Init_Routines.c, 42 :: 		Delay_ms(5);
0x2AF8	0xF64E275F  MOVW	R7, #59999
0x2AFC	0xF2C00700  MOVT	R7, #0
L_Initialize6:
0x2B00	0x1E7F    SUBS	R7, R7, #1
0x2B02	0xD1FD    BNE	L_Initialize6
0x2B04	0xBF00    NOP
0x2B06	0xBF00    NOP
0x2B08	0xBF00    NOP
0x2B0A	0xBF00    NOP
0x2B0C	0xBF00    NOP
;Init_Routines.c, 48 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x2B0E	0x4A2A    LDR	R2, [PC, #168]
;Init_Routines.c, 47 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x2B10	0xF2403104  MOVW	R1, #772
;Init_Routines.c, 45 :: 		SPI3_Init_Advanced(_SPI_FPCLK_DIV4, _SPI_MASTER  | _SPI_8_BIT |
0x2B14	0x2001    MOVS	R0, #1
;Init_Routines.c, 48 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x2B16	0xF7FFFDF3  BL	_SPI3_Init_Advanced+0
;Init_Routines.c, 49 :: 		TFT_BLED = 1;                             // Turn on TFT Backlight
0x2B1A	0x2101    MOVS	R1, #1
0x2B1C	0xB249    SXTB	R1, R1
0x2B1E	0x4827    LDR	R0, [PC, #156]
0x2B20	0x6001    STR	R1, [R0, #0]
;Init_Routines.c, 51 :: 		TFT_Init(320, 240);                       // Initialize TFT display
0x2B22	0x21F0    MOVS	R1, #240
0x2B24	0xF2401040  MOVW	R0, #320
0x2B28	0xF7FFFD8A  BL	_TFT_Init+0
;Init_Routines.c, 52 :: 		TFT_Fill_Screen(CL_WHITE);                // Clear Screen
0x2B2C	0xF64F70FF  MOVW	R0, #65535
0x2B30	0xF7FFFCF6  BL	_TFT_Fill_Screen+0
;Init_Routines.c, 54 :: 		pin_reset();                              // Activate reset from pin
0x2B34	0xF7FFFD3C  BL	_pin_reset+0
;Init_Routines.c, 55 :: 		software_reset();                         // Activate software reset
0x2B38	0xF7FFFD5A  BL	_software_reset+0
;Init_Routines.c, 56 :: 		RF_reset();                               // RF reset
0x2B3C	0xF7FFFC84  BL	_RF_reset+0
;Init_Routines.c, 57 :: 		set_WAKE_from_pin();                      // Set wake from pin
0x2B40	0xF7FFFCAC  BL	_set_wake_from_pin+0
;Init_Routines.c, 59 :: 		set_long_address(ADDRESS_long_2);         // Set long address
0x2B44	0x4819    LDR	R0, [PC, #100]
0x2B46	0xF7FFFCCB  BL	_set_long_address+0
;Init_Routines.c, 60 :: 		set_short_address(ADDRESS_short_2);       // Set short address
0x2B4A	0x4814    LDR	R0, [PC, #80]
0x2B4C	0xF7FFFE18  BL	_set_short_address+0
;Init_Routines.c, 61 :: 		set_PAN_ID(PAN_ID_2);                     // Set PAN_ID
0x2B50	0x4814    LDR	R0, [PC, #80]
0x2B52	0xF7FFFDFF  BL	_set_PAN_ID+0
;Init_Routines.c, 63 :: 		init_ZIGBEE_nonbeacon();                  // Initialize ZigBee module
0x2B56	0xF7FFFD59  BL	_init_ZIGBEE_nonbeacon+0
;Init_Routines.c, 64 :: 		nonbeacon_PAN_coordinator_device();
0x2B5A	0xF7FFFC4F  BL	_nonbeacon_PAN_coordinator_device+0
;Init_Routines.c, 65 :: 		set_TX_power(31);                         // Set max TX power
0x2B5E	0x201F    MOVS	R0, #31
0x2B60	0xF7FFF8A6  BL	_set_TX_power+0
;Init_Routines.c, 66 :: 		set_frame_format_filter(1);               // 1 all frames, 3 data frame only
0x2B64	0x2001    MOVS	R0, #1
0x2B66	0xB240    SXTB	R0, R0
0x2B68	0xF7FFF8C0  BL	_set_frame_format_filter+0
;Init_Routines.c, 67 :: 		set_reception_mode(1);                    // 1 normal mode
0x2B6C	0x2001    MOVS	R0, #1
0x2B6E	0xB240    SXTB	R0, R0
0x2B70	0xF7FFF902  BL	_set_reception_mode+0
;Init_Routines.c, 69 :: 		pin_wake();                               // Wake from pin
0x2B74	0xF7FFFAD8  BL	_pin_wake+0
;Init_Routines.c, 70 :: 		}
L_end_Initialize:
0x2B78	0xF8DDE000  LDR	LR, [SP, #0]
0x2B7C	0xB001    ADD	SP, SP, #4
0x2B7E	0x4770    BX	LR
0x2B80	0x004F2000  	_LQI+0
0x2B84	0x00502000  	_RSSI2+0
0x2B88	0x00512000  	_SEQ_NUMBER+0
0x2B8C	0x00522000  	_lost_data+0
0x2B90	0x00542000  	_address_RX_FIFO+0
0x2B94	0x00562000  	_address_TX_normal_FIFO+0
0x2B98	0x00582000  	_ADDRESS_short_1+0
0x2B9C	0x005A2000  	_ADDRESS_short_2+0
0x2BA0	0x005C2000  	_PAN_ID_1+0
0x2BA4	0x005E2000  	_PAN_ID_2+0
0x2BA8	0x00602000  	_ADDRESS_long_1+0
0x2BAC	0x00682000  	_ADDRESS_long_2+0
0x2BB0	0x14004001  	GPIOD_BASE+0
0x2BB4	0x10004001  	GPIOC_BASE+0
0x2BB8	0x4D440000  	__GPIO_MODULE_SPI3_PC10_11_12+0
0x2BBC	0x01A44223  	TFT_BLED+0
; end of _Initialize
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x23E4	0xB081    SUB	SP, SP, #4
0x23E6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x23EA	0xF04F0242  MOV	R2, #66
0x23EE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x23F0	0xF7FFFD3C  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x23F4	0xF8DDE000  LDR	LR, [SP, #0]
0x23F8	0xB001    ADD	SP, SP, #4
0x23FA	0x4770    BX	LR
; end of _GPIO_Digital_Input
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x2700	0xB083    SUB	SP, SP, #12
0x2702	0xF8CDE000  STR	LR, [SP, #0]
0x2706	0xF88D0004  STRB	R0, [SP, #4]
0x270A	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x270C	0x4C0B    LDR	R4, [PC, #44]
0x270E	0x4B0C    LDR	R3, [PC, #48]
0x2710	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x2712	0x4C0C    LDR	R4, [PC, #48]
0x2714	0x4B0C    LDR	R3, [PC, #48]
0x2716	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x2718	0x2401    MOVS	R4, #1
0x271A	0xB264    SXTB	R4, R4
0x271C	0x4B0B    LDR	R3, [PC, #44]
0x271E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x2720	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x2722	0xF7FEFF69  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x2726	0x9A02    LDR	R2, [SP, #8]
0x2728	0xF89D1004  LDRB	R1, [SP, #4]
0x272C	0x4808    LDR	R0, [PC, #32]
0x272E	0xF7FFF839  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x2732	0xF8DDE000  LDR	LR, [SP, #0]
0x2736	0xB003    ADD	SP, SP, #12
0x2738	0x4770    BX	LR
0x273A	0xBF00    NOP
0x273C	0x04D90000  	_SPI3_Read+0
0x2740	0x00882000  	_SPI_Rd_Ptr+0
0x2744	0x06450000  	_SPI3_Write+0
0x2748	0x008C2000  	_SPI_Wr_Ptr+0
0x274C	0x03BC4242  	RCC_APB1ENR+0
0x2750	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x15F8	0xB081    SUB	SP, SP, #4
0x15FA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x15FE	0x2201    MOVS	R2, #1
0x1600	0xB252    SXTB	R2, R2
0x1602	0x493E    LDR	R1, [PC, #248]
0x1604	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x1606	0xF2000168  ADDW	R1, R0, #104
0x160A	0x680B    LDR	R3, [R1, #0]
0x160C	0xF06F6100  MVN	R1, #134217728
0x1610	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x1614	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x1616	0xF0036100  AND	R1, R3, #134217728
0x161A	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x161C	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x161E	0xF0024100  AND	R1, R2, #-2147483648
0x1622	0xF1B14F00  CMP	R1, #-2147483648
0x1626	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x1628	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x162A	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x162C	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x162E	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x1630	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x1632	0xF4042170  AND	R1, R4, #983040
0x1636	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x1638	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x163A	0xF64F71FF  MOVW	R1, #65535
0x163E	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x1642	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x1644	0xF4041140  AND	R1, R4, #3145728
0x1648	0xF5B11F40  CMP	R1, #3145728
0x164C	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x164E	0xF06F6170  MVN	R1, #251658240
0x1652	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x1656	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x1658	0x492A    LDR	R1, [PC, #168]
0x165A	0x680A    LDR	R2, [R1, #0]
0x165C	0xF06F6170  MVN	R1, #251658240
0x1660	0x400A    ANDS	R2, R1
0x1662	0x4928    LDR	R1, [PC, #160]
0x1664	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x1666	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x1668	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x166A	0xF4041180  AND	R1, R4, #1048576
0x166E	0xF5B11F80  CMP	R1, #1048576
0x1672	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x1674	0xF04F0103  MOV	R1, #3
0x1678	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x167A	0x43C9    MVN	R1, R1
0x167C	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x1680	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x1684	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x1686	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x1688	0x0D61    LSRS	R1, R4, #21
0x168A	0x0109    LSLS	R1, R1, #4
0x168C	0xFA05F101  LSL	R1, R5, R1
0x1690	0x43C9    MVN	R1, R1
0x1692	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x1694	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x1698	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x169A	0x0D61    LSRS	R1, R4, #21
0x169C	0x0109    LSLS	R1, R1, #4
0x169E	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x16A2	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x16A4	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x16A6	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x16AA	0xF1B14F00  CMP	R1, #-2147483648
0x16AE	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x16B0	0x4913    LDR	R1, [PC, #76]
0x16B2	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x16B4	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x16B6	0x4913    LDR	R1, [PC, #76]
0x16B8	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x16BA	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x16BE	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x16C0	0xEA4F018A  LSL	R1, R10, #2
0x16C4	0xEB090101  ADD	R1, R9, R1, LSL #0
0x16C8	0x6809    LDR	R1, [R1, #0]
0x16CA	0xF1B13FFF  CMP	R1, #-1
0x16CE	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x16D0	0xF1090134  ADD	R1, R9, #52
0x16D4	0xEA4F038A  LSL	R3, R10, #2
0x16D8	0x18C9    ADDS	R1, R1, R3
0x16DA	0x6809    LDR	R1, [R1, #0]
0x16DC	0x460A    MOV	R2, R1
0x16DE	0xEB090103  ADD	R1, R9, R3, LSL #0
0x16E2	0x6809    LDR	R1, [R1, #0]
0x16E4	0x4608    MOV	R0, R1
0x16E6	0x4611    MOV	R1, R2
0x16E8	0xF7FEFF3E  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x16EC	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x16F0	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x16F2	0xF8DDE000  LDR	LR, [SP, #0]
0x16F6	0xB001    ADD	SP, SP, #4
0x16F8	0x4770    BX	LR
0x16FA	0xBF00    NOP
0x16FC	0x03004242  	RCC_APB2ENRbits+0
0x1700	0x001C4001  	AFIO_MAPR2+0
0x1704	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0568	0xB083    SUB	SP, SP, #12
0x056A	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x056E	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0572	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0574	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0576	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x057A	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x057C	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x057E	0x4A19    LDR	R2, [PC, #100]
0x0580	0x9202    STR	R2, [SP, #8]
0x0582	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0584	0x4A18    LDR	R2, [PC, #96]
0x0586	0x9202    STR	R2, [SP, #8]
0x0588	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x058A	0x4A18    LDR	R2, [PC, #96]
0x058C	0x9202    STR	R2, [SP, #8]
0x058E	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0590	0x4A17    LDR	R2, [PC, #92]
0x0592	0x9202    STR	R2, [SP, #8]
0x0594	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0596	0x4A17    LDR	R2, [PC, #92]
0x0598	0x9202    STR	R2, [SP, #8]
0x059A	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x059C	0x4A16    LDR	R2, [PC, #88]
0x059E	0x9202    STR	R2, [SP, #8]
0x05A0	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x05A2	0x4A16    LDR	R2, [PC, #88]
0x05A4	0x9202    STR	R2, [SP, #8]
0x05A6	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x05A8	0x2800    CMP	R0, #0
0x05AA	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x05AC	0x2801    CMP	R0, #1
0x05AE	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x05B0	0x2802    CMP	R0, #2
0x05B2	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x05B4	0x2803    CMP	R0, #3
0x05B6	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x05B8	0x2804    CMP	R0, #4
0x05BA	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x05BC	0x2805    CMP	R0, #5
0x05BE	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x05C0	0x2806    CMP	R0, #6
0x05C2	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x05C4	0x2201    MOVS	R2, #1
0x05C6	0xB212    SXTH	R2, R2
0x05C8	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x05CA	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x05CE	0x9802    LDR	R0, [SP, #8]
0x05D0	0x460A    MOV	R2, R1
0x05D2	0xF8BD1004  LDRH	R1, [SP, #4]
0x05D6	0xF001FC49  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x05DA	0xF8DDE000  LDR	LR, [SP, #0]
0x05DE	0xB003    ADD	SP, SP, #12
0x05E0	0x4770    BX	LR
0x05E2	0xBF00    NOP
0x05E4	0x08004001  	#1073809408
0x05E8	0x0C004001  	#1073810432
0x05EC	0x10004001  	#1073811456
0x05F0	0x14004001  	#1073812480
0x05F4	0x18004001  	#1073813504
0x05F8	0x1C004001  	#1073814528
0x05FC	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x17A4	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x17A6	0x2300    MOVS	R3, #0
0x17A8	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x17AA	0x00CB    LSLS	R3, R1, #3
0x17AC	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x17AE	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x17B2	0x6804    LDR	R4, [R0, #0]
0x17B4	0xB29B    UXTH	R3, R3
0x17B6	0xEA440303  ORR	R3, R4, R3, LSL #0
0x17BA	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x17BC	0x1D05    ADDS	R5, R0, #4
0x17BE	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x17C0	0x461C    MOV	R4, R3
0x17C2	0x682B    LDR	R3, [R5, #0]
0x17C4	0xF3640382  BFI	R3, R4, #2, #1
0x17C8	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x17CA	0xF200051C  ADDW	R5, R0, #28
0x17CE	0x2400    MOVS	R4, #0
0x17D0	0x682B    LDR	R3, [R5, #0]
0x17D2	0xF36423CB  BFI	R3, R4, #11, #1
0x17D6	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x17D8	0x2401    MOVS	R4, #1
0x17DA	0x6803    LDR	R3, [R0, #0]
0x17DC	0xF3641386  BFI	R3, R4, #6, #1
0x17E0	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x17E2	0xB001    ADD	SP, SP, #4
0x17E4	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_TFT_Init:
;__Lib_TFT_Defs.c, 320 :: 		void TFT_Init(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2640	0xB081    SUB	SP, SP, #4
0x2642	0xF8CDE000  STR	LR, [SP, #0]
0x2646	0xB28C    UXTH	R4, R1
0x2648	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 321 :: 		__controller = _8BIT_CONTROLLER;
0x264A	0xF24003FF  MOVW	R3, #255
0x264E	0x4A1F    LDR	R2, [PC, #124]
0x2650	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 322 :: 		if (Is_TFT_Set() != 1) {
0x2652	0xF7FFF89F  BL	_Is_TFT_Set+0
0x2656	0x2801    CMP	R0, #1
0x2658	0xD008    BEQ	L_TFT_Init8
;__Lib_TFT_Defs.c, 323 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x265A	0x4B1D    LDR	R3, [PC, #116]
0x265C	0x4A1D    LDR	R2, [PC, #116]
0x265E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 324 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x2660	0x4B1D    LDR	R3, [PC, #116]
0x2662	0x4A1E    LDR	R2, [PC, #120]
0x2664	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 325 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x2666	0x4B1E    LDR	R3, [PC, #120]
0x2668	0x4A1E    LDR	R2, [PC, #120]
0x266A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 326 :: 		}
L_TFT_Init8:
;__Lib_TFT_Defs.c, 328 :: 		TFT_DISP_WIDTH = display_width;
0x266C	0x4A1E    LDR	R2, [PC, #120]
0x266E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 329 :: 		TFT_DISP_HEIGHT = display_height;
0x2670	0x4A1E    LDR	R2, [PC, #120]
0x2672	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 330 :: 		if (display_width >= display_height)
0x2674	0x42A1    CMP	R1, R4
0x2676	0xD303    BCC	L_TFT_Init9
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 331 :: 		TFT_Disp_Rotation = 0;
0x2678	0x2300    MOVS	R3, #0
0x267A	0x4A1D    LDR	R2, [PC, #116]
0x267C	0x7013    STRB	R3, [R2, #0]
0x267E	0xE002    B	L_TFT_Init10
L_TFT_Init9:
;__Lib_TFT_Defs.c, 333 :: 		TFT_Disp_Rotation = 90;
0x2680	0x235A    MOVS	R3, #90
0x2682	0x4A1B    LDR	R2, [PC, #108]
0x2684	0x7013    STRB	R3, [R2, #0]
L_TFT_Init10:
;__Lib_TFT_Defs.c, 335 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x2686	0x2101    MOVS	R1, #1
0x2688	0xF2400000  MOVW	R0, #0
0x268C	0xF7FEFFA8  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 336 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x2690	0x2300    MOVS	R3, #0
0x2692	0x2200    MOVS	R2, #0
0x2694	0xB408    PUSH	(R3)
0x2696	0xB404    PUSH	(R2)
0x2698	0x2300    MOVS	R3, #0
0x269A	0x2200    MOVS	R2, #0
0x269C	0x2100    MOVS	R1, #0
0x269E	0x2000    MOVS	R0, #0
0x26A0	0xF7FEFE2C  BL	_TFT_Set_Brush+0
0x26A4	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 338 :: 		TFT_Move_Cursor(0, 0);
0x26A6	0x2100    MOVS	R1, #0
0x26A8	0x2000    MOVS	R0, #0
0x26AA	0xF7FEFE1B  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 339 :: 		ExternalFontSet = 0;
0x26AE	0x2300    MOVS	R3, #0
0x26B0	0x4A10    LDR	R2, [PC, #64]
0x26B2	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_Set_DataPort_Direction();
0x26B4	0xF7FEFF7C  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 343 :: 		TFT_Reset_Device();
0x26B8	0xF7FEFE40  BL	__Lib_TFT_Defs_TFT_Reset_Device+0
;__Lib_TFT_Defs.c, 344 :: 		TFT_Set_Address_Ptr = TFT_Set_Address;
0x26BC	0x4B0E    LDR	R3, [PC, #56]
0x26BE	0x4A0F    LDR	R2, [PC, #60]
0x26C0	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 345 :: 		}
L_end_TFT_Init:
0x26C2	0xF8DDE000  LDR	LR, [SP, #0]
0x26C6	0xB001    ADD	SP, SP, #4
0x26C8	0x4770    BX	LR
0x26CA	0xBF00    NOP
0x26CC	0x004C2000  	__Lib_TFT_Defs___controller+0
0x26D0	0x01810000  	_TFT_Set_Index+0
0x26D4	0x00D42000  	_TFT_Set_Index_Ptr+0
0x26D8	0x01B50000  	_TFT_Write_Command+0
0x26DC	0x00D82000  	_TFT_Write_Command_Ptr+0
0x26E0	0x06A90000  	_TFT_Write_Data+0
0x26E4	0x00A02000  	_TFT_Write_Data_Ptr+0
0x26E8	0x00862000  	_TFT_DISP_WIDTH+0
0x26EC	0x00942000  	_TFT_DISP_HEIGHT+0
0x26F0	0x00492000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x26F4	0x00AF2000  	_ExternalFontSet+0
0x26F8	0x1A210000  	_TFT_Set_Address+0
0x26FC	0x009C2000  	_TFT_Set_Address_Ptr+0
; end of _TFT_Init
_Is_TFT_Set:
;__Lib_TFT.c, 131 :: 		
0x1794	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 132 :: 		
0x1796	0x4802    LDR	R0, [PC, #8]
0x1798	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 133 :: 		
L_end_Is_TFT_Set:
0x179A	0xB001    ADD	SP, SP, #4
0x179C	0x4770    BX	LR
0x179E	0xBF00    NOP
0x17A0	0x004A2000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 159 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x15E0	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 160 :: 		
0x15E2	0x4A03    LDR	R2, [PC, #12]
0x15E4	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 165 :: 		
0x15E6	0x4A03    LDR	R2, [PC, #12]
0x15E8	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 166 :: 		
L_end_TFT_Set_Pen:
0x15EA	0xB001    ADD	SP, SP, #4
0x15EC	0x4770    BX	LR
0x15EE	0xBF00    NOP
0x15F0	0x00B22000  	__Lib_TFT_PenColor+0
0x15F4	0x00B02000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 182 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x12FC	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x12FE	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x1302	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 183 :: 		
0x1306	0x4C07    LDR	R4, [PC, #28]
0x1308	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 184 :: 		
0x130A	0x4C07    LDR	R4, [PC, #28]
0x130C	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x130E	0x4C07    LDR	R4, [PC, #28]
0x1310	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x1312	0x4C07    LDR	R4, [PC, #28]
0x1314	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 187 :: 		
0x1316	0x4C07    LDR	R4, [PC, #28]
0x1318	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 188 :: 		
0x131A	0x4C07    LDR	R4, [PC, #28]
0x131C	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 189 :: 		
L_end_TFT_Set_Brush:
0x131E	0xB001    ADD	SP, SP, #4
0x1320	0x4770    BX	LR
0x1322	0xBF00    NOP
0x1324	0x00B12000  	__Lib_TFT_BrushEnabled+0
0x1328	0x00B82000  	__Lib_TFT_BrushColor+0
0x132C	0x00BA2000  	__Lib_TFT_GradientEnabled+0
0x1330	0x00BB2000  	__Lib_TFT_GradientOrientation+0
0x1334	0x00BC2000  	__Lib_TFT_GradColorFrom+0
0x1338	0x00BE2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 242 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x12E4	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 243 :: 		
0x12E6	0x4A03    LDR	R2, [PC, #12]
0x12E8	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 244 :: 		
0x12EA	0x4A03    LDR	R2, [PC, #12]
0x12EC	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 245 :: 		
L_end_TFT_Move_Cursor:
0x12EE	0xB001    ADD	SP, SP, #4
0x12F0	0x4770    BX	LR
0x12F2	0xBF00    NOP
0x12F4	0x00B42000  	__Lib_TFT_x_cord+0
0x12F8	0x00B62000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 149 :: 		static void TFT_Set_DataPort_Direction() {
0x15B0	0xB082    SUB	SP, SP, #8
0x15B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 151 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x15B6	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 152 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x15BA	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 156 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);    // za  digitalni output
0x15BE	0x4806    LDR	R0, [PC, #24]
0x15C0	0x8800    LDRH	R0, [R0, #0]
0x15C2	0x9101    STR	R1, [SP, #4]
0x15C4	0x4A05    LDR	R2, [PC, #20]
0x15C6	0xB281    UXTH	R1, R0
0x15C8	0x9801    LDR	R0, [SP, #4]
0x15CA	0xF000FC4F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x15CE	0xF8DDE000  LDR	LR, [SP, #0]
0x15D2	0xB002    ADD	SP, SP, #8
0x15D4	0x4770    BX	LR
0x15D6	0xBF00    NOP
0x15D8	0x004C2000  	__Lib_TFT_Defs___controller+0
0x15DC	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
__Lib_TFT_Defs_TFT_Reset_Device:
;__Lib_TFT_Defs.c, 163 :: 		static void TFT_Reset_Device() {
0x133C	0xB081    SUB	SP, SP, #4
0x133E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 164 :: 		TFT_Set_Pin_Directions();
0x1342	0xF7FFF809  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 167 :: 		Delay_100ms();
0x1346	0xF7FFF86B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 168 :: 		TFT_RST = 1;
0x134A	0x2101    MOVS	R1, #1
0x134C	0xB249    SXTB	R1, R1
0x134E	0x4896    LDR	R0, [PC, #600]
0x1350	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 169 :: 		Delay_100ms();
0x1352	0xF7FFF865  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 170 :: 		Delay_100ms();
0x1356	0xF7FFF863  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 173 :: 		TFT_Set_Reg(0xEA, 0x00); // PTBA[15:8]
0x135A	0x2100    MOVS	R1, #0
0x135C	0x20EA    MOVS	R0, #234
0x135E	0xF7FEFF97  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 174 :: 		TFT_Set_Reg(0xEB, 0x20); // PTBA[7:0]
0x1362	0x2120    MOVS	R1, #32
0x1364	0x20EB    MOVS	R0, #235
0x1366	0xF7FEFF93  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 175 :: 		TFT_Set_Reg(0xEC, 0x0C); // STBA[15:8]
0x136A	0x210C    MOVS	R1, #12
0x136C	0x20EC    MOVS	R0, #236
0x136E	0xF7FEFF8F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 176 :: 		TFT_Set_Reg(0xED, 0xC4); // STBA[7:0]
0x1372	0x21C4    MOVS	R1, #196
0x1374	0x20ED    MOVS	R0, #237
0x1376	0xF7FEFF8B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 177 :: 		TFT_Set_Reg(0xE8, 0x40); // OPON[7:0]
0x137A	0x2140    MOVS	R1, #64
0x137C	0x20E8    MOVS	R0, #232
0x137E	0xF7FEFF87  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 178 :: 		TFT_Set_Reg(0xE9, 0x38); // OPON1[7:0]
0x1382	0x2138    MOVS	R1, #56
0x1384	0x20E9    MOVS	R0, #233
0x1386	0xF7FEFF83  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 179 :: 		TFT_Set_Reg(0xF1, 0x01); // OTPS1B
0x138A	0x2101    MOVS	R1, #1
0x138C	0x20F1    MOVS	R0, #241
0x138E	0xF7FEFF7F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 180 :: 		TFT_Set_Reg(0xF2, 0x10); // GEN
0x1392	0x2110    MOVS	R1, #16
0x1394	0x20F2    MOVS	R0, #242
0x1396	0xF7FEFF7B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 181 :: 		TFT_Set_Reg(0x27, 0xA3);
0x139A	0x21A3    MOVS	R1, #163
0x139C	0x2027    MOVS	R0, #39
0x139E	0xF7FEFF77  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 184 :: 		TFT_Set_Reg(0x40, 0x00); //
0x13A2	0x2100    MOVS	R1, #0
0x13A4	0x2040    MOVS	R0, #64
0x13A6	0xF7FEFF73  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 185 :: 		TFT_Set_Reg(0x41, 0x00); //
0x13AA	0x2100    MOVS	R1, #0
0x13AC	0x2041    MOVS	R0, #65
0x13AE	0xF7FEFF6F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 186 :: 		TFT_Set_Reg(0x42, 0x01); //
0x13B2	0x2101    MOVS	R1, #1
0x13B4	0x2042    MOVS	R0, #66
0x13B6	0xF7FEFF6B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 187 :: 		TFT_Set_Reg(0x43, 0x13); //
0x13BA	0x2113    MOVS	R1, #19
0x13BC	0x2043    MOVS	R0, #67
0x13BE	0xF7FEFF67  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 188 :: 		TFT_Set_Reg(0x44, 0x10); //
0x13C2	0x2110    MOVS	R1, #16
0x13C4	0x2044    MOVS	R0, #68
0x13C6	0xF7FEFF63  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 189 :: 		TFT_Set_Reg(0x45, 0x26); //
0x13CA	0x2126    MOVS	R1, #38
0x13CC	0x2045    MOVS	R0, #69
0x13CE	0xF7FEFF5F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 190 :: 		TFT_Set_Reg(0x46, 0x08); //
0x13D2	0x2108    MOVS	R1, #8
0x13D4	0x2046    MOVS	R0, #70
0x13D6	0xF7FEFF5B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 191 :: 		TFT_Set_Reg(0x47, 0x51); //
0x13DA	0x2151    MOVS	R1, #81
0x13DC	0x2047    MOVS	R0, #71
0x13DE	0xF7FEFF57  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 192 :: 		TFT_Set_Reg(0x48, 0x02); //
0x13E2	0x2102    MOVS	R1, #2
0x13E4	0x2048    MOVS	R0, #72
0x13E6	0xF7FEFF53  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 193 :: 		TFT_Set_Reg(0x49, 0x12); //
0x13EA	0x2112    MOVS	R1, #18
0x13EC	0x2049    MOVS	R0, #73
0x13EE	0xF7FEFF4F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 194 :: 		TFT_Set_Reg(0x4A, 0x18); //
0x13F2	0x2118    MOVS	R1, #24
0x13F4	0x204A    MOVS	R0, #74
0x13F6	0xF7FEFF4B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 195 :: 		TFT_Set_Reg(0x4B, 0x19); //
0x13FA	0x2119    MOVS	R1, #25
0x13FC	0x204B    MOVS	R0, #75
0x13FE	0xF7FEFF47  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 196 :: 		TFT_Set_Reg(0x4C, 0x14); //
0x1402	0x2114    MOVS	R1, #20
0x1404	0x204C    MOVS	R0, #76
0x1406	0xF7FEFF43  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 198 :: 		TFT_Set_Reg(0x50, 0x19); //
0x140A	0x2119    MOVS	R1, #25
0x140C	0x2050    MOVS	R0, #80
0x140E	0xF7FEFF3F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 199 :: 		TFT_Set_Reg(0x51, 0x2F); //
0x1412	0x212F    MOVS	R1, #47
0x1414	0x2051    MOVS	R0, #81
0x1416	0xF7FEFF3B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 200 :: 		TFT_Set_Reg(0x52, 0x2C); //
0x141A	0x212C    MOVS	R1, #44
0x141C	0x2052    MOVS	R0, #82
0x141E	0xF7FEFF37  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 201 :: 		TFT_Set_Reg(0x53, 0x3E); //
0x1422	0x213E    MOVS	R1, #62
0x1424	0x2053    MOVS	R0, #83
0x1426	0xF7FEFF33  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 202 :: 		TFT_Set_Reg(0x54, 0x3F); //
0x142A	0x213F    MOVS	R1, #63
0x142C	0x2054    MOVS	R0, #84
0x142E	0xF7FEFF2F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 203 :: 		TFT_Set_Reg(0x55, 0x3F); //
0x1432	0x213F    MOVS	R1, #63
0x1434	0x2055    MOVS	R0, #85
0x1436	0xF7FEFF2B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 204 :: 		TFT_Set_Reg(0x56, 0x2E); //
0x143A	0x212E    MOVS	R1, #46
0x143C	0x2056    MOVS	R0, #86
0x143E	0xF7FEFF27  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 205 :: 		TFT_Set_Reg(0x57, 0x77); //
0x1442	0x2177    MOVS	R1, #119
0x1444	0x2057    MOVS	R0, #87
0x1446	0xF7FEFF23  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 206 :: 		TFT_Set_Reg(0x58, 0x0B); //
0x144A	0x210B    MOVS	R1, #11
0x144C	0x2058    MOVS	R0, #88
0x144E	0xF7FEFF1F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 207 :: 		TFT_Set_Reg(0x59, 0x06); //
0x1452	0x2106    MOVS	R1, #6
0x1454	0x2059    MOVS	R0, #89
0x1456	0xF7FEFF1B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 208 :: 		TFT_Set_Reg(0x5A, 0x07); //
0x145A	0x2107    MOVS	R1, #7
0x145C	0x205A    MOVS	R0, #90
0x145E	0xF7FEFF17  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 209 :: 		TFT_Set_Reg(0x5B, 0x0D); //
0x1462	0x210D    MOVS	R1, #13
0x1464	0x205B    MOVS	R0, #91
0x1466	0xF7FEFF13  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 210 :: 		TFT_Set_Reg(0x5C, 0x1D); //
0x146A	0x211D    MOVS	R1, #29
0x146C	0x205C    MOVS	R0, #92
0x146E	0xF7FEFF0F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 211 :: 		TFT_Set_Reg(0x5D, 0xCC); //
0x1472	0x21CC    MOVS	R1, #204
0x1474	0x205D    MOVS	R0, #93
0x1476	0xF7FEFF0B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 214 :: 		if (TFT_Disp_Rotation == 90) {
0x147A	0x484C    LDR	R0, [PC, #304]
0x147C	0x7800    LDRB	R0, [R0, #0]
0x147E	0x285A    CMP	R0, #90
0x1480	0xD110    BNE	L___Lib_TFT_Defs_TFT_Reset_Device0
;__Lib_TFT_Defs.c, 215 :: 		TFT_Set_Reg(0x04, 0x00);
0x1482	0x2100    MOVS	R1, #0
0x1484	0x2004    MOVS	R0, #4
0x1486	0xF7FEFF03  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 216 :: 		TFT_Set_Reg(0x05, 0xEF);
0x148A	0x21EF    MOVS	R1, #239
0x148C	0x2005    MOVS	R0, #5
0x148E	0xF7FEFEFF  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 217 :: 		TFT_Set_Reg(0x08, 0x01);
0x1492	0x2101    MOVS	R1, #1
0x1494	0x2008    MOVS	R0, #8
0x1496	0xF7FEFEFB  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 218 :: 		TFT_Set_Reg(0x09, 0x3F);
0x149A	0x213F    MOVS	R1, #63
0x149C	0x2009    MOVS	R0, #9
0x149E	0xF7FEFEF7  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 219 :: 		} else {
0x14A2	0xE00F    B	L___Lib_TFT_Defs_TFT_Reset_Device1
L___Lib_TFT_Defs_TFT_Reset_Device0:
;__Lib_TFT_Defs.c, 220 :: 		TFT_Set_Reg(0x04, 0x01);
0x14A4	0x2101    MOVS	R1, #1
0x14A6	0x2004    MOVS	R0, #4
0x14A8	0xF7FEFEF2  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 221 :: 		TFT_Set_Reg(0x05, 0x3F);
0x14AC	0x213F    MOVS	R1, #63
0x14AE	0x2005    MOVS	R0, #5
0x14B0	0xF7FEFEEE  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 222 :: 		TFT_Set_Reg(0x08, 0x00);
0x14B4	0x2100    MOVS	R1, #0
0x14B6	0x2008    MOVS	R0, #8
0x14B8	0xF7FEFEEA  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 223 :: 		TFT_Set_Reg(0x09, 0xEF);
0x14BC	0x21EF    MOVS	R1, #239
0x14BE	0x2009    MOVS	R0, #9
0x14C0	0xF7FEFEE6  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 224 :: 		}
L___Lib_TFT_Defs_TFT_Reset_Device1:
;__Lib_TFT_Defs.c, 226 :: 		if (TFT_Disp_Rotation == 90) {
0x14C4	0x4839    LDR	R0, [PC, #228]
0x14C6	0x7800    LDRB	R0, [R0, #0]
0x14C8	0x285A    CMP	R0, #90
0x14CA	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_Device2
;__Lib_TFT_Defs.c, 227 :: 		if (Is_TFT_Rotated_180())
0x14CC	0xF7FEFFFE  BL	_Is_TFT_Rotated_180+0
0x14D0	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_Device3
;__Lib_TFT_Defs.c, 228 :: 		TFT_Set_Reg(0x16, 0xC8); // MY=1, MX=1, MV=0, BGR=1
0x14D2	0x21C8    MOVS	R1, #200
0x14D4	0x2016    MOVS	R0, #22
0x14D6	0xF7FEFEDB  BL	_TFT_Set_Reg+0
0x14DA	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_Device4
L___Lib_TFT_Defs_TFT_Reset_Device3:
;__Lib_TFT_Defs.c, 230 :: 		TFT_Set_Reg(0x16, 0x08); // MY=0, MX=0, MV=0, BGR=1
0x14DC	0x2108    MOVS	R1, #8
0x14DE	0x2016    MOVS	R0, #22
0x14E0	0xF7FEFED6  BL	_TFT_Set_Reg+0
L___Lib_TFT_Defs_TFT_Reset_Device4:
;__Lib_TFT_Defs.c, 231 :: 		} else {
0x14E4	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_Device5
L___Lib_TFT_Defs_TFT_Reset_Device2:
;__Lib_TFT_Defs.c, 232 :: 		if (Is_TFT_Rotated_180())
0x14E6	0xF7FEFFF1  BL	_Is_TFT_Rotated_180+0
0x14EA	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_Device6
;__Lib_TFT_Defs.c, 233 :: 		TFT_Set_Reg(0x16, 0xA8); // MY=0, MX=1, MV=1, BGR=1
0x14EC	0x21A8    MOVS	R1, #168
0x14EE	0x2016    MOVS	R0, #22
0x14F0	0xF7FEFECE  BL	_TFT_Set_Reg+0
0x14F4	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_Device7
L___Lib_TFT_Defs_TFT_Reset_Device6:
;__Lib_TFT_Defs.c, 235 :: 		TFT_Set_Reg(0x16, 0x68); // MY=1, MX=0, MV=1, BGR=1
0x14F6	0x2168    MOVS	R1, #104
0x14F8	0x2016    MOVS	R0, #22
0x14FA	0xF7FEFEC9  BL	_TFT_Set_Reg+0
L___Lib_TFT_Defs_TFT_Reset_Device7:
;__Lib_TFT_Defs.c, 236 :: 		}
L___Lib_TFT_Defs_TFT_Reset_Device5:
;__Lib_TFT_Defs.c, 239 :: 		TFT_Set_Reg(0x1B, 0x1B); // VRH = 4.65
0x14FE	0x211B    MOVS	R1, #27
0x1500	0x201B    MOVS	R0, #27
0x1502	0xF7FEFEC5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 240 :: 		TFT_Set_Reg(0x1A, 0x01); // BT
0x1506	0x2101    MOVS	R1, #1
0x1508	0x201A    MOVS	R0, #26
0x150A	0xF7FEFEC1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 241 :: 		TFT_Set_Reg(0x24, 0x2F); // VMH
0x150E	0x212F    MOVS	R1, #47
0x1510	0x2024    MOVS	R0, #36
0x1512	0xF7FEFEBD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 242 :: 		TFT_Set_Reg(0x25, 0x57); // VML
0x1516	0x2157    MOVS	R1, #87
0x1518	0x2025    MOVS	R0, #37
0x151A	0xF7FEFEB9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 245 :: 		TFT_Set_Reg(0x23, 0x8D); // FLICKER ADJUST
0x151E	0x218D    MOVS	R1, #141
0x1520	0x2023    MOVS	R0, #35
0x1522	0xF7FEFEB5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 248 :: 		TFT_Set_Reg(0x18, 0x36);
0x1526	0x2136    MOVS	R1, #54
0x1528	0x2018    MOVS	R0, #24
0x152A	0xF7FEFEB1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 249 :: 		TFT_Set_Reg(0x19, 0x01);
0x152E	0x2101    MOVS	R1, #1
0x1530	0x2019    MOVS	R0, #25
0x1532	0xF7FEFEAD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 250 :: 		TFT_Set_Reg(0x01, 0x00);
0x1536	0x2100    MOVS	R1, #0
0x1538	0x2001    MOVS	R0, #1
0x153A	0xF7FEFEA9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 251 :: 		TFT_Set_Reg(0x1F, 0x88);
0x153E	0x2188    MOVS	R1, #136
0x1540	0x201F    MOVS	R0, #31
0x1542	0xF7FEFEA5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 252 :: 		Delay_5ms();
0x1546	0xF7FEFF77  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 253 :: 		TFT_Set_Reg(0x1F, 0x80);
0x154A	0x2180    MOVS	R1, #128
0x154C	0x201F    MOVS	R0, #31
0x154E	0xF7FEFE9F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 254 :: 		Delay_5ms();
0x1552	0xF7FEFF71  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 255 :: 		TFT_Set_Reg(0x1F, 0x90);
0x1556	0x2190    MOVS	R1, #144
0x1558	0x201F    MOVS	R0, #31
0x155A	0xF7FEFE99  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 256 :: 		Delay_5ms();
0x155E	0xF7FEFF6B  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 257 :: 		TFT_Set_Reg(0x1F, 0xD0);
0x1562	0x21D0    MOVS	R1, #208
0x1564	0x201F    MOVS	R0, #31
0x1566	0xF7FEFE93  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 258 :: 		Delay_5ms();
0x156A	0xF7FEFF65  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 260 :: 		TFT_Set_Reg(0x17, 0x05);
0x156E	0x2105    MOVS	R1, #5
0x1570	0x2017    MOVS	R0, #23
0x1572	0xF7FEFE8D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 262 :: 		TFT_Set_Reg(0x36, 0x00); // Panel characteristic control register
0x1576	0x2100    MOVS	R1, #0
0x1578	0x2036    MOVS	R0, #54
0x157A	0xF7FEFE89  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 264 :: 		TFT_Set_Reg(0x28, 0x38);
0x157E	0x2138    MOVS	R1, #56
0x1580	0x2028    MOVS	R0, #40
0x1582	0xF7FEFE85  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 265 :: 		Delay_10ms();
0x1586	0xF7FEFF63  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 266 :: 		Delay_10ms();
0x158A	0xF7FEFF61  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 267 :: 		Delay_10ms();
0x158E	0xF7FEFF5F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 268 :: 		Delay_10ms();
0x1592	0xF7FEFF5D  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 269 :: 		TFT_Set_Reg(0x28, 0x3C);
0x1596	0x213C    MOVS	R1, #60
0x1598	0x2028    MOVS	R0, #40
0x159A	0xF7FEFE79  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 270 :: 		}
L_end_TFT_Reset_Device:
0x159E	0xF8DDE000  LDR	LR, [SP, #0]
0x15A2	0xB001    ADD	SP, SP, #4
0x15A4	0x4770    BX	LR
0x15A6	0xBF00    NOP
0x15A8	0x01A04223  	TFT_RST+0
0x15AC	0x00492000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
; end of __Lib_TFT_Defs_TFT_Reset_Device
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 86 :: 		static void TFT_Set_Pin_Directions() {
0x0358	0xB081    SUB	SP, SP, #4
0x035A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 89 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x035E	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 90 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x0362	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 91 :: 		MOV   R1, #1
0x0366	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 92 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x036A	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 94 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x036E	0x4A25    LDR	R2, [PC, #148]
0x0370	0xB289    UXTH	R1, R1
0x0372	0xF001FD7B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 97 :: 		TFT_RST = 0;
0x0376	0x2100    MOVS	R1, #0
0x0378	0xB249    SXTB	R1, R1
0x037A	0x4823    LDR	R0, [PC, #140]
0x037C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 101 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x037E	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 102 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x0382	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 103 :: 		MOV   R1, #1
0x0386	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 104 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x038A	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 106 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x038E	0x4A1D    LDR	R2, [PC, #116]
0x0390	0xB289    UXTH	R1, R1
0x0392	0xF001FD6B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 109 :: 		TFT_RS = 1;
0x0396	0x2101    MOVS	R1, #1
0x0398	0xB249    SXTB	R1, R1
0x039A	0x481C    LDR	R0, [PC, #112]
0x039C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 113 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x039E	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 114 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x03A2	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 115 :: 		MOV   R1, #1
0x03A6	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 116 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x03AA	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 118 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x03AE	0x4A15    LDR	R2, [PC, #84]
0x03B0	0xB289    UXTH	R1, R1
0x03B2	0xF001FD5B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 121 :: 		TFT_CS = 1;
0x03B6	0x2101    MOVS	R1, #1
0x03B8	0xB249    SXTB	R1, R1
0x03BA	0x4815    LDR	R0, [PC, #84]
0x03BC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 125 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x03BE	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 126 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x03C2	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 127 :: 		MOV   R1, #1
0x03C6	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 128 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x03CA	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 130 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x03CE	0x4A0D    LDR	R2, [PC, #52]
0x03D0	0xB289    UXTH	R1, R1
0x03D2	0xF001FD4B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 134 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x03D6	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 135 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x03DA	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 136 :: 		MOV   R1, #1
0x03DE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 137 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x03E2	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 139 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x03E6	0x4A07    LDR	R2, [PC, #28]
0x03E8	0xB289    UXTH	R1, R1
0x03EA	0xF001FD3F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 141 :: 		TFT_RD = 1;
0x03EE	0x2101    MOVS	R1, #1
0x03F0	0xB249    SXTB	R1, R1
0x03F2	0x4808    LDR	R0, [PC, #32]
0x03F4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 142 :: 		TFT_WR = 1;
0x03F6	0x4808    LDR	R0, [PC, #32]
0x03F8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 143 :: 		}
L_end_TFT_Set_Pin_Directions:
0x03FA	0xF8DDE000  LDR	LR, [SP, #0]
0x03FE	0xB001    ADD	SP, SP, #4
0x0400	0x4770    BX	LR
0x0402	0xBF00    NOP
0x0404	0x00140008  	#524308
0x0408	0x01A04223  	TFT_RST+0
0x040C	0x01B04223  	TFT_RS+0
0x0410	0x01BC4223  	TFT_CS+0
0x0414	0x01A84223  	TFT_RD+0
0x0418	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0420	0xF644777F  MOVW	R7, #20351
0x0424	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x0428	0x1E7F    SUBS	R7, R7, #1
0x042A	0xD1FD    BNE	L_Delay_100ms20
0x042C	0xBF00    NOP
0x042E	0xBF00    NOP
0x0430	0xBF00    NOP
0x0432	0xBF00    NOP
0x0434	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0436	0x4770    BX	LR
; end of _Delay_100ms
_TFT_Set_Reg:
;__Lib_TFT_Defs.c, 75 :: 		void TFT_Set_Reg(unsigned short index, unsigned short value) {
; index start address is: 0 (R0)
0x0290	0xB082    SUB	SP, SP, #8
0x0292	0xF8CDE000  STR	LR, [SP, #0]
0x0296	0xF88D1004  STRB	R1, [SP, #4]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 76 :: 		TFT_CS = 0;
0x029A	0x2300    MOVS	R3, #0
0x029C	0xB25B    SXTB	R3, R3
0x029E	0x4A09    LDR	R2, [PC, #36]
0x02A0	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 77 :: 		TFT_Set_Index_Ptr(index);
; index end address is: 0 (R0)
0x02A2	0x4C09    LDR	R4, [PC, #36]
0x02A4	0x6824    LDR	R4, [R4, #0]
0x02A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 78 :: 		TFT_Write_Command_Ptr(value);
0x02A8	0xF89D0004  LDRB	R0, [SP, #4]
0x02AC	0x4C07    LDR	R4, [PC, #28]
0x02AE	0x6824    LDR	R4, [R4, #0]
0x02B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 79 :: 		TFT_CS = 1;
0x02B2	0x2301    MOVS	R3, #1
0x02B4	0xB25B    SXTB	R3, R3
0x02B6	0x4A03    LDR	R2, [PC, #12]
0x02B8	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 80 :: 		}
L_end_TFT_Set_Reg:
0x02BA	0xF8DDE000  LDR	LR, [SP, #0]
0x02BE	0xB002    ADD	SP, SP, #8
0x02C0	0x4770    BX	LR
0x02C2	0xBF00    NOP
0x02C4	0x01BC4223  	TFT_CS+0
0x02C8	0x00D42000  	_TFT_Set_Index_Ptr+0
0x02CC	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Reg
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 54 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0180	0xB081    SUB	SP, SP, #4
0x0182	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 55 :: 		TFT_RS = 0;
0x0186	0x2200    MOVS	R2, #0
0x0188	0xB252    SXTB	R2, R2
0x018A	0x4908    LDR	R1, [PC, #32]
0x018C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 56 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x018E	0xF7FFFFDF  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 57 :: 		TFT_Write_Strobe();
0x0192	0x2200    MOVS	R2, #0
0x0194	0xB252    SXTB	R2, R2
0x0196	0x4906    LDR	R1, [PC, #24]
0x0198	0x600A    STR	R2, [R1, #0]
0x019A	0xBF00    NOP
0x019C	0x2201    MOVS	R2, #1
0x019E	0xB252    SXTB	R2, R2
0x01A0	0x4903    LDR	R1, [PC, #12]
0x01A2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 58 :: 		}
L_end_TFT_Set_Index:
0x01A4	0xF8DDE000  LDR	LR, [SP, #0]
0x01A8	0xB001    ADD	SP, SP, #4
0x01AA	0x4770    BX	LR
0x01AC	0x01B04223  	TFT_RS+0
0x01B0	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 43 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 46 :: 		temp &= 0xFF00;
0x0150	0x4A04    LDR	R2, [PC, #16]
0x0152	0x8811    LDRH	R1, [R2, #0]
0x0154	0xF401417F  AND	R1, R1, #65280
0x0158	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 47 :: 		TFT_DataPort = value | temp;
0x015A	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x015E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 48 :: 		}
L_end_Write_to_Port:
0x0160	0x4770    BX	LR
0x0162	0xBF00    NOP
0x0164	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 64 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x01B4	0xB081    SUB	SP, SP, #4
0x01B6	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 65 :: 		TFT_RS = 1;
0x01BA	0x2201    MOVS	R2, #1
0x01BC	0xB252    SXTB	R2, R2
0x01BE	0x4908    LDR	R1, [PC, #32]
0x01C0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 66 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x01C2	0xF7FFFFC5  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 67 :: 		TFT_Write_Strobe();
0x01C6	0x2200    MOVS	R2, #0
0x01C8	0xB252    SXTB	R2, R2
0x01CA	0x4906    LDR	R1, [PC, #24]
0x01CC	0x600A    STR	R2, [R1, #0]
0x01CE	0xBF00    NOP
0x01D0	0x2201    MOVS	R2, #1
0x01D2	0xB252    SXTB	R2, R2
0x01D4	0x4903    LDR	R1, [PC, #12]
0x01D6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 68 :: 		}
L_end_TFT_Write_Command:
0x01D8	0xF8DDE000  LDR	LR, [SP, #0]
0x01DC	0xB001    ADD	SP, SP, #4
0x01DE	0x4770    BX	LR
0x01E0	0x01B04223  	TFT_RS+0
0x01E4	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 2730 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x023C	0xB082    SUB	SP, SP, #8
0x023E	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2731 :: 		Delay_1us(); Delay_1us();
0x0242	0xF7FFFF91  BL	_Delay_1us+0
0x0246	0xF7FFFF8F  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2732 :: 		TFT_CS = 0;
0x024A	0x2300    MOVS	R3, #0
0x024C	0xB25B    SXTB	R3, R3
0x024E	0x490C    LDR	R1, [PC, #48]
0x0250	0x9101    STR	R1, [SP, #4]
0x0252	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2733 :: 		TFT_RD = 1;
0x0254	0x2201    MOVS	R2, #1
0x0256	0xB252    SXTB	R2, R2
0x0258	0x490A    LDR	R1, [PC, #40]
0x025A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2734 :: 		TFT_RS = 0;
0x025C	0x490A    LDR	R1, [PC, #40]
0x025E	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2735 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0260	0xF7FFFF76  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2736 :: 		TFT_WR = 0;
0x0264	0x2200    MOVS	R2, #0
0x0266	0xB252    SXTB	R2, R2
0x0268	0x4908    LDR	R1, [PC, #32]
0x026A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2737 :: 		TFT_WR = 1;
0x026C	0x2201    MOVS	R2, #1
0x026E	0xB252    SXTB	R2, R2
0x0270	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2738 :: 		TFT_CS = 1;
0x0272	0x9901    LDR	R1, [SP, #4]
0x0274	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2739 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x0276	0xF8DDE000  LDR	LR, [SP, #0]
0x027A	0xB002    ADD	SP, SP, #8
0x027C	0x4770    BX	LR
0x027E	0xBF00    NOP
0x0280	0x01BC4223  	TFT_CS+0
0x0284	0x01A84223  	TFT_RD+0
0x0288	0x01B04223  	TFT_RS+0
0x028C	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0168	0xF240070B  MOVW	R7, #11
0x016C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0170	0x1E7F    SUBS	R7, R7, #1
0x0172	0xD1FD    BNE	L_Delay_1us0
0x0174	0xBF00    NOP
0x0176	0xBF00    NOP
0x0178	0xBF00    NOP
0x017A	0xBF00    NOP
0x017C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x017E	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 2745 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x01E8	0xB082    SUB	SP, SP, #8
0x01EA	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2746 :: 		TFT_CS = 0;
0x01EE	0x2200    MOVS	R2, #0
0x01F0	0xB252    SXTB	R2, R2
0x01F2	0x490E    LDR	R1, [PC, #56]
0x01F4	0x9101    STR	R1, [SP, #4]
0x01F6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2747 :: 		TFT_RD = 1;
0x01F8	0x2201    MOVS	R2, #1
0x01FA	0xB252    SXTB	R2, R2
0x01FC	0x490C    LDR	R1, [PC, #48]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2748 :: 		TFT_RS = 1;
0x0200	0x490C    LDR	R1, [PC, #48]
0x0202	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2749 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0204	0xF7FFFFA4  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2750 :: 		TFT_WR = 0;
0x0208	0x2200    MOVS	R2, #0
0x020A	0xB252    SXTB	R2, R2
0x020C	0x490A    LDR	R1, [PC, #40]
0x020E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2751 :: 		TFT_WR = 1;
0x0210	0x2201    MOVS	R2, #1
0x0212	0xB252    SXTB	R2, R2
0x0214	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2752 :: 		TFT_CS = 1;
0x0216	0x9901    LDR	R1, [SP, #4]
0x0218	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2753 :: 		Delay_1us(); Delay_1us();
0x021A	0xF7FFFFA5  BL	_Delay_1us+0
0x021E	0xF7FFFFA3  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2754 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x0222	0xF8DDE000  LDR	LR, [SP, #0]
0x0226	0xB002    ADD	SP, SP, #8
0x0228	0x4770    BX	LR
0x022A	0xBF00    NOP
0x022C	0x01BC4223  	TFT_CS+0
0x0230	0x01A84223  	TFT_RD+0
0x0234	0x01B04223  	TFT_RS+0
0x0238	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 25 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 26 :: 		return TFT_Rotated_180;
0x04CC	0x4801    LDR	R0, [PC, #4]
0x04CE	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 27 :: 		}
L_end_Is_TFT_Rotated_180:
0x04D0	0x4770    BX	LR
0x04D2	0xBF00    NOP
0x04D4	0x004E2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0438	0xF64E275F  MOVW	R7, #59999
0x043C	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x0440	0x1E7F    SUBS	R7, R7, #1
0x0442	0xD1FD    BNE	L_Delay_5ms16
0x0444	0xBF00    NOP
0x0446	0xBF00    NOP
0x0448	0xBF00    NOP
0x044A	0xBF00    NOP
0x044C	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x044E	0x4770    BX	LR
; end of _Delay_5ms
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0450	0xF24D47BF  MOVW	R7, #54463
0x0454	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x0458	0x1E7F    SUBS	R7, R7, #1
0x045A	0xD1FD    BNE	L_Delay_10ms22
0x045C	0xBF00    NOP
0x045E	0xBF00    NOP
0x0460	0xBF00    NOP
0x0462	0xBF00    NOP
0x0464	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0466	0x4770    BX	LR
; end of _Delay_10ms
_TFT_Fill_Screen:
;__Lib_TFT.c, 755 :: 		
0x2520	0xB084    SUB	SP, SP, #16
0x2522	0xF8CDE000  STR	LR, [SP, #0]
0x2526	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 757 :: 		
0x252A	0x2200    MOVS	R2, #0
0x252C	0xB252    SXTB	R2, R2
0x252E	0x491A    LDR	R1, [PC, #104]
0x2530	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 758 :: 		
0x2532	0xF7FFF959  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2536	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 759 :: 		
0x2538	0x4918    LDR	R1, [PC, #96]
0x253A	0x8809    LDRH	R1, [R1, #0]
0x253C	0x1E4C    SUBS	R4, R1, #1
0x253E	0x4918    LDR	R1, [PC, #96]
0x2540	0x8809    LDRH	R1, [R1, #0]
0x2542	0x1E49    SUBS	R1, R1, #1
0x2544	0xB2A3    UXTH	R3, R4
0x2546	0xB28A    UXTH	R2, R1
0x2548	0x2100    MOVS	R1, #0
0x254A	0x2000    MOVS	R0, #0
0x254C	0x4C15    LDR	R4, [PC, #84]
0x254E	0x6824    LDR	R4, [R4, #0]
0x2550	0x47A0    BLX	R4
0x2552	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 761 :: 		
0x2554	0x2100    MOVS	R1, #0
0x2556	0x2000    MOVS	R0, #0
0x2558	0x4C13    LDR	R4, [PC, #76]
0x255A	0x6824    LDR	R4, [R4, #0]
0x255C	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 763 :: 		
0x255E	0x4910    LDR	R1, [PC, #64]
0x2560	0x880A    LDRH	R2, [R1, #0]
0x2562	0x490E    LDR	R1, [PC, #56]
0x2564	0x8809    LDRH	R1, [R1, #0]
0x2566	0x4351    MULS	R1, R2, R1
0x2568	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 764 :: 		
0x256A	0x2100    MOVS	R1, #0
0x256C	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x256E	0x9A02    LDR	R2, [SP, #8]
0x2570	0x9901    LDR	R1, [SP, #4]
0x2572	0x4291    CMP	R1, R2
0x2574	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 765 :: 		
0x2576	0xF8BD000C  LDRH	R0, [SP, #12]
0x257A	0x4C0C    LDR	R4, [PC, #48]
0x257C	0x6824    LDR	R4, [R4, #0]
0x257E	0x47A0    BLX	R4
;__Lib_TFT.c, 764 :: 		
0x2580	0x9901    LDR	R1, [SP, #4]
0x2582	0x1C49    ADDS	R1, R1, #1
0x2584	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 765 :: 		
0x2586	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 766 :: 		
0x2588	0x2201    MOVS	R2, #1
0x258A	0xB252    SXTB	R2, R2
0x258C	0x4902    LDR	R1, [PC, #8]
0x258E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 767 :: 		
L_end_TFT_Fill_Screen:
0x2590	0xF8DDE000  LDR	LR, [SP, #0]
0x2594	0xB004    ADD	SP, SP, #16
0x2596	0x4770    BX	LR
0x2598	0x01BC4223  	TFT_CS+0
0x259C	0x00942000  	_TFT_DISP_HEIGHT+0
0x25A0	0x00862000  	_TFT_DISP_WIDTH+0
0x25A4	0x00982000  	_TFT_SSD1963_Set_Address_Ptr+0
0x25A8	0x009C2000  	_TFT_Set_Address_Ptr+0
0x25AC	0x00A02000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 139 :: 		
0x17E8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 140 :: 		
0x17EA	0x4802    LDR	R0, [PC, #8]
0x17EC	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 141 :: 		
L_end_Is_SSD1963_Set:
0x17EE	0xB001    ADD	SP, SP, #4
0x17F0	0x4770    BX	LR
0x17F2	0xBF00    NOP
0x17F4	0x00462000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2374 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1B68	0xB083    SUB	SP, SP, #12
0x1B6A	0xF8CDE000  STR	LR, [SP, #0]
0x1B6E	0xB29E    UXTH	R6, R3
0x1B70	0xB293    UXTH	R3, R2
0x1B72	0xB28A    UXTH	R2, R1
0x1B74	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2379 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x1B76	0x4C49    LDR	R4, [PC, #292]
0x1B78	0x8824    LDRH	R4, [R4, #0]
0x1B7A	0xF5B47FF0  CMP	R4, #480
0x1B7E	0xD805    BHI	L__TFT_Set_Address_SSD1963II182
0x1B80	0x4C47    LDR	R4, [PC, #284]
0x1B82	0x8824    LDRH	R4, [R4, #0]
0x1B84	0xF5B47FF0  CMP	R4, #480
0x1B88	0xD800    BHI	L__TFT_Set_Address_SSD1963II181
0x1B8A	0xE004    B	L_TFT_Set_Address_SSD1963II135
L__TFT_Set_Address_SSD1963II182:
L__TFT_Set_Address_SSD1963II181:
;__Lib_TFT_Defs.c, 2380 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1B8C	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2381 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1B90	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2382 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1B94	0xE003    B	L_TFT_Set_Address_SSD1963II136
L_TFT_Set_Address_SSD1963II135:
;__Lib_TFT_Defs.c, 2384 :: 		_width = 480;
; _width start address is: 32 (R8)
0x1B96	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2385 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1B9A	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2386 :: 		}
L_TFT_Set_Address_SSD1963II136:
;__Lib_TFT_Defs.c, 2387 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1B9E	0x4C41    LDR	R4, [PC, #260]
0x1BA0	0x7824    LDRB	R4, [R4, #0]
0x1BA2	0x2C5A    CMP	R4, #90
0x1BA4	0xD11D    BNE	L_TFT_Set_Address_SSD1963II137
;__Lib_TFT_Defs.c, 2388 :: 		if (Is_TFT_Rotated_180()) {
0x1BA6	0xF7FEFC91  BL	_Is_TFT_Rotated_180+0
0x1BAA	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II138
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2389 :: 		s_col = (_width - 1) - y2;
0x1BAC	0xF1A80501  SUB	R5, R8, #1
0x1BB0	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1BB2	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1BB4	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2390 :: 		e_col = (_width - 1) - y1;
0x1BB8	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1BBA	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2391 :: 		s_page = x1;
0x1BBE	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2392 :: 		e_page = x2;
0x1BC2	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2393 :: 		} else {
0x1BC6	0xE00B    B	L_TFT_Set_Address_SSD1963II139
L_TFT_Set_Address_SSD1963II138:
;__Lib_TFT_Defs.c, 2394 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1BC8	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2395 :: 		e_col = y2;
0x1BCC	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2396 :: 		s_page = (_height - 1) - x2;
0x1BD0	0x1E7D    SUBS	R5, R7, #1
0x1BD2	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1BD4	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1BD6	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2397 :: 		e_page = (_height - 1) - x1;
0x1BDA	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1BDC	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2398 :: 		}
L_TFT_Set_Address_SSD1963II139:
;__Lib_TFT_Defs.c, 2399 :: 		} else {
0x1BE0	0xE01C    B	L_TFT_Set_Address_SSD1963II140
L_TFT_Set_Address_SSD1963II137:
;__Lib_TFT_Defs.c, 2400 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1BE2	0xF7FEFC73  BL	_Is_TFT_Rotated_180+0
0x1BE6	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II141
;__Lib_TFT_Defs.c, 2401 :: 		s_col = (_width - 1) - x2;
0x1BE8	0xF1A80501  SUB	R5, R8, #1
0x1BEC	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1BEE	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1BF0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2402 :: 		e_col = (_width - 1) - x1;
0x1BF4	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1BF6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2403 :: 		s_page = (_height - 1) - y2;
0x1BFA	0x1E7D    SUBS	R5, R7, #1
0x1BFC	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1BFE	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1C00	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2404 :: 		e_page = (_height - 1) - y1;
0x1C04	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1C06	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2405 :: 		} else {
0x1C0A	0xE007    B	L_TFT_Set_Address_SSD1963II142
L_TFT_Set_Address_SSD1963II141:
;__Lib_TFT_Defs.c, 2406 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1C0C	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2407 :: 		e_col = x2;
0x1C10	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2408 :: 		s_page = y1;
0x1C14	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2409 :: 		e_page = y2;
0x1C18	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2410 :: 		}
L_TFT_Set_Address_SSD1963II142:
;__Lib_TFT_Defs.c, 2411 :: 		}
L_TFT_Set_Address_SSD1963II140:
;__Lib_TFT_Defs.c, 2412 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1C1C	0x202A    MOVS	R0, #42
0x1C1E	0x4C22    LDR	R4, [PC, #136]
0x1C20	0x6824    LDR	R4, [R4, #0]
0x1C22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2413 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1C24	0xF8BD4004  LDRH	R4, [SP, #4]
0x1C28	0x0A24    LSRS	R4, R4, #8
0x1C2A	0xB2E0    UXTB	R0, R4
0x1C2C	0x4C1F    LDR	R4, [PC, #124]
0x1C2E	0x6824    LDR	R4, [R4, #0]
0x1C30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2414 :: 		TFT_Write_Command_Ptr(s_col);
0x1C32	0xF8BD0004  LDRH	R0, [SP, #4]
0x1C36	0x4C1D    LDR	R4, [PC, #116]
0x1C38	0x6824    LDR	R4, [R4, #0]
0x1C3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2415 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1C3C	0xF8BD4006  LDRH	R4, [SP, #6]
0x1C40	0x0A24    LSRS	R4, R4, #8
0x1C42	0xB2E0    UXTB	R0, R4
0x1C44	0x4C19    LDR	R4, [PC, #100]
0x1C46	0x6824    LDR	R4, [R4, #0]
0x1C48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2416 :: 		TFT_Write_Command_Ptr(e_col);
0x1C4A	0xF8BD0006  LDRH	R0, [SP, #6]
0x1C4E	0x4C17    LDR	R4, [PC, #92]
0x1C50	0x6824    LDR	R4, [R4, #0]
0x1C52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2418 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1C54	0x202B    MOVS	R0, #43
0x1C56	0x4C14    LDR	R4, [PC, #80]
0x1C58	0x6824    LDR	R4, [R4, #0]
0x1C5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2419 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1C5C	0xF8BD4008  LDRH	R4, [SP, #8]
0x1C60	0x0A24    LSRS	R4, R4, #8
0x1C62	0xB2E0    UXTB	R0, R4
0x1C64	0x4C11    LDR	R4, [PC, #68]
0x1C66	0x6824    LDR	R4, [R4, #0]
0x1C68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2420 :: 		TFT_Write_Command_Ptr(s_page);
0x1C6A	0xF8BD0008  LDRH	R0, [SP, #8]
0x1C6E	0x4C0F    LDR	R4, [PC, #60]
0x1C70	0x6824    LDR	R4, [R4, #0]
0x1C72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2421 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1C74	0xF8BD400A  LDRH	R4, [SP, #10]
0x1C78	0x0A24    LSRS	R4, R4, #8
0x1C7A	0xB2E0    UXTB	R0, R4
0x1C7C	0x4C0B    LDR	R4, [PC, #44]
0x1C7E	0x6824    LDR	R4, [R4, #0]
0x1C80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2422 :: 		TFT_Write_Command_Ptr(e_page);
0x1C82	0xF8BD000A  LDRH	R0, [SP, #10]
0x1C86	0x4C09    LDR	R4, [PC, #36]
0x1C88	0x6824    LDR	R4, [R4, #0]
0x1C8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2423 :: 		TFT_Set_Index_Ptr(0x2C);
0x1C8C	0x202C    MOVS	R0, #44
0x1C8E	0x4C06    LDR	R4, [PC, #24]
0x1C90	0x6824    LDR	R4, [R4, #0]
0x1C92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2424 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x1C94	0xF8DDE000  LDR	LR, [SP, #0]
0x1C98	0xB003    ADD	SP, SP, #12
0x1C9A	0x4770    BX	LR
0x1C9C	0x00862000  	_TFT_DISP_WIDTH+0
0x1CA0	0x00942000  	_TFT_DISP_HEIGHT+0
0x1CA4	0x00492000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1CA8	0x00D42000  	_TFT_Set_Index_Ptr+0
0x1CAC	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 277 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x1A20	0xB083    SUB	SP, SP, #12
0x1A22	0xF8CDE000  STR	LR, [SP, #0]
0x1A26	0xF8AD0004  STRH	R0, [SP, #4]
0x1A2A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 278 :: 		TFT_Set_Index_Ptr(0x02);
0x1A2E	0x2002    MOVS	R0, #2
0x1A30	0x4C17    LDR	R4, [PC, #92]
0x1A32	0x6824    LDR	R4, [R4, #0]
0x1A34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 279 :: 		TFT_Write_Command_Ptr(x>>8);
0x1A36	0xF8BD2004  LDRH	R2, [SP, #4]
0x1A3A	0x0A14    LSRS	R4, R2, #8
0x1A3C	0xB2E0    UXTB	R0, R4
0x1A3E	0x4C15    LDR	R4, [PC, #84]
0x1A40	0x6824    LDR	R4, [R4, #0]
0x1A42	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 280 :: 		TFT_Set_Index_Ptr(0x03);
0x1A44	0x2003    MOVS	R0, #3
0x1A46	0x4C12    LDR	R4, [PC, #72]
0x1A48	0x6824    LDR	R4, [R4, #0]
0x1A4A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 281 :: 		TFT_Write_Command_Ptr(x);
0x1A4C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1A50	0x4C10    LDR	R4, [PC, #64]
0x1A52	0x6824    LDR	R4, [R4, #0]
0x1A54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 282 :: 		TFT_Set_Index_Ptr(0x06);
0x1A56	0x2006    MOVS	R0, #6
0x1A58	0x4C0D    LDR	R4, [PC, #52]
0x1A5A	0x6824    LDR	R4, [R4, #0]
0x1A5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 283 :: 		TFT_Write_Command_Ptr(y>>8);
0x1A5E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1A62	0x0A14    LSRS	R4, R2, #8
0x1A64	0xB2E0    UXTB	R0, R4
0x1A66	0x4C0B    LDR	R4, [PC, #44]
0x1A68	0x6824    LDR	R4, [R4, #0]
0x1A6A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 284 :: 		TFT_Set_Index_Ptr(0x07);
0x1A6C	0x2007    MOVS	R0, #7
0x1A6E	0x4C08    LDR	R4, [PC, #32]
0x1A70	0x6824    LDR	R4, [R4, #0]
0x1A72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 285 :: 		TFT_Write_Command_Ptr(y);
0x1A74	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A78	0x4C06    LDR	R4, [PC, #24]
0x1A7A	0x6824    LDR	R4, [R4, #0]
0x1A7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 286 :: 		TFT_Set_Index_Ptr(0x22);
0x1A7E	0x2022    MOVS	R0, #34
0x1A80	0x4C03    LDR	R4, [PC, #12]
0x1A82	0x6824    LDR	R4, [R4, #0]
0x1A84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 287 :: 		}
L_end_TFT_Set_Address:
0x1A86	0xF8DDE000  LDR	LR, [SP, #0]
0x1A8A	0xB003    ADD	SP, SP, #12
0x1A8C	0x4770    BX	LR
0x1A8E	0xBF00    NOP
0x1A90	0x00D42000  	_TFT_Set_Index_Ptr+0
0x1A94	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 386 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x1814	0xB083    SUB	SP, SP, #12
0x1816	0xF8CDE000  STR	LR, [SP, #0]
0x181A	0xF8AD0004  STRH	R0, [SP, #4]
0x181E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 387 :: 		TFT_Set_Index_Ptr(0x2A);
0x1822	0x202A    MOVS	R0, #42
0x1824	0x4C13    LDR	R4, [PC, #76]
0x1826	0x6824    LDR	R4, [R4, #0]
0x1828	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 388 :: 		TFT_Write_Command_Ptr(x>>8);
0x182A	0xF8BD2004  LDRH	R2, [SP, #4]
0x182E	0x0A14    LSRS	R4, R2, #8
0x1830	0xB2E0    UXTB	R0, R4
0x1832	0x4C11    LDR	R4, [PC, #68]
0x1834	0x6824    LDR	R4, [R4, #0]
0x1836	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 389 :: 		TFT_Write_Command_Ptr(x);
0x1838	0xF8BD0004  LDRH	R0, [SP, #4]
0x183C	0x4C0E    LDR	R4, [PC, #56]
0x183E	0x6824    LDR	R4, [R4, #0]
0x1840	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 390 :: 		TFT_Set_Index_Ptr(0x2B);
0x1842	0x202B    MOVS	R0, #43
0x1844	0x4C0B    LDR	R4, [PC, #44]
0x1846	0x6824    LDR	R4, [R4, #0]
0x1848	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 391 :: 		TFT_Write_Command_Ptr(y>>8);
0x184A	0xF8BD2008  LDRH	R2, [SP, #8]
0x184E	0x0A14    LSRS	R4, R2, #8
0x1850	0xB2E0    UXTB	R0, R4
0x1852	0x4C09    LDR	R4, [PC, #36]
0x1854	0x6824    LDR	R4, [R4, #0]
0x1856	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 392 :: 		TFT_Write_Command_Ptr(y);
0x1858	0xF8BD0008  LDRH	R0, [SP, #8]
0x185C	0x4C06    LDR	R4, [PC, #24]
0x185E	0x6824    LDR	R4, [R4, #0]
0x1860	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 393 :: 		TFT_Set_Index_Ptr(0x2C);
0x1862	0x202C    MOVS	R0, #44
0x1864	0x4C03    LDR	R4, [PC, #12]
0x1866	0x6824    LDR	R4, [R4, #0]
0x1868	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 394 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x186A	0xF8DDE000  LDR	LR, [SP, #0]
0x186E	0xB003    ADD	SP, SP, #12
0x1870	0x4770    BX	LR
0x1872	0xBF00    NOP
0x1874	0x00D42000  	_TFT_Set_Index_Ptr+0
0x1878	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 611 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x18E4	0xB083    SUB	SP, SP, #12
0x18E6	0xF8CDE000  STR	LR, [SP, #0]
0x18EA	0xF8AD0004  STRH	R0, [SP, #4]
0x18EE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 612 :: 		if (TFT_Disp_Rotation == 90) {
0x18F2	0x4A2E    LDR	R2, [PC, #184]
0x18F4	0x7812    LDRB	R2, [R2, #0]
0x18F6	0x2A5A    CMP	R2, #90
0x18F8	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 613 :: 		TFT_Set_Index_Ptr(0x02);
0x18FA	0x2002    MOVS	R0, #2
0x18FC	0x4C2C    LDR	R4, [PC, #176]
0x18FE	0x6824    LDR	R4, [R4, #0]
0x1900	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 614 :: 		TFT_Write_Command_Ptr(x>>8);
0x1902	0xF8BD2004  LDRH	R2, [SP, #4]
0x1906	0x0A14    LSRS	R4, R2, #8
0x1908	0xB2E0    UXTB	R0, R4
0x190A	0x4C2A    LDR	R4, [PC, #168]
0x190C	0x6824    LDR	R4, [R4, #0]
0x190E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 615 :: 		TFT_Set_Index_Ptr(0x03);
0x1910	0x2003    MOVS	R0, #3
0x1912	0x4C27    LDR	R4, [PC, #156]
0x1914	0x6824    LDR	R4, [R4, #0]
0x1916	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 616 :: 		TFT_Write_Command_Ptr(x);
0x1918	0xF8BD0004  LDRH	R0, [SP, #4]
0x191C	0x4C25    LDR	R4, [PC, #148]
0x191E	0x6824    LDR	R4, [R4, #0]
0x1920	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 617 :: 		TFT_Set_Index_Ptr(0x06);
0x1922	0x2006    MOVS	R0, #6
0x1924	0x4C22    LDR	R4, [PC, #136]
0x1926	0x6824    LDR	R4, [R4, #0]
0x1928	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 618 :: 		TFT_Write_Command_Ptr(y>>8);
0x192A	0xF8BD2008  LDRH	R2, [SP, #8]
0x192E	0x0A14    LSRS	R4, R2, #8
0x1930	0xB2E0    UXTB	R0, R4
0x1932	0x4C20    LDR	R4, [PC, #128]
0x1934	0x6824    LDR	R4, [R4, #0]
0x1936	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 619 :: 		TFT_Set_Index_Ptr(0x07);
0x1938	0x2007    MOVS	R0, #7
0x193A	0x4C1D    LDR	R4, [PC, #116]
0x193C	0x6824    LDR	R4, [R4, #0]
0x193E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 620 :: 		TFT_Write_Command_Ptr(y);
0x1940	0xF8BD0008  LDRH	R0, [SP, #8]
0x1944	0x4C1B    LDR	R4, [PC, #108]
0x1946	0x6824    LDR	R4, [R4, #0]
0x1948	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 621 :: 		}
0x194A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 623 :: 		TFT_Set_Index_Ptr(0x02);
0x194C	0x2002    MOVS	R0, #2
0x194E	0x4C18    LDR	R4, [PC, #96]
0x1950	0x6824    LDR	R4, [R4, #0]
0x1952	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 624 :: 		TFT_Write_Command_Ptr(y>>8);
0x1954	0xF8BD2008  LDRH	R2, [SP, #8]
0x1958	0x0A14    LSRS	R4, R2, #8
0x195A	0xB2E0    UXTB	R0, R4
0x195C	0x4C15    LDR	R4, [PC, #84]
0x195E	0x6824    LDR	R4, [R4, #0]
0x1960	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 625 :: 		TFT_Set_Index_Ptr(0x03);
0x1962	0x2003    MOVS	R0, #3
0x1964	0x4C12    LDR	R4, [PC, #72]
0x1966	0x6824    LDR	R4, [R4, #0]
0x1968	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 626 :: 		TFT_Write_Command_Ptr(y);
0x196A	0xF8BD0008  LDRH	R0, [SP, #8]
0x196E	0x4C11    LDR	R4, [PC, #68]
0x1970	0x6824    LDR	R4, [R4, #0]
0x1972	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 627 :: 		TFT_Set_Index_Ptr(0x06);
0x1974	0x2006    MOVS	R0, #6
0x1976	0x4C0E    LDR	R4, [PC, #56]
0x1978	0x6824    LDR	R4, [R4, #0]
0x197A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 628 :: 		TFT_Write_Command_Ptr(x>>8);
0x197C	0xF8BD2004  LDRH	R2, [SP, #4]
0x1980	0x0A14    LSRS	R4, R2, #8
0x1982	0xB2E0    UXTB	R0, R4
0x1984	0x4C0B    LDR	R4, [PC, #44]
0x1986	0x6824    LDR	R4, [R4, #0]
0x1988	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 629 :: 		TFT_Set_Index_Ptr(0x07);
0x198A	0x2007    MOVS	R0, #7
0x198C	0x4C08    LDR	R4, [PC, #32]
0x198E	0x6824    LDR	R4, [R4, #0]
0x1990	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 630 :: 		TFT_Write_Command_Ptr(x);
0x1992	0xF8BD0004  LDRH	R0, [SP, #4]
0x1996	0x4C07    LDR	R4, [PC, #28]
0x1998	0x6824    LDR	R4, [R4, #0]
0x199A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 631 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 632 :: 		TFT_Set_Index_Ptr(0x22);
0x199C	0x2022    MOVS	R0, #34
0x199E	0x4C04    LDR	R4, [PC, #16]
0x19A0	0x6824    LDR	R4, [R4, #0]
0x19A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 633 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x19A4	0xF8DDE000  LDR	LR, [SP, #0]
0x19A8	0xB003    ADD	SP, SP, #12
0x19AA	0x4770    BX	LR
0x19AC	0x00492000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x19B0	0x00D42000  	_TFT_Set_Index_Ptr+0
0x19B4	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 877 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x19B8	0xB083    SUB	SP, SP, #12
0x19BA	0xF8CDE000  STR	LR, [SP, #0]
0x19BE	0xF8AD0004  STRH	R0, [SP, #4]
0x19C2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 878 :: 		TFT_Set_Index_Ptr(0x2A);
0x19C6	0x202A    MOVS	R0, #42
0x19C8	0x4C13    LDR	R4, [PC, #76]
0x19CA	0x6824    LDR	R4, [R4, #0]
0x19CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 879 :: 		TFT_Write_Command_Ptr(x>>8);
0x19CE	0xF8BD2004  LDRH	R2, [SP, #4]
0x19D2	0x0A14    LSRS	R4, R2, #8
0x19D4	0xB2E0    UXTB	R0, R4
0x19D6	0x4C11    LDR	R4, [PC, #68]
0x19D8	0x6824    LDR	R4, [R4, #0]
0x19DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 880 :: 		TFT_Write_Command_Ptr(x);
0x19DC	0xF8BD0004  LDRH	R0, [SP, #4]
0x19E0	0x4C0E    LDR	R4, [PC, #56]
0x19E2	0x6824    LDR	R4, [R4, #0]
0x19E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 881 :: 		TFT_Set_Index_Ptr(0x2B);
0x19E6	0x202B    MOVS	R0, #43
0x19E8	0x4C0B    LDR	R4, [PC, #44]
0x19EA	0x6824    LDR	R4, [R4, #0]
0x19EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 882 :: 		TFT_Write_Command_Ptr(y>>8);
0x19EE	0xF8BD2008  LDRH	R2, [SP, #8]
0x19F2	0x0A14    LSRS	R4, R2, #8
0x19F4	0xB2E0    UXTB	R0, R4
0x19F6	0x4C09    LDR	R4, [PC, #36]
0x19F8	0x6824    LDR	R4, [R4, #0]
0x19FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 883 :: 		TFT_Write_Command_Ptr(y);
0x19FC	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A00	0x4C06    LDR	R4, [PC, #24]
0x1A02	0x6824    LDR	R4, [R4, #0]
0x1A04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 884 :: 		TFT_Set_Index_Ptr(0x2C);
0x1A06	0x202C    MOVS	R0, #44
0x1A08	0x4C03    LDR	R4, [PC, #12]
0x1A0A	0x6824    LDR	R4, [R4, #0]
0x1A0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 885 :: 		}
L_end_TFT_Set_Address_R61526:
0x1A0E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A12	0xB003    ADD	SP, SP, #12
0x1A14	0x4770    BX	LR
0x1A16	0xBF00    NOP
0x1A18	0x00D42000  	_TFT_Set_Index_Ptr+0
0x1A1C	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1377 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x187C	0xB083    SUB	SP, SP, #12
0x187E	0xF8CDE000  STR	LR, [SP, #0]
0x1882	0xF8AD0004  STRH	R0, [SP, #4]
0x1886	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1378 :: 		TFT_Set_Index_Ptr(0x2A);
0x188A	0x202A    MOVS	R0, #42
0x188C	0x4C13    LDR	R4, [PC, #76]
0x188E	0x6824    LDR	R4, [R4, #0]
0x1890	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1379 :: 		TFT_Write_Command_Ptr(x>>8);
0x1892	0xF8BD2004  LDRH	R2, [SP, #4]
0x1896	0x0A14    LSRS	R4, R2, #8
0x1898	0xB2E0    UXTB	R0, R4
0x189A	0x4C11    LDR	R4, [PC, #68]
0x189C	0x6824    LDR	R4, [R4, #0]
0x189E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1380 :: 		TFT_Write_Command_Ptr(x);
0x18A0	0xF8BD0004  LDRH	R0, [SP, #4]
0x18A4	0x4C0E    LDR	R4, [PC, #56]
0x18A6	0x6824    LDR	R4, [R4, #0]
0x18A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1381 :: 		TFT_Set_Index_Ptr(0x2B);
0x18AA	0x202B    MOVS	R0, #43
0x18AC	0x4C0B    LDR	R4, [PC, #44]
0x18AE	0x6824    LDR	R4, [R4, #0]
0x18B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1382 :: 		TFT_Write_Command_Ptr(y>>8);
0x18B2	0xF8BD2008  LDRH	R2, [SP, #8]
0x18B6	0x0A14    LSRS	R4, R2, #8
0x18B8	0xB2E0    UXTB	R0, R4
0x18BA	0x4C09    LDR	R4, [PC, #36]
0x18BC	0x6824    LDR	R4, [R4, #0]
0x18BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1383 :: 		TFT_Write_Command_Ptr(y);
0x18C0	0xF8BD0008  LDRH	R0, [SP, #8]
0x18C4	0x4C06    LDR	R4, [PC, #24]
0x18C6	0x6824    LDR	R4, [R4, #0]
0x18C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1384 :: 		TFT_Set_Index_Ptr(0x2C);
0x18CA	0x202C    MOVS	R0, #44
0x18CC	0x4C03    LDR	R4, [PC, #12]
0x18CE	0x6824    LDR	R4, [R4, #0]
0x18D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1385 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x18D2	0xF8DDE000  LDR	LR, [SP, #0]
0x18D6	0xB003    ADD	SP, SP, #12
0x18D8	0x4770    BX	LR
0x18DA	0xBF00    NOP
0x18DC	0x00D42000  	_TFT_Set_Index_Ptr+0
0x18E0	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1634 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x1A98	0xB083    SUB	SP, SP, #12
0x1A9A	0xF8CDE000  STR	LR, [SP, #0]
0x1A9E	0xF8AD0004  STRH	R0, [SP, #4]
0x1AA2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1635 :: 		TFT_Set_Index_Ptr(0x2A);
0x1AA6	0x202A    MOVS	R0, #42
0x1AA8	0x4C13    LDR	R4, [PC, #76]
0x1AAA	0x6824    LDR	R4, [R4, #0]
0x1AAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1636 :: 		TFT_Write_Command_Ptr(x>>8);
0x1AAE	0xF8BD2004  LDRH	R2, [SP, #4]
0x1AB2	0x0A14    LSRS	R4, R2, #8
0x1AB4	0xB2E0    UXTB	R0, R4
0x1AB6	0x4C11    LDR	R4, [PC, #68]
0x1AB8	0x6824    LDR	R4, [R4, #0]
0x1ABA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1637 :: 		TFT_Write_Command_Ptr(x);
0x1ABC	0xF8BD0004  LDRH	R0, [SP, #4]
0x1AC0	0x4C0E    LDR	R4, [PC, #56]
0x1AC2	0x6824    LDR	R4, [R4, #0]
0x1AC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1638 :: 		TFT_Set_Index_Ptr(0x2B);
0x1AC6	0x202B    MOVS	R0, #43
0x1AC8	0x4C0B    LDR	R4, [PC, #44]
0x1ACA	0x6824    LDR	R4, [R4, #0]
0x1ACC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1639 :: 		TFT_Write_Command_Ptr(y>>8);
0x1ACE	0xF8BD2008  LDRH	R2, [SP, #8]
0x1AD2	0x0A14    LSRS	R4, R2, #8
0x1AD4	0xB2E0    UXTB	R0, R4
0x1AD6	0x4C09    LDR	R4, [PC, #36]
0x1AD8	0x6824    LDR	R4, [R4, #0]
0x1ADA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1640 :: 		TFT_Write_Command_Ptr(y);
0x1ADC	0xF8BD0008  LDRH	R0, [SP, #8]
0x1AE0	0x4C06    LDR	R4, [PC, #24]
0x1AE2	0x6824    LDR	R4, [R4, #0]
0x1AE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1641 :: 		TFT_Set_Index_Ptr(0x2C);
0x1AE6	0x202C    MOVS	R0, #44
0x1AE8	0x4C03    LDR	R4, [PC, #12]
0x1AEA	0x6824    LDR	R4, [R4, #0]
0x1AEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1642 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x1AEE	0xF8DDE000  LDR	LR, [SP, #0]
0x1AF2	0xB003    ADD	SP, SP, #12
0x1AF4	0x4770    BX	LR
0x1AF6	0xBF00    NOP
0x1AF8	0x00D42000  	_TFT_Set_Index_Ptr+0
0x1AFC	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2112 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x1B00	0xB083    SUB	SP, SP, #12
0x1B02	0xF8CDE000  STR	LR, [SP, #0]
0x1B06	0xF8AD0004  STRH	R0, [SP, #4]
0x1B0A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2113 :: 		TFT_Set_Index_Ptr(0x2A);
0x1B0E	0x202A    MOVS	R0, #42
0x1B10	0x4C13    LDR	R4, [PC, #76]
0x1B12	0x6824    LDR	R4, [R4, #0]
0x1B14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Write_Command_Ptr(x>>8);
0x1B16	0xF8BD2004  LDRH	R2, [SP, #4]
0x1B1A	0x0A14    LSRS	R4, R2, #8
0x1B1C	0xB2E0    UXTB	R0, R4
0x1B1E	0x4C11    LDR	R4, [PC, #68]
0x1B20	0x6824    LDR	R4, [R4, #0]
0x1B22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2115 :: 		TFT_Write_Command_Ptr(x);
0x1B24	0xF8BD0004  LDRH	R0, [SP, #4]
0x1B28	0x4C0E    LDR	R4, [PC, #56]
0x1B2A	0x6824    LDR	R4, [R4, #0]
0x1B2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2116 :: 		TFT_Set_Index_Ptr(0x2B);
0x1B2E	0x202B    MOVS	R0, #43
0x1B30	0x4C0B    LDR	R4, [PC, #44]
0x1B32	0x6824    LDR	R4, [R4, #0]
0x1B34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2117 :: 		TFT_Write_Command_Ptr(y>>8);
0x1B36	0xF8BD2008  LDRH	R2, [SP, #8]
0x1B3A	0x0A14    LSRS	R4, R2, #8
0x1B3C	0xB2E0    UXTB	R0, R4
0x1B3E	0x4C09    LDR	R4, [PC, #36]
0x1B40	0x6824    LDR	R4, [R4, #0]
0x1B42	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2118 :: 		TFT_Write_Command_Ptr(y);
0x1B44	0xF8BD0008  LDRH	R0, [SP, #8]
0x1B48	0x4C06    LDR	R4, [PC, #24]
0x1B4A	0x6824    LDR	R4, [R4, #0]
0x1B4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2119 :: 		TFT_Set_Index_Ptr(0x2C);
0x1B4E	0x202C    MOVS	R0, #44
0x1B50	0x4C03    LDR	R4, [PC, #12]
0x1B52	0x6824    LDR	R4, [R4, #0]
0x1B54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2120 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x1B56	0xF8DDE000  LDR	LR, [SP, #0]
0x1B5A	0xB003    ADD	SP, SP, #12
0x1B5C	0x4770    BX	LR
0x1B5E	0xBF00    NOP
0x1B60	0x00D42000  	_TFT_Set_Index_Ptr+0
0x1B64	0x00D82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x17F8	0xB081    SUB	SP, SP, #4
0x17FA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x17FE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1800	0x4803    LDR	R0, [PC, #12]
0x1802	0xF7FEFEFD  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x1806	0xF8DDE000  LDR	LR, [SP, #0]
0x180A	0xB001    ADD	SP, SP, #4
0x180C	0x4770    BX	LR
0x180E	0xBF00    NOP
0x1810	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0600	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0602	0xF200020C  ADDW	R2, R0, #12
0x0606	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0608	0xF2000208  ADDW	R2, R0, #8
0x060C	0x6813    LDR	R3, [R2, #0]
0x060E	0xF3C30200  UBFX	R2, R3, #0, #1
0x0612	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0614	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0616	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x061A	0x6812    LDR	R2, [R2, #0]
0x061C	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x061E	0xB001    ADD	SP, SP, #4
0x0620	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x068C	0xB081    SUB	SP, SP, #4
0x068E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x0692	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0694	0x4803    LDR	R0, [PC, #12]
0x0696	0xF7FFFFB3  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x069A	0xF8DDE000  LDR	LR, [SP, #0]
0x069E	0xB001    ADD	SP, SP, #4
0x06A0	0x4770    BX	LR
0x06A2	0xBF00    NOP
0x06A4	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x0644	0xB081    SUB	SP, SP, #4
0x0646	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x064A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x064C	0x4803    LDR	R0, [PC, #12]
0x064E	0xF7FFFFD7  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x0652	0xF8DDE000  LDR	LR, [SP, #0]
0x0656	0xB001    ADD	SP, SP, #4
0x0658	0x4770    BX	LR
0x065A	0xBF00    NOP
0x065C	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0778	0xB081    SUB	SP, SP, #4
0x077A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x077E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0780	0x4803    LDR	R0, [PC, #12]
0x0782	0xF7FFFF4F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0786	0xF8DDE000  LDR	LR, [SP, #0]
0x078A	0xB001    ADD	SP, SP, #4
0x078C	0x4770    BX	LR
0x078E	0xBF00    NOP
0x0790	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0624	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0626	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x062A	0x4601    MOV	R1, R0
0x062C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0630	0x680B    LDR	R3, [R1, #0]
0x0632	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0636	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0638	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x063A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x063C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x063E	0xB001    ADD	SP, SP, #4
0x0640	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x0724	0xB081    SUB	SP, SP, #4
0x0726	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x072A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x072C	0x4803    LDR	R0, [PC, #12]
0x072E	0xF7FFFF79  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x0732	0xF8DDE000  LDR	LR, [SP, #0]
0x0736	0xB001    ADD	SP, SP, #4
0x0738	0x4770    BX	LR
0x073A	0xBF00    NOP
0x073C	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x0708	0xB081    SUB	SP, SP, #4
0x070A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x070E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0710	0x4803    LDR	R0, [PC, #12]
0x0712	0xF7FFFF87  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x0716	0xF8DDE000  LDR	LR, [SP, #0]
0x071A	0xB001    ADD	SP, SP, #4
0x071C	0x4770    BX	LR
0x071E	0xBF00    NOP
0x0720	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x0740	0xB081    SUB	SP, SP, #4
0x0742	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x0746	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0748	0x4803    LDR	R0, [PC, #12]
0x074A	0xF7FFFF6B  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x074E	0xF8DDE000  LDR	LR, [SP, #0]
0x0752	0xB001    ADD	SP, SP, #4
0x0754	0x4770    BX	LR
0x0756	0xBF00    NOP
0x0758	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x075C	0xB081    SUB	SP, SP, #4
0x075E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x0762	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0764	0x4803    LDR	R0, [PC, #12]
0x0766	0xF7FFFF5D  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x076A	0xF8DDE000  LDR	LR, [SP, #0]
0x076E	0xB001    ADD	SP, SP, #4
0x0770	0x4770    BX	LR
0x0772	0xBF00    NOP
0x0774	0x50004000  	UART5_SR+0
; end of _UART5_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 295 :: 		void TFT_Write_Data(unsigned int _data) {
0x06A8	0xB083    SUB	SP, SP, #12
0x06AA	0xF8CDE000  STR	LR, [SP, #0]
0x06AE	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 296 :: 		TFT_RS = 1;
0x06B2	0x2201    MOVS	R2, #1
0x06B4	0xB252    SXTB	R2, R2
0x06B6	0x4912    LDR	R1, [PC, #72]
0x06B8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 297 :: 		Write_to_Port(Hi(_data));
0x06BA	0xA901    ADD	R1, SP, #4
0x06BC	0x9102    STR	R1, [SP, #8]
0x06BE	0x1C49    ADDS	R1, R1, #1
0x06C0	0x7809    LDRB	R1, [R1, #0]
0x06C2	0xB2C8    UXTB	R0, R1
0x06C4	0xF7FFFD44  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 298 :: 		TFT_Write_Strobe();
0x06C8	0x2200    MOVS	R2, #0
0x06CA	0xB252    SXTB	R2, R2
0x06CC	0x490D    LDR	R1, [PC, #52]
0x06CE	0x600A    STR	R2, [R1, #0]
0x06D0	0xBF00    NOP
0x06D2	0x2201    MOVS	R2, #1
0x06D4	0xB252    SXTB	R2, R2
0x06D6	0x490B    LDR	R1, [PC, #44]
0x06D8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 299 :: 		Write_to_Port(Lo(_data));
0x06DA	0x9902    LDR	R1, [SP, #8]
0x06DC	0x7809    LDRB	R1, [R1, #0]
0x06DE	0xB2C8    UXTB	R0, R1
0x06E0	0xF7FFFD36  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 300 :: 		TFT_Write_Strobe();
0x06E4	0x2200    MOVS	R2, #0
0x06E6	0xB252    SXTB	R2, R2
0x06E8	0x4906    LDR	R1, [PC, #24]
0x06EA	0x600A    STR	R2, [R1, #0]
0x06EC	0xBF00    NOP
0x06EE	0x2201    MOVS	R2, #1
0x06F0	0xB252    SXTB	R2, R2
0x06F2	0x4904    LDR	R1, [PC, #16]
0x06F4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 301 :: 		}
L_end_TFT_Write_Data:
0x06F6	0xF8DDE000  LDR	LR, [SP, #0]
0x06FA	0xB003    ADD	SP, SP, #12
0x06FC	0x4770    BX	LR
0x06FE	0xBF00    NOP
0x0700	0x01B04223  	TFT_RS+0
0x0704	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 309 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 310 :: 		TFT_RS = 1;
0x0660	0x2201    MOVS	R2, #1
0x0662	0xB252    SXTB	R2, R2
0x0664	0x4906    LDR	R1, [PC, #24]
0x0666	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 311 :: 		TFT_DataPort = _data;
0x0668	0x4906    LDR	R1, [PC, #24]
0x066A	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 312 :: 		TFT_Write_Strobe();
0x066C	0x2200    MOVS	R2, #0
0x066E	0xB252    SXTB	R2, R2
0x0670	0x4905    LDR	R1, [PC, #20]
0x0672	0x600A    STR	R2, [R1, #0]
0x0674	0xBF00    NOP
0x0676	0x2201    MOVS	R2, #1
0x0678	0xB252    SXTB	R2, R2
0x067A	0x4903    LDR	R1, [PC, #12]
0x067C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 313 :: 		}
L_end_TFT_16bit_Write_Data:
0x067E	0x4770    BX	LR
0x0680	0x01B04223  	TFT_RS+0
0x0684	0x180C4001  	TFT_DataPort+0
0x0688	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 2756 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x0794	0xB081    SUB	SP, SP, #4
0x0796	0xF8CDE000  STR	LR, [SP, #0]
0x079A	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		temp = (color>>11);
0x079C	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x079E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2759 :: 		temp = (temp<<3);
0x07A0	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x07A2	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2760 :: 		if ((temp>>7) == 1) {
0x07A4	0x09E1    LSRS	R1, R4, #7
0x07A6	0xB2C9    UXTB	R1, R1
0x07A8	0x2901    CMP	R1, #1
0x07AA	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data183
;__Lib_TFT_Defs.c, 2761 :: 		temp += 7;
0x07AC	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x07AE	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2762 :: 		}
0x07B0	0xE000    B	L_TFT_SSD1963_8bit_Write_Data159
L__TFT_SSD1963_8bit_Write_Data183:
;__Lib_TFT_Defs.c, 2760 :: 		if ((temp>>7) == 1) {
0x07B2	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2762 :: 		}
L_TFT_SSD1963_8bit_Write_Data159:
;__Lib_TFT_Defs.c, 2763 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x07B4	0xF7FFFD18  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2764 :: 		temp = (color>>5);
0x07B8	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x07BA	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2765 :: 		temp = (temp<<2);
0x07BC	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x07BE	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2766 :: 		if ((temp>>7) == 1) {
0x07C0	0x09E1    LSRS	R1, R4, #7
0x07C2	0xB2C9    UXTB	R1, R1
0x07C4	0x2901    CMP	R1, #1
0x07C6	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data184
;__Lib_TFT_Defs.c, 2767 :: 		temp += 3;
0x07C8	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x07CA	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2768 :: 		}
0x07CC	0xE000    B	L_TFT_SSD1963_8bit_Write_Data160
L__TFT_SSD1963_8bit_Write_Data184:
;__Lib_TFT_Defs.c, 2766 :: 		if ((temp>>7) == 1) {
0x07CE	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2768 :: 		}
L_TFT_SSD1963_8bit_Write_Data160:
;__Lib_TFT_Defs.c, 2769 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x07D0	0xF7FFFD0A  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2770 :: 		temp = (color<<3);
0x07D4	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x07D6	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 2771 :: 		if ((temp>>7) == 1) {
0x07D8	0x09D9    LSRS	R1, R3, #7
0x07DA	0xB2C9    UXTB	R1, R1
0x07DC	0x2901    CMP	R1, #1
0x07DE	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data185
;__Lib_TFT_Defs.c, 2772 :: 		temp += 7;
0x07E0	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x07E2	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2773 :: 		}
0x07E4	0xE000    B	L_TFT_SSD1963_8bit_Write_Data161
L__TFT_SSD1963_8bit_Write_Data185:
;__Lib_TFT_Defs.c, 2771 :: 		if ((temp>>7) == 1) {
0x07E6	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 2773 :: 		}
L_TFT_SSD1963_8bit_Write_Data161:
;__Lib_TFT_Defs.c, 2774 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x07E8	0xF7FFFCFE  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2775 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x07EC	0xF8DDE000  LDR	LR, [SP, #0]
0x07F0	0xB001    ADD	SP, SP, #4
0x07F2	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
_pin_reset:
;Reset_Routines.c, 12 :: 		void pin_reset() {
;Reset_Routines.c, 13 :: 		RST = 0;  // activate reset
0x25B0	0x2100    MOVS	R1, #0
0x25B2	0x480E    LDR	R0, [PC, #56]
0x25B4	0x6001    STR	R1, [R0, #0]
;Reset_Routines.c, 14 :: 		Delay_ms(5);
0x25B6	0xF64E275F  MOVW	R7, #59999
0x25BA	0xF2C00700  MOVT	R7, #0
0x25BE	0xBF00    NOP
0x25C0	0xBF00    NOP
L_pin_reset0:
0x25C2	0x1E7F    SUBS	R7, R7, #1
0x25C4	0xD1FD    BNE	L_pin_reset0
0x25C6	0xBF00    NOP
0x25C8	0xBF00    NOP
0x25CA	0xBF00    NOP
;Reset_Routines.c, 15 :: 		RST = 1;  // deactivate reset
0x25CC	0x2101    MOVS	R1, #1
0x25CE	0xB249    SXTB	R1, R1
0x25D0	0x4806    LDR	R0, [PC, #24]
0x25D2	0x6001    STR	R1, [R0, #0]
;Reset_Routines.c, 16 :: 		Delay_ms(5);
0x25D4	0xF64E275F  MOVW	R7, #59999
0x25D8	0xF2C00700  MOVT	R7, #0
0x25DC	0xBF00    NOP
0x25DE	0xBF00    NOP
L_pin_reset2:
0x25E0	0x1E7F    SUBS	R7, R7, #1
0x25E2	0xD1FD    BNE	L_pin_reset2
0x25E4	0xBF00    NOP
0x25E6	0xBF00    NOP
0x25E8	0xBF00    NOP
;Reset_Routines.c, 17 :: 		}
L_end_pin_reset:
0x25EA	0x4770    BX	LR
0x25EC	0x01884222  	RST+0
; end of _pin_reset
_software_reset:
;Reset_Routines.c, 31 :: 		void software_reset() {                // PWR_reset,BB_reset and MAC_reset at once
0x25F0	0xB081    SUB	SP, SP, #4
0x25F2	0xF8CDE000  STR	LR, [SP, #0]
;Reset_Routines.c, 32 :: 		write_ZIGBEE_short(SOFTRST, 0x07);
0x25F6	0x2107    MOVS	R1, #7
0x25F8	0xB249    SXTB	R1, R1
0x25FA	0x202A    MOVS	R0, #42
0x25FC	0xB240    SXTB	R0, R0
0x25FE	0xF7FEFDD7  BL	_write_ZIGBEE_short+0
;Reset_Routines.c, 33 :: 		}
L_end_software_reset:
0x2602	0xF8DDE000  LDR	LR, [SP, #0]
0x2606	0xB001    ADD	SP, SP, #4
0x2608	0x4770    BX	LR
; end of _software_reset
_write_ZIGBEE_short:
;ReadWrite_Routines.c, 25 :: 		void write_ZIGBEE_short(short int address, short int data_r) {
; data_r start address is: 4 (R1)
; address start address is: 0 (R0)
0x11B0	0xB081    SUB	SP, SP, #4
0x11B2	0xF8CDE000  STR	LR, [SP, #0]
0x11B6	0xB24C    SXTB	R4, R1
; data_r end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; data_r start address is: 16 (R4)
;ReadWrite_Routines.c, 26 :: 		CS = 0;
0x11B8	0x2300    MOVS	R3, #0
0x11BA	0x4A0C    LDR	R2, [PC, #48]
0x11BC	0x6013    STR	R3, [R2, #0]
;ReadWrite_Routines.c, 28 :: 		address = ((address << 1) & 0b01111111) | 0x01; // calculating addressing mode
0x11BE	0x0042    LSLS	R2, R0, #1
0x11C0	0xB212    SXTH	R2, R2
; address end address is: 0 (R0)
0x11C2	0xF002027F  AND	R2, R2, #127
0x11C6	0xB212    SXTH	R2, R2
0x11C8	0xF0420201  ORR	R2, R2, #1
;ReadWrite_Routines.c, 29 :: 		SPI3_Write(address);       // addressing register
0x11CC	0xB250    SXTB	R0, R2
0x11CE	0xB280    UXTH	R0, R0
0x11D0	0xF7FFFA38  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 30 :: 		SPI3_Write(data_r);        // write data in register
0x11D4	0xB260    SXTB	R0, R4
0x11D6	0xB280    UXTH	R0, R0
; data_r end address is: 16 (R4)
0x11D8	0xF7FFFA34  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 32 :: 		CS = 1;
0x11DC	0x2301    MOVS	R3, #1
0x11DE	0xB25B    SXTB	R3, R3
0x11E0	0x4A02    LDR	R2, [PC, #8]
0x11E2	0x6013    STR	R3, [R2, #0]
;ReadWrite_Routines.c, 33 :: 		}
L_end_write_ZIGBEE_short:
0x11E4	0xF8DDE000  LDR	LR, [SP, #0]
0x11E8	0xB001    ADD	SP, SP, #4
0x11EA	0x4770    BX	LR
0x11EC	0x81B44222  	CS+0
; end of _write_ZIGBEE_short
_RF_reset:
;Reset_Routines.c, 35 :: 		void RF_reset() {
0x2448	0xB082    SUB	SP, SP, #8
0x244A	0xF8CDE000  STR	LR, [SP, #0]
;Reset_Routines.c, 36 :: 		short int temp = 0;
;Reset_Routines.c, 37 :: 		temp = read_ZIGBEE_short(RFCTL);
0x244E	0x2036    MOVS	R0, #54
0x2450	0xB240    SXTB	R0, R0
0x2452	0xF7FEFB47  BL	_read_ZIGBEE_short+0
;Reset_Routines.c, 38 :: 		temp = temp | 0x04;                  // mask for RFRST bit
0x2456	0xF0400004  ORR	R0, R0, #4
; temp start address is: 4 (R1)
0x245A	0xB241    SXTB	R1, R0
;Reset_Routines.c, 39 :: 		write_ZIGBEE_short(RFCTL, temp);
0x245C	0xF88D1004  STRB	R1, [SP, #4]
0x2460	0xB241    SXTB	R1, R0
0x2462	0x2036    MOVS	R0, #54
0x2464	0xB240    SXTB	R0, R0
0x2466	0xF7FEFEA3  BL	_write_ZIGBEE_short+0
0x246A	0xF99D1004  LDRSB	R1, [SP, #4]
;Reset_Routines.c, 40 :: 		temp = temp & (!0x04);               // mask for RFRST bit
0x246E	0xF0010000  AND	R0, R1, #0
; temp end address is: 4 (R1)
;Reset_Routines.c, 41 :: 		write_ZIGBEE_short(RFCTL, temp);
0x2472	0xB241    SXTB	R1, R0
0x2474	0x2036    MOVS	R0, #54
0x2476	0xB240    SXTB	R0, R0
0x2478	0xF7FEFE9A  BL	_write_ZIGBEE_short+0
;Reset_Routines.c, 42 :: 		Delay_ms(1);
0x247C	0xF64267DF  MOVW	R7, #11999
0x2480	0xF2C00700  MOVT	R7, #0
0x2484	0xBF00    NOP
0x2486	0xBF00    NOP
L_RF_reset4:
0x2488	0x1E7F    SUBS	R7, R7, #1
0x248A	0xD1FD    BNE	L_RF_reset4
0x248C	0xBF00    NOP
0x248E	0xBF00    NOP
0x2490	0xBF00    NOP
;Reset_Routines.c, 43 :: 		}
L_end_RF_reset:
0x2492	0xF8DDE000  LDR	LR, [SP, #0]
0x2496	0xB002    ADD	SP, SP, #8
0x2498	0x4770    BX	LR
; end of _RF_reset
_read_ZIGBEE_short:
;ReadWrite_Routines.c, 36 :: 		short int read_ZIGBEE_short(short int address) {
; address start address is: 0 (R0)
0x0AE4	0xB081    SUB	SP, SP, #4
0x0AE6	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;ReadWrite_Routines.c, 37 :: 		short int data_r = 0, dummy_data_r = 0;
; dummy_data_r start address is: 16 (R4)
0x0AEA	0x2400    MOVS	R4, #0
0x0AEC	0xB264    SXTB	R4, R4
;ReadWrite_Routines.c, 39 :: 		CS = 0;
0x0AEE	0x2200    MOVS	R2, #0
0x0AF0	0x490B    LDR	R1, [PC, #44]
0x0AF2	0x600A    STR	R2, [R1, #0]
;ReadWrite_Routines.c, 41 :: 		address = (address << 1) & 0b01111110;      // calculating addressing mode
0x0AF4	0x0041    LSLS	R1, R0, #1
0x0AF6	0xB209    SXTH	R1, R1
; address end address is: 0 (R0)
0x0AF8	0xF001017E  AND	R1, R1, #126
;ReadWrite_Routines.c, 42 :: 		SPI3_Write(address);                        // addressing register
0x0AFC	0xB248    SXTB	R0, R1
0x0AFE	0xB280    UXTH	R0, R0
0x0B00	0xF7FFFDA0  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 43 :: 		data_r = SPI3_Read(dummy_data_r);           // read data from register
0x0B04	0xB260    SXTB	R0, R4
0x0B06	0xB280    UXTH	R0, R0
; dummy_data_r end address is: 16 (R4)
0x0B08	0xF7FFFCE6  BL	_SPI3_Read+0
;ReadWrite_Routines.c, 44 :: 		CS = 1;
0x0B0C	0x2201    MOVS	R2, #1
0x0B0E	0xB252    SXTB	R2, R2
0x0B10	0x4903    LDR	R1, [PC, #12]
0x0B12	0x600A    STR	R2, [R1, #0]
;ReadWrite_Routines.c, 45 :: 		return data_r;
0x0B14	0xB240    SXTB	R0, R0
;ReadWrite_Routines.c, 46 :: 		}
L_end_read_ZIGBEE_short:
0x0B16	0xF8DDE000  LDR	LR, [SP, #0]
0x0B1A	0xB001    ADD	SP, SP, #4
0x0B1C	0x4770    BX	LR
0x0B1E	0xBF00    NOP
0x0B20	0x81B44222  	CS+0
; end of _read_ZIGBEE_short
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x04D8	0xB081    SUB	SP, SP, #4
0x04DA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x04DE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x04E0	0x4803    LDR	R0, [PC, #12]
0x04E2	0xF000F88D  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x04E6	0xF8DDE000  LDR	LR, [SP, #0]
0x04EA	0xB001    ADD	SP, SP, #4
0x04EC	0x4770    BX	LR
0x04EE	0xBF00    NOP
0x04F0	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_set_wake_from_pin:
;Misc_Routines.c, 364 :: 		void set_wake_from_pin() {
0x249C	0xB081    SUB	SP, SP, #4
0x249E	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 365 :: 		short int temp = 0;
;Misc_Routines.c, 367 :: 		WAKE_ = 0;
0x24A2	0x2100    MOVS	R1, #0
0x24A4	0x480D    LDR	R0, [PC, #52]
0x24A6	0x6001    STR	R1, [R0, #0]
;Misc_Routines.c, 368 :: 		temp = read_ZIGBEE_short(RXFLUSH);
0x24A8	0x200D    MOVS	R0, #13
0x24AA	0xB240    SXTB	R0, R0
0x24AC	0xF7FEFB1A  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 369 :: 		temp = temp | 0x60;                     // mask
0x24B0	0xF0400060  ORR	R0, R0, #96
;Misc_Routines.c, 370 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x24B4	0xB241    SXTB	R1, R0
0x24B6	0x200D    MOVS	R0, #13
0x24B8	0xB240    SXTB	R0, R0
0x24BA	0xF7FEFE79  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 372 :: 		temp = read_ZIGBEE_short(WAKECON);
0x24BE	0x2022    MOVS	R0, #34
0x24C0	0xB240    SXTB	R0, R0
0x24C2	0xF7FEFB0F  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 373 :: 		temp = temp | 0x80;
0x24C6	0xF0400080  ORR	R0, R0, #128
;Misc_Routines.c, 374 :: 		write_ZIGBEE_short(WAKECON, temp);
0x24CA	0xB241    SXTB	R1, R0
0x24CC	0x2022    MOVS	R0, #34
0x24CE	0xB240    SXTB	R0, R0
0x24D0	0xF7FEFE6E  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 375 :: 		}
L_end_set_wake_from_pin:
0x24D4	0xF8DDE000  LDR	LR, [SP, #0]
0x24D8	0xB001    ADD	SP, SP, #4
0x24DA	0x4770    BX	LR
0x24DC	0x01904221  	WAKE_+0
; end of _set_wake_from_pin
_set_long_address:
;Misc_Routines.c, 348 :: 		void set_long_address(short int * address) {
; i start address is: 12 (R3)
0x24E0	0xB083    SUB	SP, SP, #12
0x24E2	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 351 :: 		for(i = 0; i < 8; i++) {
;Misc_Routines.c, 348 :: 		void set_long_address(short int * address) {
;Misc_Routines.c, 351 :: 		for(i = 0; i < 8; i++) {
;Misc_Routines.c, 348 :: 		void set_long_address(short int * address) {
0x24E6	0x9002    STR	R0, [SP, #8]
; i end address is: 12 (R3)
;Misc_Routines.c, 349 :: 		short int i = 0;
;Misc_Routines.c, 351 :: 		for(i = 0; i < 8; i++) {
; i start address is: 12 (R3)
0x24E8	0x2300    MOVS	R3, #0
0x24EA	0xB25B    SXTB	R3, R3
; i end address is: 12 (R3)
0x24EC	0xB258    SXTB	R0, R3
L_set_long_address41:
; i start address is: 0 (R0)
0x24EE	0x2808    CMP	R0, #8
0x24F0	0xDA11    BGE	L_set_long_address42
;Misc_Routines.c, 352 :: 		write_ZIGBEE_short(EADR0 + i, address[i]);   // 0x05 address of EADR0
0x24F2	0x9902    LDR	R1, [SP, #8]
0x24F4	0x1809    ADDS	R1, R1, R0
0x24F6	0xF9911000  LDRSB	R1, [R1, #0]
0x24FA	0xB24A    SXTB	R2, R1
0x24FC	0x1D41    ADDS	R1, R0, #5
0x24FE	0xF88D0004  STRB	R0, [SP, #4]
0x2502	0xB248    SXTB	R0, R1
0x2504	0xB251    SXTB	R1, R2
0x2506	0xF7FEFE53  BL	_write_ZIGBEE_short+0
0x250A	0xF99D0004  LDRSB	R0, [SP, #4]
;Misc_Routines.c, 351 :: 		for(i = 0; i < 8; i++) {
0x250E	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 12 (R3)
0x2510	0xB24B    SXTB	R3, R1
;Misc_Routines.c, 353 :: 		}
0x2512	0xB258    SXTB	R0, R3
; i end address is: 12 (R3)
0x2514	0xE7EB    B	L_set_long_address41
L_set_long_address42:
;Misc_Routines.c, 354 :: 		}
L_end_set_long_address:
0x2516	0xF8DDE000  LDR	LR, [SP, #0]
0x251A	0xB003    ADD	SP, SP, #12
0x251C	0x4770    BX	LR
; end of _set_long_address
_set_short_address:
;Misc_Routines.c, 343 :: 		void set_short_address(short int * address) {
; address start address is: 0 (R0)
0x2780	0xB082    SUB	SP, SP, #8
0x2782	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;Misc_Routines.c, 344 :: 		write_ZIGBEE_short(SADRL, address[0]);
0x2786	0xF9901000  LDRSB	R1, [R0, #0]
0x278A	0x9001    STR	R0, [SP, #4]
0x278C	0x2003    MOVS	R0, #3
0x278E	0xB240    SXTB	R0, R0
0x2790	0xF7FEFD0E  BL	_write_ZIGBEE_short+0
0x2794	0x9801    LDR	R0, [SP, #4]
;Misc_Routines.c, 345 :: 		write_ZIGBEE_short(SADRH, address[1]);
0x2796	0x1C41    ADDS	R1, R0, #1
; address end address is: 0 (R0)
0x2798	0xF9911000  LDRSB	R1, [R1, #0]
0x279C	0x2004    MOVS	R0, #4
0x279E	0xB240    SXTB	R0, R0
0x27A0	0xF7FEFD06  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 346 :: 		}
L_end_set_short_address:
0x27A4	0xF8DDE000  LDR	LR, [SP, #0]
0x27A8	0xB002    ADD	SP, SP, #8
0x27AA	0x4770    BX	LR
; end of _set_short_address
_set_PAN_ID:
;Misc_Routines.c, 356 :: 		void set_PAN_ID(short int * address) {
; address start address is: 0 (R0)
0x2754	0xB082    SUB	SP, SP, #8
0x2756	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;Misc_Routines.c, 357 :: 		write_ZIGBEE_short(PANIDL, address[0]);
0x275A	0xF9901000  LDRSB	R1, [R0, #0]
0x275E	0x9001    STR	R0, [SP, #4]
0x2760	0x2001    MOVS	R0, #1
0x2762	0xB240    SXTB	R0, R0
0x2764	0xF7FEFD24  BL	_write_ZIGBEE_short+0
0x2768	0x9801    LDR	R0, [SP, #4]
;Misc_Routines.c, 358 :: 		write_ZIGBEE_short(PANIDH, address[1]);
0x276A	0x1C41    ADDS	R1, R0, #1
; address end address is: 0 (R0)
0x276C	0xF9911000  LDRSB	R1, [R1, #0]
0x2770	0x2002    MOVS	R0, #2
0x2772	0xB240    SXTB	R0, R0
0x2774	0xF7FEFD1C  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 359 :: 		}
L_end_set_PAN_ID:
0x2778	0xF8DDE000  LDR	LR, [SP, #0]
0x277C	0xB002    ADD	SP, SP, #8
0x277E	0x4770    BX	LR
; end of _set_PAN_ID
_init_ZIGBEE_nonbeacon:
;Misc_Routines.c, 418 :: 		void init_ZIGBEE_nonbeacon() {
0x260C	0xB081    SUB	SP, SP, #4
0x260E	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 419 :: 		init_ZIGBEE_basic();
0x2612	0xF7FEF94F  BL	_init_ZIGBEE_basic+0
;Misc_Routines.c, 420 :: 		set_CCA_mode(1);     // Set CCA mode to ED and set threshold
0x2616	0x2001    MOVS	R0, #1
0x2618	0xB240    SXTB	R0, R0
0x261A	0xF7FEF8EB  BL	_set_CCA_mode+0
;Misc_Routines.c, 421 :: 		set_RSSI_mode(2);    // RSSI2 mode
0x261E	0x2002    MOVS	R0, #2
0x2620	0xB240    SXTB	R0, R0
0x2622	0xF7FEF97F  BL	_set_RSSI_mode+0
;Misc_Routines.c, 422 :: 		enable_interrupt();  // Enables all interrupts
0x2626	0xF7FEFA4F  BL	_enable_interrupt+0
;Misc_Routines.c, 423 :: 		set_channel(11);     // Channel 11
0x262A	0x200B    MOVS	R0, #11
0x262C	0xB240    SXTB	R0, R0
0x262E	0xF7FEF999  BL	_set_channel+0
;Misc_Routines.c, 424 :: 		RF_reset();
0x2632	0xF7FFFF09  BL	_RF_reset+0
;Misc_Routines.c, 425 :: 		}
L_end_init_ZIGBEE_nonbeacon:
0x2636	0xF8DDE000  LDR	LR, [SP, #0]
0x263A	0xB001    ADD	SP, SP, #4
0x263C	0x4770    BX	LR
; end of _init_ZIGBEE_nonbeacon
_init_ZIGBEE_basic:
;Misc_Routines.c, 407 :: 		void init_ZIGBEE_basic() {
0x08B4	0xB081    SUB	SP, SP, #4
0x08B6	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 408 :: 		write_ZIGBEE_short(PACON2, 0x98);   // Initialize FIFOEN = 1 and TXONTS = 0x6
0x08BA	0x2198    MOVS	R1, #152
0x08BC	0xB249    SXTB	R1, R1
0x08BE	0x2018    MOVS	R0, #24
0x08C0	0xB240    SXTB	R0, R0
0x08C2	0xF000FC75  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 409 :: 		write_ZIGBEE_short(TXSTBL, 0x95);   // Initialize RFSTBL = 0x9
0x08C6	0x2195    MOVS	R1, #149
0x08C8	0xB249    SXTB	R1, R1
0x08CA	0x202E    MOVS	R0, #46
0x08CC	0xB240    SXTB	R0, R0
0x08CE	0xF000FC6F  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 410 :: 		write_ZIGBEE_long(RFCON1, 0x01);    // Initialize VCOOPT = 0x01
0x08D2	0x2101    MOVS	R1, #1
0x08D4	0xB249    SXTB	R1, R1
0x08D6	0xF2402001  MOVW	R0, #513
0x08DA	0xB200    SXTH	R0, R0
0x08DC	0xF7FFFE0A  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 411 :: 		enable_PLL();                       // Enable PLL (PLLEN = 1)
0x08E0	0xF7FFFE34  BL	_enable_PLL+0
;Misc_Routines.c, 412 :: 		write_ZIGBEE_long(RFCON6, 0x90);    // Initialize TXFIL = 1 and 20MRECVR = 1
0x08E4	0x2190    MOVS	R1, #144
0x08E6	0xB249    SXTB	R1, R1
0x08E8	0xF2402006  MOVW	R0, #518
0x08EC	0xB200    SXTH	R0, R0
0x08EE	0xF7FFFE01  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 413 :: 		write_ZIGBEE_long(RFCON7, 0x80);    // Initialize SLPCLKSEL = 0x2 (100 kHz Internal oscillator)
0x08F2	0x2180    MOVS	R1, #128
0x08F4	0xB249    SXTB	R1, R1
0x08F6	0xF2402007  MOVW	R0, #519
0x08FA	0xB200    SXTH	R0, R0
0x08FC	0xF7FFFDFA  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 414 :: 		write_ZIGBEE_long(RFCON8, 0x10);    // Initialize RFVCO = 1
0x0900	0x2110    MOVS	R1, #16
0x0902	0xB249    SXTB	R1, R1
0x0904	0xF2402008  MOVW	R0, #520
0x0908	0xB200    SXTH	R0, R0
0x090A	0xF7FFFDF3  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 415 :: 		write_ZIGBEE_long(SLPCON1, 0x21);   // Initialize CLKOUTEN = 1 and SLPCLKDIV = 0x01
0x090E	0x2121    MOVS	R1, #33
0x0910	0xB249    SXTB	R1, R1
0x0912	0xF2402020  MOVW	R0, #544
0x0916	0xB200    SXTH	R0, R0
0x0918	0xF7FFFDEC  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 416 :: 		}
L_end_init_ZIGBEE_basic:
0x091C	0xF8DDE000  LDR	LR, [SP, #0]
0x0920	0xB001    ADD	SP, SP, #4
0x0922	0x4770    BX	LR
; end of _init_ZIGBEE_basic
_write_ZIGBEE_long:
;ReadWrite_Routines.c, 52 :: 		void write_ZIGBEE_long(int address, short int data_r) {
; data_r start address is: 4 (R1)
; address start address is: 0 (R0)
0x04F4	0xB081    SUB	SP, SP, #4
0x04F6	0xF8CDE000  STR	LR, [SP, #0]
0x04FA	0xB24C    SXTB	R4, R1
; data_r end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; data_r start address is: 16 (R4)
;ReadWrite_Routines.c, 53 :: 		short int address_high = 0, address_low = 0;
;ReadWrite_Routines.c, 55 :: 		CS = 0;
0x04FC	0x2300    MOVS	R3, #0
0x04FE	0x4A12    LDR	R2, [PC, #72]
0x0500	0x6013    STR	R3, [R2, #0]
;ReadWrite_Routines.c, 57 :: 		address_high = (((short int)(address >> 3)) & 0b01111111) | 0x80;  // calculating addressing mode
0x0502	0x10C2    ASRS	R2, R0, #3
0x0504	0xB252    SXTB	R2, R2
0x0506	0xF002027F  AND	R2, R2, #127
0x050A	0xB252    SXTB	R2, R2
0x050C	0xF0420380  ORR	R3, R2, #128
;ReadWrite_Routines.c, 58 :: 		address_low  = (((short int)(address << 5)) & 0b11100000) | 0x10;  // calculating addressing mode
0x0510	0x0142    LSLS	R2, R0, #5
; address end address is: 0 (R0)
0x0512	0xB252    SXTB	R2, R2
0x0514	0xF00202E0  AND	R2, R2, #224
0x0518	0xB212    SXTH	R2, R2
0x051A	0xF0420210  ORR	R2, R2, #16
; address_low start address is: 20 (R5)
0x051E	0xB255    SXTB	R5, R2
;ReadWrite_Routines.c, 59 :: 		SPI3_Write(address_high);           // addressing register
0x0520	0xB258    SXTB	R0, R3
0x0522	0xB280    UXTH	R0, R0
0x0524	0xF000F88E  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 60 :: 		SPI3_Write(address_low);            // addressing register
0x0528	0xB268    SXTB	R0, R5
0x052A	0xB280    UXTH	R0, R0
; address_low end address is: 20 (R5)
0x052C	0xF000F88A  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 61 :: 		SPI3_Write(data_r);                 // write data in registerr
0x0530	0xB260    SXTB	R0, R4
0x0532	0xB280    UXTH	R0, R0
; data_r end address is: 16 (R4)
0x0534	0xF000F886  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 63 :: 		CS = 1;
0x0538	0x2301    MOVS	R3, #1
0x053A	0xB25B    SXTB	R3, R3
0x053C	0x4A02    LDR	R2, [PC, #8]
0x053E	0x6013    STR	R3, [R2, #0]
;ReadWrite_Routines.c, 64 :: 		}
L_end_write_ZIGBEE_long:
0x0540	0xF8DDE000  LDR	LR, [SP, #0]
0x0544	0xB001    ADD	SP, SP, #4
0x0546	0x4770    BX	LR
0x0548	0x81B44222  	CS+0
; end of _write_ZIGBEE_long
_enable_PLL:
;Misc_Routines.c, 385 :: 		void enable_PLL() {
0x054C	0xB081    SUB	SP, SP, #4
0x054E	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 386 :: 		write_ZIGBEE_long(RFCON2, 0x80);       // mask for PLL enable
0x0552	0x2180    MOVS	R1, #128
0x0554	0xB249    SXTB	R1, R1
0x0556	0xF2402002  MOVW	R0, #514
0x055A	0xB200    SXTH	R0, R0
0x055C	0xF7FFFFCA  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 387 :: 		}
L_end_enable_PLL:
0x0560	0xF8DDE000  LDR	LR, [SP, #0]
0x0564	0xB001    ADD	SP, SP, #4
0x0566	0x4770    BX	LR
; end of _enable_PLL
_set_CCA_mode:
;Misc_Routines.c, 76 :: 		void set_CCA_mode(short int CCA_mode) {
; CCA_mode start address is: 0 (R0)
0x07F4	0xB081    SUB	SP, SP, #4
0x07F6	0xF8CDE000  STR	LR, [SP, #0]
; CCA_mode end address is: 0 (R0)
; CCA_mode start address is: 0 (R0)
;Misc_Routines.c, 77 :: 		short int temp = 0;
;Misc_Routines.c, 78 :: 		switch(CCA_mode) {
0x07FA	0xE050    B	L_set_CCA_mode21
; CCA_mode end address is: 0 (R0)
;Misc_Routines.c, 79 :: 		case 1: {                               // ENERGY ABOVE THRESHOLD
L_set_CCA_mode23:
;Misc_Routines.c, 80 :: 		temp = read_ZIGBEE_short(BBREG2);
0x07FC	0x203A    MOVS	R0, #58
0x07FE	0xB240    SXTB	R0, R0
0x0800	0xF000F970  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 81 :: 		temp = temp | 0x80;                   // 0x80 mask
0x0804	0xF0400180  ORR	R1, R0, #128
;Misc_Routines.c, 82 :: 		temp = temp & 0xDF;                   // 0xDF mask
0x0808	0xB249    SXTB	R1, R1
0x080A	0xF00101DF  AND	R1, R1, #223
;Misc_Routines.c, 83 :: 		write_ZIGBEE_short(BBREG2, temp);
0x080E	0xB249    SXTB	R1, R1
0x0810	0x203A    MOVS	R0, #58
0x0812	0xB240    SXTB	R0, R0
0x0814	0xF000FCCC  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 84 :: 		write_ZIGBEE_short(CCAEDTH, 0x60);    // Set CCA ED threshold to -69 dBm
0x0818	0x2160    MOVS	R1, #96
0x081A	0xB249    SXTB	R1, R1
0x081C	0x203F    MOVS	R0, #63
0x081E	0xB240    SXTB	R0, R0
0x0820	0xF000FCC6  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 86 :: 		break;
0x0824	0xE041    B	L_set_CCA_mode22
;Misc_Routines.c, 88 :: 		case 2: {                               // CARRIER SENSE ONLY
L_set_CCA_mode24:
;Misc_Routines.c, 89 :: 		temp = read_ZIGBEE_short(BBREG2);
0x0826	0x203A    MOVS	R0, #58
0x0828	0xB240    SXTB	R0, R0
0x082A	0xF000F95B  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 90 :: 		temp = temp | 0x40;                   // 0x40 mask
0x082E	0xF0400140  ORR	R1, R0, #64
0x0832	0xB249    SXTB	R1, R1
;Misc_Routines.c, 91 :: 		temp = temp & 0x7F;                   // 0x7F mask
0x0834	0xF001017F  AND	R1, R1, #127
;Misc_Routines.c, 92 :: 		write_ZIGBEE_short(BBREG2, temp);
0x0838	0x203A    MOVS	R0, #58
0x083A	0xB240    SXTB	R0, R0
0x083C	0xF000FCB8  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 94 :: 		temp = read_ZIGBEE_short(BBREG2);     // carrier sense threshold
0x0840	0x203A    MOVS	R0, #58
0x0842	0xB240    SXTB	R0, R0
0x0844	0xF000F94E  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 95 :: 		temp = temp | 0x38;
0x0848	0xF0400138  ORR	R1, R0, #56
0x084C	0xB249    SXTB	R1, R1
;Misc_Routines.c, 96 :: 		temp = temp & 0xFB;
0x084E	0xF00101FB  AND	R1, R1, #251
;Misc_Routines.c, 97 :: 		write_ZIGBEE_short(BBREG2, temp);
0x0852	0xB249    SXTB	R1, R1
0x0854	0x203A    MOVS	R0, #58
0x0856	0xB240    SXTB	R0, R0
0x0858	0xF000FCAA  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 99 :: 		break;
0x085C	0xE025    B	L_set_CCA_mode22
;Misc_Routines.c, 101 :: 		case 3: {                               // CARRIER SENSE AND ENERGY ABOVE THRESHOLD
L_set_CCA_mode25:
;Misc_Routines.c, 102 :: 		temp = read_ZIGBEE_short(BBREG2);
0x085E	0x203A    MOVS	R0, #58
0x0860	0xB240    SXTB	R0, R0
0x0862	0xF000F93F  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 103 :: 		temp = temp | 0xC0;                   // 0xC0 mask
0x0866	0xF04001C0  ORR	R1, R0, #192
;Misc_Routines.c, 104 :: 		write_ZIGBEE_short(BBREG2, temp);
0x086A	0xB249    SXTB	R1, R1
0x086C	0x203A    MOVS	R0, #58
0x086E	0xB240    SXTB	R0, R0
0x0870	0xF000FC9E  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 106 :: 		temp = read_ZIGBEE_short(BBREG2);     // carrier sense threshold
0x0874	0x203A    MOVS	R0, #58
0x0876	0xB240    SXTB	R0, R0
0x0878	0xF000F934  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 107 :: 		temp = temp | 0x38;                   // 0x38 mask
0x087C	0xF0400138  ORR	R1, R0, #56
0x0880	0xB249    SXTB	R1, R1
;Misc_Routines.c, 108 :: 		temp = temp & 0xFB;                   // 0xFB mask
0x0882	0xF00101FB  AND	R1, R1, #251
;Misc_Routines.c, 109 :: 		write_ZIGBEE_short(BBREG2, temp);
0x0886	0xB249    SXTB	R1, R1
0x0888	0x203A    MOVS	R0, #58
0x088A	0xB240    SXTB	R0, R0
0x088C	0xF000FC90  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 111 :: 		write_ZIGBEE_short(CCAEDTH, 0x60);    // Set CCA ED threshold to -69 dBm
0x0890	0x2160    MOVS	R1, #96
0x0892	0xB249    SXTB	R1, R1
0x0894	0x203F    MOVS	R0, #63
0x0896	0xB240    SXTB	R0, R0
0x0898	0xF000FC8A  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 113 :: 		break;
0x089C	0xE005    B	L_set_CCA_mode22
;Misc_Routines.c, 114 :: 		}
L_set_CCA_mode21:
; CCA_mode start address is: 0 (R0)
0x089E	0x2801    CMP	R0, #1
0x08A0	0xD0AC    BEQ	L_set_CCA_mode23
0x08A2	0x2802    CMP	R0, #2
0x08A4	0xD0BF    BEQ	L_set_CCA_mode24
0x08A6	0x2803    CMP	R0, #3
0x08A8	0xD0D9    BEQ	L_set_CCA_mode25
; CCA_mode end address is: 0 (R0)
L_set_CCA_mode22:
;Misc_Routines.c, 115 :: 		}
L_end_set_CCA_mode:
0x08AA	0xF8DDE000  LDR	LR, [SP, #0]
0x08AE	0xB001    ADD	SP, SP, #4
0x08B0	0x4770    BX	LR
; end of _set_CCA_mode
_set_RSSI_mode:
;Misc_Routines.c, 120 :: 		void set_RSSI_mode(short int RSSI_mode) {       // 1 for RSSI1, 2 for RSSI2 mode
; RSSI_mode start address is: 0 (R0)
0x0924	0xB081    SUB	SP, SP, #4
0x0926	0xF8CDE000  STR	LR, [SP, #0]
; RSSI_mode end address is: 0 (R0)
; RSSI_mode start address is: 0 (R0)
;Misc_Routines.c, 121 :: 		short int temp = 0;
;Misc_Routines.c, 123 :: 		switch(RSSI_mode) {
0x092A	0xE012    B	L_set_RSSI_mode26
; RSSI_mode end address is: 0 (R0)
;Misc_Routines.c, 124 :: 		case 1: {
L_set_RSSI_mode28:
;Misc_Routines.c, 125 :: 		temp = read_ZIGBEE_short(BBREG6);
0x092C	0x203E    MOVS	R0, #62
0x092E	0xB240    SXTB	R0, R0
0x0930	0xF000F8D8  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 126 :: 		temp = temp | 0x80;                       // 0x80 mask for RSSI1 mode
0x0934	0xF0400180  ORR	R1, R0, #128
;Misc_Routines.c, 127 :: 		write_ZIGBEE_short(BBREG6, temp);
0x0938	0xB249    SXTB	R1, R1
0x093A	0x203E    MOVS	R0, #62
0x093C	0xB240    SXTB	R0, R0
0x093E	0xF000FC37  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 129 :: 		break;
0x0942	0xE00A    B	L_set_RSSI_mode27
;Misc_Routines.c, 131 :: 		case 2:
L_set_RSSI_mode29:
;Misc_Routines.c, 132 :: 		write_ZIGBEE_short(BBREG6, 0x40);         // 0x40 data for RSSI2 mode
0x0944	0x2140    MOVS	R1, #64
0x0946	0xB249    SXTB	R1, R1
0x0948	0x203E    MOVS	R0, #62
0x094A	0xB240    SXTB	R0, R0
0x094C	0xF000FC30  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 133 :: 		break;
0x0950	0xE003    B	L_set_RSSI_mode27
;Misc_Routines.c, 134 :: 		}
L_set_RSSI_mode26:
; RSSI_mode start address is: 0 (R0)
0x0952	0x2801    CMP	R0, #1
0x0954	0xD0EA    BEQ	L_set_RSSI_mode28
0x0956	0x2802    CMP	R0, #2
0x0958	0xD0F4    BEQ	L_set_RSSI_mode29
; RSSI_mode end address is: 0 (R0)
L_set_RSSI_mode27:
;Misc_Routines.c, 135 :: 		}
L_end_set_RSSI_mode:
0x095A	0xF8DDE000  LDR	LR, [SP, #0]
0x095E	0xB001    ADD	SP, SP, #4
0x0960	0x4770    BX	LR
; end of _set_RSSI_mode
_enable_interrupt:
;Misc_Routines.c, 11 :: 		void enable_interrupt() {
0x0AC8	0xB081    SUB	SP, SP, #4
0x0ACA	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 12 :: 		write_ZIGBEE_short(INTCON_M, 0x00);   //0x00  all INTerrupts are enable
0x0ACE	0x2100    MOVS	R1, #0
0x0AD0	0xB249    SXTB	R1, R1
0x0AD2	0x2032    MOVS	R0, #50
0x0AD4	0xB240    SXTB	R0, R0
0x0AD6	0xF000FB6B  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 13 :: 		}
L_end_enable_interrupt:
0x0ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ADE	0xB001    ADD	SP, SP, #4
0x0AE0	0x4770    BX	LR
; end of _enable_interrupt
_set_channel:
;Misc_Routines.c, 18 :: 		void set_channel(short int channel_number) {               // 11-26 possible channels
; channel_number start address is: 0 (R0)
0x0964	0xB081    SUB	SP, SP, #4
0x0966	0xF8CDE000  STR	LR, [SP, #0]
; channel_number end address is: 0 (R0)
; channel_number start address is: 0 (R0)
;Misc_Routines.c, 19 :: 		if((channel_number > 26) || (channel_number < 11)) channel_number = 11;
0x096A	0x281A    CMP	R0, #26
0x096C	0xDC02    BGT	L__set_channel57
0x096E	0x280B    CMP	R0, #11
0x0970	0xDB00    BLT	L__set_channel56
; channel_number end address is: 0 (R0)
0x0972	0xE001    B	L_set_channel2
L__set_channel57:
L__set_channel56:
; channel_number start address is: 0 (R0)
0x0974	0x200B    MOVS	R0, #11
0x0976	0xB240    SXTB	R0, R0
; channel_number end address is: 0 (R0)
L_set_channel2:
;Misc_Routines.c, 20 :: 		switch(channel_number) {
; channel_number start address is: 0 (R0)
0x0978	0xE07F    B	L_set_channel3
; channel_number end address is: 0 (R0)
;Misc_Routines.c, 21 :: 		case 11:
L_set_channel5:
;Misc_Routines.c, 22 :: 		write_ZIGBEE_long(RFCON0, 0x02);  // 0x02 for 11. channel
0x097A	0x2102    MOVS	R1, #2
0x097C	0xB249    SXTB	R1, R1
0x097E	0xF2402000  MOVW	R0, #512
0x0982	0xB200    SXTH	R0, R0
0x0984	0xF7FFFDB6  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 23 :: 		break;
0x0988	0xE098    B	L_set_channel4
;Misc_Routines.c, 24 :: 		case 12:
L_set_channel6:
;Misc_Routines.c, 25 :: 		write_ZIGBEE_long(RFCON0, 0x12);  // 0x12 for 12. channel
0x098A	0x2112    MOVS	R1, #18
0x098C	0xB249    SXTB	R1, R1
0x098E	0xF2402000  MOVW	R0, #512
0x0992	0xB200    SXTH	R0, R0
0x0994	0xF7FFFDAE  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 26 :: 		break;
0x0998	0xE090    B	L_set_channel4
;Misc_Routines.c, 27 :: 		case 13:
L_set_channel7:
;Misc_Routines.c, 28 :: 		write_ZIGBEE_long(RFCON0, 0x22);  // 0x22 for 13. channel
0x099A	0x2122    MOVS	R1, #34
0x099C	0xB249    SXTB	R1, R1
0x099E	0xF2402000  MOVW	R0, #512
0x09A2	0xB200    SXTH	R0, R0
0x09A4	0xF7FFFDA6  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 29 :: 		break;
0x09A8	0xE088    B	L_set_channel4
;Misc_Routines.c, 30 :: 		case 14:
L_set_channel8:
;Misc_Routines.c, 31 :: 		write_ZIGBEE_long(RFCON0, 0x32);  // 0x32 for 14. channel
0x09AA	0x2132    MOVS	R1, #50
0x09AC	0xB249    SXTB	R1, R1
0x09AE	0xF2402000  MOVW	R0, #512
0x09B2	0xB200    SXTH	R0, R0
0x09B4	0xF7FFFD9E  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 32 :: 		break;
0x09B8	0xE080    B	L_set_channel4
;Misc_Routines.c, 33 :: 		case 15:
L_set_channel9:
;Misc_Routines.c, 34 :: 		write_ZIGBEE_long(RFCON0, 0x42);  // 0x42 for 15. channel
0x09BA	0x2142    MOVS	R1, #66
0x09BC	0xB249    SXTB	R1, R1
0x09BE	0xF2402000  MOVW	R0, #512
0x09C2	0xB200    SXTH	R0, R0
0x09C4	0xF7FFFD96  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 35 :: 		break;
0x09C8	0xE078    B	L_set_channel4
;Misc_Routines.c, 36 :: 		case 16:
L_set_channel10:
;Misc_Routines.c, 37 :: 		write_ZIGBEE_long(RFCON0, 0x52);  // 0x52 for 16. channel
0x09CA	0x2152    MOVS	R1, #82
0x09CC	0xB249    SXTB	R1, R1
0x09CE	0xF2402000  MOVW	R0, #512
0x09D2	0xB200    SXTH	R0, R0
0x09D4	0xF7FFFD8E  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 38 :: 		break;
0x09D8	0xE070    B	L_set_channel4
;Misc_Routines.c, 39 :: 		case 17:
L_set_channel11:
;Misc_Routines.c, 40 :: 		write_ZIGBEE_long(RFCON0, 0x62);  // 0x62 for 17. channel
0x09DA	0x2162    MOVS	R1, #98
0x09DC	0xB249    SXTB	R1, R1
0x09DE	0xF2402000  MOVW	R0, #512
0x09E2	0xB200    SXTH	R0, R0
0x09E4	0xF7FFFD86  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 41 :: 		break;
0x09E8	0xE068    B	L_set_channel4
;Misc_Routines.c, 42 :: 		case 18:
L_set_channel12:
;Misc_Routines.c, 43 :: 		write_ZIGBEE_long(RFCON0, 0x72);  // 0x72 for 18. channel
0x09EA	0x2172    MOVS	R1, #114
0x09EC	0xB249    SXTB	R1, R1
0x09EE	0xF2402000  MOVW	R0, #512
0x09F2	0xB200    SXTH	R0, R0
0x09F4	0xF7FFFD7E  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 44 :: 		break;
0x09F8	0xE060    B	L_set_channel4
;Misc_Routines.c, 45 :: 		case 19:
L_set_channel13:
;Misc_Routines.c, 46 :: 		write_ZIGBEE_long(RFCON0, 0x82);  // 0x82 for 19. channel
0x09FA	0x2182    MOVS	R1, #130
0x09FC	0xB249    SXTB	R1, R1
0x09FE	0xF2402000  MOVW	R0, #512
0x0A02	0xB200    SXTH	R0, R0
0x0A04	0xF7FFFD76  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 47 :: 		break;
0x0A08	0xE058    B	L_set_channel4
;Misc_Routines.c, 48 :: 		case 20:
L_set_channel14:
;Misc_Routines.c, 49 :: 		write_ZIGBEE_long(RFCON0, 0x92);  // 0x92 for 20. channel
0x0A0A	0x2192    MOVS	R1, #146
0x0A0C	0xB249    SXTB	R1, R1
0x0A0E	0xF2402000  MOVW	R0, #512
0x0A12	0xB200    SXTH	R0, R0
0x0A14	0xF7FFFD6E  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 50 :: 		break;
0x0A18	0xE050    B	L_set_channel4
;Misc_Routines.c, 51 :: 		case 21:
L_set_channel15:
;Misc_Routines.c, 52 :: 		write_ZIGBEE_long(RFCON0, 0xA2);  // 0xA2 for 21. channel
0x0A1A	0x21A2    MOVS	R1, #162
0x0A1C	0xB249    SXTB	R1, R1
0x0A1E	0xF2402000  MOVW	R0, #512
0x0A22	0xB200    SXTH	R0, R0
0x0A24	0xF7FFFD66  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 53 :: 		break;
0x0A28	0xE048    B	L_set_channel4
;Misc_Routines.c, 54 :: 		case 22:
L_set_channel16:
;Misc_Routines.c, 55 :: 		write_ZIGBEE_long(RFCON0, 0xB2);  // 0xB2 for 22. channel
0x0A2A	0x21B2    MOVS	R1, #178
0x0A2C	0xB249    SXTB	R1, R1
0x0A2E	0xF2402000  MOVW	R0, #512
0x0A32	0xB200    SXTH	R0, R0
0x0A34	0xF7FFFD5E  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 56 :: 		break;
0x0A38	0xE040    B	L_set_channel4
;Misc_Routines.c, 57 :: 		case 23:
L_set_channel17:
;Misc_Routines.c, 58 :: 		write_ZIGBEE_long(RFCON0, 0xC2);  // 0xC2 for 23. channel
0x0A3A	0x21C2    MOVS	R1, #194
0x0A3C	0xB249    SXTB	R1, R1
0x0A3E	0xF2402000  MOVW	R0, #512
0x0A42	0xB200    SXTH	R0, R0
0x0A44	0xF7FFFD56  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 59 :: 		break;
0x0A48	0xE038    B	L_set_channel4
;Misc_Routines.c, 60 :: 		case 24:
L_set_channel18:
;Misc_Routines.c, 61 :: 		write_ZIGBEE_long(RFCON0, 0xD2);  // 0xD2 for 24. channel
0x0A4A	0x21D2    MOVS	R1, #210
0x0A4C	0xB249    SXTB	R1, R1
0x0A4E	0xF2402000  MOVW	R0, #512
0x0A52	0xB200    SXTH	R0, R0
0x0A54	0xF7FFFD4E  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 62 :: 		break;
0x0A58	0xE030    B	L_set_channel4
;Misc_Routines.c, 63 :: 		case 25:
L_set_channel19:
;Misc_Routines.c, 64 :: 		write_ZIGBEE_long(RFCON0, 0xE2);  // 0xE2 for 25. channel
0x0A5A	0x21E2    MOVS	R1, #226
0x0A5C	0xB249    SXTB	R1, R1
0x0A5E	0xF2402000  MOVW	R0, #512
0x0A62	0xB200    SXTH	R0, R0
0x0A64	0xF7FFFD46  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 65 :: 		break;
0x0A68	0xE028    B	L_set_channel4
;Misc_Routines.c, 66 :: 		case 26:
L_set_channel20:
;Misc_Routines.c, 67 :: 		write_ZIGBEE_long(RFCON0, 0xF2);  // 0xF2 for 26. channel
0x0A6A	0x21F2    MOVS	R1, #242
0x0A6C	0xB249    SXTB	R1, R1
0x0A6E	0xF2402000  MOVW	R0, #512
0x0A72	0xB200    SXTH	R0, R0
0x0A74	0xF7FFFD3E  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 68 :: 		break;
0x0A78	0xE020    B	L_set_channel4
;Misc_Routines.c, 69 :: 		}
L_set_channel3:
; channel_number start address is: 0 (R0)
0x0A7A	0x280B    CMP	R0, #11
0x0A7C	0xF43FAF7D  BEQ	L_set_channel5
0x0A80	0x280C    CMP	R0, #12
0x0A82	0xD082    BEQ	L_set_channel6
0x0A84	0x280D    CMP	R0, #13
0x0A86	0xD088    BEQ	L_set_channel7
0x0A88	0x280E    CMP	R0, #14
0x0A8A	0xD08E    BEQ	L_set_channel8
0x0A8C	0x280F    CMP	R0, #15
0x0A8E	0xD094    BEQ	L_set_channel9
0x0A90	0x2810    CMP	R0, #16
0x0A92	0xD09A    BEQ	L_set_channel10
0x0A94	0x2811    CMP	R0, #17
0x0A96	0xD0A0    BEQ	L_set_channel11
0x0A98	0x2812    CMP	R0, #18
0x0A9A	0xD0A6    BEQ	L_set_channel12
0x0A9C	0x2813    CMP	R0, #19
0x0A9E	0xD0AC    BEQ	L_set_channel13
0x0AA0	0x2814    CMP	R0, #20
0x0AA2	0xD0B2    BEQ	L_set_channel14
0x0AA4	0x2815    CMP	R0, #21
0x0AA6	0xD0B8    BEQ	L_set_channel15
0x0AA8	0x2816    CMP	R0, #22
0x0AAA	0xD0BE    BEQ	L_set_channel16
0x0AAC	0x2817    CMP	R0, #23
0x0AAE	0xD0C4    BEQ	L_set_channel17
0x0AB0	0x2818    CMP	R0, #24
0x0AB2	0xD0CA    BEQ	L_set_channel18
0x0AB4	0x2819    CMP	R0, #25
0x0AB6	0xD0D0    BEQ	L_set_channel19
0x0AB8	0x281A    CMP	R0, #26
0x0ABA	0xD0D6    BEQ	L_set_channel20
; channel_number end address is: 0 (R0)
L_set_channel4:
;Misc_Routines.c, 70 :: 		RF_reset();
0x0ABC	0xF001FCC4  BL	_RF_reset+0
;Misc_Routines.c, 71 :: 		}
L_end_set_channel:
0x0AC0	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC4	0xB001    ADD	SP, SP, #4
0x0AC6	0x4770    BX	LR
; end of _set_channel
_nonbeacon_PAN_coordinator_device:
;Misc_Routines.c, 140 :: 		void nonbeacon_PAN_coordinator_device() {
0x23FC	0xB081    SUB	SP, SP, #4
0x23FE	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 141 :: 		short int temp = 0;
;Misc_Routines.c, 143 :: 		temp = read_ZIGBEE_short(RXMCR);
0x2402	0x2000    MOVS	R0, #0
0x2404	0xB240    SXTB	R0, R0
0x2406	0xF7FEFB6D  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 144 :: 		temp = temp | 0x08;                 // 0x08 mask for PAN coordinator
0x240A	0xF0400008  ORR	R0, R0, #8
;Misc_Routines.c, 145 :: 		write_ZIGBEE_short(RXMCR, temp);
0x240E	0xB241    SXTB	R1, R0
0x2410	0x2000    MOVS	R0, #0
0x2412	0xB240    SXTB	R0, R0
0x2414	0xF7FEFECC  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 147 :: 		temp = read_ZIGBEE_short(TXMCR);
0x2418	0x2011    MOVS	R0, #17
0x241A	0xB240    SXTB	R0, R0
0x241C	0xF7FEFB62  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 148 :: 		temp = temp & 0xDF;                 // 0xDF mask for CSMA-CA mode
0x2420	0xF00000DF  AND	R0, R0, #223
;Misc_Routines.c, 149 :: 		write_ZIGBEE_short(TXMCR, temp);
0x2424	0xB241    SXTB	R1, R0
0x2426	0x2011    MOVS	R0, #17
0x2428	0xB240    SXTB	R0, R0
0x242A	0xF7FEFEC1  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 151 :: 		write_ZIGBEE_short(ORDER, 0xFF);    // BO, SO are 15
0x242E	0x21FF    MOVS	R1, #255
0x2430	0xB249    SXTB	R1, R1
0x2432	0x2010    MOVS	R0, #16
0x2434	0xB240    SXTB	R0, R0
0x2436	0xF7FEFEBB  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 152 :: 		}
L_end_nonbeacon_PAN_coordinator_device:
0x243A	0xF8DDE000  LDR	LR, [SP, #0]
0x243E	0xB001    ADD	SP, SP, #4
0x2440	0x4770    BX	LR
; end of _nonbeacon_PAN_coordinator_device
_set_TX_power:
;Misc_Routines.c, 396 :: 		void set_TX_power(unsigned short int power) {             // 0-31 possible variants
; power start address is: 0 (R0)
0x1CB0	0xB081    SUB	SP, SP, #4
0x1CB2	0xF8CDE000  STR	LR, [SP, #0]
; power end address is: 0 (R0)
; power start address is: 0 (R0)
;Misc_Routines.c, 397 :: 		if((power < 0) || (power > 31))
0x1CB6	0x2800    CMP	R0, #0
0x1CB8	0xD302    BCC	L__set_TX_power60
0x1CBA	0x281F    CMP	R0, #31
0x1CBC	0xD800    BHI	L__set_TX_power59
; power end address is: 0 (R0)
0x1CBE	0xE000    B	L_set_TX_power48
L__set_TX_power60:
L__set_TX_power59:
;Misc_Routines.c, 398 :: 		power = 31;
; power start address is: 0 (R0)
0x1CC0	0x201F    MOVS	R0, #31
; power end address is: 0 (R0)
L_set_TX_power48:
;Misc_Routines.c, 399 :: 		power = 31 - power;                                     // 0 max, 31 min -> 31 max, 0 min
; power start address is: 0 (R0)
0x1CC2	0xF1C0011F  RSB	R1, R0, #31
; power end address is: 0 (R0)
;Misc_Routines.c, 400 :: 		power = ((power & 0b00011111) << 3) & 0b11111000;       // calculating power
0x1CC6	0xB2C9    UXTB	R1, R1
0x1CC8	0xF001011F  AND	R1, R1, #31
0x1CCC	0xB2C9    UXTB	R1, R1
0x1CCE	0x00C9    LSLS	R1, R1, #3
0x1CD0	0xB289    UXTH	R1, R1
0x1CD2	0xF00101F8  AND	R1, R1, #248
;Misc_Routines.c, 401 :: 		write_ZIGBEE_long(RFCON3, power);
0x1CD6	0xB249    SXTB	R1, R1
0x1CD8	0xF2402003  MOVW	R0, #515
0x1CDC	0xB200    SXTH	R0, R0
0x1CDE	0xF7FEFC09  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 402 :: 		}
L_end_set_TX_power:
0x1CE2	0xF8DDE000  LDR	LR, [SP, #0]
0x1CE6	0xB001    ADD	SP, SP, #4
0x1CE8	0x4770    BX	LR
; end of _set_TX_power
_set_frame_format_filter:
;Misc_Routines.c, 292 :: 		void set_frame_format_filter(short int fff_mode) {   // 1 all frames, 2 command only, 3 data only, 4 beacon only
; fff_mode start address is: 0 (R0)
0x1CEC	0xB081    SUB	SP, SP, #4
0x1CEE	0xF8CDE000  STR	LR, [SP, #0]
; fff_mode end address is: 0 (R0)
; fff_mode start address is: 0 (R0)
;Misc_Routines.c, 293 :: 		short int temp = 0;
;Misc_Routines.c, 295 :: 		switch(fff_mode) {
0x1CF2	0xE034    B	L_set_frame_format_filter35
; fff_mode end address is: 0 (R0)
;Misc_Routines.c, 296 :: 		case 1: {
L_set_frame_format_filter37:
;Misc_Routines.c, 297 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // all frames
0x1CF4	0x200D    MOVS	R0, #13
0x1CF6	0xB240    SXTB	R0, R0
0x1CF8	0xF7FEFEF4  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 298 :: 		temp = temp & (!0x0E);                  // mask for all frames
0x1CFC	0xF0000100  AND	R1, R0, #0
;Misc_Routines.c, 299 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x1D00	0x200D    MOVS	R0, #13
0x1D02	0xB240    SXTB	R0, R0
0x1D04	0xF7FFFA54  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 301 :: 		break;
0x1D08	0xE031    B	L_set_frame_format_filter36
;Misc_Routines.c, 303 :: 		case 2: {
L_set_frame_format_filter38:
;Misc_Routines.c, 304 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // command only
0x1D0A	0x200D    MOVS	R0, #13
0x1D0C	0xB240    SXTB	R0, R0
0x1D0E	0xF7FEFEE9  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 305 :: 		temp = temp & (!0x06);                  // mask for command only
0x1D12	0xF0000100  AND	R1, R0, #0
0x1D16	0xB249    SXTB	R1, R1
;Misc_Routines.c, 306 :: 		temp = temp | 0x08;                     // mask for command only
0x1D18	0xF0410108  ORR	R1, R1, #8
;Misc_Routines.c, 307 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x1D1C	0x200D    MOVS	R0, #13
0x1D1E	0xB240    SXTB	R0, R0
0x1D20	0xF7FFFA46  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 309 :: 		break;
0x1D24	0xE023    B	L_set_frame_format_filter36
;Misc_Routines.c, 311 :: 		case 3: {
L_set_frame_format_filter39:
;Misc_Routines.c, 312 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // data only
0x1D26	0x200D    MOVS	R0, #13
0x1D28	0xB240    SXTB	R0, R0
0x1D2A	0xF7FEFEDB  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 313 :: 		temp = temp & (!0x0A);                  // mask for data only
0x1D2E	0xF0000100  AND	R1, R0, #0
0x1D32	0xB249    SXTB	R1, R1
;Misc_Routines.c, 314 :: 		temp = temp | 0x04;                     // mask for data only
0x1D34	0xF0410104  ORR	R1, R1, #4
;Misc_Routines.c, 315 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x1D38	0x200D    MOVS	R0, #13
0x1D3A	0xB240    SXTB	R0, R0
0x1D3C	0xF7FFFA38  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 317 :: 		break;
0x1D40	0xE015    B	L_set_frame_format_filter36
;Misc_Routines.c, 319 :: 		case 4: {
L_set_frame_format_filter40:
;Misc_Routines.c, 320 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // beacon only
0x1D42	0x200D    MOVS	R0, #13
0x1D44	0xB240    SXTB	R0, R0
0x1D46	0xF7FEFECD  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 321 :: 		temp = temp & (!0x0C);                  // mask for beacon only
0x1D4A	0xF0000100  AND	R1, R0, #0
0x1D4E	0xB249    SXTB	R1, R1
;Misc_Routines.c, 322 :: 		temp = temp | 0x02;                     // mask for beacon only
0x1D50	0xF0410102  ORR	R1, R1, #2
;Misc_Routines.c, 323 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x1D54	0x200D    MOVS	R0, #13
0x1D56	0xB240    SXTB	R0, R0
0x1D58	0xF7FFFA2A  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 325 :: 		break;
0x1D5C	0xE007    B	L_set_frame_format_filter36
;Misc_Routines.c, 326 :: 		}
L_set_frame_format_filter35:
; fff_mode start address is: 0 (R0)
0x1D5E	0x2801    CMP	R0, #1
0x1D60	0xD0C8    BEQ	L_set_frame_format_filter37
0x1D62	0x2802    CMP	R0, #2
0x1D64	0xD0D1    BEQ	L_set_frame_format_filter38
0x1D66	0x2803    CMP	R0, #3
0x1D68	0xD0DD    BEQ	L_set_frame_format_filter39
0x1D6A	0x2804    CMP	R0, #4
0x1D6C	0xD0E9    BEQ	L_set_frame_format_filter40
; fff_mode end address is: 0 (R0)
L_set_frame_format_filter36:
;Misc_Routines.c, 327 :: 		}
L_end_set_frame_format_filter:
0x1D6E	0xF8DDE000  LDR	LR, [SP, #0]
0x1D72	0xB001    ADD	SP, SP, #4
0x1D74	0x4770    BX	LR
; end of _set_frame_format_filter
_set_reception_mode:
;Misc_Routines.c, 260 :: 		void set_reception_mode(short int r_mode) { // 1 normal, 2 error, 3 promiscuous mode
; r_mode start address is: 0 (R0)
0x1D78	0xB081    SUB	SP, SP, #4
0x1D7A	0xF8CDE000  STR	LR, [SP, #0]
; r_mode end address is: 0 (R0)
; r_mode start address is: 0 (R0)
;Misc_Routines.c, 261 :: 		short int temp = 0;
;Misc_Routines.c, 263 :: 		switch(r_mode) {
0x1D7E	0xE026    B	L_set_reception_mode30
; r_mode end address is: 0 (R0)
;Misc_Routines.c, 264 :: 		case 1: {
L_set_reception_mode32:
;Misc_Routines.c, 265 :: 		temp = read_ZIGBEE_short(RXMCR);      // normal mode
0x1D80	0x2000    MOVS	R0, #0
0x1D82	0xB240    SXTB	R0, R0
0x1D84	0xF7FEFEAE  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 266 :: 		temp = temp & (!0x03);                // mask for normal mode
0x1D88	0xF0000100  AND	R1, R0, #0
;Misc_Routines.c, 267 :: 		write_ZIGBEE_short(RXMCR, temp);
0x1D8C	0x2000    MOVS	R0, #0
0x1D8E	0xB240    SXTB	R0, R0
0x1D90	0xF7FFFA0E  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 269 :: 		break;
0x1D94	0xE021    B	L_set_reception_mode31
;Misc_Routines.c, 271 :: 		case 2: {
L_set_reception_mode33:
;Misc_Routines.c, 272 :: 		temp = read_ZIGBEE_short(RXMCR);      // error mode
0x1D96	0x2000    MOVS	R0, #0
0x1D98	0xB240    SXTB	R0, R0
0x1D9A	0xF7FEFEA3  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 273 :: 		temp = temp & (!0x01);                // mask for error mode
0x1D9E	0xF0000100  AND	R1, R0, #0
0x1DA2	0xB249    SXTB	R1, R1
;Misc_Routines.c, 274 :: 		temp = temp | 0x02;                   // mask for error mode
0x1DA4	0xF0410102  ORR	R1, R1, #2
;Misc_Routines.c, 275 :: 		write_ZIGBEE_short(RXMCR, temp);
0x1DA8	0x2000    MOVS	R0, #0
0x1DAA	0xB240    SXTB	R0, R0
0x1DAC	0xF7FFFA00  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 277 :: 		break;
0x1DB0	0xE013    B	L_set_reception_mode31
;Misc_Routines.c, 279 :: 		case 3: {
L_set_reception_mode34:
;Misc_Routines.c, 280 :: 		temp = read_ZIGBEE_short(RXMCR);      // promiscuous mode
0x1DB2	0x2000    MOVS	R0, #0
0x1DB4	0xB240    SXTB	R0, R0
0x1DB6	0xF7FEFE95  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 281 :: 		temp = temp & (!0x02);                // mask for promiscuous mode
0x1DBA	0xF0000100  AND	R1, R0, #0
0x1DBE	0xB249    SXTB	R1, R1
;Misc_Routines.c, 282 :: 		temp = temp | 0x01;                   // mask for promiscuous mode
0x1DC0	0xF0410101  ORR	R1, R1, #1
;Misc_Routines.c, 283 :: 		write_ZIGBEE_short(RXMCR, temp);
0x1DC4	0x2000    MOVS	R0, #0
0x1DC6	0xB240    SXTB	R0, R0
0x1DC8	0xF7FFF9F2  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 285 :: 		break;
0x1DCC	0xE005    B	L_set_reception_mode31
;Misc_Routines.c, 286 :: 		}
L_set_reception_mode30:
; r_mode start address is: 0 (R0)
0x1DCE	0x2801    CMP	R0, #1
0x1DD0	0xD0D6    BEQ	L_set_reception_mode32
0x1DD2	0x2802    CMP	R0, #2
0x1DD4	0xD0DF    BEQ	L_set_reception_mode33
0x1DD6	0x2803    CMP	R0, #3
0x1DD8	0xD0EB    BEQ	L_set_reception_mode34
; r_mode end address is: 0 (R0)
L_set_reception_mode31:
;Misc_Routines.c, 287 :: 		}
L_end_set_reception_mode:
0x1DDA	0xF8DDE000  LDR	LR, [SP, #0]
0x1DDE	0xB001    ADD	SP, SP, #4
0x1DE0	0x4770    BX	LR
; end of _set_reception_mode
_pin_wake:
;Misc_Routines.c, 377 :: 		void pin_wake() {
;Misc_Routines.c, 378 :: 		WAKE_ = 1;
0x2128	0x2101    MOVS	R1, #1
0x212A	0xB249    SXTB	R1, R1
0x212C	0x4806    LDR	R0, [PC, #24]
0x212E	0x6001    STR	R1, [R0, #0]
;Misc_Routines.c, 379 :: 		Delay_ms(5);
0x2130	0xF64E275F  MOVW	R7, #59999
0x2134	0xF2C00700  MOVT	R7, #0
L_pin_wake44:
0x2138	0x1E7F    SUBS	R7, R7, #1
0x213A	0xD1FD    BNE	L_pin_wake44
0x213C	0xBF00    NOP
0x213E	0xBF00    NOP
0x2140	0xBF00    NOP
0x2142	0xBF00    NOP
0x2144	0xBF00    NOP
;Misc_Routines.c, 380 :: 		}
L_end_pin_wake:
0x2146	0x4770    BX	LR
0x2148	0x01904221  	WAKE_+0
; end of _pin_wake
_DrawFrame:
;Receiver.c, 47 :: 		void DrawFrame(){
0x2974	0xB081    SUB	SP, SP, #4
0x2976	0xF8CDE000  STR	LR, [SP, #0]
;Receiver.c, 48 :: 		TFT_Init(320,240);
0x297A	0x21F0    MOVS	R1, #240
0x297C	0xF2401040  MOVW	R0, #320
0x2980	0xF7FFFE5E  BL	_TFT_Init+0
;Receiver.c, 49 :: 		TFT_Fill_Screen(CL_WHITE);
0x2984	0xF64F70FF  MOVW	R0, #65535
0x2988	0xF7FFFDCA  BL	_TFT_Fill_Screen+0
;Receiver.c, 50 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x298C	0x2101    MOVS	R1, #1
0x298E	0xF2400000  MOVW	R0, #0
0x2992	0xF7FEFE25  BL	_TFT_Set_Pen+0
;Receiver.c, 51 :: 		TFT_Line(20, 220, 300, 220);
0x2996	0x23DC    MOVS	R3, #220
0x2998	0xB21B    SXTH	R3, R3
0x299A	0xF240122C  MOVW	R2, #300
0x299E	0xB212    SXTH	R2, R2
0x29A0	0x21DC    MOVS	R1, #220
0x29A2	0xB209    SXTH	R1, R1
0x29A4	0x2014    MOVS	R0, #20
0x29A6	0xB200    SXTH	R0, R0
0x29A8	0xF7FFFBD0  BL	_TFT_Line+0
;Receiver.c, 52 :: 		TFT_LIne(20,  46, 300,  46);
0x29AC	0x232E    MOVS	R3, #46
0x29AE	0xB21B    SXTH	R3, R3
0x29B0	0xF240122C  MOVW	R2, #300
0x29B4	0xB212    SXTH	R2, R2
0x29B6	0x212E    MOVS	R1, #46
0x29B8	0xB209    SXTH	R1, R1
0x29BA	0x2014    MOVS	R0, #20
0x29BC	0xB200    SXTH	R0, R0
0x29BE	0xF7FFFBC5  BL	_TFT_Line+0
;Receiver.c, 53 :: 		TFT_Set_Font(&HandelGothic_BT21x22_Regular, CL_RED, FO_HORIZONTAL);
0x29C2	0x2200    MOVS	R2, #0
0x29C4	0xF64F0100  MOVW	R1, #63488
0x29C8	0x4816    LDR	R0, [PC, #88]
0x29CA	0xF7FFFB75  BL	_TFT_Set_Font+0
;Receiver.c, 54 :: 		TFT_Write_Text("BEE  Click  Board  Demo", 50, 14);
0x29CE	0x4816    LDR	R0, [PC, #88]
0x29D0	0x220E    MOVS	R2, #14
0x29D2	0x2132    MOVS	R1, #50
0x29D4	0xF7FFFA06  BL	_TFT_Write_Text+0
;Receiver.c, 55 :: 		TFT_Set_Font(&Verdana12x13_Regular, CL_BLACK, FO_HORIZONTAL);
0x29D8	0x2200    MOVS	R2, #0
0x29DA	0xF2400100  MOVW	R1, #0
0x29DE	0x4813    LDR	R0, [PC, #76]
0x29E0	0xF7FFFB6A  BL	_TFT_Set_Font+0
;Receiver.c, 56 :: 		TFT_Write_Text("EasyMx PRO v7", 19, 223);
0x29E4	0x4812    LDR	R0, [PC, #72]
0x29E6	0x22DF    MOVS	R2, #223
0x29E8	0x2113    MOVS	R1, #19
0x29EA	0xF7FFF9FB  BL	_TFT_Write_Text+0
;Receiver.c, 57 :: 		TFT_Set_Font(&Verdana12x13_Regular, CL_RED, FO_HORIZONTAL);
0x29EE	0x2200    MOVS	R2, #0
0x29F0	0xF64F0100  MOVW	R1, #63488
0x29F4	0x480D    LDR	R0, [PC, #52]
0x29F6	0xF7FFFB5F  BL	_TFT_Set_Font+0
;Receiver.c, 58 :: 		TFT_Write_Text("www.mikroe.com", 200, 223);
0x29FA	0x480E    LDR	R0, [PC, #56]
0x29FC	0x22DF    MOVS	R2, #223
0x29FE	0x21C8    MOVS	R1, #200
0x2A00	0xF7FFF9F0  BL	_TFT_Write_Text+0
;Receiver.c, 59 :: 		TFT_Set_Font(&TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x2A04	0x2200    MOVS	R2, #0
0x2A06	0xF2400100  MOVW	R1, #0
0x2A0A	0x480B    LDR	R0, [PC, #44]
0x2A0C	0xF7FFFB54  BL	_TFT_Set_Font+0
;Receiver.c, 60 :: 		TFT_Write_Text("Received data : ", 90, 80);
0x2A10	0x480A    LDR	R0, [PC, #40]
0x2A12	0x2250    MOVS	R2, #80
0x2A14	0x215A    MOVS	R1, #90
0x2A16	0xF7FFF9E5  BL	_TFT_Write_Text+0
;Receiver.c, 61 :: 		}
L_end_DrawFrame:
0x2A1A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A1E	0xB001    ADD	SP, SP, #4
0x2A20	0x4770    BX	LR
0x2A22	0xBF00    NOP
0x2A24	0x2E140000  	_HandelGothic_BT21x22_Regular+0
0x2A28	0x00002000  	?lstr1_Receiver+0
0x2A2C	0x469A0000  	_Verdana12x13_Regular+0
0x2A30	0x00182000  	?lstr2_Receiver+0
0x2A34	0x00262000  	?lstr3_Receiver+0
0x2A38	0x3E220000  	_TFT_defaultFont+0
0x2A3C	0x00352000  	?lstr4_Receiver+0
; end of _DrawFrame
_TFT_Line:
;__Lib_TFT.c, 647 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
0x214C	0xB088    SUB	SP, SP, #32
0x214E	0xF8CDE000  STR	LR, [SP, #0]
0x2152	0xF8AD0018  STRH	R0, [SP, #24]
0x2156	0xF8AD101C  STRH	R1, [SP, #28]
0x215A	0xB21D    SXTH	R5, R3
0x215C	0xB213    SXTH	R3, R2
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 20 (R5)
;__Lib_TFT.c, 657 :: 		
0x215E	0xB2A9    UXTH	R1, R5
0x2160	0xB298    UXTH	R0, R3
0x2162	0xF7FFF8BF  BL	_TFT_Move_Cursor+0
;__Lib_TFT.c, 660 :: 		
0x2166	0xF9BD4018  LDRSH	R4, [SP, #24]
0x216A	0x429C    CMP	R4, R3
0x216C	0xD107    BNE	L_TFT_Line53
; x2 end address is: 12 (R3)
;__Lib_TFT.c, 661 :: 		
0x216E	0xF9BD2018  LDRSH	R2, [SP, #24]
0x2172	0xB229    SXTH	R1, R5
; y2 end address is: 20 (R5)
0x2174	0xF9BD001C  LDRSH	R0, [SP, #28]
0x2178	0xF7FFF83A  BL	_TFT_V_Line+0
;__Lib_TFT.c, 662 :: 		
0x217C	0xE12A    B	L_end_TFT_Line
;__Lib_TFT.c, 663 :: 		
L_TFT_Line53:
;__Lib_TFT.c, 665 :: 		
; y2 start address is: 20 (R5)
; x2 start address is: 12 (R3)
0x217E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2182	0x42AC    CMP	R4, R5
0x2184	0xD107    BNE	L_TFT_Line54
; y2 end address is: 20 (R5)
;__Lib_TFT.c, 666 :: 		
0x2186	0xF9BD201C  LDRSH	R2, [SP, #28]
0x218A	0xB219    SXTH	R1, R3
; x2 end address is: 12 (R3)
0x218C	0xF9BD0018  LDRSH	R0, [SP, #24]
0x2190	0xF7FEFF44  BL	_TFT_H_Line+0
;__Lib_TFT.c, 667 :: 		
0x2194	0xE11E    B	L_end_TFT_Line
;__Lib_TFT.c, 668 :: 		
L_TFT_Line54:
;__Lib_TFT.c, 671 :: 		
; y2 start address is: 20 (R5)
; x2 start address is: 12 (R3)
0x2196	0x2400    MOVS	R4, #0
0x2198	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 672 :: 		
0x219C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x21A0	0x1B1C    SUB	R4, R3, R4
0x21A2	0xB224    SXTH	R4, R4
; x2 end address is: 12 (R3)
0x21A4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 673 :: 		
0x21A8	0x2C00    CMP	R4, #0
0x21AA	0xDA0A    BGE	L_TFT_Line55
;__Lib_TFT.c, 674 :: 		
0x21AC	0xF9BD4008  LDRSH	R4, [SP, #8]
0x21B0	0x4264    RSBS	R4, R4, #0
0x21B2	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 675 :: 		
0x21B6	0xF8BD4012  LDRH	R4, [SP, #18]
0x21BA	0x1E64    SUBS	R4, R4, #1
0x21BC	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 676 :: 		
0x21C0	0xE004    B	L_TFT_Line56
L_TFT_Line55:
;__Lib_TFT.c, 677 :: 		
0x21C2	0xF8BD4012  LDRH	R4, [SP, #18]
0x21C6	0x1C64    ADDS	R4, R4, #1
0x21C8	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 678 :: 		
L_TFT_Line56:
;__Lib_TFT.c, 680 :: 		
0x21CC	0x2400    MOVS	R4, #0
0x21CE	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 681 :: 		
0x21D2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x21D6	0x1B2C    SUB	R4, R5, R4
0x21D8	0xB224    SXTH	R4, R4
; y2 end address is: 20 (R5)
0x21DA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 682 :: 		
0x21DE	0x2C00    CMP	R4, #0
0x21E0	0xDA0A    BGE	L_TFT_Line57
;__Lib_TFT.c, 683 :: 		
0x21E2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x21E6	0x4264    RSBS	R4, R4, #0
0x21E8	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 684 :: 		
0x21EC	0xF8BD4014  LDRH	R4, [SP, #20]
0x21F0	0x1E64    SUBS	R4, R4, #1
0x21F2	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 685 :: 		
0x21F6	0xE004    B	L_TFT_Line58
L_TFT_Line57:
;__Lib_TFT.c, 686 :: 		
0x21F8	0xF8BD4014  LDRH	R4, [SP, #20]
0x21FC	0x1C64    ADDS	R4, R4, #1
0x21FE	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 687 :: 		
L_TFT_Line58:
;__Lib_TFT.c, 689 :: 		
0x2202	0x2400    MOVS	R4, #0
0x2204	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 690 :: 		
0x2208	0xF9BD500A  LDRSH	R5, [SP, #10]
0x220C	0xF9BD4008  LDRSH	R4, [SP, #8]
0x2210	0x42AC    CMP	R4, R5
0x2212	0xDA46    BGE	L_TFT_Line59
;__Lib_TFT.c, 691 :: 		
0x2214	0xF8BD4016  LDRH	R4, [SP, #22]
0x2218	0x1C64    ADDS	R4, R4, #1
0x221A	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 692 :: 		
; temp start address is: 0 (R0)
0x221E	0xF9BD0008  LDRSH	R0, [SP, #8]
;__Lib_TFT.c, 693 :: 		
0x2222	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2226	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 694 :: 		
0x222A	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 695 :: 		
0x222E	0xF9BD0018  LDRSH	R0, [SP, #24]
;__Lib_TFT.c, 696 :: 		
0x2232	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2236	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 697 :: 		
0x223A	0xF8AD001C  STRH	R0, [SP, #28]
;__Lib_TFT.c, 698 :: 		
0x223E	0xF8BD0012  LDRH	R0, [SP, #18]
;__Lib_TFT.c, 699 :: 		
0x2242	0xF8BD4014  LDRH	R4, [SP, #20]
0x2246	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 700 :: 		
0x224A	0xF8AD0014  STRH	R0, [SP, #20]
; temp end address is: 0 (R0)
;__Lib_TFT.c, 701 :: 		
; thick start address is: 40 (R10)
0x224E	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x2252	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line60:
; thick start address is: 0 (R0)
0x2256	0x4C61    LDR	R4, [PC, #388]
0x2258	0x7824    LDRB	R4, [R4, #0]
0x225A	0x42A0    CMP	R0, R4
0x225C	0xD820    BHI	L_TFT_Line61
;__Lib_TFT.c, 702 :: 		
; offset start address is: 4 (R1)
0x225E	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 703 :: 		
0x2260	0xF0010401  AND	R4, R1, #1
0x2264	0xB224    SXTH	R4, R4
0x2266	0xB91C    CBNZ	R4, L__TFT_Line950
;__Lib_TFT.c, 704 :: 		
0x2268	0x424A    RSBS	R2, R1, #0
0x226A	0xB212    SXTH	R2, R2
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
; offset end address is: 8 (R2)
0x226C	0xB211    SXTH	R1, R2
0x226E	0xE7FF    B	L_TFT_Line63
L__TFT_Line950:
;__Lib_TFT.c, 703 :: 		
;__Lib_TFT.c, 704 :: 		
L_TFT_Line63:
;__Lib_TFT.c, 705 :: 		
; offset start address is: 4 (R1)
0x2270	0x104E    ASRS	R6, R1, #1
0x2272	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 707 :: 		
0x2274	0x4C5A    LDR	R4, [PC, #360]
0x2276	0x8825    LDRH	R5, [R4, #0]
0x2278	0xF9BD401C  LDRSH	R4, [SP, #28]
0x227C	0x19A4    ADDS	R4, R4, R6
0x227E	0xF88D0004  STRB	R0, [SP, #4]
0x2282	0xB2AA    UXTH	R2, R5
0x2284	0xF9BD1018  LDRSH	R1, [SP, #24]
0x2288	0xB220    SXTH	R0, R4
0x228A	0xF7FEF821  BL	_TFT_Dot+0
0x228E	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 701 :: 		
0x2292	0xF1000A01  ADD	R10, R0, #1
0x2296	0xFA5FFA8A  UXTB	R10, R10
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
;__Lib_TFT.c, 708 :: 		
0x229A	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x229E	0xE7DA    B	L_TFT_Line60
L_TFT_Line61:
;__Lib_TFT.c, 709 :: 		
0x22A0	0xE027    B	L_TFT_Line64
L_TFT_Line59:
;__Lib_TFT.c, 710 :: 		
; thick start address is: 40 (R10)
0x22A2	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x22A6	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line65:
; thick start address is: 0 (R0)
0x22AA	0x4C4C    LDR	R4, [PC, #304]
0x22AC	0x7824    LDRB	R4, [R4, #0]
0x22AE	0x42A0    CMP	R0, R4
0x22B0	0xD81F    BHI	L_TFT_Line66
;__Lib_TFT.c, 711 :: 		
; offset start address is: 4 (R1)
0x22B2	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 712 :: 		
0x22B4	0xF0010401  AND	R4, R1, #1
0x22B8	0xB224    SXTH	R4, R4
0x22BA	0xB91C    CBNZ	R4, L__TFT_Line951
;__Lib_TFT.c, 713 :: 		
0x22BC	0x424C    RSBS	R4, R1, #0
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
0x22BE	0xB222    SXTH	R2, R4
; offset end address is: 8 (R2)
0x22C0	0xB211    SXTH	R1, R2
0x22C2	0xE7FF    B	L_TFT_Line68
L__TFT_Line951:
;__Lib_TFT.c, 712 :: 		
;__Lib_TFT.c, 713 :: 		
L_TFT_Line68:
;__Lib_TFT.c, 714 :: 		
; offset start address is: 4 (R1)
0x22C4	0x104E    ASRS	R6, R1, #1
0x22C6	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 716 :: 		
0x22C8	0x4C45    LDR	R4, [PC, #276]
0x22CA	0x8825    LDRH	R5, [R4, #0]
0x22CC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x22D0	0x19A4    ADDS	R4, R4, R6
0x22D2	0xF88D0004  STRB	R0, [SP, #4]
0x22D6	0xB2AA    UXTH	R2, R5
0x22D8	0xB221    SXTH	R1, R4
0x22DA	0xF9BD0018  LDRSH	R0, [SP, #24]
0x22DE	0xF7FDFFF7  BL	_TFT_Dot+0
0x22E2	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 710 :: 		
0x22E6	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
0x22E8	0xFA5FFA84  UXTB	R10, R4
;__Lib_TFT.c, 717 :: 		
0x22EC	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x22F0	0xE7DB    B	L_TFT_Line65
L_TFT_Line66:
;__Lib_TFT.c, 718 :: 		
L_TFT_Line64:
;__Lib_TFT.c, 721 :: 		
0x22F2	0xF9BD4008  LDRSH	R4, [SP, #8]
0x22F6	0x0064    LSLS	R4, R4, #1
0x22F8	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 724 :: 		
0x22FC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2300	0x0065    LSLS	R5, R4, #1
0x2302	0xB22D    SXTH	R5, R5
0x2304	0xF8AD500E  STRH	R5, [SP, #14]
;__Lib_TFT.c, 727 :: 		
0x2308	0xF9BD4008  LDRSH	R4, [SP, #8]
0x230C	0x1B2C    SUB	R4, R5, R4
0x230E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 729 :: 		
L_TFT_Line69:
0x2312	0xF9BD4008  LDRSH	R4, [SP, #8]
0x2316	0x1E64    SUBS	R4, R4, #1
0x2318	0xB224    SXTH	R4, R4
0x231A	0xF8AD4008  STRH	R4, [SP, #8]
0x231E	0x2C00    CMP	R4, #0
0x2320	0xDB58    BLT	L_TFT_Line70
;__Lib_TFT.c, 730 :: 		
0x2322	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2326	0x2C00    CMP	R4, #0
0x2328	0xDB0D    BLT	L_TFT_Line71
;__Lib_TFT.c, 731 :: 		
0x232A	0xF8BD5014  LDRH	R5, [SP, #20]
0x232E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2332	0x1964    ADDS	R4, R4, R5
0x2334	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 732 :: 		
0x2338	0xF9BD5010  LDRSH	R5, [SP, #16]
0x233C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2340	0x1B64    SUB	R4, R4, R5
0x2342	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 733 :: 		
L_TFT_Line71:
;__Lib_TFT.c, 735 :: 		
0x2346	0xF8BD5012  LDRH	R5, [SP, #18]
0x234A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x234E	0x1964    ADDS	R4, R4, R5
0x2350	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 736 :: 		
0x2354	0xF9BD500E  LDRSH	R5, [SP, #14]
0x2358	0xF9BD400C  LDRSH	R4, [SP, #12]
0x235C	0x1964    ADDS	R4, R4, R5
0x235E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 738 :: 		
; thick start address is: 0 (R0)
0x2362	0x2001    MOVS	R0, #1
; thick end address is: 0 (R0)
L_TFT_Line72:
; thick start address is: 0 (R0)
0x2364	0x4C1D    LDR	R4, [PC, #116]
0x2366	0x7824    LDRB	R4, [R4, #0]
0x2368	0x42A0    CMP	R0, R4
0x236A	0xD832    BHI	L_TFT_Line73
;__Lib_TFT.c, 739 :: 		
; offset start address is: 20 (R5)
0x236C	0xB2C5    UXTB	R5, R0
;__Lib_TFT.c, 740 :: 		
0x236E	0xF0050401  AND	R4, R5, #1
0x2372	0xB224    SXTH	R4, R4
0x2374	0xB914    CBNZ	R4, L__TFT_Line952
;__Lib_TFT.c, 741 :: 		
0x2376	0x4269    RSBS	R1, R5, #0
0x2378	0xB209    SXTH	R1, R1
; offset end address is: 20 (R5)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x237A	0xE000    B	L_TFT_Line75
L__TFT_Line952:
;__Lib_TFT.c, 740 :: 		
0x237C	0xB229    SXTH	R1, R5
;__Lib_TFT.c, 741 :: 		
L_TFT_Line75:
;__Lib_TFT.c, 742 :: 		
; offset start address is: 4 (R1)
0x237E	0x1049    ASRS	R1, R1, #1
0x2380	0xB209    SXTH	R1, R1
;__Lib_TFT.c, 744 :: 		
0x2382	0xF8BD4016  LDRH	R4, [SP, #22]
0x2386	0xB17C    CBZ	R4, L_TFT_Line76
;__Lib_TFT.c, 745 :: 		
0x2388	0x4C15    LDR	R4, [PC, #84]
0x238A	0x8825    LDRH	R5, [R4, #0]
0x238C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2390	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x2392	0xF88D0004  STRB	R0, [SP, #4]
0x2396	0xB2AA    UXTH	R2, R5
0x2398	0xF9BD1018  LDRSH	R1, [SP, #24]
0x239C	0xB220    SXTH	R0, R4
0x239E	0xF7FDFF97  BL	_TFT_Dot+0
0x23A2	0xF89D0004  LDRB	R0, [SP, #4]
0x23A6	0xE00E    B	L_TFT_Line77
L_TFT_Line76:
;__Lib_TFT.c, 747 :: 		
; offset start address is: 4 (R1)
0x23A8	0x4C0D    LDR	R4, [PC, #52]
0x23AA	0x8825    LDRH	R5, [R4, #0]
0x23AC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x23B0	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x23B2	0xF88D0004  STRB	R0, [SP, #4]
0x23B6	0xB2AA    UXTH	R2, R5
0x23B8	0xB221    SXTH	R1, R4
0x23BA	0xF9BD0018  LDRSH	R0, [SP, #24]
0x23BE	0xF7FDFF87  BL	_TFT_Dot+0
0x23C2	0xF89D0004  LDRB	R0, [SP, #4]
L_TFT_Line77:
;__Lib_TFT.c, 738 :: 		
0x23C6	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 32 (R8)
0x23C8	0xFA5FF884  UXTB	R8, R4
;__Lib_TFT.c, 749 :: 		
0x23CC	0xFA5FF088  UXTB	R0, R8
; thick end address is: 32 (R8)
0x23D0	0xE7C8    B	L_TFT_Line72
L_TFT_Line73:
;__Lib_TFT.c, 750 :: 		
0x23D2	0xE79E    B	L_TFT_Line69
L_TFT_Line70:
;__Lib_TFT.c, 751 :: 		
L_end_TFT_Line:
0x23D4	0xF8DDE000  LDR	LR, [SP, #0]
0x23D8	0xB008    ADD	SP, SP, #32
0x23DA	0x4770    BX	LR
0x23DC	0x00B02000  	__Lib_TFT_PenWidth+0
0x23E0	0x00B22000  	__Lib_TFT_PenColor+0
; end of _TFT_Line
_TFT_V_Line:
;__Lib_TFT.c, 611 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x11F0	0xB086    SUB	SP, SP, #24
0x11F2	0xF8CDE000  STR	LR, [SP, #0]
0x11F6	0xB20C    SXTH	R4, R1
0x11F8	0xB201    SXTH	R1, R0
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 16 (R4)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 616 :: 		
0x11FA	0x42A1    CMP	R1, R4
0x11FC	0xDD04    BLE	L__TFT_V_Line947
;__Lib_TFT.c, 617 :: 		
; loc start address is: 0 (R0)
0x11FE	0xB288    UXTH	R0, R1
;__Lib_TFT.c, 618 :: 		
0x1200	0xB221    SXTH	R1, R4
; y_end end address is: 16 (R4)
;__Lib_TFT.c, 619 :: 		
; y_end start address is: 12 (R3)
0x1202	0xB203    SXTH	R3, R0
; loc end address is: 0 (R0)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
0x1204	0xB218    SXTH	R0, R3
;__Lib_TFT.c, 620 :: 		
0x1206	0xE000    B	L_TFT_V_Line36
L__TFT_V_Line947:
;__Lib_TFT.c, 616 :: 		
0x1208	0xB220    SXTH	R0, R4
;__Lib_TFT.c, 620 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 622 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x120A	0x2900    CMP	R1, #0
0x120C	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 623 :: 		
0x120E	0x2100    MOVS	R1, #0
0x1210	0xB209    SXTH	R1, R1
0x1212	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 624 :: 		
0x1214	0x4B2F    LDR	R3, [PC, #188]
0x1216	0x881B    LDRH	R3, [R3, #0]
0x1218	0x4299    CMP	R1, R3
0x121A	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 625 :: 		
0x121C	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 627 :: 		
; y_start start address is: 4 (R1)
0x121E	0x2800    CMP	R0, #0
0x1220	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 628 :: 		
0x1222	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 629 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x1224	0x4B2B    LDR	R3, [PC, #172]
0x1226	0x881B    LDRH	R3, [R3, #0]
0x1228	0x4298    CMP	R0, R3
0x122A	0xD305    BCC	L__TFT_V_Line948
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x122C	0x4B29    LDR	R3, [PC, #164]
0x122E	0x881B    LDRH	R3, [R3, #0]
0x1230	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x1232	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x1234	0xB203    SXTH	R3, R0
0x1236	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line948:
;__Lib_TFT.c, 629 :: 		
0x1238	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x123A	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x123C	0xB215    SXTH	R5, R2
0x123E	0xB20A    SXTH	R2, R1
0x1240	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x1242	0x4B25    LDR	R3, [PC, #148]
0x1244	0x781B    LDRB	R3, [R3, #0]
0x1246	0x4298    CMP	R0, R3
0x1248	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 633 :: 		
; offset start address is: 16 (R4)
0x124A	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 634 :: 		
0x124C	0xF0040301  AND	R3, R4, #1
0x1250	0xB21B    SXTH	R3, R3
0x1252	0xB913    CBNZ	R3, L__TFT_V_Line949
;__Lib_TFT.c, 635 :: 		
0x1254	0x4264    RSBS	R4, R4, #0
0x1256	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x1258	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line949:
;__Lib_TFT.c, 634 :: 		
;__Lib_TFT.c, 635 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 636 :: 		
; offset start address is: 16 (R4)
0x125A	0x1063    ASRS	R3, R4, #1
0x125C	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x125E	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 638 :: 		
0x1260	0x18EB    ADDS	R3, R5, R3
0x1262	0xB21B    SXTH	R3, R3
0x1264	0x2B00    CMP	R3, #0
0x1266	0xDB06    BLT	L__TFT_V_Line946
0x1268	0x19AC    ADDS	R4, R5, R6
0x126A	0xB224    SXTH	R4, R4
0x126C	0x4B1B    LDR	R3, [PC, #108]
0x126E	0x881B    LDRH	R3, [R3, #0]
0x1270	0x429C    CMP	R4, R3
0x1272	0xD200    BCS	L__TFT_V_Line945
0x1274	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line946:
L__TFT_V_Line945:
;__Lib_TFT.c, 639 :: 		
0x1276	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 641 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x1278	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x127A	0x428F    CMP	R7, R1
0x127C	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 642 :: 		
; offset start address is: 24 (R6)
0x127E	0x4B18    LDR	R3, [PC, #96]
0x1280	0x881C    LDRH	R4, [R3, #0]
0x1282	0x19AB    ADDS	R3, R5, R6
0x1284	0xF88D0004  STRB	R0, [SP, #4]
0x1288	0xF8AD1008  STRH	R1, [SP, #8]
0x128C	0xF8AD200C  STRH	R2, [SP, #12]
0x1290	0xF8AD5010  STRH	R5, [SP, #16]
0x1294	0xF8AD6012  STRH	R6, [SP, #18]
0x1298	0xF8AD7014  STRH	R7, [SP, #20]
0x129C	0xB2A2    UXTH	R2, R4
0x129E	0xB239    SXTH	R1, R7
0x12A0	0xB218    SXTH	R0, R3
0x12A2	0xF7FFF815  BL	_TFT_Dot+0
0x12A6	0xF8BD7014  LDRH	R7, [SP, #20]
0x12AA	0xF9BD6012  LDRSH	R6, [SP, #18]
0x12AE	0xF9BD5010  LDRSH	R5, [SP, #16]
0x12B2	0xF9BD200C  LDRSH	R2, [SP, #12]
0x12B6	0xF9BD1008  LDRSH	R1, [SP, #8]
0x12BA	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 641 :: 		
0x12BE	0x1C7F    ADDS	R7, R7, #1
0x12C0	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 643 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x12C2	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 644 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 632 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x12C4	0x1C40    ADDS	R0, R0, #1
0x12C6	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 644 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x12C8	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 645 :: 		
L_end_TFT_V_Line:
0x12CA	0xF8DDE000  LDR	LR, [SP, #0]
0x12CE	0xB006    ADD	SP, SP, #24
0x12D0	0x4770    BX	LR
0x12D2	0xBF00    NOP
0x12D4	0x00942000  	_TFT_DISP_HEIGHT+0
0x12D8	0x00B02000  	__Lib_TFT_PenWidth+0
0x12DC	0x00862000  	_TFT_DISP_WIDTH+0
0x12E0	0x00B22000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_Dot:
;__Lib_TFT.c, 543 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x02D0	0xB082    SUB	SP, SP, #8
0x02D2	0xF8CDE000  STR	LR, [SP, #0]
0x02D6	0xF8AD2004  STRH	R2, [SP, #4]
0x02DA	0xB20A    SXTH	R2, R1
0x02DC	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 545 :: 		
0x02DE	0x2900    CMP	R1, #0
0x02E0	0xDB04    BLT	L__TFT_Dot937
0x02E2	0x4B17    LDR	R3, [PC, #92]
0x02E4	0x881B    LDRH	R3, [R3, #0]
0x02E6	0x4299    CMP	R1, R3
0x02E8	0xD200    BCS	L__TFT_Dot936
0x02EA	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot937:
L__TFT_Dot936:
;__Lib_TFT.c, 546 :: 		
0x02EC	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 547 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x02EE	0x2A00    CMP	R2, #0
0x02F0	0xDB04    BLT	L__TFT_Dot939
0x02F2	0x4B14    LDR	R3, [PC, #80]
0x02F4	0x881B    LDRH	R3, [R3, #0]
0x02F6	0x429A    CMP	R2, R3
0x02F8	0xD200    BCS	L__TFT_Dot938
0x02FA	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot939:
L__TFT_Dot938:
;__Lib_TFT.c, 548 :: 		
0x02FC	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 550 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x02FE	0x2400    MOVS	R4, #0
0x0300	0xB264    SXTB	R4, R4
0x0302	0x4B11    LDR	R3, [PC, #68]
0x0304	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 551 :: 		
0x0306	0xF001FA6F  BL	__Lib_TFT_Is_SSD1963_Set+0
0x030A	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 552 :: 		
0x030C	0xB293    UXTH	R3, R2
0x030E	0xB28A    UXTH	R2, R1
0x0310	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0312	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0314	0x4C0D    LDR	R4, [PC, #52]
0x0316	0x6824    LDR	R4, [R4, #0]
0x0318	0x47A0    BLX	R4
0x031A	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 554 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x031C	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x031E	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0320	0x4C0B    LDR	R4, [PC, #44]
0x0322	0x6824    LDR	R4, [R4, #0]
0x0324	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 555 :: 		
0x0326	0xF8BD0004  LDRH	R0, [SP, #4]
0x032A	0x4C0A    LDR	R4, [PC, #40]
0x032C	0x6824    LDR	R4, [R4, #0]
0x032E	0x47A0    BLX	R4
;__Lib_TFT.c, 556 :: 		
0x0330	0x2401    MOVS	R4, #1
0x0332	0xB264    SXTB	R4, R4
0x0334	0x4B04    LDR	R3, [PC, #16]
0x0336	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 557 :: 		
L_end_TFT_Dot:
0x0338	0xF8DDE000  LDR	LR, [SP, #0]
0x033C	0xB002    ADD	SP, SP, #8
0x033E	0x4770    BX	LR
0x0340	0x00862000  	_TFT_DISP_WIDTH+0
0x0344	0x00942000  	_TFT_DISP_HEIGHT+0
0x0348	0x01BC4223  	TFT_CS+0
0x034C	0x00982000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0350	0x009C2000  	_TFT_Set_Address_Ptr+0
0x0354	0x00A02000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_H_Line:
;__Lib_TFT.c, 561 :: 		
0x101C	0xB086    SUB	SP, SP, #24
0x101E	0xF8CDE000  STR	LR, [SP, #0]
0x1022	0xF8AD000C  STRH	R0, [SP, #12]
0x1026	0xF8AD1010  STRH	R1, [SP, #16]
0x102A	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 566 :: 		
0x102E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1032	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1036	0x42A3    CMP	R3, R4
0x1038	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 567 :: 		
; loc start address is: 0 (R0)
0x103A	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 568 :: 		
0x103E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1042	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x1046	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 570 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 572 :: 		
0x104A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x104E	0x2B00    CMP	R3, #0
0x1050	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 573 :: 		
0x1052	0x2300    MOVS	R3, #0
0x1054	0xB21B    SXTH	R3, R3
0x1056	0xF8AD300C  STRH	R3, [SP, #12]
0x105A	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 574 :: 		
0x105C	0x4B4B    LDR	R3, [PC, #300]
0x105E	0x881C    LDRH	R4, [R3, #0]
0x1060	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1064	0x42A3    CMP	R3, R4
0x1066	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 575 :: 		
0x1068	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 577 :: 		
0x106A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x106E	0x2B00    CMP	R3, #0
0x1070	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 578 :: 		
0x1072	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 579 :: 		
0x1074	0x4B45    LDR	R3, [PC, #276]
0x1076	0x881C    LDRH	R4, [R3, #0]
0x1078	0xF9BD3010  LDRSH	R3, [SP, #16]
0x107C	0x42A3    CMP	R3, R4
0x107E	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 580 :: 		
0x1080	0x4B42    LDR	R3, [PC, #264]
0x1082	0x881B    LDRH	R3, [R3, #0]
0x1084	0x1E5B    SUBS	R3, R3, #1
0x1086	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 582 :: 		
0x108A	0x2301    MOVS	R3, #1
0x108C	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x1090	0x4B3F    LDR	R3, [PC, #252]
0x1092	0x781C    LDRB	R4, [R3, #0]
0x1094	0xF89D3008  LDRB	R3, [SP, #8]
0x1098	0x42A3    CMP	R3, R4
0x109A	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 583 :: 		
; offset start address is: 0 (R0)
0x109E	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 584 :: 		
0x10A2	0xF0000301  AND	R3, R0, #1
0x10A6	0xB21B    SXTH	R3, R3
0x10A8	0xB91B    CBNZ	R3, L__TFT_H_Line943
;__Lib_TFT.c, 585 :: 		
0x10AA	0x4241    RSBS	R1, R0, #0
0x10AC	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x10AE	0xB208    SXTH	R0, R1
0x10B0	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line943:
;__Lib_TFT.c, 584 :: 		
;__Lib_TFT.c, 585 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 586 :: 		
; offset start address is: 0 (R0)
0x10B2	0x1044    ASRS	R4, R0, #1
0x10B4	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x10B6	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 588 :: 		
0x10B8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x10BC	0x191B    ADDS	R3, R3, R4
0x10BE	0xB21B    SXTH	R3, R3
0x10C0	0x2B00    CMP	R3, #0
0x10C2	0xDB08    BLT	L__TFT_H_Line942
0x10C4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x10C8	0x185C    ADDS	R4, R3, R1
0x10CA	0xB224    SXTH	R4, R4
0x10CC	0x4B31    LDR	R3, [PC, #196]
0x10CE	0x881B    LDRH	R3, [R3, #0]
0x10D0	0x429C    CMP	R4, R3
0x10D2	0xD200    BCS	L__TFT_H_Line941
0x10D4	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line942:
L__TFT_H_Line941:
;__Lib_TFT.c, 589 :: 		
0x10D6	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 591 :: 		
; offset start address is: 4 (R1)
0x10D8	0x4B2F    LDR	R3, [PC, #188]
0x10DA	0x781B    LDRB	R3, [R3, #0]
0x10DC	0x2B00    CMP	R3, #0
0x10DE	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 592 :: 		
0x10E0	0x2400    MOVS	R4, #0
0x10E2	0xB264    SXTB	R4, R4
0x10E4	0x4B2D    LDR	R3, [PC, #180]
0x10E6	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 593 :: 		
0x10E8	0xF000FB7E  BL	__Lib_TFT_Is_SSD1963_Set+0
0x10EC	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 594 :: 		
0x10EE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x10F2	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x10F4	0xB2A3    UXTH	R3, R4
0x10F6	0xF9BD2010  LDRSH	R2, [SP, #16]
0x10FA	0xB2A1    UXTH	R1, R4
0x10FC	0xF9BD000C  LDRSH	R0, [SP, #12]
0x1100	0x4C27    LDR	R4, [PC, #156]
0x1102	0x6824    LDR	R4, [R4, #0]
0x1104	0x47A0    BLX	R4
0x1106	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 4 (R1)
0x1108	0xF9BD3014  LDRSH	R3, [SP, #20]
0x110C	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x110E	0xB2A1    UXTH	R1, R4
0x1110	0xF9BD000C  LDRSH	R0, [SP, #12]
0x1114	0x4C23    LDR	R4, [PC, #140]
0x1116	0x6824    LDR	R4, [R4, #0]
0x1118	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 597 :: 		
; loc start address is: 0 (R0)
0x111A	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x111E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1122	0x4298    CMP	R0, R3
0x1124	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 598 :: 		
0x1126	0x4B20    LDR	R3, [PC, #128]
0x1128	0x881C    LDRH	R4, [R3, #0]
0x112A	0xF8AD0004  STRH	R0, [SP, #4]
0x112E	0xB2A0    UXTH	R0, R4
0x1130	0x4C1E    LDR	R4, [PC, #120]
0x1132	0x6824    LDR	R4, [R4, #0]
0x1134	0x47A0    BLX	R4
0x1136	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 597 :: 		
0x113A	0x1C41    ADDS	R1, R0, #1
0x113C	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 599 :: 		
0x113E	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x1140	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 600 :: 		
0x1142	0x2401    MOVS	R4, #1
0x1144	0xB264    SXTB	R4, R4
0x1146	0x4B15    LDR	R3, [PC, #84]
0x1148	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 601 :: 		
0x114A	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 602 :: 		
; loc start address is: 0 (R0)
0x114C	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x1150	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1154	0x4298    CMP	R0, R3
0x1156	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 603 :: 		
0x1158	0x4B13    LDR	R3, [PC, #76]
0x115A	0x881B    LDRH	R3, [R3, #0]
0x115C	0xF8AD0004  STRH	R0, [SP, #4]
0x1160	0xB29A    UXTH	R2, R3
0x1162	0xF9BD1014  LDRSH	R1, [SP, #20]
0x1166	0xB200    SXTH	R0, R0
0x1168	0xF7FFF8B2  BL	_TFT_Dot+0
0x116C	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 602 :: 		
0x1170	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x1172	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 604 :: 		
0x1174	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x1176	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 605 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 582 :: 		
0x1178	0xF89D3008  LDRB	R3, [SP, #8]
0x117C	0x1C5B    ADDS	R3, R3, #1
0x117E	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 606 :: 		
0x1182	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 607 :: 		
L_end_TFT_H_Line:
0x1184	0xF8DDE000  LDR	LR, [SP, #0]
0x1188	0xB006    ADD	SP, SP, #24
0x118A	0x4770    BX	LR
0x118C	0x00862000  	_TFT_DISP_WIDTH+0
0x1190	0x00B02000  	__Lib_TFT_PenWidth+0
0x1194	0x00942000  	_TFT_DISP_HEIGHT+0
0x1198	0x00482000  	__Lib_TFT___no_acceleration+0
0x119C	0x01BC4223  	TFT_CS+0
0x11A0	0x00982000  	_TFT_SSD1963_Set_Address_Ptr+0
0x11A4	0x009C2000  	_TFT_Set_Address_Ptr+0
0x11A8	0x00B22000  	__Lib_TFT_PenColor+0
0x11AC	0x00A02000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Set_Font:
;__Lib_TFT.c, 168 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x20B8	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 169 :: 		
0x20BA	0x4B12    LDR	R3, [PC, #72]
0x20BC	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 170 :: 		
0x20BE	0x1C83    ADDS	R3, R0, #2
0x20C0	0x781C    LDRB	R4, [R3, #0]
0x20C2	0x1CC3    ADDS	R3, R0, #3
0x20C4	0x781B    LDRB	R3, [R3, #0]
0x20C6	0x021B    LSLS	R3, R3, #8
0x20C8	0xB29B    UXTH	R3, R3
0x20CA	0x18E4    ADDS	R4, R4, R3
0x20CC	0x4B0E    LDR	R3, [PC, #56]
0x20CE	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x20D0	0x1D03    ADDS	R3, R0, #4
0x20D2	0x781C    LDRB	R4, [R3, #0]
0x20D4	0x1D43    ADDS	R3, R0, #5
0x20D6	0x781B    LDRB	R3, [R3, #0]
0x20D8	0x021B    LSLS	R3, R3, #8
0x20DA	0xB29B    UXTH	R3, R3
0x20DC	0x18E4    ADDS	R4, R4, R3
0x20DE	0x4B0B    LDR	R3, [PC, #44]
0x20E0	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x20E2	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x20E4	0x781C    LDRB	R4, [R3, #0]
0x20E6	0x4B0A    LDR	R3, [PC, #40]
0x20E8	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 174 :: 		
0x20EA	0x4B0A    LDR	R3, [PC, #40]
0x20EC	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 175 :: 		
0x20EE	0x4B0A    LDR	R3, [PC, #40]
0x20F0	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 176 :: 		
0x20F2	0x2401    MOVS	R4, #1
0x20F4	0x4B09    LDR	R3, [PC, #36]
0x20F6	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 177 :: 		
0x20F8	0x2400    MOVS	R4, #0
0x20FA	0x4B09    LDR	R3, [PC, #36]
0x20FC	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
L_end_TFT_Set_Font:
0x20FE	0xB001    ADD	SP, SP, #4
0x2100	0x4770    BX	LR
0x2102	0xBF00    NOP
0x2104	0x00A42000  	__Lib_TFT__font+0
0x2108	0x00962000  	__Lib_TFT__fontFirstChar+0
0x210C	0x00A82000  	__Lib_TFT__fontLastChar+0
0x2110	0x00AA2000  	__Lib_TFT__fontHeight+0
0x2114	0x00AC2000  	__Lib_TFT_FontColor+0
0x2118	0x00AE2000  	__Lib_TFT_FontOrientation+0
0x211C	0x00472000  	__Lib_TFT_FontInitialized+0
0x2120	0x00AF2000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1262 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1DE4	0xB083    SUB	SP, SP, #12
0x1DE6	0xF8CDE000  STR	LR, [SP, #0]
0x1DEA	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1265 :: 		
0x1DEC	0x4B1C    LDR	R3, [PC, #112]
0x1DEE	0x881B    LDRH	R3, [R3, #0]
0x1DF0	0x4299    CMP	R1, R3
0x1DF2	0xD300    BCC	L_TFT_Write_Text190
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1266 :: 		
0x1DF4	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text190:
;__Lib_TFT.c, 1267 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1DF6	0x4B1B    LDR	R3, [PC, #108]
0x1DF8	0x881B    LDRH	R3, [R3, #0]
0x1DFA	0x429A    CMP	R2, R3
0x1DFC	0xD300    BCC	L_TFT_Write_Text191
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1268 :: 		
0x1DFE	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text191:
;__Lib_TFT.c, 1270 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1E00	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1271 :: 		
0x1E02	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x1E06	0xB288    UXTH	R0, R1
0x1E08	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x1E0A	0xF7FFFA6B  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x1E0E	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1272 :: 		
L_TFT_Write_Text192:
; i start address is: 0 (R0)
0x1E12	0x9B02    LDR	R3, [SP, #8]
0x1E14	0x181B    ADDS	R3, R3, R0
0x1E16	0x781B    LDRB	R3, [R3, #0]
0x1E18	0xB1EB    CBZ	R3, L_TFT_Write_Text193
;__Lib_TFT.c, 1273 :: 		
0x1E1A	0x4B13    LDR	R3, [PC, #76]
0x1E1C	0x781B    LDRB	R3, [R3, #0]
0x1E1E	0xB163    CBZ	R3, L_TFT_Write_Text194
;__Lib_TFT.c, 1274 :: 		
0x1E20	0x9B02    LDR	R3, [SP, #8]
0x1E22	0x181B    ADDS	R3, R3, R0
0x1E24	0x781B    LDRB	R3, [R3, #0]
0x1E26	0xF8AD0004  STRH	R0, [SP, #4]
0x1E2A	0xB298    UXTH	R0, R3
0x1E2C	0xF7FEFE7A  BL	__Lib_TFT__TFT_Write_Char_E+0
0x1E30	0xF8BD0004  LDRH	R0, [SP, #4]
0x1E34	0x1C41    ADDS	R1, R0, #1
0x1E36	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x1E38	0xE00B    B	L_TFT_Write_Text195
L_TFT_Write_Text194:
;__Lib_TFT.c, 1276 :: 		
; i start address is: 0 (R0)
0x1E3A	0x9B02    LDR	R3, [SP, #8]
0x1E3C	0x181B    ADDS	R3, R3, R0
0x1E3E	0x781B    LDRB	R3, [R3, #0]
0x1E40	0xF8AD0004  STRH	R0, [SP, #4]
0x1E44	0xB298    UXTH	R0, R3
0x1E46	0xF7FEFFEF  BL	__Lib_TFT__TFT_Write_Char+0
0x1E4A	0xF8BD0004  LDRH	R0, [SP, #4]
0x1E4E	0x1C41    ADDS	R1, R0, #1
0x1E50	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text195:
; i start address is: 4 (R1)
0x1E52	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x1E54	0xE7DD    B	L_TFT_Write_Text192
L_TFT_Write_Text193:
;__Lib_TFT.c, 1277 :: 		
L_end_TFT_Write_Text:
0x1E56	0xF8DDE000  LDR	LR, [SP, #0]
0x1E5A	0xB003    ADD	SP, SP, #12
0x1E5C	0x4770    BX	LR
0x1E5E	0xBF00    NOP
0x1E60	0x00862000  	_TFT_DISP_WIDTH+0
0x1E64	0x00942000  	_TFT_DISP_HEIGHT+0
0x1E68	0x00AF2000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3345 :: 		
; ch start address is: 0 (R0)
0x0B24	0xB08B    SUB	SP, SP, #44
0x0B26	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3347 :: 		
;__Lib_TFT.c, 3349 :: 		
0x0B2A	0xF2400100  MOVW	R1, #0
0x0B2E	0xF8AD1026  STRH	R1, [SP, #38]
0x0B32	0x2100    MOVS	R1, #0
0x0B34	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3350 :: 		
;__Lib_TFT.c, 3357 :: 		
0x0B38	0x49B1    LDR	R1, [PC, #708]
0x0B3A	0x8809    LDRH	R1, [R1, #0]
0x0B3C	0x4288    CMP	R0, R1
0x0B3E	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E679
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3358 :: 		
0x0B40	0xE159    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E679:
;__Lib_TFT.c, 3359 :: 		
; ch start address is: 0 (R0)
0x0B42	0x49B0    LDR	R1, [PC, #704]
0x0B44	0x8809    LDRH	R1, [R1, #0]
0x0B46	0x4288    CMP	R0, R1
0x0B48	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E680
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3360 :: 		
0x0B4A	0xE154    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E680:
;__Lib_TFT.c, 3363 :: 		
; ch start address is: 0 (R0)
0x0B4C	0x49AC    LDR	R1, [PC, #688]
0x0B4E	0x8809    LDRH	R1, [R1, #0]
0x0B50	0x1A41    SUB	R1, R0, R1
0x0B52	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x0B54	0x008A    LSLS	R2, R1, #2
0x0B56	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3364 :: 		
0x0B58	0x49AB    LDR	R1, [PC, #684]
0x0B5A	0x6809    LDR	R1, [R1, #0]
0x0B5C	0x3108    ADDS	R1, #8
0x0B5E	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3367 :: 		
0x0B60	0x4608    MOV	R0, R1
0x0B62	0x2104    MOVS	R1, #4
0x0B64	0xF7FFFC80  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3368 :: 		
; ptr start address is: 0 (R0)
0x0B68	0x48A8    LDR	R0, [PC, #672]
;__Lib_TFT.c, 3370 :: 		
0x0B6A	0x7803    LDRB	R3, [R0, #0]
0x0B6C	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3372 :: 		
0x0B70	0x1C41    ADDS	R1, R0, #1
0x0B72	0x7809    LDRB	R1, [R1, #0]
0x0B74	0xB2CA    UXTB	R2, R1
0x0B76	0x1C81    ADDS	R1, R0, #2
0x0B78	0x7809    LDRB	R1, [R1, #0]
0x0B7A	0x0209    LSLS	R1, R1, #8
0x0B7C	0x1852    ADDS	R2, R2, R1
0x0B7E	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x0B80	0x7809    LDRB	R1, [R1, #0]
0x0B82	0x0409    LSLS	R1, R1, #16
0x0B84	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3374 :: 		
0x0B86	0x49A0    LDR	R1, [PC, #640]
0x0B88	0x6809    LDR	R1, [R1, #0]
0x0B8A	0x1889    ADDS	R1, R1, R2
0x0B8C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3376 :: 		
0x0B8E	0x08DA    LSRS	R2, R3, #3
0x0B90	0xB2D2    UXTB	R2, R2
0x0B92	0x499F    LDR	R1, [PC, #636]
0x0B94	0x8809    LDRH	R1, [R1, #0]
0x0B96	0x4351    MULS	R1, R2, R1
0x0B98	0xB289    UXTH	R1, R1
0x0B9A	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3377 :: 		
0x0B9C	0xF89D1024  LDRB	R1, [SP, #36]
0x0BA0	0xF0010107  AND	R1, R1, #7
0x0BA4	0xB2C9    UXTB	R1, R1
0x0BA6	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E681
;__Lib_TFT.c, 3378 :: 		
0x0BA8	0x4999    LDR	R1, [PC, #612]
0x0BAA	0x880A    LDRH	R2, [R1, #0]
0x0BAC	0x9906    LDR	R1, [SP, #24]
0x0BAE	0x1889    ADDS	R1, R1, R2
0x0BB0	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E681:
;__Lib_TFT.c, 3379 :: 		
0x0BB2	0x9906    LDR	R1, [SP, #24]
0x0BB4	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3380 :: 		
0x0BB6	0xAC05    ADD	R4, SP, #20
0x0BB8	0x4622    MOV	R2, R4
0x0BBA	0x9906    LDR	R1, [SP, #24]
0x0BBC	0x9804    LDR	R0, [SP, #16]
0x0BBE	0x4C95    LDR	R4, [PC, #596]
0x0BC0	0x6824    LDR	R4, [R4, #0]
0x0BC2	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0BC4	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3381 :: 		
0x0BC6	0x9A05    LDR	R2, [SP, #20]
0x0BC8	0x9904    LDR	R1, [SP, #16]
0x0BCA	0x1889    ADDS	R1, R1, R2
0x0BCC	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3382 :: 		
0x0BCE	0x9A05    LDR	R2, [SP, #20]
0x0BD0	0x9906    LDR	R1, [SP, #24]
0x0BD2	0x1A89    SUB	R1, R1, R2
0x0BD4	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3384 :: 		
0x0BD6	0x2100    MOVS	R1, #0
0x0BD8	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3385 :: 		
0x0BDA	0x498F    LDR	R1, [PC, #572]
0x0BDC	0x7809    LDRB	R1, [R1, #0]
0x0BDE	0x2900    CMP	R1, #0
0x0BE0	0xF0408085  BNE	L___Lib_TFT__TFT_Write_Char_E682
;__Lib_TFT.c, 3386 :: 		
0x0BE4	0x498D    LDR	R1, [PC, #564]
0x0BE6	0x8809    LDRH	R1, [R1, #0]
0x0BE8	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3387 :: 		
0x0BEC	0x2100    MOVS	R1, #0
0x0BEE	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0BF2	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E683:
; ptr start address is: 0 (R0)
0x0BF4	0x4986    LDR	R1, [PC, #536]
0x0BF6	0x880A    LDRH	R2, [R1, #0]
0x0BF8	0xF89D1009  LDRB	R1, [SP, #9]
0x0BFC	0x4291    CMP	R1, R2
0x0BFE	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E684
;__Lib_TFT.c, 3388 :: 		
0x0C02	0x4987    LDR	R1, [PC, #540]
0x0C04	0x8809    LDRH	R1, [R1, #0]
0x0C06	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3389 :: 		
0x0C0A	0x2100    MOVS	R1, #0
0x0C0C	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3390 :: 		
0x0C10	0x2100    MOVS	R1, #0
0x0C12	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0C16	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E686:
; ptr start address is: 16 (R4)
0x0C18	0xF89D2024  LDRB	R2, [SP, #36]
0x0C1C	0xF89D1008  LDRB	R1, [SP, #8]
0x0C20	0x4291    CMP	R1, R2
0x0C22	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E687
;__Lib_TFT.c, 3391 :: 		
0x0C24	0xF89D100C  LDRB	R1, [SP, #12]
0x0C28	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E959
;__Lib_TFT.c, 3392 :: 		
0x0C2A	0x9907    LDR	R1, [SP, #28]
0x0C2C	0x1C49    ADDS	R1, R1, #1
0x0C2E	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3393 :: 		
0x0C30	0x9A08    LDR	R2, [SP, #32]
0x0C32	0x9905    LDR	R1, [SP, #20]
0x0C34	0x4291    CMP	R1, R2
0x0C36	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E958
;__Lib_TFT.c, 3394 :: 		
0x0C38	0x9A05    LDR	R2, [SP, #20]
0x0C3A	0x9907    LDR	R1, [SP, #28]
0x0C3C	0x4291    CMP	R1, R2
0x0C3E	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E957
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3395 :: 		
0x0C40	0x2101    MOVS	R1, #1
0x0C42	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3396 :: 		
0x0C44	0xAC05    ADD	R4, SP, #20
0x0C46	0x4622    MOV	R2, R4
0x0C48	0x9906    LDR	R1, [SP, #24]
0x0C4A	0x9804    LDR	R0, [SP, #16]
0x0C4C	0x4C71    LDR	R4, [PC, #452]
0x0C4E	0x6824    LDR	R4, [R4, #0]
0x0C50	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0C52	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x0C54	0x9906    LDR	R1, [SP, #24]
0x0C56	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3398 :: 		
0x0C58	0x9A05    LDR	R2, [SP, #20]
0x0C5A	0x9904    LDR	R1, [SP, #16]
0x0C5C	0x1889    ADDS	R1, R1, R2
0x0C5E	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3399 :: 		
0x0C60	0x9A05    LDR	R2, [SP, #20]
0x0C62	0x9906    LDR	R1, [SP, #24]
0x0C64	0x1A89    SUB	R1, R1, R2
0x0C66	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0C68	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3400 :: 		
0x0C6A	0xE000    B	L___Lib_TFT__TFT_Write_Char_E691
L___Lib_TFT__TFT_Write_Char_E957:
;__Lib_TFT.c, 3394 :: 		
0x0C6C	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3400 :: 		
L___Lib_TFT__TFT_Write_Char_E691:
;__Lib_TFT.c, 3401 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0C6E	0xE000    B	L___Lib_TFT__TFT_Write_Char_E690
L___Lib_TFT__TFT_Write_Char_E958:
;__Lib_TFT.c, 3393 :: 		
0x0C70	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3401 :: 		
L___Lib_TFT__TFT_Write_Char_E690:
;__Lib_TFT.c, 3402 :: 		
; ptr start address is: 0 (R0)
0x0C72	0x7801    LDRB	R1, [R0, #0]
0x0C74	0xF88D1028  STRB	R1, [SP, #40]
0x0C78	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3403 :: 		
0x0C7A	0x2101    MOVS	R1, #1
0x0C7C	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3404 :: 		
0x0C80	0xE000    B	L___Lib_TFT__TFT_Write_Char_E689
L___Lib_TFT__TFT_Write_Char_E959:
;__Lib_TFT.c, 3391 :: 		
0x0C82	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3404 :: 		
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3406 :: 		
; ptr start address is: 0 (R0)
0x0C84	0xF89D200C  LDRB	R2, [SP, #12]
0x0C88	0xF89D1028  LDRB	R1, [SP, #40]
0x0C8C	0x4011    ANDS	R1, R2
0x0C8E	0xB2C9    UXTB	R1, R1
0x0C90	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E692
;__Lib_TFT.c, 3407 :: 		
0x0C92	0x4964    LDR	R1, [PC, #400]
0x0C94	0x8809    LDRH	R1, [R1, #0]
0x0C96	0x9001    STR	R0, [SP, #4]
0x0C98	0xB28A    UXTH	R2, R1
0x0C9A	0xF8BD100A  LDRH	R1, [SP, #10]
0x0C9E	0xF8BD0026  LDRH	R0, [SP, #38]
0x0CA2	0xF7FFFB15  BL	_TFT_Dot+0
0x0CA6	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3408 :: 		
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3410 :: 		
0x0CA8	0xF8BD1026  LDRH	R1, [SP, #38]
0x0CAC	0x1C49    ADDS	R1, R1, #1
0x0CAE	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3411 :: 		
0x0CB2	0xF89D100C  LDRB	R1, [SP, #12]
0x0CB6	0x0049    LSLS	R1, R1, #1
0x0CB8	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3390 :: 		
0x0CBC	0xF89D1008  LDRB	R1, [SP, #8]
0x0CC0	0x1C49    ADDS	R1, R1, #1
0x0CC2	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3412 :: 		
0x0CC6	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0CC8	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E686
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3413 :: 		
; ptr start address is: 16 (R4)
0x0CCA	0xF8BD100A  LDRH	R1, [SP, #10]
0x0CCE	0x1C49    ADDS	R1, R1, #1
0x0CD0	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3387 :: 		
0x0CD4	0xF89D1009  LDRB	R1, [SP, #9]
0x0CD8	0x1C49    ADDS	R1, R1, #1
0x0CDA	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3414 :: 		
0x0CDE	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0CE0	0xE788    B	L___Lib_TFT__TFT_Write_Char_E683
L___Lib_TFT__TFT_Write_Char_E684:
;__Lib_TFT.c, 3416 :: 		
0x0CE2	0xF8BD1026  LDRH	R1, [SP, #38]
0x0CE6	0x1C4A    ADDS	R2, R1, #1
0x0CE8	0x494D    LDR	R1, [PC, #308]
0x0CEA	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3417 :: 		
0x0CEC	0xE083    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E682:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 16 (R4)
0x0CEE	0x494C    LDR	R1, [PC, #304]
0x0CF0	0x8809    LDRH	R1, [R1, #0]
0x0CF2	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3419 :: 		
0x0CF6	0x2100    MOVS	R1, #0
0x0CF8	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0CFC	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E694:
; ptr start address is: 0 (R0)
0x0CFE	0x4944    LDR	R1, [PC, #272]
0x0D00	0x880A    LDRH	R2, [R1, #0]
0x0D02	0xF89D1009  LDRB	R1, [SP, #9]
0x0D06	0x4291    CMP	R1, R2
0x0D08	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E695
;__Lib_TFT.c, 3420 :: 		
0x0D0C	0x4943    LDR	R1, [PC, #268]
0x0D0E	0x8809    LDRH	R1, [R1, #0]
0x0D10	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3421 :: 		
0x0D14	0x2100    MOVS	R1, #0
0x0D16	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3422 :: 		
0x0D1A	0x2100    MOVS	R1, #0
0x0D1C	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0D20	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E697:
; ptr start address is: 16 (R4)
0x0D22	0xF89D2024  LDRB	R2, [SP, #36]
0x0D26	0xF89D1008  LDRB	R1, [SP, #8]
0x0D2A	0x4291    CMP	R1, R2
0x0D2C	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E698
;__Lib_TFT.c, 3423 :: 		
0x0D2E	0xF89D100C  LDRB	R1, [SP, #12]
0x0D32	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E962
;__Lib_TFT.c, 3424 :: 		
0x0D34	0x9907    LDR	R1, [SP, #28]
0x0D36	0x1C49    ADDS	R1, R1, #1
0x0D38	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3425 :: 		
0x0D3A	0x9A08    LDR	R2, [SP, #32]
0x0D3C	0x9905    LDR	R1, [SP, #20]
0x0D3E	0x4291    CMP	R1, R2
0x0D40	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E961
;__Lib_TFT.c, 3426 :: 		
0x0D42	0x9A05    LDR	R2, [SP, #20]
0x0D44	0x9907    LDR	R1, [SP, #28]
0x0D46	0x4291    CMP	R1, R2
0x0D48	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E960
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3427 :: 		
0x0D4A	0x2101    MOVS	R1, #1
0x0D4C	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3428 :: 		
0x0D4E	0xAC05    ADD	R4, SP, #20
0x0D50	0x4622    MOV	R2, R4
0x0D52	0x9906    LDR	R1, [SP, #24]
0x0D54	0x9804    LDR	R0, [SP, #16]
0x0D56	0x4C2F    LDR	R4, [PC, #188]
0x0D58	0x6824    LDR	R4, [R4, #0]
0x0D5A	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0D5C	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3429 :: 		
0x0D5E	0x9906    LDR	R1, [SP, #24]
0x0D60	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3430 :: 		
0x0D62	0x9A05    LDR	R2, [SP, #20]
0x0D64	0x9904    LDR	R1, [SP, #16]
0x0D66	0x1889    ADDS	R1, R1, R2
0x0D68	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3431 :: 		
0x0D6A	0x9A05    LDR	R2, [SP, #20]
0x0D6C	0x9906    LDR	R1, [SP, #24]
0x0D6E	0x1A89    SUB	R1, R1, R2
0x0D70	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0D72	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3432 :: 		
0x0D74	0xE000    B	L___Lib_TFT__TFT_Write_Char_E702
L___Lib_TFT__TFT_Write_Char_E960:
;__Lib_TFT.c, 3426 :: 		
0x0D76	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3432 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3433 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0D78	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E961:
;__Lib_TFT.c, 3425 :: 		
0x0D7A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3434 :: 		
; ptr start address is: 0 (R0)
0x0D7C	0x7801    LDRB	R1, [R0, #0]
0x0D7E	0xF88D1028  STRB	R1, [SP, #40]
0x0D82	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3435 :: 		
0x0D84	0x2101    MOVS	R1, #1
0x0D86	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3436 :: 		
0x0D8A	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E962:
;__Lib_TFT.c, 3423 :: 		
0x0D8C	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3436 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 0 (R0)
0x0D8E	0xF89D200C  LDRB	R2, [SP, #12]
0x0D92	0xF89D1028  LDRB	R1, [SP, #40]
0x0D96	0x4011    ANDS	R1, R2
0x0D98	0xB2C9    UXTB	R1, R1
0x0D9A	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3439 :: 		
0x0D9C	0x4921    LDR	R1, [PC, #132]
0x0D9E	0x8809    LDRH	R1, [R1, #0]
0x0DA0	0x9001    STR	R0, [SP, #4]
0x0DA2	0xB28A    UXTH	R2, R1
0x0DA4	0xF8BD1026  LDRH	R1, [SP, #38]
0x0DA8	0xF8BD000A  LDRH	R0, [SP, #10]
0x0DAC	0xF7FFFA90  BL	_TFT_Dot+0
0x0DB0	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3440 :: 		
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3442 :: 		
0x0DB2	0xF8BD1026  LDRH	R1, [SP, #38]
0x0DB6	0x1E49    SUBS	R1, R1, #1
0x0DB8	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3443 :: 		
0x0DBC	0xF89D100C  LDRB	R1, [SP, #12]
0x0DC0	0x0049    LSLS	R1, R1, #1
0x0DC2	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3422 :: 		
0x0DC6	0xF89D1008  LDRB	R1, [SP, #8]
0x0DCA	0x1C49    ADDS	R1, R1, #1
0x0DCC	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3444 :: 		
0x0DD0	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0DD2	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E697
L___Lib_TFT__TFT_Write_Char_E698:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x0DD4	0xF8BD100A  LDRH	R1, [SP, #10]
0x0DD8	0x1C49    ADDS	R1, R1, #1
0x0DDA	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3419 :: 		
0x0DDE	0xF89D1009  LDRB	R1, [SP, #9]
0x0DE2	0x1C49    ADDS	R1, R1, #1
0x0DE4	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3447 :: 		
0x0DE8	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0DEA	0xE788    B	L___Lib_TFT__TFT_Write_Char_E694
L___Lib_TFT__TFT_Write_Char_E695:
;__Lib_TFT.c, 3450 :: 		
0x0DEC	0xF8BD1026  LDRH	R1, [SP, #38]
0x0DF0	0x1E4A    SUBS	R2, R1, #1
0x0DF2	0x490A    LDR	R1, [PC, #40]
0x0DF4	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E693:
;__Lib_TFT.c, 3452 :: 		
L_end__TFT_Write_Char_E:
0x0DF6	0xF8DDE000  LDR	LR, [SP, #0]
0x0DFA	0xB00B    ADD	SP, SP, #44
0x0DFC	0x4770    BX	LR
0x0DFE	0xBF00    NOP
0x0E00	0x00962000  	__Lib_TFT__fontFirstChar+0
0x0E04	0x00A82000  	__Lib_TFT__fontLastChar+0
0x0E08	0x00C02000  	__Lib_TFT_activeExtFont+0
0x0E0C	0x00C42000  	__Lib_TFT_headerBuffer+0
0x0E10	0x00AA2000  	__Lib_TFT__fontHeight+0
0x0E14	0x00D02000  	_TFT_Get_Ext_Data_Ptr+0
0x0E18	0x00AE2000  	__Lib_TFT_FontOrientation+0
0x0E1C	0x00B62000  	__Lib_TFT_y_cord+0
0x0E20	0x00B42000  	__Lib_TFT_x_cord+0
0x0E24	0x00AC2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3309 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0468	0xB085    SUB	SP, SP, #20
0x046A	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3313 :: 		
; ptrH start address is: 20 (R5)
0x046E	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0470	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3314 :: 		
L___Lib_TFT__TFT_getHeader674:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0472	0x2900    CMP	R1, #0
0x0474	0xD922    BLS	L___Lib_TFT__TFT_getHeader675
;__Lib_TFT.c, 3315 :: 		
0x0476	0xAC04    ADD	R4, SP, #16
0x0478	0x9301    STR	R3, [SP, #4]
0x047A	0xF8AD1008  STRH	R1, [SP, #8]
0x047E	0x9503    STR	R5, [SP, #12]
0x0480	0x4622    MOV	R2, R4
0x0482	0x4618    MOV	R0, R3
0x0484	0x4C10    LDR	R4, [PC, #64]
0x0486	0x6824    LDR	R4, [R4, #0]
0x0488	0x47A0    BLX	R4
0x048A	0x9D03    LDR	R5, [SP, #12]
0x048C	0xF8BD1008  LDRH	R1, [SP, #8]
0x0490	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0492	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3316 :: 		
; i start address is: 0 (R0)
0x0494	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader676:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0496	0xF8BD2010  LDRH	R2, [SP, #16]
0x049A	0x4290    CMP	R0, R2
0x049C	0xD206    BCS	L___Lib_TFT__TFT_getHeader677
;__Lib_TFT.c, 3317 :: 		
0x049E	0x7822    LDRB	R2, [R4, #0]
0x04A0	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3318 :: 		
0x04A2	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3319 :: 		
0x04A4	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3316 :: 		
0x04A6	0x1C40    ADDS	R0, R0, #1
0x04A8	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3320 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x04AA	0xE7F4    B	L___Lib_TFT__TFT_getHeader676
L___Lib_TFT__TFT_getHeader677:
;__Lib_TFT.c, 3321 :: 		
0x04AC	0xF8BD2010  LDRH	R2, [SP, #16]
0x04B0	0x1A89    SUB	R1, R1, R2
0x04B2	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3322 :: 		
0x04B4	0xF8BD2010  LDRH	R2, [SP, #16]
0x04B8	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3323 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x04BA	0xE7DA    B	L___Lib_TFT__TFT_getHeader674
L___Lib_TFT__TFT_getHeader675:
;__Lib_TFT.c, 3325 :: 		
L_end__TFT_getHeader:
0x04BC	0xF8DDE000  LDR	LR, [SP, #0]
0x04C0	0xB005    ADD	SP, SP, #20
0x04C2	0x4770    BX	LR
0x04C4	0x00C42000  	__Lib_TFT_headerBuffer+0
0x04C8	0x00D02000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1148 :: 		
; ch start address is: 0 (R0)
0x0E28	0xB086    SUB	SP, SP, #24
0x0E2A	0xF8CDE000  STR	LR, [SP, #0]
0x0E2E	0xB286    UXTH	R6, R0
; ch end address is: 0 (R0)
; ch start address is: 24 (R6)
;__Lib_TFT.c, 1150 :: 		
;__Lib_TFT.c, 1152 :: 		
; x start address is: 20 (R5)
0x0E30	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1153 :: 		
0x0E34	0x2100    MOVS	R1, #0
0x0E36	0xF88D1015  STRB	R1, [SP, #21]
;__Lib_TFT.c, 1159 :: 		
0x0E3A	0x496E    LDR	R1, [PC, #440]
0x0E3C	0x7809    LDRB	R1, [R1, #0]
0x0E3E	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1160 :: 		
0x0E40	0x496D    LDR	R1, [PC, #436]
0x0E42	0x2200    MOVS	R2, #0
0x0E44	0x4608    MOV	R0, R1
0x0E46	0xF2400100  MOVW	R1, #0
0x0E4A	0xF001F935  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1161 :: 		
0x0E4E	0x2201    MOVS	R2, #1
0x0E50	0x4968    LDR	R1, [PC, #416]
0x0E52	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1162 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1164 :: 		
0x0E54	0x4969    LDR	R1, [PC, #420]
0x0E56	0x8809    LDRH	R1, [R1, #0]
0x0E58	0x428E    CMP	R6, R1
0x0E5A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1165 :: 		
0x0E5C	0xE0C6    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1166 :: 		
; x start address is: 20 (R5)
; ch start address is: 24 (R6)
0x0E5E	0x4968    LDR	R1, [PC, #416]
0x0E60	0x8809    LDRH	R1, [R1, #0]
0x0E62	0x428E    CMP	R6, R1
0x0E64	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1167 :: 		
0x0E66	0xE0C1    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1170 :: 		
; x start address is: 20 (R5)
; ch start address is: 24 (R6)
0x0E68	0x4964    LDR	R1, [PC, #400]
0x0E6A	0x8809    LDRH	R1, [R1, #0]
0x0E6C	0x1A71    SUB	R1, R6, R1
0x0E6E	0xB289    UXTH	R1, R1
; ch end address is: 24 (R6)
0x0E70	0x008A    LSLS	R2, R1, #2
0x0E72	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1171 :: 		
0x0E74	0x4C63    LDR	R4, [PC, #396]
0x0E76	0x6821    LDR	R1, [R4, #0]
0x0E78	0x3108    ADDS	R1, #8
0x0E7A	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1172 :: 		
0x0E7C	0x7819    LDRB	R1, [R3, #0]
0x0E7E	0xF88D1014  STRB	R1, [SP, #20]
;__Lib_TFT.c, 1174 :: 		
0x0E82	0x1C59    ADDS	R1, R3, #1
0x0E84	0x7809    LDRB	R1, [R1, #0]
0x0E86	0xB2CA    UXTB	R2, R1
0x0E88	0x1C99    ADDS	R1, R3, #2
0x0E8A	0x7809    LDRB	R1, [R1, #0]
0x0E8C	0x0209    LSLS	R1, R1, #8
0x0E8E	0x1852    ADDS	R2, R2, R1
0x0E90	0x1CD9    ADDS	R1, R3, #3
0x0E92	0x7809    LDRB	R1, [R1, #0]
0x0E94	0x0409    LSLS	R1, R1, #16
0x0E96	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1176 :: 		
0x0E98	0x4621    MOV	R1, R4
0x0E9A	0x6809    LDR	R1, [R1, #0]
0x0E9C	0x1889    ADDS	R1, R1, R2
0x0E9E	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 1178 :: 		
0x0EA0	0x4959    LDR	R1, [PC, #356]
0x0EA2	0x7809    LDRB	R1, [R1, #0]
0x0EA4	0x2900    CMP	R1, #0
0x0EA6	0xD150    BNE	L___Lib_TFT__TFT_Write_Char165
;__Lib_TFT.c, 1179 :: 		
0x0EA8	0x4958    LDR	R1, [PC, #352]
; y start address is: 12 (R3)
0x0EAA	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1180 :: 		
; yCnt start address is: 8 (R2)
0x0EAC	0x2200    MOVS	R2, #0
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0EAE	0xB2A8    UXTH	R0, R5
L___Lib_TFT__TFT_Write_Char166:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; x start address is: 0 (R0)
0x0EB0	0x4957    LDR	R1, [PC, #348]
0x0EB2	0x8809    LDRH	R1, [R1, #0]
0x0EB4	0x428A    CMP	R2, R1
0x0EB6	0xD244    BCS	L___Lib_TFT__TFT_Write_Char167
; x end address is: 0 (R0)
;__Lib_TFT.c, 1181 :: 		
0x0EB8	0x4956    LDR	R1, [PC, #344]
; x start address is: 20 (R5)
0x0EBA	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1182 :: 		
; mask start address is: 24 (R6)
0x0EBC	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1183 :: 		
0x0EBE	0x2100    MOVS	R1, #0
0x0EC0	0xF88D100C  STRB	R1, [SP, #12]
; x end address is: 20 (R5)
; mask end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0EC4	0xB2D0    UXTB	R0, R2
L___Lib_TFT__TFT_Write_Char169:
; mask start address is: 24 (R6)
; x start address is: 20 (R5)
; y start address is: 12 (R3)
; yCnt start address is: 0 (R0)
0x0EC6	0xF89D2014  LDRB	R2, [SP, #20]
0x0ECA	0xF89D100C  LDRB	R1, [SP, #12]
0x0ECE	0x4291    CMP	R1, R2
0x0ED0	0xD231    BCS	L___Lib_TFT__TFT_Write_Char170
;__Lib_TFT.c, 1184 :: 		
0x0ED2	0xB946    CBNZ	R6, L___Lib_TFT__TFT_Write_Char955
; mask end address is: 24 (R6)
;__Lib_TFT.c, 1185 :: 		
0x0ED4	0x9904    LDR	R1, [SP, #16]
0x0ED6	0x7809    LDRB	R1, [R1, #0]
0x0ED8	0xF88D1015  STRB	R1, [SP, #21]
0x0EDC	0x9904    LDR	R1, [SP, #16]
0x0EDE	0x1C49    ADDS	R1, R1, #1
0x0EE0	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 1186 :: 		
; mask start address is: 8 (R2)
0x0EE2	0x2201    MOVS	R2, #1
; mask end address is: 8 (R2)
;__Lib_TFT.c, 1187 :: 		
0x0EE4	0xE000    B	L___Lib_TFT__TFT_Write_Char172
L___Lib_TFT__TFT_Write_Char955:
;__Lib_TFT.c, 1184 :: 		
0x0EE6	0xB2F2    UXTB	R2, R6
;__Lib_TFT.c, 1187 :: 		
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1189 :: 		
; mask start address is: 8 (R2)
0x0EE8	0xF89D1015  LDRB	R1, [SP, #21]
0x0EEC	0x4011    ANDS	R1, R2
0x0EEE	0xB2C9    UXTB	R1, R1
0x0EF0	0xB1B1    CBZ	R1, L___Lib_TFT__TFT_Write_Char173
;__Lib_TFT.c, 1190 :: 		
0x0EF2	0x4949    LDR	R1, [PC, #292]
0x0EF4	0x8809    LDRH	R1, [R1, #0]
0x0EF6	0xF88D2004  STRB	R2, [SP, #4]
0x0EFA	0xF88D0005  STRB	R0, [SP, #5]
0x0EFE	0xF8AD3006  STRH	R3, [SP, #6]
0x0F02	0xF8AD5008  STRH	R5, [SP, #8]
0x0F06	0xB28A    UXTH	R2, R1
0x0F08	0xB219    SXTH	R1, R3
0x0F0A	0xB228    SXTH	R0, R5
0x0F0C	0xF7FFF9E0  BL	_TFT_Dot+0
0x0F10	0xF8BD5008  LDRH	R5, [SP, #8]
0x0F14	0xF8BD3006  LDRH	R3, [SP, #6]
0x0F18	0xF89D0005  LDRB	R0, [SP, #5]
0x0F1C	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TFT.c, 1191 :: 		
L___Lib_TFT__TFT_Write_Char173:
;__Lib_TFT.c, 1193 :: 		
0x0F20	0x1C6C    ADDS	R4, R5, #1
0x0F22	0xB2A4    UXTH	R4, R4
; x end address is: 20 (R5)
; x start address is: 16 (R4)
;__Lib_TFT.c, 1194 :: 		
0x0F24	0x0051    LSLS	R1, R2, #1
; mask end address is: 8 (R2)
; mask start address is: 24 (R6)
0x0F26	0xB2CE    UXTB	R6, R1
;__Lib_TFT.c, 1183 :: 		
0x0F28	0xF89D100C  LDRB	R1, [SP, #12]
0x0F2C	0x1C49    ADDS	R1, R1, #1
0x0F2E	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 1195 :: 		
; x end address is: 16 (R4)
; mask end address is: 24 (R6)
0x0F32	0xB2A5    UXTH	R5, R4
0x0F34	0xE7C7    B	L___Lib_TFT__TFT_Write_Char169
L___Lib_TFT__TFT_Write_Char170:
;__Lib_TFT.c, 1196 :: 		
; x start address is: 20 (R5)
0x0F36	0x1C5B    ADDS	R3, R3, #1
0x0F38	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1180 :: 		
0x0F3A	0x1C42    ADDS	R2, R0, #1
0x0F3C	0xB2D2    UXTB	R2, R2
; yCnt end address is: 0 (R0)
; yCnt start address is: 8 (R2)
;__Lib_TFT.c, 1197 :: 		
0x0F3E	0xB2A8    UXTH	R0, R5
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0F40	0xE7B6    B	L___Lib_TFT__TFT_Write_Char166
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1199 :: 		
; x start address is: 0 (R0)
0x0F42	0x1C42    ADDS	R2, R0, #1
; x end address is: 0 (R0)
0x0F44	0x4933    LDR	R1, [PC, #204]
0x0F46	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1200 :: 		
0x0F48	0xE050    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char165:
;__Lib_TFT.c, 1201 :: 		
; x start address is: 20 (R5)
0x0F4A	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x0F4C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1202 :: 		
; yCnt start address is: 8 (R2)
0x0F4E	0x2200    MOVS	R2, #0
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0F50	0xB2A8    UXTH	R0, R5
L___Lib_TFT__TFT_Write_Char175:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; x start address is: 0 (R0)
0x0F52	0x492F    LDR	R1, [PC, #188]
0x0F54	0x8809    LDRH	R1, [R1, #0]
0x0F56	0x428A    CMP	R2, R1
0x0F58	0xD245    BCS	L___Lib_TFT__TFT_Write_Char176
; x end address is: 0 (R0)
;__Lib_TFT.c, 1203 :: 		
0x0F5A	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x0F5C	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1204 :: 		
; mask start address is: 24 (R6)
0x0F5E	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1205 :: 		
0x0F60	0x2100    MOVS	R1, #0
0x0F62	0xF88D100C  STRB	R1, [SP, #12]
; x end address is: 20 (R5)
; mask end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0F66	0xB2D0    UXTB	R0, R2
0x0F68	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char178:
; mask start address is: 24 (R6)
; x start address is: 16 (R4)
; y start address is: 12 (R3)
; yCnt start address is: 0 (R0)
0x0F6A	0xF89D2014  LDRB	R2, [SP, #20]
0x0F6E	0xF89D100C  LDRB	R1, [SP, #12]
0x0F72	0x4291    CMP	R1, R2
0x0F74	0xD231    BCS	L___Lib_TFT__TFT_Write_Char179
;__Lib_TFT.c, 1206 :: 		
0x0F76	0xB946    CBNZ	R6, L___Lib_TFT__TFT_Write_Char956
; mask end address is: 24 (R6)
;__Lib_TFT.c, 1207 :: 		
0x0F78	0x9904    LDR	R1, [SP, #16]
0x0F7A	0x7809    LDRB	R1, [R1, #0]
0x0F7C	0xF88D1015  STRB	R1, [SP, #21]
0x0F80	0x9904    LDR	R1, [SP, #16]
0x0F82	0x1C49    ADDS	R1, R1, #1
0x0F84	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 8 (R2)
0x0F86	0x2201    MOVS	R2, #1
; mask end address is: 8 (R2)
;__Lib_TFT.c, 1209 :: 		
0x0F88	0xE000    B	L___Lib_TFT__TFT_Write_Char181
L___Lib_TFT__TFT_Write_Char956:
;__Lib_TFT.c, 1206 :: 		
0x0F8A	0xB2F2    UXTB	R2, R6
;__Lib_TFT.c, 1209 :: 		
L___Lib_TFT__TFT_Write_Char181:
;__Lib_TFT.c, 1211 :: 		
; mask start address is: 8 (R2)
0x0F8C	0xF89D1015  LDRB	R1, [SP, #21]
0x0F90	0x4011    ANDS	R1, R2
0x0F92	0xB2C9    UXTB	R1, R1
0x0F94	0xB1B1    CBZ	R1, L___Lib_TFT__TFT_Write_Char182
;__Lib_TFT.c, 1212 :: 		
0x0F96	0x4920    LDR	R1, [PC, #128]
0x0F98	0x8809    LDRH	R1, [R1, #0]
0x0F9A	0xF88D2004  STRB	R2, [SP, #4]
0x0F9E	0xF88D0005  STRB	R0, [SP, #5]
0x0FA2	0xF8AD3006  STRH	R3, [SP, #6]
0x0FA6	0xF8AD4008  STRH	R4, [SP, #8]
0x0FAA	0xB28A    UXTH	R2, R1
0x0FAC	0xB221    SXTH	R1, R4
0x0FAE	0xB218    SXTH	R0, R3
0x0FB0	0xF7FFF98E  BL	_TFT_Dot+0
0x0FB4	0xF8BD4008  LDRH	R4, [SP, #8]
0x0FB8	0xF8BD3006  LDRH	R3, [SP, #6]
0x0FBC	0xF89D0005  LDRB	R0, [SP, #5]
0x0FC0	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char182:
;__Lib_TFT.c, 1215 :: 		
0x0FC4	0x1E61    SUBS	R1, R4, #1
; x end address is: 16 (R4)
; x start address is: 20 (R5)
0x0FC6	0xB28D    UXTH	R5, R1
;__Lib_TFT.c, 1216 :: 		
0x0FC8	0x0051    LSLS	R1, R2, #1
; mask end address is: 8 (R2)
; mask start address is: 24 (R6)
0x0FCA	0xB2CE    UXTB	R6, R1
;__Lib_TFT.c, 1205 :: 		
0x0FCC	0xF89D100C  LDRB	R1, [SP, #12]
0x0FD0	0x1C49    ADDS	R1, R1, #1
0x0FD2	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 1217 :: 		
; x end address is: 20 (R5)
; mask end address is: 24 (R6)
0x0FD6	0xB2AC    UXTH	R4, R5
0x0FD8	0xE7C7    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char179:
;__Lib_TFT.c, 1219 :: 		
; x start address is: 16 (R4)
0x0FDA	0x1C5B    ADDS	R3, R3, #1
0x0FDC	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1202 :: 		
0x0FDE	0x1C41    ADDS	R1, R0, #1
; yCnt end address is: 0 (R0)
; yCnt start address is: 8 (R2)
0x0FE0	0xB2CA    UXTB	R2, R1
;__Lib_TFT.c, 1220 :: 		
0x0FE2	0xB2A0    UXTH	R0, R4
; x end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0FE4	0xE7B5    B	L___Lib_TFT__TFT_Write_Char175
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1223 :: 		
; x start address is: 0 (R0)
0x0FE6	0x1E42    SUBS	R2, R0, #1
; x end address is: 0 (R0)
0x0FE8	0x4908    LDR	R1, [PC, #32]
0x0FEA	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1224 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1225 :: 		
L_end__TFT_Write_Char:
0x0FEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF0	0xB006    ADD	SP, SP, #24
0x0FF2	0x4770    BX	LR
0x0FF4	0x00472000  	__Lib_TFT_FontInitialized+0
0x0FF8	0x3E220000  	_TFT_defaultFont+0
0x0FFC	0x00962000  	__Lib_TFT__fontFirstChar+0
0x1000	0x00A82000  	__Lib_TFT__fontLastChar+0
0x1004	0x00A42000  	__Lib_TFT__font+0
0x1008	0x00AE2000  	__Lib_TFT_FontOrientation+0
0x100C	0x00B62000  	__Lib_TFT_y_cord+0
0x1010	0x00AA2000  	__Lib_TFT__fontHeight+0
0x1014	0x00B42000  	__Lib_TFT_x_cord+0
0x1018	0x00AC2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_Debounce_INT:
;Misc_Routines.c, 427 :: 		char Debounce_INT() {
;Misc_Routines.c, 428 :: 		char i = 0, j = 0, intn_d = 0;
; j start address is: 8 (R2)
0x2BDC	0x2200    MOVS	R2, #0
;Misc_Routines.c, 429 :: 		for(i = 0; i < 5; i++) {
; i start address is: 4 (R1)
0x2BDE	0x2100    MOVS	R1, #0
; j end address is: 8 (R2)
; i end address is: 4 (R1)
L_Debounce_INT49:
; i start address is: 4 (R1)
; j start address is: 8 (R2)
0x2BE0	0x2905    CMP	R1, #5
0x2BE2	0xD209    BCS	L_Debounce_INT50
;Misc_Routines.c, 430 :: 		intn_d = INT;
0x2BE4	0x4807    LDR	R0, [PC, #28]
; intn_d start address is: 0 (R0)
0x2BE6	0x6800    LDR	R0, [R0, #0]
;Misc_Routines.c, 431 :: 		if (intn_d == 1)
0x2BE8	0x2801    CMP	R0, #1
0x2BEA	0xD102    BNE	L__Debounce_INT61
; intn_d end address is: 0 (R0)
;Misc_Routines.c, 432 :: 		j++;
0x2BEC	0x1C52    ADDS	R2, R2, #1
0x2BEE	0xB2D2    UXTB	R2, R2
; j end address is: 8 (R2)
0x2BF0	0xE7FF    B	L_Debounce_INT52
L__Debounce_INT61:
;Misc_Routines.c, 431 :: 		if (intn_d == 1)
;Misc_Routines.c, 432 :: 		j++;
L_Debounce_INT52:
;Misc_Routines.c, 429 :: 		for(i = 0; i < 5; i++) {
; j start address is: 8 (R2)
0x2BF2	0x1C49    ADDS	R1, R1, #1
0x2BF4	0xB2C9    UXTB	R1, R1
;Misc_Routines.c, 433 :: 		}
; i end address is: 4 (R1)
0x2BF6	0xE7F3    B	L_Debounce_INT49
L_Debounce_INT50:
;Misc_Routines.c, 434 :: 		if (j > 2)
0x2BF8	0x2A02    CMP	R2, #2
0x2BFA	0xD901    BLS	L_Debounce_INT53
; j end address is: 8 (R2)
;Misc_Routines.c, 435 :: 		return 1;
0x2BFC	0x2001    MOVS	R0, #1
0x2BFE	0xE000    B	L_end_Debounce_INT
L_Debounce_INT53:
;Misc_Routines.c, 437 :: 		return 0;
0x2C00	0x2000    MOVS	R0, #0
;Misc_Routines.c, 438 :: 		}
L_end_Debounce_INT:
0x2C02	0x4770    BX	LR
0x2C04	0x81A84222  	INT+0
; end of _Debounce_INT
_read_RX_FIFO:
;ReadWrite_Routines.c, 97 :: 		void read_RX_FIFO() {
0x28B8	0xB082    SUB	SP, SP, #8
0x28BA	0xF8CDE000  STR	LR, [SP, #0]
;ReadWrite_Routines.c, 98 :: 		unsigned short int temp = 0;
;ReadWrite_Routines.c, 99 :: 		int i = 0;
;ReadWrite_Routines.c, 101 :: 		temp = read_ZIGBEE_short(BBREG1);      // disable receiving packets off air.
0x28BE	0x2039    MOVS	R0, #57
0x28C0	0xB240    SXTB	R0, R0
0x28C2	0xF7FEF90F  BL	_read_ZIGBEE_short+0
;ReadWrite_Routines.c, 102 :: 		temp = temp | 0x04;                    // mask for disable receiving packets
0x28C6	0xB2C0    UXTB	R0, R0
0x28C8	0xF0400004  ORR	R0, R0, #4
;ReadWrite_Routines.c, 103 :: 		write_ZIGBEE_short(BBREG1, temp);
0x28CC	0xB241    SXTB	R1, R0
0x28CE	0x2039    MOVS	R0, #57
0x28D0	0xB240    SXTB	R0, R0
0x28D2	0xF7FEFC6D  BL	_write_ZIGBEE_short+0
;ReadWrite_Routines.c, 105 :: 		for(i=0; i<128; i++) {
; i start address is: 24 (R6)
0x28D6	0x2600    MOVS	R6, #0
0x28D8	0xB236    SXTH	R6, R6
; i end address is: 24 (R6)
L_read_RX_FIFO0:
; i start address is: 24 (R6)
0x28DA	0x2E80    CMP	R6, #128
0x28DC	0xDA19    BGE	L_read_RX_FIFO1
;ReadWrite_Routines.c, 106 :: 		if(i <  (1 + DATA_LENGHT + HEADER_LENGHT + 2 + 1 + 1))
0x28DE	0x2E11    CMP	R6, #17
0x28E0	0xDA0A    BGE	L_read_RX_FIFO3
;ReadWrite_Routines.c, 107 :: 		data_RX_FIFO[i] = read_ZIGBEE_long(address_RX_FIFO + i);  // reading valid data from RX FIFO
0x28E2	0x481B    LDR	R0, [PC, #108]
0x28E4	0x1980    ADDS	R0, R0, R6
0x28E6	0x9001    STR	R0, [SP, #4]
0x28E8	0x481A    LDR	R0, [PC, #104]
0x28EA	0xF9B00000  LDRSH	R0, [R0, #0]
0x28EE	0x1980    ADDS	R0, R0, R6
0x28F0	0xF7FFFBB6  BL	_read_ZIGBEE_long+0
0x28F4	0x9901    LDR	R1, [SP, #4]
0x28F6	0x7008    STRB	R0, [R1, #0]
L_read_RX_FIFO3:
;ReadWrite_Routines.c, 108 :: 		if(i >= (1 + DATA_LENGHT + HEADER_LENGHT + 2 + 1 + 1))
0x28F8	0x2E11    CMP	R6, #17
0x28FA	0xDB07    BLT	L_read_RX_FIFO4
;ReadWrite_Routines.c, 109 :: 		lost_data = read_ZIGBEE_long(address_RX_FIFO + i);        // reading invalid data from RX FIFO
0x28FC	0x4815    LDR	R0, [PC, #84]
0x28FE	0xF9B00000  LDRSH	R0, [R0, #0]
0x2902	0x1980    ADDS	R0, R0, R6
0x2904	0xF7FFFBAC  BL	_read_ZIGBEE_long+0
0x2908	0x4913    LDR	R1, [PC, #76]
0x290A	0x7008    STRB	R0, [R1, #0]
L_read_RX_FIFO4:
;ReadWrite_Routines.c, 105 :: 		for(i=0; i<128; i++) {
0x290C	0x1C76    ADDS	R6, R6, #1
0x290E	0xB236    SXTH	R6, R6
;ReadWrite_Routines.c, 110 :: 		}
; i end address is: 24 (R6)
0x2910	0xE7E3    B	L_read_RX_FIFO0
L_read_RX_FIFO1:
;ReadWrite_Routines.c, 112 :: 		DATA_RX[0] = data_RX_FIFO[HEADER_LENGHT + 1];               // coping valid data
0x2912	0x4812    LDR	R0, [PC, #72]
0x2914	0xF9901000  LDRSB	R1, [R0, #0]
0x2918	0x4811    LDR	R0, [PC, #68]
0x291A	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 113 :: 		LQI   = data_RX_FIFO[1 + HEADER_LENGHT + DATA_LENGHT + 2];  // coping valid data
0x291C	0x4811    LDR	R0, [PC, #68]
0x291E	0xF9901000  LDRSB	R1, [R0, #0]
0x2922	0x4811    LDR	R0, [PC, #68]
0x2924	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 114 :: 		RSSI2 = data_RX_FIFO[1 + HEADER_LENGHT + DATA_LENGHT + 3];  // coping valid data
0x2926	0x4811    LDR	R0, [PC, #68]
0x2928	0xF9901000  LDRSB	R1, [R0, #0]
0x292C	0x4810    LDR	R0, [PC, #64]
0x292E	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 116 :: 		temp = read_ZIGBEE_short(BBREG1);      // enable receiving packets off air.
0x2930	0x2039    MOVS	R0, #57
0x2932	0xB240    SXTB	R0, R0
0x2934	0xF7FEF8D6  BL	_read_ZIGBEE_short+0
;ReadWrite_Routines.c, 117 :: 		temp = temp & (!0x04);                 // mask for enable receiving
0x2938	0xB2C0    UXTB	R0, R0
0x293A	0xF0000000  AND	R0, R0, #0
;ReadWrite_Routines.c, 118 :: 		write_ZIGBEE_short(BBREG1, temp);
0x293E	0xB241    SXTB	R1, R0
0x2940	0x2039    MOVS	R0, #57
0x2942	0xB240    SXTB	R0, R0
0x2944	0xF7FEFC34  BL	_write_ZIGBEE_short+0
;ReadWrite_Routines.c, 119 :: 		}
L_end_read_RX_FIFO:
0x2948	0xF8DDE000  LDR	LR, [SP, #0]
0x294C	0xB002    ADD	SP, SP, #8
0x294E	0x4770    BX	LR
0x2950	0x00702000  	_data_RX_FIFO+0
0x2954	0x00542000  	_address_RX_FIFO+0
0x2958	0x00522000  	_lost_data+0
0x295C	0x007C2000  	_data_RX_FIFO+12
0x2960	0x00532000  	_DATA_RX+0
0x2964	0x007F2000  	_data_RX_FIFO+15
0x2968	0x004F2000  	_LQI+0
0x296C	0x00802000  	_data_RX_FIFO+16
0x2970	0x00502000  	_RSSI2+0
; end of _read_RX_FIFO
_read_ZIGBEE_long:
;ReadWrite_Routines.c, 67 :: 		short int read_ZIGBEE_long(int address) {
; address start address is: 0 (R0)
0x2060	0xB081    SUB	SP, SP, #4
0x2062	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;ReadWrite_Routines.c, 68 :: 		short int data_r = 0, dummy_data_r = 0;
; dummy_data_r start address is: 16 (R4)
0x2066	0x2400    MOVS	R4, #0
0x2068	0xB264    SXTB	R4, R4
;ReadWrite_Routines.c, 69 :: 		short int address_high = 0, address_low = 0;
;ReadWrite_Routines.c, 71 :: 		CS = 0;
0x206A	0x2200    MOVS	R2, #0
0x206C	0x4911    LDR	R1, [PC, #68]
0x206E	0x600A    STR	R2, [R1, #0]
;ReadWrite_Routines.c, 73 :: 		address_high = ((short int)(address >> 3) & 0b01111111) | 0x80;  //calculating addressing mode
0x2070	0x10C1    ASRS	R1, R0, #3
0x2072	0xB249    SXTB	R1, R1
0x2074	0xF001017F  AND	R1, R1, #127
0x2078	0xB249    SXTB	R1, R1
0x207A	0xF0410280  ORR	R2, R1, #128
;ReadWrite_Routines.c, 74 :: 		address_low  = ((short int)(address << 5) & 0b11100000);         //calculating addressing mode
0x207E	0x0141    LSLS	R1, R0, #5
; address end address is: 0 (R0)
0x2080	0xB249    SXTB	R1, R1
0x2082	0xF00101E0  AND	R1, R1, #224
; address_low start address is: 20 (R5)
0x2086	0xB24D    SXTB	R5, R1
;ReadWrite_Routines.c, 75 :: 		SPI3_Write(address_high);            // addressing register
0x2088	0xB250    SXTB	R0, R2
0x208A	0xB280    UXTH	R0, R0
0x208C	0xF7FEFADA  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 76 :: 		SPI3_Write(address_low);             // addressing register
0x2090	0xB268    SXTB	R0, R5
0x2092	0xB280    UXTH	R0, R0
; address_low end address is: 20 (R5)
0x2094	0xF7FEFAD6  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 77 :: 		data_r = SPI3_Read(dummy_data_r);    // read data from register
0x2098	0xB260    SXTB	R0, R4
0x209A	0xB280    UXTH	R0, R0
; dummy_data_r end address is: 16 (R4)
0x209C	0xF7FEFA1C  BL	_SPI3_Read+0
;ReadWrite_Routines.c, 79 :: 		CS = 1;
0x20A0	0x2201    MOVS	R2, #1
0x20A2	0xB252    SXTB	R2, R2
0x20A4	0x4903    LDR	R1, [PC, #12]
0x20A6	0x600A    STR	R2, [R1, #0]
;ReadWrite_Routines.c, 80 :: 		return data_r;
0x20A8	0xB240    SXTB	R0, R0
;ReadWrite_Routines.c, 81 :: 		}
L_end_read_ZIGBEE_long:
0x20AA	0xF8DDE000  LDR	LR, [SP, #0]
0x20AE	0xB001    ADD	SP, SP, #4
0x20B0	0x4770    BX	LR
0x20B2	0xBF00    NOP
0x20B4	0x81B44222  	CS+0
; end of _read_ZIGBEE_long
_ByteToStr:
;__Lib_Conversions.c, 82 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x27AC	0xB081    SUB	SP, SP, #4
0x27AE	0x460A    MOV	R2, R1
0x27B0	0xB2C1    UXTB	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 85 :: 		
; DigitPos start address is: 0 (R0)
0x27B2	0x2000    MOVS	R0, #0
; output end address is: 8 (R2)
; input end address is: 4 (R1)
; DigitPos end address is: 0 (R0)
0x27B4	0x4614    MOV	R4, R2
L_ByteToStr0:
; DigitPos start address is: 0 (R0)
; output start address is: 16 (R4)
; input start address is: 4 (R1)
0x27B6	0x2803    CMP	R0, #3
0x27B8	0xD205    BCS	L_ByteToStr1
;__Lib_Conversions.c, 86 :: 		
0x27BA	0x1823    ADDS	R3, R4, R0
0x27BC	0x2220    MOVS	R2, #32
0x27BE	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 85 :: 		
0x27C0	0x1C40    ADDS	R0, R0, #1
0x27C2	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 86 :: 		
0x27C4	0xE7F7    B	L_ByteToStr0
L_ByteToStr1:
;__Lib_Conversions.c, 88 :: 		
0x27C6	0x1823    ADDS	R3, R4, R0
0x27C8	0x2200    MOVS	R2, #0
0x27CA	0x701A    STRB	R2, [R3, #0]
0x27CC	0x1E40    SUBS	R0, R0, #1
0x27CE	0xB2C0    UXTB	R0, R0
; output end address is: 16 (R4)
; DigitPos end address is: 0 (R0)
0x27D0	0x4625    MOV	R5, R4
;__Lib_Conversions.c, 90 :: 		
L_ByteToStr3:
;__Lib_Conversions.c, 91 :: 		
; DigitPos start address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 20 (R5)
0x27D2	0x182C    ADDS	R4, R5, R0
0x27D4	0x230A    MOVS	R3, #10
0x27D6	0xFBB1F2F3  UDIV	R2, R1, R3
0x27DA	0xFB031212  MLS	R2, R3, R2, R1
0x27DE	0xB2D2    UXTB	R2, R2
0x27E0	0x3230    ADDS	R2, #48
0x27E2	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 92 :: 		
0x27E4	0x220A    MOVS	R2, #10
0x27E6	0xFBB1F2F2  UDIV	R2, R1, R2
0x27EA	0xB2D2    UXTB	R2, R2
0x27EC	0xB2D1    UXTB	R1, R2
; input end address is: 4 (R1)
;__Lib_Conversions.c, 93 :: 		
0x27EE	0xB902    CBNZ	R2, L_ByteToStr5
; output end address is: 20 (R5)
; input end address is: 4 (R1)
; DigitPos end address is: 0 (R0)
;__Lib_Conversions.c, 94 :: 		
0x27F0	0xE002    B	L_ByteToStr4
L_ByteToStr5:
;__Lib_Conversions.c, 95 :: 		
; DigitPos start address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 20 (R5)
0x27F2	0x1E40    SUBS	R0, R0, #1
0x27F4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 96 :: 		
; output end address is: 20 (R5)
; input end address is: 4 (R1)
; DigitPos end address is: 0 (R0)
0x27F6	0xE7EC    B	L_ByteToStr3
L_ByteToStr4:
;__Lib_Conversions.c, 97 :: 		
L_end_ByteToStr:
0x27F8	0xB001    ADD	SP, SP, #4
0x27FA	0x4770    BX	LR
; end of _ByteToStr
___CC2DW:
;__Lib_System_105_107.c, 21 :: 		
0x27FC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 23 :: 		
L_loopDW:
;__Lib_System_105_107.c, 24 :: 		
0x27FE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 25 :: 		
0x2802	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 26 :: 		
0x2806	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 27 :: 		
0x280A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 29 :: 		
L_end___CC2DW:
0x280C	0xB001    ADD	SP, SP, #4
0x280E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 63 :: 		
0x2810	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 65 :: 		
0x2812	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 66 :: 		
0x2816	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 67 :: 		
0x281A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 68 :: 		
0x281E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 69 :: 		
0x2820	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 70 :: 		
0x2824	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 71 :: 		
0x2826	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 72 :: 		
0x2828	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 73 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 74 :: 		
0x282A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 75 :: 		
0x282E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x2832	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x2834	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 78 :: 		
0x2838	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 79 :: 		
0x283A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 80 :: 		
0x283C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 81 :: 		
0x2840	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 82 :: 		
0x2844	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
L_norep:
;__Lib_System_105_107.c, 85 :: 		
L_end___FillZeros:
0x2846	0xB001    ADD	SP, SP, #4
0x2848	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 338 :: 		
0x2C24	0xB081    SUB	SP, SP, #4
0x2C26	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 341 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2C2A	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 342 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2C2C	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 343 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2C2E	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 344 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2C30	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 351 :: 		
0x2C32	0xF64B3080  MOVW	R0, #48000
0x2C36	0x4281    CMP	R1, R0
0x2C38	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC228
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 352 :: 		
0x2C3A	0x4846    LDR	R0, [PC, #280]
0x2C3C	0x6800    LDR	R0, [R0, #0]
0x2C3E	0xF0400102  ORR	R1, R0, #2
0x2C42	0x4844    LDR	R0, [PC, #272]
0x2C44	0x6001    STR	R1, [R0, #0]
0x2C46	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC229
L___Lib_System_105_107_InitialSetUpRCCRCC228:
;__Lib_System_105_107.c, 353 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2C48	0xF64550C0  MOVW	R0, #24000
0x2C4C	0x4281    CMP	R1, R0
0x2C4E	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 354 :: 		
0x2C50	0x4840    LDR	R0, [PC, #256]
0x2C52	0x6800    LDR	R0, [R0, #0]
0x2C54	0xF0400101  ORR	R1, R0, #1
0x2C58	0x483E    LDR	R0, [PC, #248]
0x2C5A	0x6001    STR	R1, [R0, #0]
0x2C5C	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC231
L___Lib_System_105_107_InitialSetUpRCCRCC230:
;__Lib_System_105_107.c, 356 :: 		
0x2C5E	0x483D    LDR	R0, [PC, #244]
0x2C60	0x6801    LDR	R1, [R0, #0]
0x2C62	0xF06F0007  MVN	R0, #7
0x2C66	0x4001    ANDS	R1, R0
0x2C68	0x483A    LDR	R0, [PC, #232]
0x2C6A	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC231:
L___Lib_System_105_107_InitialSetUpRCCRCC229:
;__Lib_System_105_107.c, 358 :: 		
0x2C6C	0xF7FFFDEE  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 360 :: 		
0x2C70	0x4839    LDR	R0, [PC, #228]
0x2C72	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 361 :: 		
0x2C74	0x4839    LDR	R0, [PC, #228]
0x2C76	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 362 :: 		
0x2C78	0x4839    LDR	R0, [PC, #228]
0x2C7A	0xEA020100  AND	R1, R2, R0, LSL #0
0x2C7E	0x4839    LDR	R0, [PC, #228]
0x2C80	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 364 :: 		
0x2C82	0xF0020001  AND	R0, R2, #1
0x2C86	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2C88	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 365 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC233:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2C8A	0x4836    LDR	R0, [PC, #216]
0x2C8C	0x6800    LDR	R0, [R0, #0]
0x2C8E	0xF0000002  AND	R0, R0, #2
0x2C92	0x2800    CMP	R0, #0
0x2C94	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC234
;__Lib_System_105_107.c, 366 :: 		
0x2C96	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 367 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2C98	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 364 :: 		
0x2C9A	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 367 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 369 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2C9C	0xF4023080  AND	R0, R2, #65536
0x2CA0	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x2CA2	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 370 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2CA4	0x482F    LDR	R0, [PC, #188]
0x2CA6	0x6800    LDR	R0, [R0, #0]
0x2CA8	0xF4003000  AND	R0, R0, #131072
0x2CAC	0x2800    CMP	R0, #0
0x2CAE	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 371 :: 		
0x2CB0	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 372 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2CB2	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 369 :: 		
0x2CB4	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 372 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 374 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2CB6	0xF0025080  AND	R0, R2, #268435456
0x2CBA	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 375 :: 		
0x2CBC	0x4829    LDR	R0, [PC, #164]
0x2CBE	0x6800    LDR	R0, [R0, #0]
0x2CC0	0xF0405180  ORR	R1, R0, #268435456
0x2CC4	0x4827    LDR	R0, [PC, #156]
0x2CC6	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 376 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2CC8	0x4826    LDR	R0, [PC, #152]
0x2CCA	0x6800    LDR	R0, [R0, #0]
0x2CCC	0xF0005000  AND	R0, R0, #536870912
0x2CD0	0x2800    CMP	R0, #0
0x2CD2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 377 :: 		
0x2CD4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2CD6	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 374 :: 		
;__Lib_System_105_107.c, 378 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 380 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2CD8	0xF0026080  AND	R0, R2, #67108864
0x2CDC	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 381 :: 		
0x2CDE	0x4821    LDR	R0, [PC, #132]
0x2CE0	0x6800    LDR	R0, [R0, #0]
0x2CE2	0xF0406180  ORR	R1, R0, #67108864
0x2CE6	0x481F    LDR	R0, [PC, #124]
0x2CE8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2CEA	0x4611    MOV	R1, R2
0x2CEC	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 382 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2CEE	0x481D    LDR	R0, [PC, #116]
0x2CF0	0x6800    LDR	R0, [R0, #0]
0x2CF2	0xF0006000  AND	R0, R0, #134217728
0x2CF6	0x2800    CMP	R0, #0
0x2CF8	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 383 :: 		
0x2CFA	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 384 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2CFC	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 380 :: 		
0x2CFE	0x4611    MOV	R1, R2
0x2D00	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 384 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2D02	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2D06	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
;__Lib_System_105_107.c, 387 :: 		
0x2D08	0x4816    LDR	R0, [PC, #88]
0x2D0A	0x6800    LDR	R0, [R0, #0]
0x2D0C	0xF0407180  ORR	R1, R0, #16777216
0x2D10	0x4814    LDR	R0, [PC, #80]
0x2D12	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2D14	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 388 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x2D16	0x4813    LDR	R0, [PC, #76]
0x2D18	0x6800    LDR	R0, [R0, #0]
0x2D1A	0xF0007000  AND	R0, R0, #33554432
0x2D1E	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 389 :: 		
0x2D20	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 390 :: 		
0x2D22	0x460A    MOV	R2, R1
0x2D24	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 386 :: 		
;__Lib_System_105_107.c, 390 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 394 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x2D26	0x480C    LDR	R0, [PC, #48]
0x2D28	0x6800    LDR	R0, [R0, #0]
0x2D2A	0xF000010C  AND	R1, R0, #12
0x2D2E	0x0090    LSLS	R0, R2, #2
0x2D30	0xF000000C  AND	R0, R0, #12
0x2D34	0x4281    CMP	R1, R0
0x2D36	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC248
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2D38	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 396 :: 		
L_end_InitialSetUpRCCRCC2:
0x2D3A	0xF8DDE000  LDR	LR, [SP, #0]
0x2D3E	0xB001    ADD	SP, SP, #4
0x2D40	0x4770    BX	LR
0x2D42	0xBF00    NOP
0x2D44	0x00810501  	#83951745
0x2D48	0x0402001D  	#1901570
0x2D4C	0x06440001  	#67140
0x2D50	0x19400001  	#72000
0x2D54	0x20004002  	FLASH_ACR+0
0x2D58	0x10044002  	RCC_CFGR+0
0x2D5C	0x102C4002  	RCC_CFGR2+0
0x2D60	0xFFFF000F  	#1048575
0x2D64	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 311 :: 		
0x284C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 314 :: 		
0x284E	0x4815    LDR	R0, [PC, #84]
0x2850	0x6800    LDR	R0, [R0, #0]
0x2852	0xF0400101  ORR	R1, R0, #1
0x2856	0x4813    LDR	R0, [PC, #76]
0x2858	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 317 :: 		
0x285A	0x4913    LDR	R1, [PC, #76]
0x285C	0x4813    LDR	R0, [PC, #76]
0x285E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 320 :: 		
0x2860	0x4810    LDR	R0, [PC, #64]
0x2862	0x6801    LDR	R1, [R0, #0]
0x2864	0x4812    LDR	R0, [PC, #72]
0x2866	0x4001    ANDS	R1, R0
0x2868	0x480E    LDR	R0, [PC, #56]
0x286A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 323 :: 		
0x286C	0x480D    LDR	R0, [PC, #52]
0x286E	0x6801    LDR	R1, [R0, #0]
0x2870	0xF46F2080  MVN	R0, #262144
0x2874	0x4001    ANDS	R1, R0
0x2876	0x480B    LDR	R0, [PC, #44]
0x2878	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 326 :: 		
0x287A	0x480C    LDR	R0, [PC, #48]
0x287C	0x6801    LDR	R1, [R0, #0]
0x287E	0xF46F00FE  MVN	R0, #8323072
0x2882	0x4001    ANDS	R1, R0
0x2884	0x4809    LDR	R0, [PC, #36]
0x2886	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 329 :: 		
0x2888	0x4806    LDR	R0, [PC, #24]
0x288A	0x6801    LDR	R1, [R0, #0]
0x288C	0xF06F50A0  MVN	R0, #335544320
0x2890	0x4001    ANDS	R1, R0
0x2892	0x4804    LDR	R0, [PC, #16]
0x2894	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 332 :: 		
0x2896	0xF04F0100  MOV	R1, #0
0x289A	0x4806    LDR	R0, [PC, #24]
0x289C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 336 :: 		
L_end_SystemClockSetDefault:
0x289E	0xB001    ADD	SP, SP, #4
0x28A0	0x4770    BX	LR
0x28A2	0xBF00    NOP
0x28A4	0x10004002  	RCC_CR+0
0x28A8	0x0000F0FF  	#-251723776
0x28AC	0x10044002  	RCC_CFGR+0
0x28B0	0xFFFFFEF6  	#-17367041
0x28B4	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 398 :: 		
0x2C08	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 399 :: 		
0x2C0A	0x4902    LDR	R1, [PC, #8]
0x2C0C	0x4802    LDR	R0, [PC, #8]
0x2C0E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
L_end_InitialSetUpFosc:
0x2C10	0xB001    ADD	SP, SP, #4
0x2C12	0x4770    BX	LR
0x2C14	0x19400001  	#72000
0x2C18	0x00902000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 262 :: 		
0x2C1C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 263 :: 		
L___GenExcept24:
0x2C1E	0xE7FE    B	L___GenExcept24
;__Lib_System_105_107.c, 264 :: 		
L_end___GenExcept:
0x2C20	0xB001    ADD	SP, SP, #4
0x2C22	0x4770    BX	LR
; end of ___GenExcept
0x4E00	0xB500    PUSH	(R14)
0x4E02	0xF8DFB014  LDR	R11, [PC, #20]
0x4E06	0xF8DFA014  LDR	R10, [PC, #20]
0x4E0A	0xF8DFC014  LDR	R12, [PC, #20]
0x4E0E	0xF7FDFCF5  BL	10236
0x4E12	0xBD00    POP	(R15)
0x4E14	0x4770    BX	LR
0x4E16	0xBF00    NOP
0x4E18	0x00002000  	#536870912
0x4E1C	0x004F2000  	#536870991
0x4E20	0x4DB00000  	#19888
0x4E80	0xB500    PUSH	(R14)
0x4E82	0xF8DFB010  LDR	R11, [PC, #16]
0x4E86	0xF8DFA010  LDR	R10, [PC, #16]
0x4E8A	0xF7FDFCC1  BL	10256
0x4E8E	0xBD00    POP	(R15)
0x4E90	0x4770    BX	LR
0x4E92	0xBF00    NOP
0x4E94	0x00002000  	#536870912
0x4E98	0x00DC2000  	#536871132
;Receiver.c,213 :: _HandelGothic_BT21x22_Regular [4110]
0x2E14	0x00200000 ;_HandelGothic_BT21x22_Regular+0
0x2E18	0x0016007F ;_HandelGothic_BT21x22_Regular+4
0x2E1C	0x00018801 ;_HandelGothic_BT21x22_Regular+8
0x2E20	0x00019E05 ;_HandelGothic_BT21x22_Regular+12
0x2E24	0x0001B406 ;_HandelGothic_BT21x22_Regular+16
0x2E28	0x0001CA0E ;_HandelGothic_BT21x22_Regular+20
0x2E2C	0x0001F60E ;_HandelGothic_BT21x22_Regular+24
0x2E30	0x00022211 ;_HandelGothic_BT21x22_Regular+28
0x2E34	0x0002640F ;_HandelGothic_BT21x22_Regular+32
0x2E38	0x00029003 ;_HandelGothic_BT21x22_Regular+36
0x2E3C	0x0002A606 ;_HandelGothic_BT21x22_Regular+40
0x2E40	0x0002BC06 ;_HandelGothic_BT21x22_Regular+44
0x2E44	0x0002D209 ;_HandelGothic_BT21x22_Regular+48
0x2E48	0x0002FE0E ;_HandelGothic_BT21x22_Regular+52
0x2E4C	0x00032A03 ;_HandelGothic_BT21x22_Regular+56
0x2E50	0x00034006 ;_HandelGothic_BT21x22_Regular+60
0x2E54	0x00035603 ;_HandelGothic_BT21x22_Regular+64
0x2E58	0x00036C08 ;_HandelGothic_BT21x22_Regular+68
0x2E5C	0x0003820E ;_HandelGothic_BT21x22_Regular+72
0x2E60	0x0003AE04 ;_HandelGothic_BT21x22_Regular+76
0x2E64	0x0003C40C ;_HandelGothic_BT21x22_Regular+80
0x2E68	0x0003F00B ;_HandelGothic_BT21x22_Regular+84
0x2E6C	0x00041C0F ;_HandelGothic_BT21x22_Regular+88
0x2E70	0x0004480C ;_HandelGothic_BT21x22_Regular+92
0x2E74	0x0004740E ;_HandelGothic_BT21x22_Regular+96
0x2E78	0x0004A00C ;_HandelGothic_BT21x22_Regular+100
0x2E7C	0x0004CC0D ;_HandelGothic_BT21x22_Regular+104
0x2E80	0x0004F80D ;_HandelGothic_BT21x22_Regular+108
0x2E84	0x00052403 ;_HandelGothic_BT21x22_Regular+112
0x2E88	0x00053A03 ;_HandelGothic_BT21x22_Regular+116
0x2E8C	0x0005500D ;_HandelGothic_BT21x22_Regular+120
0x2E90	0x00057C0D ;_HandelGothic_BT21x22_Regular+124
0x2E94	0x0005A80D ;_HandelGothic_BT21x22_Regular+128
0x2E98	0x0005D40D ;_HandelGothic_BT21x22_Regular+132
0x2E9C	0x00060012 ;_HandelGothic_BT21x22_Regular+136
0x2EA0	0x0006420F ;_HandelGothic_BT21x22_Regular+140
0x2EA4	0x00066E0D ;_HandelGothic_BT21x22_Regular+144
0x2EA8	0x00069A0C ;_HandelGothic_BT21x22_Regular+148
0x2EAC	0x0006C60E ;_HandelGothic_BT21x22_Regular+152
0x2EB0	0x0006F20C ;_HandelGothic_BT21x22_Regular+156
0x2EB4	0x00071E0C ;_HandelGothic_BT21x22_Regular+160
0x2EB8	0x00074A0E ;_HandelGothic_BT21x22_Regular+164
0x2EBC	0x0007760C ;_HandelGothic_BT21x22_Regular+168
0x2EC0	0x0007A204 ;_HandelGothic_BT21x22_Regular+172
0x2EC4	0x0007B809 ;_HandelGothic_BT21x22_Regular+176
0x2EC8	0x0007E40D ;_HandelGothic_BT21x22_Regular+180
0x2ECC	0x0008100A ;_HandelGothic_BT21x22_Regular+184
0x2ED0	0x00083C10 ;_HandelGothic_BT21x22_Regular+188
0x2ED4	0x0008680D ;_HandelGothic_BT21x22_Regular+192
0x2ED8	0x0008940F ;_HandelGothic_BT21x22_Regular+196
0x2EDC	0x0008C00D ;_HandelGothic_BT21x22_Regular+200
0x2EE0	0x0008EC10 ;_HandelGothic_BT21x22_Regular+204
0x2EE4	0x0009180E ;_HandelGothic_BT21x22_Regular+208
0x2EE8	0x0009440E ;_HandelGothic_BT21x22_Regular+212
0x2EEC	0x0009700B ;_HandelGothic_BT21x22_Regular+216
0x2EF0	0x00099C0D ;_HandelGothic_BT21x22_Regular+220
0x2EF4	0x0009C80E ;_HandelGothic_BT21x22_Regular+224
0x2EF8	0x0009F415 ;_HandelGothic_BT21x22_Regular+228
0x2EFC	0x000A360D ;_HandelGothic_BT21x22_Regular+232
0x2F00	0x000A620C ;_HandelGothic_BT21x22_Regular+236
0x2F04	0x000A8E0D ;_HandelGothic_BT21x22_Regular+240
0x2F08	0x000ABA06 ;_HandelGothic_BT21x22_Regular+244
0x2F0C	0x000AD008 ;_HandelGothic_BT21x22_Regular+248
0x2F10	0x000AE605 ;_HandelGothic_BT21x22_Regular+252
0x2F14	0x000AFC0F ;_HandelGothic_BT21x22_Regular+256
0x2F18	0x000B280A ;_HandelGothic_BT21x22_Regular+260
0x2F1C	0x000B5407 ;_HandelGothic_BT21x22_Regular+264
0x2F20	0x000B6A0B ;_HandelGothic_BT21x22_Regular+268
0x2F24	0x000B960B ;_HandelGothic_BT21x22_Regular+272
0x2F28	0x000BC20A ;_HandelGothic_BT21x22_Regular+276
0x2F2C	0x000BEE0B ;_HandelGothic_BT21x22_Regular+280
0x2F30	0x000C1A0A ;_HandelGothic_BT21x22_Regular+284
0x2F34	0x000C4608 ;_HandelGothic_BT21x22_Regular+288
0x2F38	0x000C5C0B ;_HandelGothic_BT21x22_Regular+292
0x2F3C	0x000C880A ;_HandelGothic_BT21x22_Regular+296
0x2F40	0x000CB404 ;_HandelGothic_BT21x22_Regular+300
0x2F44	0x000CCA04 ;_HandelGothic_BT21x22_Regular+304
0x2F48	0x000CE00B ;_HandelGothic_BT21x22_Regular+308
0x2F4C	0x000D0C04 ;_HandelGothic_BT21x22_Regular+312
0x2F50	0x000D220E ;_HandelGothic_BT21x22_Regular+316
0x2F54	0x000D4E0A ;_HandelGothic_BT21x22_Regular+320
0x2F58	0x000D7A0C ;_HandelGothic_BT21x22_Regular+324
0x2F5C	0x000DA60B ;_HandelGothic_BT21x22_Regular+328
0x2F60	0x000DD20B ;_HandelGothic_BT21x22_Regular+332
0x2F64	0x000DFE08 ;_HandelGothic_BT21x22_Regular+336
0x2F68	0x000E140B ;_HandelGothic_BT21x22_Regular+340
0x2F6C	0x000E4008 ;_HandelGothic_BT21x22_Regular+344
0x2F70	0x000E560A ;_HandelGothic_BT21x22_Regular+348
0x2F74	0x000E820B ;_HandelGothic_BT21x22_Regular+352
0x2F78	0x000EAE11 ;_HandelGothic_BT21x22_Regular+356
0x2F7C	0x000EF00A ;_HandelGothic_BT21x22_Regular+360
0x2F80	0x000F1C0A ;_HandelGothic_BT21x22_Regular+364
0x2F84	0x000F480A ;_HandelGothic_BT21x22_Regular+368
0x2F88	0x000F7408 ;_HandelGothic_BT21x22_Regular+372
0x2F8C	0x000F8A06 ;_HandelGothic_BT21x22_Regular+376
0x2F90	0x000FA007 ;_HandelGothic_BT21x22_Regular+380
0x2F94	0x000FB60D ;_HandelGothic_BT21x22_Regular+384
0x2F98	0x000FE20B ;_HandelGothic_BT21x22_Regular+388
0x2F9C	0x00000000 ;_HandelGothic_BT21x22_Regular+392
0x2FA0	0x00000000 ;_HandelGothic_BT21x22_Regular+396
0x2FA4	0x00000000 ;_HandelGothic_BT21x22_Regular+400
0x2FA8	0x00000000 ;_HandelGothic_BT21x22_Regular+404
0x2FAC	0x00000000 ;_HandelGothic_BT21x22_Regular+408
0x2FB0	0x00000000 ;_HandelGothic_BT21x22_Regular+412
0x2FB4	0x1C1C0000 ;_HandelGothic_BT21x22_Regular+416
0x2FB8	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+420
0x2FBC	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+424
0x2FC0	0x1C1C001C ;_HandelGothic_BT21x22_Regular+428
0x2FC4	0x00000000 ;_HandelGothic_BT21x22_Regular+432
0x2FC8	0x00000000 ;_HandelGothic_BT21x22_Regular+436
0x2FCC	0x36363600 ;_HandelGothic_BT21x22_Regular+440
0x2FD0	0x00003636 ;_HandelGothic_BT21x22_Regular+444
0x2FD4	0x00000000 ;_HandelGothic_BT21x22_Regular+448
0x2FD8	0x00000000 ;_HandelGothic_BT21x22_Regular+452
0x2FDC	0x00000000 ;_HandelGothic_BT21x22_Regular+456
0x2FE0	0x00000000 ;_HandelGothic_BT21x22_Regular+460
0x2FE4	0x1CC00000 ;_HandelGothic_BT21x22_Regular+464
0x2FE8	0x0C600CC0 ;_HandelGothic_BT21x22_Regular+468
0x2FEC	0x3FFC0E60 ;_HandelGothic_BT21x22_Regular+472
0x2FF0	0x03321FFC ;_HandelGothic_BT21x22_Regular+476
0x2FF4	0x1FFE0330 ;_HandelGothic_BT21x22_Regular+480
0x2FF8	0x01980FFF ;_HandelGothic_BT21x22_Regular+484
0x2FFC	0x00CC018C ;_HandelGothic_BT21x22_Regular+488
0x3000	0x000000CE ;_HandelGothic_BT21x22_Regular+492
0x3004	0x00000000 ;_HandelGothic_BT21x22_Regular+496
0x3008	0x00000000 ;_HandelGothic_BT21x22_Regular+500
0x300C	0x00000000 ;_HandelGothic_BT21x22_Regular+504
0x3010	0x1FF80080 ;_HandelGothic_BT21x22_Regular+508
0x3014	0x009E1FFC ;_HandelGothic_BT21x22_Regular+512
0x3018	0x008E008E ;_HandelGothic_BT21x22_Regular+516
0x301C	0x0FFC009E ;_HandelGothic_BT21x22_Regular+520
0x3020	0x38801FF8 ;_HandelGothic_BT21x22_Regular+524
0x3024	0x38803880 ;_HandelGothic_BT21x22_Regular+528
0x3028	0x1FFC3C80 ;_HandelGothic_BT21x22_Regular+532
0x302C	0x00800FFC ;_HandelGothic_BT21x22_Regular+536
0x3030	0x00000000 ;_HandelGothic_BT21x22_Regular+540
0x3034	0x00000000 ;_HandelGothic_BT21x22_Regular+544
0x3038	0x00000000 ;_HandelGothic_BT21x22_Regular+548
0x303C	0x00000000 ;_HandelGothic_BT21x22_Regular+552
0x3040	0x083E0000 ;_HandelGothic_BT21x22_Regular+556
0x3044	0x000C7F00 ;_HandelGothic_BT21x22_Regular+560
0x3048	0x63000463 ;_HandelGothic_BT21x22_Regular+564
0x304C	0x02630006 ;_HandelGothic_BT21x22_Regular+568
0x3050	0x00037F00 ;_HandelGothic_BT21x22_Regular+572
0x3054	0x8000013E ;_HandelGothic_BT21x22_Regular+576
0x3058	0xFD8000F9 ;_HandelGothic_BT21x22_Regular+580
0x305C	0x018C8001 ;_HandelGothic_BT21x22_Regular+584
0x3060	0x40018CC0 ;_HandelGothic_BT21x22_Regular+588
0x3064	0xFC60018C ;_HandelGothic_BT21x22_Regular+592
0x3068	0x00F82001 ;_HandelGothic_BT21x22_Regular+596
0x306C	0x00000000 ;_HandelGothic_BT21x22_Regular+600
0x3070	0x00000000 ;_HandelGothic_BT21x22_Regular+604
0x3074	0x00000000 ;_HandelGothic_BT21x22_Regular+608
0x3078	0x00000000 ;_HandelGothic_BT21x22_Regular+612
0x307C	0x00000000 ;_HandelGothic_BT21x22_Regular+616
0x3080	0x03FC03F8 ;_HandelGothic_BT21x22_Regular+620
0x3084	0x000E001E ;_HandelGothic_BT21x22_Regular+624
0x3088	0x001E000E ;_HandelGothic_BT21x22_Regular+628
0x308C	0x7E7C7E7C ;_HandelGothic_BT21x22_Regular+632
0x3090	0x1C0E1C1E ;_HandelGothic_BT21x22_Regular+636
0x3094	0x0F1E0E0E ;_HandelGothic_BT21x22_Regular+640
0x3098	0x01F807FC ;_HandelGothic_BT21x22_Regular+644
0x309C	0x00000000 ;_HandelGothic_BT21x22_Regular+648
0x30A0	0x00000000 ;_HandelGothic_BT21x22_Regular+652
0x30A4	0x00000000 ;_HandelGothic_BT21x22_Regular+656
0x30A8	0x06060600 ;_HandelGothic_BT21x22_Regular+660
0x30AC	0x00000606 ;_HandelGothic_BT21x22_Regular+664
0x30B0	0x00000000 ;_HandelGothic_BT21x22_Regular+668
0x30B4	0x00000000 ;_HandelGothic_BT21x22_Regular+672
0x30B8	0x00000000 ;_HandelGothic_BT21x22_Regular+676
0x30BC	0x18380000 ;_HandelGothic_BT21x22_Regular+680
0x30C0	0x060C0C0C ;_HandelGothic_BT21x22_Regular+684
0x30C4	0x06060606 ;_HandelGothic_BT21x22_Regular+688
0x30C8	0x0C0C0C06 ;_HandelGothic_BT21x22_Regular+692
0x30CC	0x00003818 ;_HandelGothic_BT21x22_Regular+696
0x30D0	0x00000000 ;_HandelGothic_BT21x22_Regular+700
0x30D4	0x18180C0E ;_HandelGothic_BT21x22_Regular+704
0x30D8	0x30303018 ;_HandelGothic_BT21x22_Regular+708
0x30DC	0x18303030 ;_HandelGothic_BT21x22_Regular+712
0x30E0	0x0E0C1818 ;_HandelGothic_BT21x22_Regular+716
0x30E4	0x00000000 ;_HandelGothic_BT21x22_Regular+720
0x30E8	0x00000000 ;_HandelGothic_BT21x22_Regular+724
0x30EC	0x00300000 ;_HandelGothic_BT21x22_Regular+728
0x30F0	0x01FE00B4 ;_HandelGothic_BT21x22_Regular+732
0x30F4	0x01FE0078 ;_HandelGothic_BT21x22_Regular+736
0x30F8	0x003000B4 ;_HandelGothic_BT21x22_Regular+740
0x30FC	0x00000000 ;_HandelGothic_BT21x22_Regular+744
0x3100	0x00000000 ;_HandelGothic_BT21x22_Regular+748
0x3104	0x00000000 ;_HandelGothic_BT21x22_Regular+752
0x3108	0x00000000 ;_HandelGothic_BT21x22_Regular+756
0x310C	0x00000000 ;_HandelGothic_BT21x22_Regular+760
0x3110	0x00000000 ;_HandelGothic_BT21x22_Regular+764
0x3114	0x00000000 ;_HandelGothic_BT21x22_Regular+768
0x3118	0x00000000 ;_HandelGothic_BT21x22_Regular+772
0x311C	0x01800000 ;_HandelGothic_BT21x22_Regular+776
0x3120	0x01800180 ;_HandelGothic_BT21x22_Regular+780
0x3124	0x01800180 ;_HandelGothic_BT21x22_Regular+784
0x3128	0x3FFC3FFC ;_HandelGothic_BT21x22_Regular+788
0x312C	0x01800180 ;_HandelGothic_BT21x22_Regular+792
0x3130	0x01800180 ;_HandelGothic_BT21x22_Regular+796
0x3134	0x00000180 ;_HandelGothic_BT21x22_Regular+800
0x3138	0x00000000 ;_HandelGothic_BT21x22_Regular+804
0x313C	0x00000000 ;_HandelGothic_BT21x22_Regular+808
0x3140	0x00000000 ;_HandelGothic_BT21x22_Regular+812
0x3144	0x00000000 ;_HandelGothic_BT21x22_Regular+816
0x3148	0x00000000 ;_HandelGothic_BT21x22_Regular+820
0x314C	0x06060000 ;_HandelGothic_BT21x22_Regular+824
0x3150	0x00000204 ;_HandelGothic_BT21x22_Regular+828
0x3154	0x00000000 ;_HandelGothic_BT21x22_Regular+832
0x3158	0x00000000 ;_HandelGothic_BT21x22_Regular+836
0x315C	0x00000000 ;_HandelGothic_BT21x22_Regular+840
0x3160	0x00003F3F ;_HandelGothic_BT21x22_Regular+844
0x3164	0x00000000 ;_HandelGothic_BT21x22_Regular+848
0x3168	0x00000000 ;_HandelGothic_BT21x22_Regular+852
0x316C	0x00000000 ;_HandelGothic_BT21x22_Regular+856
0x3170	0x00000000 ;_HandelGothic_BT21x22_Regular+860
0x3174	0x00000000 ;_HandelGothic_BT21x22_Regular+864
0x3178	0x06060000 ;_HandelGothic_BT21x22_Regular+868
0x317C	0x00000000 ;_HandelGothic_BT21x22_Regular+872
0x3180	0x00000000 ;_HandelGothic_BT21x22_Regular+876
0x3184	0x604040C0 ;_HandelGothic_BT21x22_Regular+880
0x3188	0x18103020 ;_HandelGothic_BT21x22_Regular+884
0x318C	0x040C0808 ;_HandelGothic_BT21x22_Regular+888
0x3190	0x03020206 ;_HandelGothic_BT21x22_Regular+892
0x3194	0x00000000 ;_HandelGothic_BT21x22_Regular+896
0x3198	0x00000000 ;_HandelGothic_BT21x22_Regular+900
0x319C	0x03F00000 ;_HandelGothic_BT21x22_Regular+904
0x31A0	0x1E1E0FFC ;_HandelGothic_BT21x22_Regular+908
0x31A4	0x38071C0E ;_HandelGothic_BT21x22_Regular+912
0x31A8	0x38073807 ;_HandelGothic_BT21x22_Regular+916
0x31AC	0x38073807 ;_HandelGothic_BT21x22_Regular+920
0x31B0	0x1C0E3807 ;_HandelGothic_BT21x22_Regular+924
0x31B4	0x0FFC1E1E ;_HandelGothic_BT21x22_Regular+928
0x31B8	0x000003F0 ;_HandelGothic_BT21x22_Regular+932
0x31BC	0x00000000 ;_HandelGothic_BT21x22_Regular+936
0x31C0	0x00000000 ;_HandelGothic_BT21x22_Regular+940
0x31C4	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+944
0x31C8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+948
0x31CC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+952
0x31D0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+956
0x31D4	0x00000000 ;_HandelGothic_BT21x22_Regular+960
0x31D8	0x00000000 ;_HandelGothic_BT21x22_Regular+964
0x31DC	0x00000000 ;_HandelGothic_BT21x22_Regular+968
0x31E0	0x07FF03FF ;_HandelGothic_BT21x22_Regular+972
0x31E4	0x0E000E00 ;_HandelGothic_BT21x22_Regular+976
0x31E8	0x0E000E00 ;_HandelGothic_BT21x22_Regular+980
0x31EC	0x03FE07FC ;_HandelGothic_BT21x22_Regular+984
0x31F0	0x0007000F ;_HandelGothic_BT21x22_Regular+988
0x31F4	0x00070007 ;_HandelGothic_BT21x22_Regular+992
0x31F8	0x0FFF0FFF ;_HandelGothic_BT21x22_Regular+996
0x31FC	0x00000000 ;_HandelGothic_BT21x22_Regular+1000
0x3200	0x00000000 ;_HandelGothic_BT21x22_Regular+1004
0x3204	0x00000000 ;_HandelGothic_BT21x22_Regular+1008
0x3208	0x00000000 ;_HandelGothic_BT21x22_Regular+1012
0x320C	0x03FF01FF ;_HandelGothic_BT21x22_Regular+1016
0x3210	0x07000780 ;_HandelGothic_BT21x22_Regular+1020
0x3214	0x07800700 ;_HandelGothic_BT21x22_Regular+1024
0x3218	0x03FE03FE ;_HandelGothic_BT21x22_Regular+1028
0x321C	0x07000780 ;_HandelGothic_BT21x22_Regular+1032
0x3220	0x07800700 ;_HandelGothic_BT21x22_Regular+1036
0x3224	0x01FF03FF ;_HandelGothic_BT21x22_Regular+1040
0x3228	0x00000000 ;_HandelGothic_BT21x22_Regular+1044
0x322C	0x00000000 ;_HandelGothic_BT21x22_Regular+1048
0x3230	0x00000000 ;_HandelGothic_BT21x22_Regular+1052
0x3234	0x00000000 ;_HandelGothic_BT21x22_Regular+1056
0x3238	0x1F001E00 ;_HandelGothic_BT21x22_Regular+1060
0x323C	0x1FC01F80 ;_HandelGothic_BT21x22_Regular+1064
0x3240	0x1CF01DE0 ;_HandelGothic_BT21x22_Regular+1068
0x3244	0x1C3C1C78 ;_HandelGothic_BT21x22_Regular+1072
0x3248	0x7FFE1C1E ;_HandelGothic_BT21x22_Regular+1076
0x324C	0x1C007FFE ;_HandelGothic_BT21x22_Regular+1080
0x3250	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1084
0x3254	0x00000000 ;_HandelGothic_BT21x22_Regular+1088
0x3258	0x00000000 ;_HandelGothic_BT21x22_Regular+1092
0x325C	0x00000000 ;_HandelGothic_BT21x22_Regular+1096
0x3260	0x00000000 ;_HandelGothic_BT21x22_Regular+1100
0x3264	0x07FF07FF ;_HandelGothic_BT21x22_Regular+1104
0x3268	0x00070007 ;_HandelGothic_BT21x22_Regular+1108
0x326C	0x00070007 ;_HandelGothic_BT21x22_Regular+1112
0x3270	0x07FF03FF ;_HandelGothic_BT21x22_Regular+1116
0x3274	0x0E000E00 ;_HandelGothic_BT21x22_Regular+1120
0x3278	0x0E000E00 ;_HandelGothic_BT21x22_Regular+1124
0x327C	0x03FF07FF ;_HandelGothic_BT21x22_Regular+1128
0x3280	0x00000000 ;_HandelGothic_BT21x22_Regular+1132
0x3284	0x00000000 ;_HandelGothic_BT21x22_Regular+1136
0x3288	0x00000000 ;_HandelGothic_BT21x22_Regular+1140
0x328C	0x00000000 ;_HandelGothic_BT21x22_Regular+1144
0x3290	0x1FF81FE0 ;_HandelGothic_BT21x22_Regular+1148
0x3294	0x001C003C ;_HandelGothic_BT21x22_Regular+1152
0x3298	0x000E000E ;_HandelGothic_BT21x22_Regular+1156
0x329C	0x1FFE0FFE ;_HandelGothic_BT21x22_Regular+1160
0x32A0	0x380E380E ;_HandelGothic_BT21x22_Regular+1164
0x32A4	0x3C3C381C ;_HandelGothic_BT21x22_Regular+1168
0x32A8	0x07E01FF8 ;_HandelGothic_BT21x22_Regular+1172
0x32AC	0x00000000 ;_HandelGothic_BT21x22_Regular+1176
0x32B0	0x00000000 ;_HandelGothic_BT21x22_Regular+1180
0x32B4	0x00000000 ;_HandelGothic_BT21x22_Regular+1184
0x32B8	0x00000000 ;_HandelGothic_BT21x22_Regular+1188
0x32BC	0x0FFF0FFF ;_HandelGothic_BT21x22_Regular+1192
0x32C0	0x07000F00 ;_HandelGothic_BT21x22_Regular+1196
0x32C4	0x03C00380 ;_HandelGothic_BT21x22_Regular+1200
0x32C8	0x00E001C0 ;_HandelGothic_BT21x22_Regular+1204
0x32CC	0x007800F0 ;_HandelGothic_BT21x22_Regular+1208
0x32D0	0x003C0038 ;_HandelGothic_BT21x22_Regular+1212
0x32D4	0x000F001E ;_HandelGothic_BT21x22_Regular+1216
0x32D8	0x00000000 ;_HandelGothic_BT21x22_Regular+1220
0x32DC	0x00000000 ;_HandelGothic_BT21x22_Regular+1224
0x32E0	0x00000000 ;_HandelGothic_BT21x22_Regular+1228
0x32E4	0x00000000 ;_HandelGothic_BT21x22_Regular+1232
0x32E8	0x0FFE07FC ;_HandelGothic_BT21x22_Regular+1236
0x32EC	0x1C071E0F ;_HandelGothic_BT21x22_Regular+1240
0x32F0	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+1244
0x32F4	0x0FFE0FFE ;_HandelGothic_BT21x22_Regular+1248
0x32F8	0x1C071E0F ;_HandelGothic_BT21x22_Regular+1252
0x32FC	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+1256
0x3300	0x07FC0FFE ;_HandelGothic_BT21x22_Regular+1260
0x3304	0x00000000 ;_HandelGothic_BT21x22_Regular+1264
0x3308	0x00000000 ;_HandelGothic_BT21x22_Regular+1268
0x330C	0x00000000 ;_HandelGothic_BT21x22_Regular+1272
0x3310	0x00000000 ;_HandelGothic_BT21x22_Regular+1276
0x3314	0x07FE01F8 ;_HandelGothic_BT21x22_Regular+1280
0x3318	0x0E070F0F ;_HandelGothic_BT21x22_Regular+1284
0x331C	0x1C071C07 ;_HandelGothic_BT21x22_Regular+1288
0x3320	0x1FFC1FFE ;_HandelGothic_BT21x22_Regular+1292
0x3324	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1296
0x3328	0x0F000E00 ;_HandelGothic_BT21x22_Regular+1300
0x332C	0x01FE07FE ;_HandelGothic_BT21x22_Regular+1304
0x3330	0x00000000 ;_HandelGothic_BT21x22_Regular+1308
0x3334	0x00000000 ;_HandelGothic_BT21x22_Regular+1312
0x3338	0x00000000 ;_HandelGothic_BT21x22_Regular+1316
0x333C	0x00000000 ;_HandelGothic_BT21x22_Regular+1320
0x3340	0x06000000 ;_HandelGothic_BT21x22_Regular+1324
0x3344	0x00000006 ;_HandelGothic_BT21x22_Regular+1328
0x3348	0x00000606 ;_HandelGothic_BT21x22_Regular+1332
0x334C	0x00000000 ;_HandelGothic_BT21x22_Regular+1336
0x3350	0x00000000 ;_HandelGothic_BT21x22_Regular+1340
0x3354	0x00000000 ;_HandelGothic_BT21x22_Regular+1344
0x3358	0x00060600 ;_HandelGothic_BT21x22_Regular+1348
0x335C	0x06060000 ;_HandelGothic_BT21x22_Regular+1352
0x3360	0x00000204 ;_HandelGothic_BT21x22_Regular+1356
0x3364	0x00000000 ;_HandelGothic_BT21x22_Regular+1360
0x3368	0x00000000 ;_HandelGothic_BT21x22_Regular+1364
0x336C	0x00000000 ;_HandelGothic_BT21x22_Regular+1368
0x3370	0x10000000 ;_HandelGothic_BT21x22_Regular+1372
0x3374	0x0F801E00 ;_HandelGothic_BT21x22_Regular+1376
0x3378	0x007C03E0 ;_HandelGothic_BT21x22_Regular+1380
0x337C	0x007C001C ;_HandelGothic_BT21x22_Regular+1384
0x3380	0x0F8003E0 ;_HandelGothic_BT21x22_Regular+1388
0x3384	0x10001E00 ;_HandelGothic_BT21x22_Regular+1392
0x3388	0x00000000 ;_HandelGothic_BT21x22_Regular+1396
0x338C	0x00000000 ;_HandelGothic_BT21x22_Regular+1400
0x3390	0x00000000 ;_HandelGothic_BT21x22_Regular+1404
0x3394	0x00000000 ;_HandelGothic_BT21x22_Regular+1408
0x3398	0x00000000 ;_HandelGothic_BT21x22_Regular+1412
0x339C	0x00000000 ;_HandelGothic_BT21x22_Regular+1416
0x33A0	0x1FFC0000 ;_HandelGothic_BT21x22_Regular+1420
0x33A4	0x00001FFC ;_HandelGothic_BT21x22_Regular+1424
0x33A8	0x1FFC0000 ;_HandelGothic_BT21x22_Regular+1428
0x33AC	0x00001FFC ;_HandelGothic_BT21x22_Regular+1432
0x33B0	0x00000000 ;_HandelGothic_BT21x22_Regular+1436
0x33B4	0x00000000 ;_HandelGothic_BT21x22_Regular+1440
0x33B8	0x00000000 ;_HandelGothic_BT21x22_Regular+1444
0x33BC	0x00000000 ;_HandelGothic_BT21x22_Regular+1448
0x33C0	0x00000000 ;_HandelGothic_BT21x22_Regular+1452
0x33C4	0x00000000 ;_HandelGothic_BT21x22_Regular+1456
0x33C8	0x00040000 ;_HandelGothic_BT21x22_Regular+1460
0x33CC	0x00F8003C ;_HandelGothic_BT21x22_Regular+1464
0x33D0	0x1F0003E0 ;_HandelGothic_BT21x22_Regular+1468
0x33D4	0x1F001C00 ;_HandelGothic_BT21x22_Regular+1472
0x33D8	0x00F803E0 ;_HandelGothic_BT21x22_Regular+1476
0x33DC	0x0004003C ;_HandelGothic_BT21x22_Regular+1480
0x33E0	0x00000000 ;_HandelGothic_BT21x22_Regular+1484
0x33E4	0x00000000 ;_HandelGothic_BT21x22_Regular+1488
0x33E8	0x00000000 ;_HandelGothic_BT21x22_Regular+1492
0x33EC	0x00000000 ;_HandelGothic_BT21x22_Regular+1496
0x33F0	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+1500
0x33F4	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1504
0x33F8	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1508
0x33FC	0x07FC0FF8 ;_HandelGothic_BT21x22_Regular+1512
0x3400	0x000E001E ;_HandelGothic_BT21x22_Regular+1516
0x3404	0x0000000E ;_HandelGothic_BT21x22_Regular+1520
0x3408	0x000E000E ;_HandelGothic_BT21x22_Regular+1524
0x340C	0x00000000 ;_HandelGothic_BT21x22_Regular+1528
0x3410	0x00000000 ;_HandelGothic_BT21x22_Regular+1532
0x3414	0x00000000 ;_HandelGothic_BT21x22_Regular+1536
0x3418	0x00000000 ;_HandelGothic_BT21x22_Regular+1540
0x341C	0x00000000 ;_HandelGothic_BT21x22_Regular+1544
0x3420	0xE0001F80 ;_HandelGothic_BT21x22_Regular+1548
0x3424	0xE070007F ;_HandelGothic_BT21x22_Regular+1552
0x3428	0x01803800 ;_HandelGothic_BT21x22_Regular+1556
0x342C	0xCC03B79C ;_HandelGothic_BT21x22_Regular+1560
0x3430	0x18C60317 ;_HandelGothic_BT21x22_Regular+1564
0x3434	0x03186603 ;_HandelGothic_BT21x22_Regular+1568
0x3438	0x66031866 ;_HandelGothic_BT21x22_Regular+1572
0x343C	0xCC66018C ;_HandelGothic_BT21x22_Regular+1576
0x3440	0x00FBE601 ;_HandelGothic_BT21x22_Regular+1580
0x3444	0x1C0079CC ;_HandelGothic_BT21x22_Regular+1584
0x3448	0xE0780000 ;_HandelGothic_BT21x22_Regular+1588
0x344C	0x003FF000 ;_HandelGothic_BT21x22_Regular+1592
0x3450	0x00000FC0 ;_HandelGothic_BT21x22_Regular+1596
0x3454	0x00000000 ;_HandelGothic_BT21x22_Regular+1600
0x3458	0x00000000 ;_HandelGothic_BT21x22_Regular+1604
0x345C	0x01E00000 ;_HandelGothic_BT21x22_Regular+1608
0x3460	0x03E003E0 ;_HandelGothic_BT21x22_Regular+1612
0x3464	0x073003F0 ;_HandelGothic_BT21x22_Regular+1616
0x3468	0x0E380738 ;_HandelGothic_BT21x22_Regular+1620
0x346C	0x1FFC0E18 ;_HandelGothic_BT21x22_Regular+1624
0x3470	0x1C0E1FFC ;_HandelGothic_BT21x22_Regular+1628
0x3474	0x3806380E ;_HandelGothic_BT21x22_Regular+1632
0x3478	0x00007807 ;_HandelGothic_BT21x22_Regular+1636
0x347C	0x00000000 ;_HandelGothic_BT21x22_Regular+1640
0x3480	0x00000000 ;_HandelGothic_BT21x22_Regular+1644
0x3484	0x00000000 ;_HandelGothic_BT21x22_Regular+1648
0x3488	0x07FE0000 ;_HandelGothic_BT21x22_Regular+1652
0x348C	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1656
0x3490	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+1660
0x3494	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1664
0x3498	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1668
0x349C	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+1672
0x34A0	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1676
0x34A4	0x000007FE ;_HandelGothic_BT21x22_Regular+1680
0x34A8	0x00000000 ;_HandelGothic_BT21x22_Regular+1684
0x34AC	0x00000000 ;_HandelGothic_BT21x22_Regular+1688
0x34B0	0x00000000 ;_HandelGothic_BT21x22_Regular+1692
0x34B4	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1696
0x34B8	0x001C0FF8 ;_HandelGothic_BT21x22_Regular+1700
0x34BC	0x000E001C ;_HandelGothic_BT21x22_Regular+1704
0x34C0	0x000E000E ;_HandelGothic_BT21x22_Regular+1708
0x34C4	0x000E000E ;_HandelGothic_BT21x22_Regular+1712
0x34C8	0x000C000E ;_HandelGothic_BT21x22_Regular+1716
0x34CC	0x0FF8001C ;_HandelGothic_BT21x22_Regular+1720
0x34D0	0x00000FF0 ;_HandelGothic_BT21x22_Regular+1724
0x34D4	0x00000000 ;_HandelGothic_BT21x22_Regular+1728
0x34D8	0x00000000 ;_HandelGothic_BT21x22_Regular+1732
0x34DC	0x00000000 ;_HandelGothic_BT21x22_Regular+1736
0x34E0	0x07FE0000 ;_HandelGothic_BT21x22_Regular+1740
0x34E4	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1744
0x34E8	0x380E1C0E ;_HandelGothic_BT21x22_Regular+1748
0x34EC	0x380E380E ;_HandelGothic_BT21x22_Regular+1752
0x34F0	0x380E380E ;_HandelGothic_BT21x22_Regular+1756
0x34F4	0x1C0E380E ;_HandelGothic_BT21x22_Regular+1760
0x34F8	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1764
0x34FC	0x000007FE ;_HandelGothic_BT21x22_Regular+1768
0x3500	0x00000000 ;_HandelGothic_BT21x22_Regular+1772
0x3504	0x00000000 ;_HandelGothic_BT21x22_Regular+1776
0x3508	0x00000000 ;_HandelGothic_BT21x22_Regular+1780
0x350C	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1784
0x3510	0x001C0FF8 ;_HandelGothic_BT21x22_Regular+1788
0x3514	0x000E001C ;_HandelGothic_BT21x22_Regular+1792
0x3518	0x0FFE000E ;_HandelGothic_BT21x22_Regular+1796
0x351C	0x000E0FFE ;_HandelGothic_BT21x22_Regular+1800
0x3520	0x000C000E ;_HandelGothic_BT21x22_Regular+1804
0x3524	0x0FF8001C ;_HandelGothic_BT21x22_Regular+1808
0x3528	0x00000FF0 ;_HandelGothic_BT21x22_Regular+1812
0x352C	0x00000000 ;_HandelGothic_BT21x22_Regular+1816
0x3530	0x00000000 ;_HandelGothic_BT21x22_Regular+1820
0x3534	0x00000000 ;_HandelGothic_BT21x22_Regular+1824
0x3538	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1828
0x353C	0x001C0FFC ;_HandelGothic_BT21x22_Regular+1832
0x3540	0x000E000E ;_HandelGothic_BT21x22_Regular+1836
0x3544	0x0FFE000E ;_HandelGothic_BT21x22_Regular+1840
0x3548	0x000E0FFE ;_HandelGothic_BT21x22_Regular+1844
0x354C	0x000E000E ;_HandelGothic_BT21x22_Regular+1848
0x3550	0x000E000E ;_HandelGothic_BT21x22_Regular+1852
0x3554	0x0000000E ;_HandelGothic_BT21x22_Regular+1856
0x3558	0x00000000 ;_HandelGothic_BT21x22_Regular+1860
0x355C	0x00000000 ;_HandelGothic_BT21x22_Regular+1864
0x3560	0x00000000 ;_HandelGothic_BT21x22_Regular+1868
0x3564	0x3FF00000 ;_HandelGothic_BT21x22_Regular+1872
0x3568	0x003C3FF8 ;_HandelGothic_BT21x22_Regular+1876
0x356C	0x000E001C ;_HandelGothic_BT21x22_Regular+1880
0x3570	0x3F8E000E ;_HandelGothic_BT21x22_Regular+1884
0x3574	0x380E3F8E ;_HandelGothic_BT21x22_Regular+1888
0x3578	0x381C380E ;_HandelGothic_BT21x22_Regular+1892
0x357C	0x3FF8383C ;_HandelGothic_BT21x22_Regular+1896
0x3580	0x00003FF0 ;_HandelGothic_BT21x22_Regular+1900
0x3584	0x00000000 ;_HandelGothic_BT21x22_Regular+1904
0x3588	0x00000000 ;_HandelGothic_BT21x22_Regular+1908
0x358C	0x00000000 ;_HandelGothic_BT21x22_Regular+1912
0x3590	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+1916
0x3594	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1920
0x3598	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1924
0x359C	0x0FFE0E0E ;_HandelGothic_BT21x22_Regular+1928
0x35A0	0x0E0E0FFE ;_HandelGothic_BT21x22_Regular+1932
0x35A4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1936
0x35A8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1940
0x35AC	0x00000E0E ;_HandelGothic_BT21x22_Regular+1944
0x35B0	0x00000000 ;_HandelGothic_BT21x22_Regular+1948
0x35B4	0x00000000 ;_HandelGothic_BT21x22_Regular+1952
0x35B8	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+1956
0x35BC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1960
0x35C0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1964
0x35C4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1968
0x35C8	0x00000000 ;_HandelGothic_BT21x22_Regular+1972
0x35CC	0x00000000 ;_HandelGothic_BT21x22_Regular+1976
0x35D0	0x00000000 ;_HandelGothic_BT21x22_Regular+1980
0x35D4	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1984
0x35D8	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1988
0x35DC	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1992
0x35E0	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1996
0x35E4	0x01C001C0 ;_HandelGothic_BT21x22_Regular+2000
0x35E8	0x01E001C0 ;_HandelGothic_BT21x22_Regular+2004
0x35EC	0x007F00FF ;_HandelGothic_BT21x22_Regular+2008
0x35F0	0x00000000 ;_HandelGothic_BT21x22_Regular+2012
0x35F4	0x00000000 ;_HandelGothic_BT21x22_Regular+2016
0x35F8	0x00000000 ;_HandelGothic_BT21x22_Regular+2020
0x35FC	0x00000000 ;_HandelGothic_BT21x22_Regular+2024
0x3600	0x0F0E1E0E ;_HandelGothic_BT21x22_Regular+2028
0x3604	0x038E078E ;_HandelGothic_BT21x22_Regular+2032
0x3608	0x00EE01CE ;_HandelGothic_BT21x22_Regular+2036
0x360C	0x00FE00FE ;_HandelGothic_BT21x22_Regular+2040
0x3610	0x01CE01EE ;_HandelGothic_BT21x22_Regular+2044
0x3614	0x078E038E ;_HandelGothic_BT21x22_Regular+2048
0x3618	0x1E0E0F0E ;_HandelGothic_BT21x22_Regular+2052
0x361C	0x00000000 ;_HandelGothic_BT21x22_Regular+2056
0x3620	0x00000000 ;_HandelGothic_BT21x22_Regular+2060
0x3624	0x00000000 ;_HandelGothic_BT21x22_Regular+2064
0x3628	0x00000000 ;_HandelGothic_BT21x22_Regular+2068
0x362C	0x000E000E ;_HandelGothic_BT21x22_Regular+2072
0x3630	0x000E000E ;_HandelGothic_BT21x22_Regular+2076
0x3634	0x000E000E ;_HandelGothic_BT21x22_Regular+2080
0x3638	0x000E000E ;_HandelGothic_BT21x22_Regular+2084
0x363C	0x000E000E ;_HandelGothic_BT21x22_Regular+2088
0x3640	0x001E000E ;_HandelGothic_BT21x22_Regular+2092
0x3644	0x03F803FC ;_HandelGothic_BT21x22_Regular+2096
0x3648	0x00000000 ;_HandelGothic_BT21x22_Regular+2100
0x364C	0x00000000 ;_HandelGothic_BT21x22_Regular+2104
0x3650	0x00000000 ;_HandelGothic_BT21x22_Regular+2108
0x3654	0x00000000 ;_HandelGothic_BT21x22_Regular+2112
0x3658	0xF83EF01E ;_HandelGothic_BT21x22_Regular+2116
0x365C	0xF83EF83E ;_HandelGothic_BT21x22_Regular+2120
0x3660	0xFC7EFC7E ;_HandelGothic_BT21x22_Regular+2124
0x3664	0xEE6EEC6E ;_HandelGothic_BT21x22_Regular+2128
0x3668	0xE6CEEEEE ;_HandelGothic_BT21x22_Regular+2132
0x366C	0xE7CEE6CE ;_HandelGothic_BT21x22_Regular+2136
0x3670	0xE38EE38E ;_HandelGothic_BT21x22_Regular+2140
0x3674	0x00000000 ;_HandelGothic_BT21x22_Regular+2144
0x3678	0x00000000 ;_HandelGothic_BT21x22_Regular+2148
0x367C	0x00000000 ;_HandelGothic_BT21x22_Regular+2152
0x3680	0x00000000 ;_HandelGothic_BT21x22_Regular+2156
0x3684	0x1C1E1C1E ;_HandelGothic_BT21x22_Regular+2160
0x3688	0x1C7E1C3E ;_HandelGothic_BT21x22_Regular+2164
0x368C	0x1CEE1C7E ;_HandelGothic_BT21x22_Regular+2168
0x3690	0x1DCE1CCE ;_HandelGothic_BT21x22_Regular+2172
0x3694	0x1F8E1D8E ;_HandelGothic_BT21x22_Regular+2176
0x3698	0x1F0E1F0E ;_HandelGothic_BT21x22_Regular+2180
0x369C	0x1E0E1E0E ;_HandelGothic_BT21x22_Regular+2184
0x36A0	0x00000000 ;_HandelGothic_BT21x22_Regular+2188
0x36A4	0x00000000 ;_HandelGothic_BT21x22_Regular+2192
0x36A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2196
0x36AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2200
0x36B0	0x1FF807E0 ;_HandelGothic_BT21x22_Regular+2204
0x36B4	0x381C3C3C ;_HandelGothic_BT21x22_Regular+2208
0x36B8	0x700E700E ;_HandelGothic_BT21x22_Regular+2212
0x36BC	0x700E700E ;_HandelGothic_BT21x22_Regular+2216
0x36C0	0x700E700E ;_HandelGothic_BT21x22_Regular+2220
0x36C4	0x3C3C381C ;_HandelGothic_BT21x22_Regular+2224
0x36C8	0x07E01FF8 ;_HandelGothic_BT21x22_Regular+2228
0x36CC	0x00000000 ;_HandelGothic_BT21x22_Regular+2232
0x36D0	0x00000000 ;_HandelGothic_BT21x22_Regular+2236
0x36D4	0x00000000 ;_HandelGothic_BT21x22_Regular+2240
0x36D8	0x00000000 ;_HandelGothic_BT21x22_Regular+2244
0x36DC	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+2248
0x36E0	0x1C0E1E0E ;_HandelGothic_BT21x22_Regular+2252
0x36E4	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2256
0x36E8	0x0FFE1E0E ;_HandelGothic_BT21x22_Regular+2260
0x36EC	0x000E07FE ;_HandelGothic_BT21x22_Regular+2264
0x36F0	0x000E000E ;_HandelGothic_BT21x22_Regular+2268
0x36F4	0x000E000E ;_HandelGothic_BT21x22_Regular+2272
0x36F8	0x00000000 ;_HandelGothic_BT21x22_Regular+2276
0x36FC	0x00000000 ;_HandelGothic_BT21x22_Regular+2280
0x3700	0x00000000 ;_HandelGothic_BT21x22_Regular+2284
0x3704	0x00000000 ;_HandelGothic_BT21x22_Regular+2288
0x3708	0x1FF807E0 ;_HandelGothic_BT21x22_Regular+2292
0x370C	0x381C3C3C ;_HandelGothic_BT21x22_Regular+2296
0x3710	0x700E700E ;_HandelGothic_BT21x22_Regular+2300
0x3714	0x700E700E ;_HandelGothic_BT21x22_Regular+2304
0x3718	0x700E700E ;_HandelGothic_BT21x22_Regular+2308
0x371C	0x3C3C781C ;_HandelGothic_BT21x22_Regular+2312
0x3720	0xF7E03FF8 ;_HandelGothic_BT21x22_Regular+2316
0x3724	0x00000000 ;_HandelGothic_BT21x22_Regular+2320
0x3728	0x00000000 ;_HandelGothic_BT21x22_Regular+2324
0x372C	0x00000000 ;_HandelGothic_BT21x22_Regular+2328
0x3730	0x00000000 ;_HandelGothic_BT21x22_Regular+2332
0x3734	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+2336
0x3738	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2340
0x373C	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2344
0x3740	0x07FE0FFE ;_HandelGothic_BT21x22_Regular+2348
0x3744	0x070E070E ;_HandelGothic_BT21x22_Regular+2352
0x3748	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+2356
0x374C	0x3C0E1C0E ;_HandelGothic_BT21x22_Regular+2360
0x3750	0x00000000 ;_HandelGothic_BT21x22_Regular+2364
0x3754	0x00000000 ;_HandelGothic_BT21x22_Regular+2368
0x3758	0x00000000 ;_HandelGothic_BT21x22_Regular+2372
0x375C	0x00000000 ;_HandelGothic_BT21x22_Regular+2376
0x3760	0x1FFC1FF8 ;_HandelGothic_BT21x22_Regular+2380
0x3764	0x000E001E ;_HandelGothic_BT21x22_Regular+2384
0x3768	0x000E000E ;_HandelGothic_BT21x22_Regular+2388
0x376C	0x1FF80FFC ;_HandelGothic_BT21x22_Regular+2392
0x3770	0x38003800 ;_HandelGothic_BT21x22_Regular+2396
0x3774	0x38003800 ;_HandelGothic_BT21x22_Regular+2400
0x3778	0x0FFC1FFC ;_HandelGothic_BT21x22_Regular+2404
0x377C	0x00000000 ;_HandelGothic_BT21x22_Regular+2408
0x3780	0x00000000 ;_HandelGothic_BT21x22_Regular+2412
0x3784	0x00000000 ;_HandelGothic_BT21x22_Regular+2416
0x3788	0x00000000 ;_HandelGothic_BT21x22_Regular+2420
0x378C	0x07FF07FF ;_HandelGothic_BT21x22_Regular+2424
0x3790	0x00700070 ;_HandelGothic_BT21x22_Regular+2428
0x3794	0x00700070 ;_HandelGothic_BT21x22_Regular+2432
0x3798	0x00700070 ;_HandelGothic_BT21x22_Regular+2436
0x379C	0x00700070 ;_HandelGothic_BT21x22_Regular+2440
0x37A0	0x00700070 ;_HandelGothic_BT21x22_Regular+2444
0x37A4	0x00700070 ;_HandelGothic_BT21x22_Regular+2448
0x37A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2452
0x37AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2456
0x37B0	0x00000000 ;_HandelGothic_BT21x22_Regular+2460
0x37B4	0x00000000 ;_HandelGothic_BT21x22_Regular+2464
0x37B8	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2468
0x37BC	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2472
0x37C0	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2476
0x37C4	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2480
0x37C8	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2484
0x37CC	0x1E1E1C0E ;_HandelGothic_BT21x22_Regular+2488
0x37D0	0x03F00FFC ;_HandelGothic_BT21x22_Regular+2492
0x37D4	0x00000000 ;_HandelGothic_BT21x22_Regular+2496
0x37D8	0x00000000 ;_HandelGothic_BT21x22_Regular+2500
0x37DC	0x00000000 ;_HandelGothic_BT21x22_Regular+2504
0x37E0	0x00000000 ;_HandelGothic_BT21x22_Regular+2508
0x37E4	0x1C073807 ;_HandelGothic_BT21x22_Regular+2512
0x37E8	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+2516
0x37EC	0x0F1E0E0E ;_HandelGothic_BT21x22_Regular+2520
0x37F0	0x071C071C ;_HandelGothic_BT21x22_Regular+2524
0x37F4	0x03B803B8 ;_HandelGothic_BT21x22_Regular+2528
0x37F8	0x01F003F8 ;_HandelGothic_BT21x22_Regular+2532
0x37FC	0x00E001F0 ;_HandelGothic_BT21x22_Regular+2536
0x3800	0x00000000 ;_HandelGothic_BT21x22_Regular+2540
0x3804	0x00000000 ;_HandelGothic_BT21x22_Regular+2544
0x3808	0x00000000 ;_HandelGothic_BT21x22_Regular+2548
0x380C	0x00000000 ;_HandelGothic_BT21x22_Regular+2552
0x3810	0x00000000 ;_HandelGothic_BT21x22_Regular+2556
0x3814	0x071C0E07 ;_HandelGothic_BT21x22_Regular+2560
0x3818	0x1F061C0F ;_HandelGothic_BT21x22_Regular+2564
0x381C	0x0E1F0E0E ;_HandelGothic_BT21x22_Regular+2568
0x3820	0x8C0E1B0E ;_HandelGothic_BT21x22_Regular+2572
0x3824	0x3B9C063B ;_HandelGothic_BT21x22_Regular+2576
0x3828	0x07399C07 ;_HandelGothic_BT21x22_Regular+2580
0x382C	0xF807319C ;_HandelGothic_BT21x22_Regular+2584
0x3830	0xF1F803F1 ;_HandelGothic_BT21x22_Regular+2588
0x3834	0x03F1F803 ;_HandelGothic_BT21x22_Regular+2592
0x3838	0xF001E0F0 ;_HandelGothic_BT21x22_Regular+2596
0x383C	0x000001E0 ;_HandelGothic_BT21x22_Regular+2600
0x3840	0x00000000 ;_HandelGothic_BT21x22_Regular+2604
0x3844	0x00000000 ;_HandelGothic_BT21x22_Regular+2608
0x3848	0x00000000 ;_HandelGothic_BT21x22_Regular+2612
0x384C	0x00000000 ;_HandelGothic_BT21x22_Regular+2616
0x3850	0x1E0F0000 ;_HandelGothic_BT21x22_Regular+2620
0x3854	0x071C0F0E ;_HandelGothic_BT21x22_Regular+2624
0x3858	0x03F803BC ;_HandelGothic_BT21x22_Regular+2628
0x385C	0x00F001F0 ;_HandelGothic_BT21x22_Regular+2632
0x3860	0x01F001F0 ;_HandelGothic_BT21x22_Regular+2636
0x3864	0x07BC03B8 ;_HandelGothic_BT21x22_Regular+2640
0x3868	0x0F0E071C ;_HandelGothic_BT21x22_Regular+2644
0x386C	0x00001E0F ;_HandelGothic_BT21x22_Regular+2648
0x3870	0x00000000 ;_HandelGothic_BT21x22_Regular+2652
0x3874	0x00000000 ;_HandelGothic_BT21x22_Regular+2656
0x3878	0x00000000 ;_HandelGothic_BT21x22_Regular+2660
0x387C	0x0F030000 ;_HandelGothic_BT21x22_Regular+2664
0x3880	0x038E0707 ;_HandelGothic_BT21x22_Regular+2668
0x3884	0x01DC038E ;_HandelGothic_BT21x22_Regular+2672
0x3888	0x00F800F8 ;_HandelGothic_BT21x22_Regular+2676
0x388C	0x00700070 ;_HandelGothic_BT21x22_Regular+2680
0x3890	0x00700070 ;_HandelGothic_BT21x22_Regular+2684
0x3894	0x00700070 ;_HandelGothic_BT21x22_Regular+2688
0x3898	0x00000070 ;_HandelGothic_BT21x22_Regular+2692
0x389C	0x00000000 ;_HandelGothic_BT21x22_Regular+2696
0x38A0	0x00000000 ;_HandelGothic_BT21x22_Regular+2700
0x38A4	0x00000000 ;_HandelGothic_BT21x22_Regular+2704
0x38A8	0x1FFE0000 ;_HandelGothic_BT21x22_Regular+2708
0x38AC	0x1E001FFE ;_HandelGothic_BT21x22_Regular+2712
0x38B0	0x07800F00 ;_HandelGothic_BT21x22_Regular+2716
0x38B4	0x01E003C0 ;_HandelGothic_BT21x22_Regular+2720
0x38B8	0x00F001E0 ;_HandelGothic_BT21x22_Regular+2724
0x38BC	0x003C0078 ;_HandelGothic_BT21x22_Regular+2728
0x38C0	0x1FFE001E ;_HandelGothic_BT21x22_Regular+2732
0x38C4	0x00001FFE ;_HandelGothic_BT21x22_Regular+2736
0x38C8	0x00000000 ;_HandelGothic_BT21x22_Regular+2740
0x38CC	0x00000000 ;_HandelGothic_BT21x22_Regular+2744
0x38D0	0x3E3E0000 ;_HandelGothic_BT21x22_Regular+2748
0x38D4	0x06060606 ;_HandelGothic_BT21x22_Regular+2752
0x38D8	0x06060606 ;_HandelGothic_BT21x22_Regular+2756
0x38DC	0x06060606 ;_HandelGothic_BT21x22_Regular+2760
0x38E0	0x00003E3E ;_HandelGothic_BT21x22_Regular+2764
0x38E4	0x00000000 ;_HandelGothic_BT21x22_Regular+2768
0x38E8	0x06020203 ;_HandelGothic_BT21x22_Regular+2772
0x38EC	0x08080C04 ;_HandelGothic_BT21x22_Regular+2776
0x38F0	0x20301010 ;_HandelGothic_BT21x22_Regular+2780
0x38F4	0xC0404060 ;_HandelGothic_BT21x22_Regular+2784
0x38F8	0x00000000 ;_HandelGothic_BT21x22_Regular+2788
0x38FC	0x1F1F0000 ;_HandelGothic_BT21x22_Regular+2792
0x3900	0x18181818 ;_HandelGothic_BT21x22_Regular+2796
0x3904	0x18181818 ;_HandelGothic_BT21x22_Regular+2800
0x3908	0x18181818 ;_HandelGothic_BT21x22_Regular+2804
0x390C	0x00001F1F ;_HandelGothic_BT21x22_Regular+2808
0x3910	0x00000000 ;_HandelGothic_BT21x22_Regular+2812
0x3914	0x00000000 ;_HandelGothic_BT21x22_Regular+2816
0x3918	0x0F800700 ;_HandelGothic_BT21x22_Regular+2820
0x391C	0x38E01DC0 ;_HandelGothic_BT21x22_Regular+2824
0x3920	0x00007070 ;_HandelGothic_BT21x22_Regular+2828
0x3924	0x00000000 ;_HandelGothic_BT21x22_Regular+2832
0x3928	0x00000000 ;_HandelGothic_BT21x22_Regular+2836
0x392C	0x00000000 ;_HandelGothic_BT21x22_Regular+2840
0x3930	0x00000000 ;_HandelGothic_BT21x22_Regular+2844
0x3934	0x00000000 ;_HandelGothic_BT21x22_Regular+2848
0x3938	0x00000000 ;_HandelGothic_BT21x22_Regular+2852
0x393C	0x00000000 ;_HandelGothic_BT21x22_Regular+2856
0x3940	0x00000000 ;_HandelGothic_BT21x22_Regular+2860
0x3944	0x00000000 ;_HandelGothic_BT21x22_Regular+2864
0x3948	0x00000000 ;_HandelGothic_BT21x22_Regular+2868
0x394C	0x00000000 ;_HandelGothic_BT21x22_Regular+2872
0x3950	0x00000000 ;_HandelGothic_BT21x22_Regular+2876
0x3954	0x00000000 ;_HandelGothic_BT21x22_Regular+2880
0x3958	0x00000000 ;_HandelGothic_BT21x22_Regular+2884
0x395C	0x00000000 ;_HandelGothic_BT21x22_Regular+2888
0x3960	0x00000000 ;_HandelGothic_BT21x22_Regular+2892
0x3964	0x03FF0000 ;_HandelGothic_BT21x22_Regular+2896
0x3968	0x00000000 ;_HandelGothic_BT21x22_Regular+2900
0x396C	0x0060301C ;_HandelGothic_BT21x22_Regular+2904
0x3970	0x00000000 ;_HandelGothic_BT21x22_Regular+2908
0x3974	0x00000000 ;_HandelGothic_BT21x22_Regular+2912
0x3978	0x00000000 ;_HandelGothic_BT21x22_Regular+2916
0x397C	0x00000000 ;_HandelGothic_BT21x22_Regular+2920
0x3980	0x00000000 ;_HandelGothic_BT21x22_Regular+2924
0x3984	0x00000000 ;_HandelGothic_BT21x22_Regular+2928
0x3988	0x00000000 ;_HandelGothic_BT21x22_Regular+2932
0x398C	0x01FC0000 ;_HandelGothic_BT21x22_Regular+2936
0x3990	0x070003FC ;_HandelGothic_BT21x22_Regular+2940
0x3994	0x07FC0700 ;_HandelGothic_BT21x22_Regular+2944
0x3998	0x070E07FE ;_HandelGothic_BT21x22_Regular+2948
0x399C	0x07FE070E ;_HandelGothic_BT21x22_Regular+2952
0x39A0	0x000007FC ;_HandelGothic_BT21x22_Regular+2956
0x39A4	0x00000000 ;_HandelGothic_BT21x22_Regular+2960
0x39A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2964
0x39AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2968
0x39B0	0x000E0000 ;_HandelGothic_BT21x22_Regular+2972
0x39B4	0x000E000E ;_HandelGothic_BT21x22_Regular+2976
0x39B8	0x01FE000E ;_HandelGothic_BT21x22_Regular+2980
0x39BC	0x078E03FE ;_HandelGothic_BT21x22_Regular+2984
0x39C0	0x070E070E ;_HandelGothic_BT21x22_Regular+2988
0x39C4	0x070E070E ;_HandelGothic_BT21x22_Regular+2992
0x39C8	0x03FE038E ;_HandelGothic_BT21x22_Regular+2996
0x39CC	0x000001FE ;_HandelGothic_BT21x22_Regular+3000
0x39D0	0x00000000 ;_HandelGothic_BT21x22_Regular+3004
0x39D4	0x00000000 ;_HandelGothic_BT21x22_Regular+3008
0x39D8	0x00000000 ;_HandelGothic_BT21x22_Regular+3012
0x39DC	0x00000000 ;_HandelGothic_BT21x22_Regular+3016
0x39E0	0x00000000 ;_HandelGothic_BT21x22_Regular+3020
0x39E4	0x03F00000 ;_HandelGothic_BT21x22_Regular+3024
0x39E8	0x001C03FC ;_HandelGothic_BT21x22_Regular+3028
0x39EC	0x000E000E ;_HandelGothic_BT21x22_Regular+3032
0x39F0	0x000E000E ;_HandelGothic_BT21x22_Regular+3036
0x39F4	0x03FC001C ;_HandelGothic_BT21x22_Regular+3040
0x39F8	0x000003F0 ;_HandelGothic_BT21x22_Regular+3044
0x39FC	0x00000000 ;_HandelGothic_BT21x22_Regular+3048
0x3A00	0x00000000 ;_HandelGothic_BT21x22_Regular+3052
0x3A04	0x00000000 ;_HandelGothic_BT21x22_Regular+3056
0x3A08	0x07000000 ;_HandelGothic_BT21x22_Regular+3060
0x3A0C	0x07000700 ;_HandelGothic_BT21x22_Regular+3064
0x3A10	0x07F80700 ;_HandelGothic_BT21x22_Regular+3068
0x3A14	0x071E07FC ;_HandelGothic_BT21x22_Regular+3072
0x3A18	0x070E070E ;_HandelGothic_BT21x22_Regular+3076
0x3A1C	0x070E070E ;_HandelGothic_BT21x22_Regular+3080
0x3A20	0x07FC071C ;_HandelGothic_BT21x22_Regular+3084
0x3A24	0x000007F8 ;_HandelGothic_BT21x22_Regular+3088
0x3A28	0x00000000 ;_HandelGothic_BT21x22_Regular+3092
0x3A2C	0x00000000 ;_HandelGothic_BT21x22_Regular+3096
0x3A30	0x00000000 ;_HandelGothic_BT21x22_Regular+3100
0x3A34	0x00000000 ;_HandelGothic_BT21x22_Regular+3104
0x3A38	0x00000000 ;_HandelGothic_BT21x22_Regular+3108
0x3A3C	0x03F80000 ;_HandelGothic_BT21x22_Regular+3112
0x3A40	0x000E03FC ;_HandelGothic_BT21x22_Regular+3116
0x3A44	0x03FE000E ;_HandelGothic_BT21x22_Regular+3120
0x3A48	0x000E03FE ;_HandelGothic_BT21x22_Regular+3124
0x3A4C	0x03FC000E ;_HandelGothic_BT21x22_Regular+3128
0x3A50	0x000003F8 ;_HandelGothic_BT21x22_Regular+3132
0x3A54	0x00000000 ;_HandelGothic_BT21x22_Regular+3136
0x3A58	0x00000000 ;_HandelGothic_BT21x22_Regular+3140
0x3A5C	0xFCF80000 ;_HandelGothic_BT21x22_Regular+3144
0x3A60	0xFFFF1C1C ;_HandelGothic_BT21x22_Regular+3148
0x3A64	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3152
0x3A68	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3156
0x3A6C	0x00000000 ;_HandelGothic_BT21x22_Regular+3160
0x3A70	0x00000000 ;_HandelGothic_BT21x22_Regular+3164
0x3A74	0x00000000 ;_HandelGothic_BT21x22_Regular+3168
0x3A78	0x00000000 ;_HandelGothic_BT21x22_Regular+3172
0x3A7C	0x00000000 ;_HandelGothic_BT21x22_Regular+3176
0x3A80	0x07FC07F8 ;_HandelGothic_BT21x22_Regular+3180
0x3A84	0x070E071C ;_HandelGothic_BT21x22_Regular+3184
0x3A88	0x070E070E ;_HandelGothic_BT21x22_Regular+3188
0x3A8C	0x071E070E ;_HandelGothic_BT21x22_Regular+3192
0x3A90	0x07F807FC ;_HandelGothic_BT21x22_Regular+3196
0x3A94	0x07000700 ;_HandelGothic_BT21x22_Regular+3200
0x3A98	0x01FC03FC ;_HandelGothic_BT21x22_Regular+3204
0x3A9C	0x00000000 ;_HandelGothic_BT21x22_Regular+3208
0x3AA0	0x00000000 ;_HandelGothic_BT21x22_Regular+3212
0x3AA4	0x000E000E ;_HandelGothic_BT21x22_Regular+3216
0x3AA8	0x000E000E ;_HandelGothic_BT21x22_Regular+3220
0x3AAC	0x03FE01FE ;_HandelGothic_BT21x22_Regular+3224
0x3AB0	0x038E038E ;_HandelGothic_BT21x22_Regular+3228
0x3AB4	0x038E038E ;_HandelGothic_BT21x22_Regular+3232
0x3AB8	0x038E038E ;_HandelGothic_BT21x22_Regular+3236
0x3ABC	0x038E038E ;_HandelGothic_BT21x22_Regular+3240
0x3AC0	0x00000000 ;_HandelGothic_BT21x22_Regular+3244
0x3AC4	0x00000000 ;_HandelGothic_BT21x22_Regular+3248
0x3AC8	0x00000000 ;_HandelGothic_BT21x22_Regular+3252
0x3ACC	0x000E0E00 ;_HandelGothic_BT21x22_Regular+3256
0x3AD0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3260
0x3AD4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3264
0x3AD8	0x00000E0E ;_HandelGothic_BT21x22_Regular+3268
0x3ADC	0x00000000 ;_HandelGothic_BT21x22_Regular+3272
0x3AE0	0x0E000000 ;_HandelGothic_BT21x22_Regular+3276
0x3AE4	0x0E0E000E ;_HandelGothic_BT21x22_Regular+3280
0x3AE8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3284
0x3AEC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3288
0x3AF0	0x07070E0E ;_HandelGothic_BT21x22_Regular+3292
0x3AF4	0x00000000 ;_HandelGothic_BT21x22_Regular+3296
0x3AF8	0x00000000 ;_HandelGothic_BT21x22_Regular+3300
0x3AFC	0x000E000E ;_HandelGothic_BT21x22_Regular+3304
0x3B00	0x000E000E ;_HandelGothic_BT21x22_Regular+3308
0x3B04	0x038E070E ;_HandelGothic_BT21x22_Regular+3312
0x3B08	0x00EE01CE ;_HandelGothic_BT21x22_Regular+3316
0x3B0C	0x007E007E ;_HandelGothic_BT21x22_Regular+3320
0x3B10	0x01CE00EE ;_HandelGothic_BT21x22_Regular+3324
0x3B14	0x078E038E ;_HandelGothic_BT21x22_Regular+3328
0x3B18	0x00000000 ;_HandelGothic_BT21x22_Regular+3332
0x3B1C	0x00000000 ;_HandelGothic_BT21x22_Regular+3336
0x3B20	0x00000000 ;_HandelGothic_BT21x22_Regular+3340
0x3B24	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3344
0x3B28	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3348
0x3B2C	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3352
0x3B30	0x00000E0E ;_HandelGothic_BT21x22_Regular+3356
0x3B34	0x00000000 ;_HandelGothic_BT21x22_Regular+3360
0x3B38	0x00000000 ;_HandelGothic_BT21x22_Regular+3364
0x3B3C	0x00000000 ;_HandelGothic_BT21x22_Regular+3368
0x3B40	0x00000000 ;_HandelGothic_BT21x22_Regular+3372
0x3B44	0x1FFE0000 ;_HandelGothic_BT21x22_Regular+3376
0x3B48	0x39CE3FFE ;_HandelGothic_BT21x22_Regular+3380
0x3B4C	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3384
0x3B50	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3388
0x3B54	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3392
0x3B58	0x000039CE ;_HandelGothic_BT21x22_Regular+3396
0x3B5C	0x00000000 ;_HandelGothic_BT21x22_Regular+3400
0x3B60	0x00000000 ;_HandelGothic_BT21x22_Regular+3404
0x3B64	0x00000000 ;_HandelGothic_BT21x22_Regular+3408
0x3B68	0x00000000 ;_HandelGothic_BT21x22_Regular+3412
0x3B6C	0x00000000 ;_HandelGothic_BT21x22_Regular+3416
0x3B70	0x01FE0000 ;_HandelGothic_BT21x22_Regular+3420
0x3B74	0x038E03FE ;_HandelGothic_BT21x22_Regular+3424
0x3B78	0x038E038E ;_HandelGothic_BT21x22_Regular+3428
0x3B7C	0x038E038E ;_HandelGothic_BT21x22_Regular+3432
0x3B80	0x038E038E ;_HandelGothic_BT21x22_Regular+3436
0x3B84	0x0000038E ;_HandelGothic_BT21x22_Regular+3440
0x3B88	0x00000000 ;_HandelGothic_BT21x22_Regular+3444
0x3B8C	0x00000000 ;_HandelGothic_BT21x22_Regular+3448
0x3B90	0x00000000 ;_HandelGothic_BT21x22_Regular+3452
0x3B94	0x00000000 ;_HandelGothic_BT21x22_Regular+3456
0x3B98	0x00000000 ;_HandelGothic_BT21x22_Regular+3460
0x3B9C	0x01F00000 ;_HandelGothic_BT21x22_Regular+3464
0x3BA0	0x071C07FC ;_HandelGothic_BT21x22_Regular+3468
0x3BA4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3472
0x3BA8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3476
0x3BAC	0x07FC071C ;_HandelGothic_BT21x22_Regular+3480
0x3BB0	0x000001F0 ;_HandelGothic_BT21x22_Regular+3484
0x3BB4	0x00000000 ;_HandelGothic_BT21x22_Regular+3488
0x3BB8	0x00000000 ;_HandelGothic_BT21x22_Regular+3492
0x3BBC	0x00000000 ;_HandelGothic_BT21x22_Regular+3496
0x3BC0	0x00000000 ;_HandelGothic_BT21x22_Regular+3500
0x3BC4	0x00000000 ;_HandelGothic_BT21x22_Regular+3504
0x3BC8	0x01FE0000 ;_HandelGothic_BT21x22_Regular+3508
0x3BCC	0x038E03FE ;_HandelGothic_BT21x22_Regular+3512
0x3BD0	0x070E070E ;_HandelGothic_BT21x22_Regular+3516
0x3BD4	0x070E070E ;_HandelGothic_BT21x22_Regular+3520
0x3BD8	0x03FE078E ;_HandelGothic_BT21x22_Regular+3524
0x3BDC	0x000E01FE ;_HandelGothic_BT21x22_Regular+3528
0x3BE0	0x000E000E ;_HandelGothic_BT21x22_Regular+3532
0x3BE4	0x0000000E ;_HandelGothic_BT21x22_Regular+3536
0x3BE8	0x00000000 ;_HandelGothic_BT21x22_Regular+3540
0x3BEC	0x00000000 ;_HandelGothic_BT21x22_Regular+3544
0x3BF0	0x00000000 ;_HandelGothic_BT21x22_Regular+3548
0x3BF4	0x07F80000 ;_HandelGothic_BT21x22_Regular+3552
0x3BF8	0x071C07FC ;_HandelGothic_BT21x22_Regular+3556
0x3BFC	0x070E070E ;_HandelGothic_BT21x22_Regular+3560
0x3C00	0x070E070E ;_HandelGothic_BT21x22_Regular+3564
0x3C04	0x07FC071E ;_HandelGothic_BT21x22_Regular+3568
0x3C08	0x070007F8 ;_HandelGothic_BT21x22_Regular+3572
0x3C0C	0x07000700 ;_HandelGothic_BT21x22_Regular+3576
0x3C10	0x00000700 ;_HandelGothic_BT21x22_Regular+3580
0x3C14	0x00000000 ;_HandelGothic_BT21x22_Regular+3584
0x3C18	0xFE7E0000 ;_HandelGothic_BT21x22_Regular+3588
0x3C1C	0x0E0EEEEE ;_HandelGothic_BT21x22_Regular+3592
0x3C20	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3596
0x3C24	0x00000000 ;_HandelGothic_BT21x22_Regular+3600
0x3C28	0x00000000 ;_HandelGothic_BT21x22_Regular+3604
0x3C2C	0x00000000 ;_HandelGothic_BT21x22_Regular+3608
0x3C30	0x00000000 ;_HandelGothic_BT21x22_Regular+3612
0x3C34	0x00000000 ;_HandelGothic_BT21x22_Regular+3616
0x3C38	0x03FE03FC ;_HandelGothic_BT21x22_Regular+3620
0x3C3C	0x000E000E ;_HandelGothic_BT21x22_Regular+3624
0x3C40	0x07FC03FE ;_HandelGothic_BT21x22_Regular+3628
0x3C44	0x07000700 ;_HandelGothic_BT21x22_Regular+3632
0x3C48	0x03FE07FE ;_HandelGothic_BT21x22_Regular+3636
0x3C4C	0x00000000 ;_HandelGothic_BT21x22_Regular+3640
0x3C50	0x00000000 ;_HandelGothic_BT21x22_Regular+3644
0x3C54	0x00000000 ;_HandelGothic_BT21x22_Regular+3648
0x3C58	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3652
0x3C5C	0x1C1CFFFF ;_HandelGothic_BT21x22_Regular+3656
0x3C60	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3660
0x3C64	0x0000F8FC ;_HandelGothic_BT21x22_Regular+3664
0x3C68	0x00000000 ;_HandelGothic_BT21x22_Regular+3668
0x3C6C	0x00000000 ;_HandelGothic_BT21x22_Regular+3672
0x3C70	0x00000000 ;_HandelGothic_BT21x22_Regular+3676
0x3C74	0x00000000 ;_HandelGothic_BT21x22_Regular+3680
0x3C78	0x038E0000 ;_HandelGothic_BT21x22_Regular+3684
0x3C7C	0x038E038E ;_HandelGothic_BT21x22_Regular+3688
0x3C80	0x038E038E ;_HandelGothic_BT21x22_Regular+3692
0x3C84	0x038E038E ;_HandelGothic_BT21x22_Regular+3696
0x3C88	0x03FE038E ;_HandelGothic_BT21x22_Regular+3700
0x3C8C	0x000003F8 ;_HandelGothic_BT21x22_Regular+3704
0x3C90	0x00000000 ;_HandelGothic_BT21x22_Regular+3708
0x3C94	0x00000000 ;_HandelGothic_BT21x22_Regular+3712
0x3C98	0x00000000 ;_HandelGothic_BT21x22_Regular+3716
0x3C9C	0x00000000 ;_HandelGothic_BT21x22_Regular+3720
0x3CA0	0x00000000 ;_HandelGothic_BT21x22_Regular+3724
0x3CA4	0x07070000 ;_HandelGothic_BT21x22_Regular+3728
0x3CA8	0x038E0306 ;_HandelGothic_BT21x22_Regular+3732
0x3CAC	0x019C038E ;_HandelGothic_BT21x22_Regular+3736
0x3CB0	0x00D801DC ;_HandelGothic_BT21x22_Regular+3740
0x3CB4	0x00F800F8 ;_HandelGothic_BT21x22_Regular+3744
0x3CB8	0x00000070 ;_HandelGothic_BT21x22_Regular+3748
0x3CBC	0x00000000 ;_HandelGothic_BT21x22_Regular+3752
0x3CC0	0x00000000 ;_HandelGothic_BT21x22_Regular+3756
0x3CC4	0x00000000 ;_HandelGothic_BT21x22_Regular+3760
0x3CC8	0x00000000 ;_HandelGothic_BT21x22_Regular+3764
0x3CCC	0x00000000 ;_HandelGothic_BT21x22_Regular+3768
0x3CD0	0x00000000 ;_HandelGothic_BT21x22_Regular+3772
0x3CD4	0x00000000 ;_HandelGothic_BT21x22_Regular+3776
0x3CD8	0xC3830000 ;_HandelGothic_BT21x22_Regular+3780
0x3CDC	0x01C7C701 ;_HandelGothic_BT21x22_Regular+3784
0x3CE0	0xC600C7C6 ;_HandelGothic_BT21x22_Regular+3788
0x3CE4	0xEEEE00C6 ;_HandelGothic_BT21x22_Regular+3792
0x3CE8	0x006EEC00 ;_HandelGothic_BT21x22_Regular+3796
0x3CEC	0x7C006C6C ;_HandelGothic_BT21x22_Regular+3800
0x3CF0	0x3C78007C ;_HandelGothic_BT21x22_Regular+3804
0x3CF4	0x00383800 ;_HandelGothic_BT21x22_Regular+3808
0x3CF8	0x00000000 ;_HandelGothic_BT21x22_Regular+3812
0x3CFC	0x00000000 ;_HandelGothic_BT21x22_Regular+3816
0x3D00	0x00000000 ;_HandelGothic_BT21x22_Regular+3820
0x3D04	0x00000000 ;_HandelGothic_BT21x22_Regular+3824
0x3D08	0x00000000 ;_HandelGothic_BT21x22_Regular+3828
0x3D0C	0x00000000 ;_HandelGothic_BT21x22_Regular+3832
0x3D10	0x00000000 ;_HandelGothic_BT21x22_Regular+3836
0x3D14	0x01CE0387 ;_HandelGothic_BT21x22_Regular+3840
0x3D18	0x00FC00FC ;_HandelGothic_BT21x22_Regular+3844
0x3D1C	0x00780078 ;_HandelGothic_BT21x22_Regular+3848
0x3D20	0x00FC007C ;_HandelGothic_BT21x22_Regular+3852
0x3D24	0x038701CE ;_HandelGothic_BT21x22_Regular+3856
0x3D28	0x00000000 ;_HandelGothic_BT21x22_Regular+3860
0x3D2C	0x00000000 ;_HandelGothic_BT21x22_Regular+3864
0x3D30	0x00000000 ;_HandelGothic_BT21x22_Regular+3868
0x3D34	0x00000000 ;_HandelGothic_BT21x22_Regular+3872
0x3D38	0x00000000 ;_HandelGothic_BT21x22_Regular+3876
0x3D3C	0x00000000 ;_HandelGothic_BT21x22_Regular+3880
0x3D40	0x038E038E ;_HandelGothic_BT21x22_Regular+3884
0x3D44	0x038E038E ;_HandelGothic_BT21x22_Regular+3888
0x3D48	0x038E038E ;_HandelGothic_BT21x22_Regular+3892
0x3D4C	0x038E038E ;_HandelGothic_BT21x22_Regular+3896
0x3D50	0x03FC03FE ;_HandelGothic_BT21x22_Regular+3900
0x3D54	0x03800380 ;_HandelGothic_BT21x22_Regular+3904
0x3D58	0x00FE01FE ;_HandelGothic_BT21x22_Regular+3908
0x3D5C	0x00000000 ;_HandelGothic_BT21x22_Regular+3912
0x3D60	0x00000000 ;_HandelGothic_BT21x22_Regular+3916
0x3D64	0x00000000 ;_HandelGothic_BT21x22_Regular+3920
0x3D68	0x00000000 ;_HandelGothic_BT21x22_Regular+3924
0x3D6C	0x03FE03FE ;_HandelGothic_BT21x22_Regular+3928
0x3D70	0x01E003C0 ;_HandelGothic_BT21x22_Regular+3932
0x3D74	0x007800F0 ;_HandelGothic_BT21x22_Regular+3936
0x3D78	0x001E003C ;_HandelGothic_BT21x22_Regular+3940
0x3D7C	0x03FE03FE ;_HandelGothic_BT21x22_Regular+3944
0x3D80	0x00000000 ;_HandelGothic_BT21x22_Regular+3948
0x3D84	0x00000000 ;_HandelGothic_BT21x22_Regular+3952
0x3D88	0x00000000 ;_HandelGothic_BT21x22_Regular+3956
0x3D8C	0x3030F0E0 ;_HandelGothic_BT21x22_Regular+3960
0x3D90	0x30303030 ;_HandelGothic_BT21x22_Regular+3964
0x3D94	0x30301C1C ;_HandelGothic_BT21x22_Regular+3968
0x3D98	0x30303030 ;_HandelGothic_BT21x22_Regular+3972
0x3D9C	0x0000E0F0 ;_HandelGothic_BT21x22_Regular+3976
0x3DA0	0x30303000 ;_HandelGothic_BT21x22_Regular+3980
0x3DA4	0x30303030 ;_HandelGothic_BT21x22_Regular+3984
0x3DA8	0x30303030 ;_HandelGothic_BT21x22_Regular+3988
0x3DAC	0x30303030 ;_HandelGothic_BT21x22_Regular+3992
0x3DB0	0x30303030 ;_HandelGothic_BT21x22_Regular+3996
0x3DB4	0x00000000 ;_HandelGothic_BT21x22_Regular+4000
0x3DB8	0x18181E0E ;_HandelGothic_BT21x22_Regular+4004
0x3DBC	0x18181818 ;_HandelGothic_BT21x22_Regular+4008
0x3DC0	0x18187070 ;_HandelGothic_BT21x22_Regular+4012
0x3DC4	0x18181818 ;_HandelGothic_BT21x22_Regular+4016
0x3DC8	0x00000E1E ;_HandelGothic_BT21x22_Regular+4020
0x3DCC	0x00000000 ;_HandelGothic_BT21x22_Regular+4024
0x3DD0	0x00000000 ;_HandelGothic_BT21x22_Regular+4028
0x3DD4	0x00000000 ;_HandelGothic_BT21x22_Regular+4032
0x3DD8	0x00000000 ;_HandelGothic_BT21x22_Regular+4036
0x3DDC	0x00000000 ;_HandelGothic_BT21x22_Regular+4040
0x3DE0	0x1FFC10F8 ;_HandelGothic_BT21x22_Regular+4044
0x3DE4	0x00000F04 ;_HandelGothic_BT21x22_Regular+4048
0x3DE8	0x00000000 ;_HandelGothic_BT21x22_Regular+4052
0x3DEC	0x00000000 ;_HandelGothic_BT21x22_Regular+4056
0x3DF0	0x00000000 ;_HandelGothic_BT21x22_Regular+4060
0x3DF4	0x00000000 ;_HandelGothic_BT21x22_Regular+4064
0x3DF8	0x00000000 ;_HandelGothic_BT21x22_Regular+4068
0x3DFC	0x00000000 ;_HandelGothic_BT21x22_Regular+4072
0x3E00	0x040207FE ;_HandelGothic_BT21x22_Regular+4076
0x3E04	0x04020402 ;_HandelGothic_BT21x22_Regular+4080
0x3E08	0x04020402 ;_HandelGothic_BT21x22_Regular+4084
0x3E0C	0x04020402 ;_HandelGothic_BT21x22_Regular+4088
0x3E10	0x04020402 ;_HandelGothic_BT21x22_Regular+4092
0x3E14	0x04020402 ;_HandelGothic_BT21x22_Regular+4096
0x3E18	0x04020402 ;_HandelGothic_BT21x22_Regular+4100
0x3E1C	0x04020402 ;_HandelGothic_BT21x22_Regular+4104
0x3E20	0x07FE ;_HandelGothic_BT21x22_Regular+4108
; end of _HandelGothic_BT21x22_Regular
;__Lib_TFT.c,4284 :: _TFT_defaultFont [2168]
0x3E22	0x00200000 ;_TFT_defaultFont+0
0x3E26	0x0010007F ;_TFT_defaultFont+4
0x3E2A	0x00018801 ;_TFT_defaultFont+8
0x3E2E	0x00019803 ;_TFT_defaultFont+12
0x3E32	0x0001A805 ;_TFT_defaultFont+16
0x3E36	0x0001B808 ;_TFT_defaultFont+20
0x3E3A	0x0001C807 ;_TFT_defaultFont+24
0x3E3E	0x0001D80D ;_TFT_defaultFont+28
0x3E42	0x0001F80A ;_TFT_defaultFont+32
0x3E46	0x00021803 ;_TFT_defaultFont+36
0x3E4A	0x00022805 ;_TFT_defaultFont+40
0x3E4E	0x00023805 ;_TFT_defaultFont+44
0x3E52	0x00024807 ;_TFT_defaultFont+48
0x3E56	0x00025809 ;_TFT_defaultFont+52
0x3E5A	0x00027803 ;_TFT_defaultFont+56
0x3E5E	0x00028805 ;_TFT_defaultFont+60
0x3E62	0x00029803 ;_TFT_defaultFont+64
0x3E66	0x0002A806 ;_TFT_defaultFont+68
0x3E6A	0x0002B807 ;_TFT_defaultFont+72
0x3E6E	0x0002C807 ;_TFT_defaultFont+76
0x3E72	0x0002D807 ;_TFT_defaultFont+80
0x3E76	0x0002E807 ;_TFT_defaultFont+84
0x3E7A	0x0002F807 ;_TFT_defaultFont+88
0x3E7E	0x00030807 ;_TFT_defaultFont+92
0x3E82	0x00031807 ;_TFT_defaultFont+96
0x3E86	0x00032807 ;_TFT_defaultFont+100
0x3E8A	0x00033807 ;_TFT_defaultFont+104
0x3E8E	0x00034807 ;_TFT_defaultFont+108
0x3E92	0x00035803 ;_TFT_defaultFont+112
0x3E96	0x00036803 ;_TFT_defaultFont+116
0x3E9A	0x00037809 ;_TFT_defaultFont+120
0x3E9E	0x00039809 ;_TFT_defaultFont+124
0x3EA2	0x0003B809 ;_TFT_defaultFont+128
0x3EA6	0x0003D806 ;_TFT_defaultFont+132
0x3EAA	0x0003E809 ;_TFT_defaultFont+136
0x3EAE	0x00040809 ;_TFT_defaultFont+140
0x3EB2	0x00042807 ;_TFT_defaultFont+144
0x3EB6	0x00043807 ;_TFT_defaultFont+148
0x3EBA	0x00044808 ;_TFT_defaultFont+152
0x3EBE	0x00045806 ;_TFT_defaultFont+156
0x3EC2	0x00046806 ;_TFT_defaultFont+160
0x3EC6	0x00047807 ;_TFT_defaultFont+164
0x3ECA	0x00048808 ;_TFT_defaultFont+168
0x3ECE	0x00049804 ;_TFT_defaultFont+172
0x3ED2	0x0004A805 ;_TFT_defaultFont+176
0x3ED6	0x0004B807 ;_TFT_defaultFont+180
0x3EDA	0x0004C806 ;_TFT_defaultFont+184
0x3EDE	0x0004D80A ;_TFT_defaultFont+188
0x3EE2	0x0004F807 ;_TFT_defaultFont+192
0x3EE6	0x00050808 ;_TFT_defaultFont+196
0x3EEA	0x00051807 ;_TFT_defaultFont+200
0x3EEE	0x00052808 ;_TFT_defaultFont+204
0x3EF2	0x00053808 ;_TFT_defaultFont+208
0x3EF6	0x00054807 ;_TFT_defaultFont+212
0x3EFA	0x00055806 ;_TFT_defaultFont+216
0x3EFE	0x00056807 ;_TFT_defaultFont+220
0x3F02	0x00057808 ;_TFT_defaultFont+224
0x3F06	0x0005880C ;_TFT_defaultFont+228
0x3F0A	0x0005A808 ;_TFT_defaultFont+232
0x3F0E	0x0005B808 ;_TFT_defaultFont+236
0x3F12	0x0005C806 ;_TFT_defaultFont+240
0x3F16	0x0005D805 ;_TFT_defaultFont+244
0x3F1A	0x0005E806 ;_TFT_defaultFont+248
0x3F1E	0x0005F805 ;_TFT_defaultFont+252
0x3F22	0x00060809 ;_TFT_defaultFont+256
0x3F26	0x00062808 ;_TFT_defaultFont+260
0x3F2A	0x00063805 ;_TFT_defaultFont+264
0x3F2E	0x00064807 ;_TFT_defaultFont+268
0x3F32	0x00065807 ;_TFT_defaultFont+272
0x3F36	0x00066806 ;_TFT_defaultFont+276
0x3F3A	0x00067807 ;_TFT_defaultFont+280
0x3F3E	0x00068807 ;_TFT_defaultFont+284
0x3F42	0x00069805 ;_TFT_defaultFont+288
0x3F46	0x0006A807 ;_TFT_defaultFont+292
0x3F4A	0x0006B807 ;_TFT_defaultFont+296
0x3F4E	0x0006C802 ;_TFT_defaultFont+300
0x3F52	0x0006D803 ;_TFT_defaultFont+304
0x3F56	0x0006E806 ;_TFT_defaultFont+308
0x3F5A	0x0006F802 ;_TFT_defaultFont+312
0x3F5E	0x0007080A ;_TFT_defaultFont+316
0x3F62	0x00072807 ;_TFT_defaultFont+320
0x3F66	0x00073807 ;_TFT_defaultFont+324
0x3F6A	0x00074807 ;_TFT_defaultFont+328
0x3F6E	0x00075807 ;_TFT_defaultFont+332
0x3F72	0x00076805 ;_TFT_defaultFont+336
0x3F76	0x00077806 ;_TFT_defaultFont+340
0x3F7A	0x00078805 ;_TFT_defaultFont+344
0x3F7E	0x00079807 ;_TFT_defaultFont+348
0x3F82	0x0007A807 ;_TFT_defaultFont+352
0x3F86	0x0007B80A ;_TFT_defaultFont+356
0x3F8A	0x0007D806 ;_TFT_defaultFont+360
0x3F8E	0x0007E807 ;_TFT_defaultFont+364
0x3F92	0x0007F806 ;_TFT_defaultFont+368
0x3F96	0x00080806 ;_TFT_defaultFont+372
0x3F9A	0x00081804 ;_TFT_defaultFont+376
0x3F9E	0x00082806 ;_TFT_defaultFont+380
0x3FA2	0x0008380A ;_TFT_defaultFont+384
0x3FA6	0x0008580B ;_TFT_defaultFont+388
0x3FAA	0x00000000 ;_TFT_defaultFont+392
0x3FAE	0x00000000 ;_TFT_defaultFont+396
0x3FB2	0x00000000 ;_TFT_defaultFont+400
0x3FB6	0x00000000 ;_TFT_defaultFont+404
0x3FBA	0x00000000 ;_TFT_defaultFont+408
0x3FBE	0x06060606 ;_TFT_defaultFont+412
0x3FC2	0x06000606 ;_TFT_defaultFont+416
0x3FC6	0x00000006 ;_TFT_defaultFont+420
0x3FCA	0x1B000000 ;_TFT_defaultFont+424
0x3FCE	0x001B1B1B ;_TFT_defaultFont+428
0x3FD2	0x00000000 ;_TFT_defaultFont+432
0x3FD6	0x00000000 ;_TFT_defaultFont+436
0x3FDA	0x00000000 ;_TFT_defaultFont+440
0x3FDE	0xFEFE4848 ;_TFT_defaultFont+444
0x3FE2	0x127F7F24 ;_TFT_defaultFont+448
0x3FE6	0x00000012 ;_TFT_defaultFont+452
0x3FEA	0x08080000 ;_TFT_defaultFont+456
0x3FEE	0x0B0B4B3E ;_TFT_defaultFont+460
0x3FF2	0x6968683E ;_TFT_defaultFont+464
0x3FF6	0x0008083E ;_TFT_defaultFont+468
0x3FFA	0x00000000 ;_TFT_defaultFont+472
0x3FFE	0x00000000 ;_TFT_defaultFont+476
0x4002	0x0233001E ;_TFT_defaultFont+480
0x4006	0x00B30133 ;_TFT_defaultFont+484
0x400A	0x19A00F5E ;_TFT_defaultFont+488
0x400E	0x19881990 ;_TFT_defaultFont+492
0x4012	0x00000F00 ;_TFT_defaultFont+496
0x4016	0x00000000 ;_TFT_defaultFont+500
0x401A	0x00000000 ;_TFT_defaultFont+504
0x401E	0x00000000 ;_TFT_defaultFont+508
0x4022	0x0066003C ;_TFT_defaultFont+512
0x4026	0x00660066 ;_TFT_defaultFont+516
0x402A	0x0366033C ;_TFT_defaultFont+520
0x402E	0x00C601C6 ;_TFT_defaultFont+524
0x4032	0x000003BC ;_TFT_defaultFont+528
0x4036	0x00000000 ;_TFT_defaultFont+532
0x403A	0x06000000 ;_TFT_defaultFont+536
0x403E	0x00060606 ;_TFT_defaultFont+540
0x4042	0x00000000 ;_TFT_defaultFont+544
0x4046	0x00000000 ;_TFT_defaultFont+548
0x404A	0x18000000 ;_TFT_defaultFont+552
0x404E	0x06060C0C ;_TFT_defaultFont+556
0x4052	0x06060606 ;_TFT_defaultFont+560
0x4056	0x180C0C06 ;_TFT_defaultFont+564
0x405A	0x06000000 ;_TFT_defaultFont+568
0x405E	0x18180C0C ;_TFT_defaultFont+572
0x4062	0x18181818 ;_TFT_defaultFont+576
0x4066	0x060C0C18 ;_TFT_defaultFont+580
0x406A	0x18000000 ;_TFT_defaultFont+584
0x406E	0x185A3C5A ;_TFT_defaultFont+588
0x4072	0x00000000 ;_TFT_defaultFont+592
0x4076	0x00000000 ;_TFT_defaultFont+596
0x407A	0x00000000 ;_TFT_defaultFont+600
0x407E	0x00000000 ;_TFT_defaultFont+604
0x4082	0x00200000 ;_TFT_defaultFont+608
0x4086	0x00200020 ;_TFT_defaultFont+612
0x408A	0x002001FC ;_TFT_defaultFont+616
0x408E	0x00200020 ;_TFT_defaultFont+620
0x4092	0x00000000 ;_TFT_defaultFont+624
0x4096	0x00000000 ;_TFT_defaultFont+628
0x409A	0x00000000 ;_TFT_defaultFont+632
0x409E	0x00000000 ;_TFT_defaultFont+636
0x40A2	0x06000000 ;_TFT_defaultFont+640
0x40A6	0x00030306 ;_TFT_defaultFont+644
0x40AA	0x00000000 ;_TFT_defaultFont+648
0x40AE	0x00000000 ;_TFT_defaultFont+652
0x40B2	0x0000001F ;_TFT_defaultFont+656
0x40B6	0x00000000 ;_TFT_defaultFont+660
0x40BA	0x00000000 ;_TFT_defaultFont+664
0x40BE	0x00000000 ;_TFT_defaultFont+668
0x40C2	0x06000000 ;_TFT_defaultFont+672
0x40C6	0x00000006 ;_TFT_defaultFont+676
0x40CA	0x20000000 ;_TFT_defaultFont+680
0x40CE	0x08101020 ;_TFT_defaultFont+684
0x40D2	0x02040408 ;_TFT_defaultFont+688
0x40D6	0x00010102 ;_TFT_defaultFont+692
0x40DA	0x00000000 ;_TFT_defaultFont+696
0x40DE	0x6363633E ;_TFT_defaultFont+700
0x40E2	0x63636363 ;_TFT_defaultFont+704
0x40E6	0x0000003E ;_TFT_defaultFont+708
0x40EA	0x00000000 ;_TFT_defaultFont+712
0x40EE	0x18181E18 ;_TFT_defaultFont+716
0x40F2	0x18181818 ;_TFT_defaultFont+720
0x40F6	0x0000007E ;_TFT_defaultFont+724
0x40FA	0x00000000 ;_TFT_defaultFont+728
0x40FE	0x6061613E ;_TFT_defaultFont+732
0x4102	0x060C1830 ;_TFT_defaultFont+736
0x4106	0x0000007F ;_TFT_defaultFont+740
0x410A	0x00000000 ;_TFT_defaultFont+744
0x410E	0x6060613E ;_TFT_defaultFont+748
0x4112	0x6160603C ;_TFT_defaultFont+752
0x4116	0x0000003E ;_TFT_defaultFont+756
0x411A	0x00000000 ;_TFT_defaultFont+760
0x411E	0x32343830 ;_TFT_defaultFont+764
0x4122	0x30307F31 ;_TFT_defaultFont+768
0x4126	0x00000030 ;_TFT_defaultFont+772
0x412A	0x00000000 ;_TFT_defaultFont+776
0x412E	0x3E06067E ;_TFT_defaultFont+780
0x4132	0x61606060 ;_TFT_defaultFont+784
0x4136	0x0000003E ;_TFT_defaultFont+788
0x413A	0x00000000 ;_TFT_defaultFont+792
0x413E	0x3F03063C ;_TFT_defaultFont+796
0x4142	0x63636363 ;_TFT_defaultFont+800
0x4146	0x0000003E ;_TFT_defaultFont+804
0x414A	0x00000000 ;_TFT_defaultFont+808
0x414E	0x3030607F ;_TFT_defaultFont+812
0x4152	0x0C0C1818 ;_TFT_defaultFont+816
0x4156	0x0000000C ;_TFT_defaultFont+820
0x415A	0x00000000 ;_TFT_defaultFont+824
0x415E	0x6363633E ;_TFT_defaultFont+828
0x4162	0x6363633E ;_TFT_defaultFont+832
0x4166	0x0000003E ;_TFT_defaultFont+836
0x416A	0x00000000 ;_TFT_defaultFont+840
0x416E	0x6363633E ;_TFT_defaultFont+844
0x4172	0x30607E63 ;_TFT_defaultFont+848
0x4176	0x0000001E ;_TFT_defaultFont+852
0x417A	0x00000000 ;_TFT_defaultFont+856
0x417E	0x06060000 ;_TFT_defaultFont+860
0x4182	0x06000000 ;_TFT_defaultFont+864
0x4186	0x00000006 ;_TFT_defaultFont+868
0x418A	0x00000000 ;_TFT_defaultFont+872
0x418E	0x06060000 ;_TFT_defaultFont+876
0x4192	0x06000000 ;_TFT_defaultFont+880
0x4196	0x00030306 ;_TFT_defaultFont+884
0x419A	0x00000000 ;_TFT_defaultFont+888
0x419E	0x00000000 ;_TFT_defaultFont+892
0x41A2	0x01800000 ;_TFT_defaultFont+896
0x41A6	0x00180060 ;_TFT_defaultFont+900
0x41AA	0x00060006 ;_TFT_defaultFont+904
0x41AE	0x00600018 ;_TFT_defaultFont+908
0x41B2	0x00000180 ;_TFT_defaultFont+912
0x41B6	0x00000000 ;_TFT_defaultFont+916
0x41BA	0x00000000 ;_TFT_defaultFont+920
0x41BE	0x00000000 ;_TFT_defaultFont+924
0x41C2	0x00000000 ;_TFT_defaultFont+928
0x41C6	0x000001FE ;_TFT_defaultFont+932
0x41CA	0x01FE0000 ;_TFT_defaultFont+936
0x41CE	0x00000000 ;_TFT_defaultFont+940
0x41D2	0x00000000 ;_TFT_defaultFont+944
0x41D6	0x00000000 ;_TFT_defaultFont+948
0x41DA	0x00000000 ;_TFT_defaultFont+952
0x41DE	0x00000000 ;_TFT_defaultFont+956
0x41E2	0x00060000 ;_TFT_defaultFont+960
0x41E6	0x00600018 ;_TFT_defaultFont+964
0x41EA	0x01800180 ;_TFT_defaultFont+968
0x41EE	0x00180060 ;_TFT_defaultFont+972
0x41F2	0x00000006 ;_TFT_defaultFont+976
0x41F6	0x00000000 ;_TFT_defaultFont+980
0x41FA	0x00000000 ;_TFT_defaultFont+984
0x41FE	0x1830311E ;_TFT_defaultFont+988
0x4202	0x0C000C0C ;_TFT_defaultFont+992
0x4206	0x0000000C ;_TFT_defaultFont+996
0x420A	0x00000000 ;_TFT_defaultFont+1000
0x420E	0x00000000 ;_TFT_defaultFont+1004
0x4212	0x0082007C ;_TFT_defaultFont+1008
0x4216	0x016D0179 ;_TFT_defaultFont+1012
0x421A	0x016D016D ;_TFT_defaultFont+1016
0x421E	0x00D9016D ;_TFT_defaultFont+1020
0x4222	0x00FC0002 ;_TFT_defaultFont+1024
0x4226	0x00000000 ;_TFT_defaultFont+1028
0x422A	0x00000000 ;_TFT_defaultFont+1032
0x422E	0x00000000 ;_TFT_defaultFont+1036
0x4232	0x00380038 ;_TFT_defaultFont+1040
0x4236	0x006C006C ;_TFT_defaultFont+1044
0x423A	0x00FE00C6 ;_TFT_defaultFont+1048
0x423E	0x018300C6 ;_TFT_defaultFont+1052
0x4242	0x00000183 ;_TFT_defaultFont+1056
0x4246	0x00000000 ;_TFT_defaultFont+1060
0x424A	0x00000000 ;_TFT_defaultFont+1064
0x424E	0x6363633F ;_TFT_defaultFont+1068
0x4252	0x6363633F ;_TFT_defaultFont+1072
0x4256	0x0000003F ;_TFT_defaultFont+1076
0x425A	0x00000000 ;_TFT_defaultFont+1080
0x425E	0x0343433E ;_TFT_defaultFont+1084
0x4262	0x43430303 ;_TFT_defaultFont+1088
0x4266	0x0000003E ;_TFT_defaultFont+1092
0x426A	0x00000000 ;_TFT_defaultFont+1096
0x426E	0xC3C3633F ;_TFT_defaultFont+1100
0x4272	0x63C3C3C3 ;_TFT_defaultFont+1104
0x4276	0x0000003F ;_TFT_defaultFont+1108
0x427A	0x00000000 ;_TFT_defaultFont+1112
0x427E	0x0303033F ;_TFT_defaultFont+1116
0x4282	0x0303031F ;_TFT_defaultFont+1120
0x4286	0x0000003F ;_TFT_defaultFont+1124
0x428A	0x00000000 ;_TFT_defaultFont+1128
0x428E	0x0303033F ;_TFT_defaultFont+1132
0x4292	0x0303031F ;_TFT_defaultFont+1136
0x4296	0x00000003 ;_TFT_defaultFont+1140
0x429A	0x00000000 ;_TFT_defaultFont+1144
0x429E	0x0343433E ;_TFT_defaultFont+1148
0x42A2	0x63636373 ;_TFT_defaultFont+1152
0x42A6	0x0000007E ;_TFT_defaultFont+1156
0x42AA	0x00000000 ;_TFT_defaultFont+1160
0x42AE	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x42B2	0xC3C3C3FF ;_TFT_defaultFont+1168
0x42B6	0x000000C3 ;_TFT_defaultFont+1172
0x42BA	0x00000000 ;_TFT_defaultFont+1176
0x42BE	0x0606060F ;_TFT_defaultFont+1180
0x42C2	0x06060606 ;_TFT_defaultFont+1184
0x42C6	0x0000000F ;_TFT_defaultFont+1188
0x42CA	0x00000000 ;_TFT_defaultFont+1192
0x42CE	0x1818181E ;_TFT_defaultFont+1196
0x42D2	0x18181818 ;_TFT_defaultFont+1200
0x42D6	0x0000000F ;_TFT_defaultFont+1204
0x42DA	0x00000000 ;_TFT_defaultFont+1208
0x42DE	0x0F1B3363 ;_TFT_defaultFont+1212
0x42E2	0x331B0F07 ;_TFT_defaultFont+1216
0x42E6	0x00000063 ;_TFT_defaultFont+1220
0x42EA	0x00000000 ;_TFT_defaultFont+1224
0x42EE	0x03030303 ;_TFT_defaultFont+1228
0x42F2	0x03030303 ;_TFT_defaultFont+1232
0x42F6	0x0000003F ;_TFT_defaultFont+1236
0x42FA	0x00000000 ;_TFT_defaultFont+1240
0x42FE	0x00000000 ;_TFT_defaultFont+1244
0x4302	0x03870387 ;_TFT_defaultFont+1248
0x4306	0x034D034D ;_TFT_defaultFont+1252
0x430A	0x03390339 ;_TFT_defaultFont+1256
0x430E	0x03110311 ;_TFT_defaultFont+1260
0x4312	0x00000301 ;_TFT_defaultFont+1264
0x4316	0x00000000 ;_TFT_defaultFont+1268
0x431A	0x00000000 ;_TFT_defaultFont+1272
0x431E	0x4D4D4747 ;_TFT_defaultFont+1276
0x4322	0x71715959 ;_TFT_defaultFont+1280
0x4326	0x00000061 ;_TFT_defaultFont+1284
0x432A	0x00000000 ;_TFT_defaultFont+1288
0x432E	0xC3C3C37E ;_TFT_defaultFont+1292
0x4332	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x4336	0x0000007E ;_TFT_defaultFont+1300
0x433A	0x00000000 ;_TFT_defaultFont+1304
0x433E	0x6363633F ;_TFT_defaultFont+1308
0x4342	0x03033F63 ;_TFT_defaultFont+1312
0x4346	0x00000003 ;_TFT_defaultFont+1316
0x434A	0x00000000 ;_TFT_defaultFont+1320
0x434E	0xC3C3C37E ;_TFT_defaultFont+1324
0x4352	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x4356	0x00C0607E ;_TFT_defaultFont+1332
0x435A	0x00000000 ;_TFT_defaultFont+1336
0x435E	0x6363633F ;_TFT_defaultFont+1340
0x4362	0x63331B3F ;_TFT_defaultFont+1344
0x4366	0x000000C3 ;_TFT_defaultFont+1348
0x436A	0x00000000 ;_TFT_defaultFont+1352
0x436E	0x0343433E ;_TFT_defaultFont+1356
0x4372	0x6161603E ;_TFT_defaultFont+1360
0x4376	0x0000003E ;_TFT_defaultFont+1364
0x437A	0x00000000 ;_TFT_defaultFont+1368
0x437E	0x0C0C0C3F ;_TFT_defaultFont+1372
0x4382	0x0C0C0C0C ;_TFT_defaultFont+1376
0x4386	0x0000000C ;_TFT_defaultFont+1380
0x438A	0x00000000 ;_TFT_defaultFont+1384
0x438E	0x63636363 ;_TFT_defaultFont+1388
0x4392	0x63636363 ;_TFT_defaultFont+1392
0x4396	0x0000003E ;_TFT_defaultFont+1396
0x439A	0x00000000 ;_TFT_defaultFont+1400
0x439E	0x66C3C3C3 ;_TFT_defaultFont+1404
0x43A2	0x183C3C66 ;_TFT_defaultFont+1408
0x43A6	0x00000018 ;_TFT_defaultFont+1412
0x43AA	0x00000000 ;_TFT_defaultFont+1416
0x43AE	0x00000000 ;_TFT_defaultFont+1420
0x43B2	0x0C630C63 ;_TFT_defaultFont+1424
0x43B6	0x0CF30C63 ;_TFT_defaultFont+1428
0x43BA	0x079E06F6 ;_TFT_defaultFont+1432
0x43BE	0x030C079E ;_TFT_defaultFont+1436
0x43C2	0x0000030C ;_TFT_defaultFont+1440
0x43C6	0x00000000 ;_TFT_defaultFont+1444
0x43CA	0x00000000 ;_TFT_defaultFont+1448
0x43CE	0x3C66C3C3 ;_TFT_defaultFont+1452
0x43D2	0xC3663C18 ;_TFT_defaultFont+1456
0x43D6	0x000000C3 ;_TFT_defaultFont+1460
0x43DA	0x00000000 ;_TFT_defaultFont+1464
0x43DE	0x6666C3C3 ;_TFT_defaultFont+1468
0x43E2	0x1818183C ;_TFT_defaultFont+1472
0x43E6	0x00000018 ;_TFT_defaultFont+1476
0x43EA	0x00000000 ;_TFT_defaultFont+1480
0x43EE	0x1830303F ;_TFT_defaultFont+1484
0x43F2	0x0303060C ;_TFT_defaultFont+1488
0x43F6	0x0000003F ;_TFT_defaultFont+1492
0x43FA	0x1E000000 ;_TFT_defaultFont+1496
0x43FE	0x06060606 ;_TFT_defaultFont+1500
0x4402	0x06060606 ;_TFT_defaultFont+1504
0x4406	0x001E0606 ;_TFT_defaultFont+1508
0x440A	0x01000000 ;_TFT_defaultFont+1512
0x440E	0x04020201 ;_TFT_defaultFont+1516
0x4412	0x10080804 ;_TFT_defaultFont+1520
0x4416	0x00202010 ;_TFT_defaultFont+1524
0x441A	0x1E000000 ;_TFT_defaultFont+1528
0x441E	0x18181818 ;_TFT_defaultFont+1532
0x4422	0x18181818 ;_TFT_defaultFont+1536
0x4426	0x001E1818 ;_TFT_defaultFont+1540
0x442A	0x00000000 ;_TFT_defaultFont+1544
0x442E	0x00000000 ;_TFT_defaultFont+1548
0x4432	0x00480030 ;_TFT_defaultFont+1552
0x4436	0x01020084 ;_TFT_defaultFont+1556
0x443A	0x00000000 ;_TFT_defaultFont+1560
0x443E	0x00000000 ;_TFT_defaultFont+1564
0x4442	0x00000000 ;_TFT_defaultFont+1568
0x4446	0x00000000 ;_TFT_defaultFont+1572
0x444A	0x00000000 ;_TFT_defaultFont+1576
0x444E	0x00000000 ;_TFT_defaultFont+1580
0x4452	0x00000000 ;_TFT_defaultFont+1584
0x4456	0x00FF0000 ;_TFT_defaultFont+1588
0x445A	0x0C000000 ;_TFT_defaultFont+1592
0x445E	0x00000018 ;_TFT_defaultFont+1596
0x4462	0x00000000 ;_TFT_defaultFont+1600
0x4466	0x00000000 ;_TFT_defaultFont+1604
0x446A	0x00000000 ;_TFT_defaultFont+1608
0x446E	0x623C0000 ;_TFT_defaultFont+1612
0x4472	0x63637E60 ;_TFT_defaultFont+1616
0x4476	0x0000007E ;_TFT_defaultFont+1620
0x447A	0x03000000 ;_TFT_defaultFont+1624
0x447E	0x673B0303 ;_TFT_defaultFont+1628
0x4482	0x63636363 ;_TFT_defaultFont+1632
0x4486	0x0000003F ;_TFT_defaultFont+1636
0x448A	0x00000000 ;_TFT_defaultFont+1640
0x448E	0x231E0000 ;_TFT_defaultFont+1644
0x4492	0x23030303 ;_TFT_defaultFont+1648
0x4496	0x0000001E ;_TFT_defaultFont+1652
0x449A	0x60000000 ;_TFT_defaultFont+1656
0x449E	0x637E6060 ;_TFT_defaultFont+1660
0x44A2	0x73636363 ;_TFT_defaultFont+1664
0x44A6	0x0000006E ;_TFT_defaultFont+1668
0x44AA	0x00000000 ;_TFT_defaultFont+1672
0x44AE	0x633E0000 ;_TFT_defaultFont+1676
0x44B2	0x43037F63 ;_TFT_defaultFont+1680
0x44B6	0x0000003E ;_TFT_defaultFont+1684
0x44BA	0x1C000000 ;_TFT_defaultFont+1688
0x44BE	0x060F0606 ;_TFT_defaultFont+1692
0x44C2	0x06060606 ;_TFT_defaultFont+1696
0x44C6	0x00000006 ;_TFT_defaultFont+1700
0x44CA	0x00000000 ;_TFT_defaultFont+1704
0x44CE	0x637E0000 ;_TFT_defaultFont+1708
0x44D2	0x73636363 ;_TFT_defaultFont+1712
0x44D6	0x3E61606E ;_TFT_defaultFont+1716
0x44DA	0x03000000 ;_TFT_defaultFont+1720
0x44DE	0x673B0303 ;_TFT_defaultFont+1724
0x44E2	0x63636363 ;_TFT_defaultFont+1728
0x44E6	0x00000063 ;_TFT_defaultFont+1732
0x44EA	0x03000000 ;_TFT_defaultFont+1736
0x44EE	0x03030003 ;_TFT_defaultFont+1740
0x44F2	0x03030303 ;_TFT_defaultFont+1744
0x44F6	0x00000003 ;_TFT_defaultFont+1748
0x44FA	0x06000000 ;_TFT_defaultFont+1752
0x44FE	0x06070006 ;_TFT_defaultFont+1756
0x4502	0x06060606 ;_TFT_defaultFont+1760
0x4506	0x03060606 ;_TFT_defaultFont+1764
0x450A	0x03000000 ;_TFT_defaultFont+1768
0x450E	0x1B330303 ;_TFT_defaultFont+1772
0x4512	0x1B0F070F ;_TFT_defaultFont+1776
0x4516	0x00000033 ;_TFT_defaultFont+1780
0x451A	0x03000000 ;_TFT_defaultFont+1784
0x451E	0x03030303 ;_TFT_defaultFont+1788
0x4522	0x03030303 ;_TFT_defaultFont+1792
0x4526	0x00000003 ;_TFT_defaultFont+1796
0x452A	0x00000000 ;_TFT_defaultFont+1800
0x452E	0x00000000 ;_TFT_defaultFont+1804
0x4532	0x00000000 ;_TFT_defaultFont+1808
0x4536	0x033301DF ;_TFT_defaultFont+1812
0x453A	0x03330333 ;_TFT_defaultFont+1816
0x453E	0x03330333 ;_TFT_defaultFont+1820
0x4542	0x00000333 ;_TFT_defaultFont+1824
0x4546	0x00000000 ;_TFT_defaultFont+1828
0x454A	0x00000000 ;_TFT_defaultFont+1832
0x454E	0x673B0000 ;_TFT_defaultFont+1836
0x4552	0x63636363 ;_TFT_defaultFont+1840
0x4556	0x00000063 ;_TFT_defaultFont+1844
0x455A	0x00000000 ;_TFT_defaultFont+1848
0x455E	0x633E0000 ;_TFT_defaultFont+1852
0x4562	0x63636363 ;_TFT_defaultFont+1856
0x4566	0x0000003E ;_TFT_defaultFont+1860
0x456A	0x00000000 ;_TFT_defaultFont+1864
0x456E	0x673B0000 ;_TFT_defaultFont+1868
0x4572	0x63636363 ;_TFT_defaultFont+1872
0x4576	0x0303033F ;_TFT_defaultFont+1876
0x457A	0x00000000 ;_TFT_defaultFont+1880
0x457E	0x637E0000 ;_TFT_defaultFont+1884
0x4582	0x73636363 ;_TFT_defaultFont+1888
0x4586	0x6060606E ;_TFT_defaultFont+1892
0x458A	0x00000000 ;_TFT_defaultFont+1896
0x458E	0x1F1B0000 ;_TFT_defaultFont+1900
0x4592	0x03030303 ;_TFT_defaultFont+1904
0x4596	0x00000003 ;_TFT_defaultFont+1908
0x459A	0x00000000 ;_TFT_defaultFont+1912
0x459E	0x231E0000 ;_TFT_defaultFont+1916
0x45A2	0x31381E07 ;_TFT_defaultFont+1920
0x45A6	0x0000001E ;_TFT_defaultFont+1924
0x45AA	0x00000000 ;_TFT_defaultFont+1928
0x45AE	0x061F0606 ;_TFT_defaultFont+1932
0x45B2	0x06060606 ;_TFT_defaultFont+1936
0x45B6	0x0000001C ;_TFT_defaultFont+1940
0x45BA	0x00000000 ;_TFT_defaultFont+1944
0x45BE	0x63630000 ;_TFT_defaultFont+1948
0x45C2	0x73636363 ;_TFT_defaultFont+1952
0x45C6	0x0000006E ;_TFT_defaultFont+1956
0x45CA	0x00000000 ;_TFT_defaultFont+1960
0x45CE	0x63630000 ;_TFT_defaultFont+1964
0x45D2	0x1C363663 ;_TFT_defaultFont+1968
0x45D6	0x0000001C ;_TFT_defaultFont+1972
0x45DA	0x00000000 ;_TFT_defaultFont+1976
0x45DE	0x00000000 ;_TFT_defaultFont+1980
0x45E2	0x00000000 ;_TFT_defaultFont+1984
0x45E6	0x03330333 ;_TFT_defaultFont+1988
0x45EA	0x01B601B6 ;_TFT_defaultFont+1992
0x45EE	0x00CC01CE ;_TFT_defaultFont+1996
0x45F2	0x000000CC ;_TFT_defaultFont+2000
0x45F6	0x00000000 ;_TFT_defaultFont+2004
0x45FA	0x00000000 ;_TFT_defaultFont+2008
0x45FE	0x33330000 ;_TFT_defaultFont+2012
0x4602	0x331E0C1E ;_TFT_defaultFont+2016
0x4606	0x00000033 ;_TFT_defaultFont+2020
0x460A	0x00000000 ;_TFT_defaultFont+2024
0x460E	0x63630000 ;_TFT_defaultFont+2028
0x4612	0x1C363663 ;_TFT_defaultFont+2032
0x4616	0x0C0C181C ;_TFT_defaultFont+2036
0x461A	0x00000000 ;_TFT_defaultFont+2040
0x461E	0x303F0000 ;_TFT_defaultFont+2044
0x4622	0x03060C18 ;_TFT_defaultFont+2048
0x4626	0x0000003F ;_TFT_defaultFont+2052
0x462A	0x38000000 ;_TFT_defaultFont+2056
0x462E	0x0C0C0C0C ;_TFT_defaultFont+2060
0x4632	0x0C0C0C07 ;_TFT_defaultFont+2064
0x4636	0x00380C0C ;_TFT_defaultFont+2068
0x463A	0x0C000000 ;_TFT_defaultFont+2072
0x463E	0x0C0C0C0C ;_TFT_defaultFont+2076
0x4642	0x0C0C0C0C ;_TFT_defaultFont+2080
0x4646	0x000C0C0C ;_TFT_defaultFont+2084
0x464A	0x07000000 ;_TFT_defaultFont+2088
0x464E	0x0C0C0C0C ;_TFT_defaultFont+2092
0x4652	0x0C0C0C38 ;_TFT_defaultFont+2096
0x4656	0x00070C0C ;_TFT_defaultFont+2100
0x465A	0x00000000 ;_TFT_defaultFont+2104
0x465E	0x00000000 ;_TFT_defaultFont+2108
0x4662	0x00000000 ;_TFT_defaultFont+2112
0x4666	0x021E0000 ;_TFT_defaultFont+2116
0x466A	0x03F1023F ;_TFT_defaultFont+2120
0x466E	0x000001E1 ;_TFT_defaultFont+2124
0x4672	0x00000000 ;_TFT_defaultFont+2128
0x4676	0x00000000 ;_TFT_defaultFont+2132
0x467A	0x00000000 ;_TFT_defaultFont+2136
0x467E	0x07FE0000 ;_TFT_defaultFont+2140
0x4682	0x04020402 ;_TFT_defaultFont+2144
0x4686	0x04020402 ;_TFT_defaultFont+2148
0x468A	0x04020402 ;_TFT_defaultFont+2152
0x468E	0x04020402 ;_TFT_defaultFont+2156
0x4692	0x000007FE ;_TFT_defaultFont+2160
0x4696	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;Receiver.c,414 :: _Verdana12x13_Regular [1705]
0x469A	0x00200000 ;_Verdana12x13_Regular+0
0x469E	0x000D007F ;_Verdana12x13_Regular+4
0x46A2	0x00018801 ;_Verdana12x13_Regular+8
0x46A6	0x00019503 ;_Verdana12x13_Regular+12
0x46AA	0x0001A204 ;_Verdana12x13_Regular+16
0x46AE	0x0001AF08 ;_Verdana12x13_Regular+20
0x46B2	0x0001BC06 ;_Verdana12x13_Regular+24
0x46B6	0x0001C90B ;_Verdana12x13_Regular+28
0x46BA	0x0001E308 ;_Verdana12x13_Regular+32
0x46BE	0x0001F002 ;_Verdana12x13_Regular+36
0x46C2	0x0001FD04 ;_Verdana12x13_Regular+40
0x46C6	0x00020A04 ;_Verdana12x13_Regular+44
0x46CA	0x00021706 ;_Verdana12x13_Regular+48
0x46CE	0x00022408 ;_Verdana12x13_Regular+52
0x46D2	0x00023103 ;_Verdana12x13_Regular+56
0x46D6	0x00023E04 ;_Verdana12x13_Regular+60
0x46DA	0x00024B03 ;_Verdana12x13_Regular+64
0x46DE	0x00025805 ;_Verdana12x13_Regular+68
0x46E2	0x00026506 ;_Verdana12x13_Regular+72
0x46E6	0x00027206 ;_Verdana12x13_Regular+76
0x46EA	0x00027F06 ;_Verdana12x13_Regular+80
0x46EE	0x00028C06 ;_Verdana12x13_Regular+84
0x46F2	0x00029906 ;_Verdana12x13_Regular+88
0x46F6	0x0002A606 ;_Verdana12x13_Regular+92
0x46FA	0x0002B306 ;_Verdana12x13_Regular+96
0x46FE	0x0002C006 ;_Verdana12x13_Regular+100
0x4702	0x0002CD06 ;_Verdana12x13_Regular+104
0x4706	0x0002DA06 ;_Verdana12x13_Regular+108
0x470A	0x0002E703 ;_Verdana12x13_Regular+112
0x470E	0x0002F403 ;_Verdana12x13_Regular+116
0x4712	0x00030107 ;_Verdana12x13_Regular+120
0x4716	0x00030E08 ;_Verdana12x13_Regular+124
0x471A	0x00031B08 ;_Verdana12x13_Regular+128
0x471E	0x00032805 ;_Verdana12x13_Regular+132
0x4722	0x00033509 ;_Verdana12x13_Regular+136
0x4726	0x00034F07 ;_Verdana12x13_Regular+140
0x472A	0x00035C07 ;_Verdana12x13_Regular+144
0x472E	0x00036908 ;_Verdana12x13_Regular+148
0x4732	0x00037608 ;_Verdana12x13_Regular+152
0x4736	0x00038306 ;_Verdana12x13_Regular+156
0x473A	0x00039006 ;_Verdana12x13_Regular+160
0x473E	0x00039D08 ;_Verdana12x13_Regular+164
0x4742	0x0003AA07 ;_Verdana12x13_Regular+168
0x4746	0x0003B704 ;_Verdana12x13_Regular+172
0x474A	0x0003C404 ;_Verdana12x13_Regular+176
0x474E	0x0003D107 ;_Verdana12x13_Regular+180
0x4752	0x0003DE06 ;_Verdana12x13_Regular+184
0x4756	0x0003EB08 ;_Verdana12x13_Regular+188
0x475A	0x0003F807 ;_Verdana12x13_Regular+192
0x475E	0x00040508 ;_Verdana12x13_Regular+196
0x4762	0x00041206 ;_Verdana12x13_Regular+200
0x4766	0x00041F08 ;_Verdana12x13_Regular+204
0x476A	0x00042C07 ;_Verdana12x13_Regular+208
0x476E	0x00043907 ;_Verdana12x13_Regular+212
0x4772	0x00044607 ;_Verdana12x13_Regular+216
0x4776	0x00045307 ;_Verdana12x13_Regular+220
0x477A	0x00046007 ;_Verdana12x13_Regular+224
0x477E	0x00046D0A ;_Verdana12x13_Regular+228
0x4782	0x00048707 ;_Verdana12x13_Regular+232
0x4786	0x00049407 ;_Verdana12x13_Regular+236
0x478A	0x0004A107 ;_Verdana12x13_Regular+240
0x478E	0x0004AE04 ;_Verdana12x13_Regular+244
0x4792	0x0004BB05 ;_Verdana12x13_Regular+248
0x4796	0x0004C804 ;_Verdana12x13_Regular+252
0x479A	0x0004D508 ;_Verdana12x13_Regular+256
0x479E	0x0004E207 ;_Verdana12x13_Regular+260
0x47A2	0x0004EF04 ;_Verdana12x13_Regular+264
0x47A6	0x0004FC06 ;_Verdana12x13_Regular+268
0x47AA	0x00050906 ;_Verdana12x13_Regular+272
0x47AE	0x00051606 ;_Verdana12x13_Regular+276
0x47B2	0x00052306 ;_Verdana12x13_Regular+280
0x47B6	0x00053006 ;_Verdana12x13_Regular+284
0x47BA	0x00053D04 ;_Verdana12x13_Regular+288
0x47BE	0x00054A06 ;_Verdana12x13_Regular+292
0x47C2	0x00055706 ;_Verdana12x13_Regular+296
0x47C6	0x00056402 ;_Verdana12x13_Regular+300
0x47CA	0x00057103 ;_Verdana12x13_Regular+304
0x47CE	0x00057E06 ;_Verdana12x13_Regular+308
0x47D2	0x00058B02 ;_Verdana12x13_Regular+312
0x47D6	0x0005980A ;_Verdana12x13_Regular+316
0x47DA	0x0005B206 ;_Verdana12x13_Regular+320
0x47DE	0x0005BF06 ;_Verdana12x13_Regular+324
0x47E2	0x0005CC06 ;_Verdana12x13_Regular+328
0x47E6	0x0005D906 ;_Verdana12x13_Regular+332
0x47EA	0x0005E605 ;_Verdana12x13_Regular+336
0x47EE	0x0005F305 ;_Verdana12x13_Regular+340
0x47F2	0x00060004 ;_Verdana12x13_Regular+344
0x47F6	0x00060D06 ;_Verdana12x13_Regular+348
0x47FA	0x00061A06 ;_Verdana12x13_Regular+352
0x47FE	0x00062708 ;_Verdana12x13_Regular+356
0x4802	0x00063406 ;_Verdana12x13_Regular+360
0x4806	0x00064106 ;_Verdana12x13_Regular+364
0x480A	0x00064E05 ;_Verdana12x13_Regular+368
0x480E	0x00065B06 ;_Verdana12x13_Regular+372
0x4812	0x00066803 ;_Verdana12x13_Regular+376
0x4816	0x00067506 ;_Verdana12x13_Regular+380
0x481A	0x00068208 ;_Verdana12x13_Regular+384
0x481E	0x00068F09 ;_Verdana12x13_Regular+388
0x4822	0x00000000 ;_Verdana12x13_Regular+392
0x4826	0x00000000 ;_Verdana12x13_Regular+396
0x482A	0x00000000 ;_Verdana12x13_Regular+400
0x482E	0x00000000 ;_Verdana12x13_Regular+404
0x4832	0x04040404 ;_Verdana12x13_Regular+408
0x4836	0x04000404 ;_Verdana12x13_Regular+412
0x483A	0x00000000 ;_Verdana12x13_Regular+416
0x483E	0x000A0A0A ;_Verdana12x13_Regular+420
0x4842	0x00000000 ;_Verdana12x13_Regular+424
0x4846	0x00000000 ;_Verdana12x13_Regular+428
0x484A	0x50500000 ;_Verdana12x13_Regular+432
0x484E	0x7E2828FC ;_Verdana12x13_Regular+436
0x4852	0x00001414 ;_Verdana12x13_Regular+440
0x4856	0x08080000 ;_Verdana12x13_Regular+444
0x485A	0x1C0A0A3C ;_Verdana12x13_Regular+448
0x485E	0x081E2828 ;_Verdana12x13_Regular+452
0x4862	0x00000008 ;_Verdana12x13_Regular+456
0x4866	0x8C000000 ;_Verdana12x13_Regular+460
0x486A	0x52009200 ;_Verdana12x13_Regular+464
0x486E	0x20004C00 ;_Verdana12x13_Regular+468
0x4872	0x9004A003 ;_Verdana12x13_Regular+472
0x4876	0x00031004 ;_Verdana12x13_Regular+476
0x487A	0x00000000 ;_Verdana12x13_Regular+480
0x487E	0x120C0000 ;_Verdana12x13_Regular+484
0x4882	0x22524C12 ;_Verdana12x13_Regular+488
0x4886	0x00009C62 ;_Verdana12x13_Regular+492
0x488A	0x02020000 ;_Verdana12x13_Regular+496
0x488E	0x00000002 ;_Verdana12x13_Regular+500
0x4892	0x00000000 ;_Verdana12x13_Regular+504
0x4896	0x08000000 ;_Verdana12x13_Regular+508
0x489A	0x02020404 ;_Verdana12x13_Regular+512
0x489E	0x04020202 ;_Verdana12x13_Regular+516
0x48A2	0x00000804 ;_Verdana12x13_Regular+520
0x48A6	0x08040402 ;_Verdana12x13_Regular+524
0x48AA	0x08080808 ;_Verdana12x13_Regular+528
0x48AE	0x00020404 ;_Verdana12x13_Regular+532
0x48B2	0x1C2A0800 ;_Verdana12x13_Regular+536
0x48B6	0x0000082A ;_Verdana12x13_Regular+540
0x48BA	0x00000000 ;_Verdana12x13_Regular+544
0x48BE	0x00000000 ;_Verdana12x13_Regular+548
0x48C2	0xFE101010 ;_Verdana12x13_Regular+552
0x48C6	0x00101010 ;_Verdana12x13_Regular+556
0x48CA	0x00000000 ;_Verdana12x13_Regular+560
0x48CE	0x00000000 ;_Verdana12x13_Regular+564
0x48D2	0x04040000 ;_Verdana12x13_Regular+568
0x48D6	0x00000204 ;_Verdana12x13_Regular+572
0x48DA	0x00000000 ;_Verdana12x13_Regular+576
0x48DE	0x00000E00 ;_Verdana12x13_Regular+580
0x48E2	0x00000000 ;_Verdana12x13_Regular+584
0x48E6	0x00000000 ;_Verdana12x13_Regular+588
0x48EA	0x00000000 ;_Verdana12x13_Regular+592
0x48EE	0x00000404 ;_Verdana12x13_Regular+596
0x48F2	0x10100000 ;_Verdana12x13_Regular+600
0x48F6	0x04040808 ;_Verdana12x13_Regular+604
0x48FA	0x01010202 ;_Verdana12x13_Regular+608
0x48FE	0x00000000 ;_Verdana12x13_Regular+612
0x4902	0x2222221C ;_Verdana12x13_Regular+616
0x4906	0x1C222222 ;_Verdana12x13_Regular+620
0x490A	0x00000000 ;_Verdana12x13_Regular+624
0x490E	0x080E0800 ;_Verdana12x13_Regular+628
0x4912	0x08080808 ;_Verdana12x13_Regular+632
0x4916	0x0000003E ;_Verdana12x13_Regular+636
0x491A	0x221C0000 ;_Verdana12x13_Regular+640
0x491E	0x04081020 ;_Verdana12x13_Regular+644
0x4922	0x00003E02 ;_Verdana12x13_Regular+648
0x4926	0x1C000000 ;_Verdana12x13_Regular+652
0x492A	0x20182022 ;_Verdana12x13_Regular+656
0x492E	0x001C2220 ;_Verdana12x13_Regular+660
0x4932	0x00000000 ;_Verdana12x13_Regular+664
0x4936	0x12141810 ;_Verdana12x13_Regular+668
0x493A	0x10103F11 ;_Verdana12x13_Regular+672
0x493E	0x00000000 ;_Verdana12x13_Regular+676
0x4942	0x02023E00 ;_Verdana12x13_Regular+680
0x4946	0x2220201E ;_Verdana12x13_Regular+684
0x494A	0x0000001C ;_Verdana12x13_Regular+688
0x494E	0x04180000 ;_Verdana12x13_Regular+692
0x4952	0x22221E02 ;_Verdana12x13_Regular+696
0x4956	0x00001C22 ;_Verdana12x13_Regular+700
0x495A	0x3E000000 ;_Verdana12x13_Regular+704
0x495E	0x08101020 ;_Verdana12x13_Regular+708
0x4962	0x00040408 ;_Verdana12x13_Regular+712
0x4966	0x00000000 ;_Verdana12x13_Regular+716
0x496A	0x1C22221C ;_Verdana12x13_Regular+720
0x496E	0x1C222222 ;_Verdana12x13_Regular+724
0x4972	0x00000000 ;_Verdana12x13_Regular+728
0x4976	0x22221C00 ;_Verdana12x13_Regular+732
0x497A	0x10203C22 ;_Verdana12x13_Regular+736
0x497E	0x0000000C ;_Verdana12x13_Regular+740
0x4982	0x00000000 ;_Verdana12x13_Regular+744
0x4986	0x00000404 ;_Verdana12x13_Regular+748
0x498A	0x00000404 ;_Verdana12x13_Regular+752
0x498E	0x00000000 ;_Verdana12x13_Regular+756
0x4992	0x00040400 ;_Verdana12x13_Regular+760
0x4996	0x04040400 ;_Verdana12x13_Regular+764
0x499A	0x00000002 ;_Verdana12x13_Regular+768
0x499E	0x18600000 ;_Verdana12x13_Regular+772
0x49A2	0x00601806 ;_Verdana12x13_Regular+776
0x49A6	0x00000000 ;_Verdana12x13_Regular+780
0x49AA	0x00000000 ;_Verdana12x13_Regular+784
0x49AE	0x00FE00FE ;_Verdana12x13_Regular+788
0x49B2	0x00000000 ;_Verdana12x13_Regular+792
0x49B6	0x00000000 ;_Verdana12x13_Regular+796
0x49BA	0x30C0300C ;_Verdana12x13_Regular+800
0x49BE	0x0000000C ;_Verdana12x13_Regular+804
0x49C2	0x0E000000 ;_Verdana12x13_Regular+808
0x49C6	0x04081010 ;_Verdana12x13_Regular+812
0x49CA	0x00040004 ;_Verdana12x13_Regular+816
0x49CE	0x00000000 ;_Verdana12x13_Regular+820
0x49D2	0xF8000000 ;_Verdana12x13_Regular+824
0x49D6	0x72010400 ;_Verdana12x13_Regular+828
0x49DA	0x4A014A01 ;_Verdana12x13_Regular+832
0x49DE	0xB2014A01 ;_Verdana12x13_Regular+836
0x49E2	0x78000400 ;_Verdana12x13_Regular+840
0x49E6	0x00000000 ;_Verdana12x13_Regular+844
0x49EA	0x18180000 ;_Verdana12x13_Regular+848
0x49EE	0x7E242424 ;_Verdana12x13_Regular+852
0x49F2	0x00004242 ;_Verdana12x13_Regular+856
0x49F6	0x1E000000 ;_Verdana12x13_Regular+860
0x49FA	0x423E2222 ;_Verdana12x13_Regular+864
0x49FE	0x003E4242 ;_Verdana12x13_Regular+868
0x4A02	0x00000000 ;_Verdana12x13_Regular+872
0x4A06	0x02028478 ;_Verdana12x13_Regular+876
0x4A0A	0x78840202 ;_Verdana12x13_Regular+880
0x4A0E	0x00000000 ;_Verdana12x13_Regular+884
0x4A12	0x82423E00 ;_Verdana12x13_Regular+888
0x4A16	0x42828282 ;_Verdana12x13_Regular+892
0x4A1A	0x0000003E ;_Verdana12x13_Regular+896
0x4A1E	0x023E0000 ;_Verdana12x13_Regular+900
0x4A22	0x02023E02 ;_Verdana12x13_Regular+904
0x4A26	0x00003E02 ;_Verdana12x13_Regular+908
0x4A2A	0x3E000000 ;_Verdana12x13_Regular+912
0x4A2E	0x021E0202 ;_Verdana12x13_Regular+916
0x4A32	0x00020202 ;_Verdana12x13_Regular+920
0x4A36	0x00000000 ;_Verdana12x13_Regular+924
0x4A3A	0x02028478 ;_Verdana12x13_Regular+928
0x4A3E	0x788482E2 ;_Verdana12x13_Regular+932
0x4A42	0x00000000 ;_Verdana12x13_Regular+936
0x4A46	0x42424200 ;_Verdana12x13_Regular+940
0x4A4A	0x4242427E ;_Verdana12x13_Regular+944
0x4A4E	0x00000042 ;_Verdana12x13_Regular+948
0x4A52	0x040E0000 ;_Verdana12x13_Regular+952
0x4A56	0x04040404 ;_Verdana12x13_Regular+956
0x4A5A	0x00000E04 ;_Verdana12x13_Regular+960
0x4A5E	0x0E000000 ;_Verdana12x13_Regular+964
0x4A62	0x08080808 ;_Verdana12x13_Regular+968
0x4A66	0x00070808 ;_Verdana12x13_Regular+972
0x4A6A	0x00000000 ;_Verdana12x13_Regular+976
0x4A6E	0x0A122242 ;_Verdana12x13_Regular+980
0x4A72	0x4222120E ;_Verdana12x13_Regular+984
0x4A76	0x00000000 ;_Verdana12x13_Regular+988
0x4A7A	0x02020200 ;_Verdana12x13_Regular+992
0x4A7E	0x02020202 ;_Verdana12x13_Regular+996
0x4A82	0x0000003E ;_Verdana12x13_Regular+1000
0x4A86	0xC6C60000 ;_Verdana12x13_Regular+1004
0x4A8A	0x9292AAAA ;_Verdana12x13_Regular+1008
0x4A8E	0x00008282 ;_Verdana12x13_Regular+1012
0x4A92	0x46000000 ;_Verdana12x13_Regular+1016
0x4A96	0x524A4A46 ;_Verdana12x13_Regular+1020
0x4A9A	0x00626252 ;_Verdana12x13_Regular+1024
0x4A9E	0x00000000 ;_Verdana12x13_Regular+1028
0x4AA2	0x82824438 ;_Verdana12x13_Regular+1032
0x4AA6	0x38448282 ;_Verdana12x13_Regular+1036
0x4AAA	0x00000000 ;_Verdana12x13_Regular+1040
0x4AAE	0x22221E00 ;_Verdana12x13_Regular+1044
0x4AB2	0x02021E22 ;_Verdana12x13_Regular+1048
0x4AB6	0x00000002 ;_Verdana12x13_Regular+1052
0x4ABA	0x44380000 ;_Verdana12x13_Regular+1056
0x4ABE	0x82828282 ;_Verdana12x13_Regular+1060
0x4AC2	0xC0203844 ;_Verdana12x13_Regular+1064
0x4AC6	0x1E000000 ;_Verdana12x13_Regular+1068
0x4ACA	0x1E222222 ;_Verdana12x13_Regular+1072
0x4ACE	0x00422212 ;_Verdana12x13_Regular+1076
0x4AD2	0x00000000 ;_Verdana12x13_Regular+1080
0x4AD6	0x0C02423C ;_Verdana12x13_Regular+1084
0x4ADA	0x3C424030 ;_Verdana12x13_Regular+1088
0x4ADE	0x00000000 ;_Verdana12x13_Regular+1092
0x4AE2	0x08087F00 ;_Verdana12x13_Regular+1096
0x4AE6	0x08080808 ;_Verdana12x13_Regular+1100
0x4AEA	0x00000008 ;_Verdana12x13_Regular+1104
0x4AEE	0x42420000 ;_Verdana12x13_Regular+1108
0x4AF2	0x42424242 ;_Verdana12x13_Regular+1112
0x4AF6	0x00003C42 ;_Verdana12x13_Regular+1116
0x4AFA	0x42000000 ;_Verdana12x13_Regular+1120
0x4AFE	0x24244242 ;_Verdana12x13_Regular+1124
0x4B02	0x00181824 ;_Verdana12x13_Regular+1128
0x4B06	0x00000000 ;_Verdana12x13_Regular+1132
0x4B0A	0x22000000 ;_Verdana12x13_Regular+1136
0x4B0E	0x54022202 ;_Verdana12x13_Regular+1140
0x4B12	0x54015401 ;_Verdana12x13_Regular+1144
0x4B16	0x88015401 ;_Verdana12x13_Regular+1148
0x4B1A	0x00008800 ;_Verdana12x13_Regular+1152
0x4B1E	0x00000000 ;_Verdana12x13_Regular+1156
0x4B22	0x42420000 ;_Verdana12x13_Regular+1160
0x4B26	0x24181824 ;_Verdana12x13_Regular+1164
0x4B2A	0x00004242 ;_Verdana12x13_Regular+1168
0x4B2E	0x41000000 ;_Verdana12x13_Regular+1172
0x4B32	0x08081422 ;_Verdana12x13_Regular+1176
0x4B36	0x00080808 ;_Verdana12x13_Regular+1180
0x4B3A	0x00000000 ;_Verdana12x13_Regular+1184
0x4B3E	0x1020407E ;_Verdana12x13_Regular+1188
0x4B42	0x7E020408 ;_Verdana12x13_Regular+1192
0x4B46	0x00000000 ;_Verdana12x13_Regular+1196
0x4B4A	0x0202020E ;_Verdana12x13_Regular+1200
0x4B4E	0x02020202 ;_Verdana12x13_Regular+1204
0x4B52	0x000E0202 ;_Verdana12x13_Regular+1208
0x4B56	0x02010100 ;_Verdana12x13_Regular+1212
0x4B5A	0x08040402 ;_Verdana12x13_Regular+1216
0x4B5E	0x00101008 ;_Verdana12x13_Regular+1220
0x4B62	0x080E0000 ;_Verdana12x13_Regular+1224
0x4B66	0x08080808 ;_Verdana12x13_Regular+1228
0x4B6A	0x08080808 ;_Verdana12x13_Regular+1232
0x4B6E	0x0000000E ;_Verdana12x13_Regular+1236
0x4B72	0x82442810 ;_Verdana12x13_Regular+1240
0x4B76	0x00000000 ;_Verdana12x13_Regular+1244
0x4B7A	0x00000000 ;_Verdana12x13_Regular+1248
0x4B7E	0x00000000 ;_Verdana12x13_Regular+1252
0x4B82	0x00000000 ;_Verdana12x13_Regular+1256
0x4B86	0x007F0000 ;_Verdana12x13_Regular+1260
0x4B8A	0x00080400 ;_Verdana12x13_Regular+1264
0x4B8E	0x00000000 ;_Verdana12x13_Regular+1268
0x4B92	0x00000000 ;_Verdana12x13_Regular+1272
0x4B96	0x00000000 ;_Verdana12x13_Regular+1276
0x4B9A	0x3C201C00 ;_Verdana12x13_Regular+1280
0x4B9E	0x003C2222 ;_Verdana12x13_Regular+1284
0x4BA2	0x02000000 ;_Verdana12x13_Regular+1288
0x4BA6	0x221E0202 ;_Verdana12x13_Regular+1292
0x4BAA	0x1E222222 ;_Verdana12x13_Regular+1296
0x4BAE	0x00000000 ;_Verdana12x13_Regular+1300
0x4BB2	0x1C000000 ;_Verdana12x13_Regular+1304
0x4BB6	0x22020222 ;_Verdana12x13_Regular+1308
0x4BBA	0x0000001C ;_Verdana12x13_Regular+1312
0x4BBE	0x20202000 ;_Verdana12x13_Regular+1316
0x4BC2	0x2222223C ;_Verdana12x13_Regular+1320
0x4BC6	0x00003C22 ;_Verdana12x13_Regular+1324
0x4BCA	0x00000000 ;_Verdana12x13_Regular+1328
0x4BCE	0x3E221C00 ;_Verdana12x13_Regular+1332
0x4BD2	0x001C2202 ;_Verdana12x13_Regular+1336
0x4BD6	0x0C000000 ;_Verdana12x13_Regular+1340
0x4BDA	0x020F0202 ;_Verdana12x13_Regular+1344
0x4BDE	0x02020202 ;_Verdana12x13_Regular+1348
0x4BE2	0x00000000 ;_Verdana12x13_Regular+1352
0x4BE6	0x3C000000 ;_Verdana12x13_Regular+1356
0x4BEA	0x22222222 ;_Verdana12x13_Regular+1360
0x4BEE	0x001C203C ;_Verdana12x13_Regular+1364
0x4BF2	0x02020200 ;_Verdana12x13_Regular+1368
0x4BF6	0x2222221E ;_Verdana12x13_Regular+1372
0x4BFA	0x00002222 ;_Verdana12x13_Regular+1376
0x4BFE	0x00020000 ;_Verdana12x13_Regular+1380
0x4C02	0x02020200 ;_Verdana12x13_Regular+1384
0x4C06	0x00020202 ;_Verdana12x13_Regular+1388
0x4C0A	0x04000000 ;_Verdana12x13_Regular+1392
0x4C0E	0x04060000 ;_Verdana12x13_Regular+1396
0x4C12	0x04040404 ;_Verdana12x13_Regular+1400
0x4C16	0x00000304 ;_Verdana12x13_Regular+1404
0x4C1A	0x22020202 ;_Verdana12x13_Regular+1408
0x4C1E	0x120E0A12 ;_Verdana12x13_Regular+1412
0x4C22	0x00000022 ;_Verdana12x13_Regular+1416
0x4C26	0x02020200 ;_Verdana12x13_Regular+1420
0x4C2A	0x02020202 ;_Verdana12x13_Regular+1424
0x4C2E	0x00000202 ;_Verdana12x13_Regular+1428
0x4C32	0x00000000 ;_Verdana12x13_Regular+1432
0x4C36	0x00000000 ;_Verdana12x13_Regular+1436
0x4C3A	0x01DE0000 ;_Verdana12x13_Regular+1440
0x4C3E	0x02220222 ;_Verdana12x13_Regular+1444
0x4C42	0x02220222 ;_Verdana12x13_Regular+1448
0x4C46	0x00000222 ;_Verdana12x13_Regular+1452
0x4C4A	0x00000000 ;_Verdana12x13_Regular+1456
0x4C4E	0x1E000000 ;_Verdana12x13_Regular+1460
0x4C52	0x22222222 ;_Verdana12x13_Regular+1464
0x4C56	0x00000022 ;_Verdana12x13_Regular+1468
0x4C5A	0x00000000 ;_Verdana12x13_Regular+1472
0x4C5E	0x2222221C ;_Verdana12x13_Regular+1476
0x4C62	0x00001C22 ;_Verdana12x13_Regular+1480
0x4C66	0x00000000 ;_Verdana12x13_Regular+1484
0x4C6A	0x22221E00 ;_Verdana12x13_Regular+1488
0x4C6E	0x021E2222 ;_Verdana12x13_Regular+1492
0x4C72	0x00000002 ;_Verdana12x13_Regular+1496
0x4C76	0x223C0000 ;_Verdana12x13_Regular+1500
0x4C7A	0x3C222222 ;_Verdana12x13_Regular+1504
0x4C7E	0x00002020 ;_Verdana12x13_Regular+1508
0x4C82	0x1A000000 ;_Verdana12x13_Regular+1512
0x4C86	0x02020206 ;_Verdana12x13_Regular+1516
0x4C8A	0x00000002 ;_Verdana12x13_Regular+1520
0x4C8E	0x00000000 ;_Verdana12x13_Regular+1524
0x4C92	0x1806021C ;_Verdana12x13_Regular+1528
0x4C96	0x00000E10 ;_Verdana12x13_Regular+1532
0x4C9A	0x02000000 ;_Verdana12x13_Regular+1536
0x4C9E	0x02020F02 ;_Verdana12x13_Regular+1540
0x4CA2	0x000C0202 ;_Verdana12x13_Regular+1544
0x4CA6	0x00000000 ;_Verdana12x13_Regular+1548
0x4CAA	0x22220000 ;_Verdana12x13_Regular+1552
0x4CAE	0x3C222222 ;_Verdana12x13_Regular+1556
0x4CB2	0x00000000 ;_Verdana12x13_Regular+1560
0x4CB6	0x22000000 ;_Verdana12x13_Regular+1564
0x4CBA	0x08141422 ;_Verdana12x13_Regular+1568
0x4CBE	0x00000008 ;_Verdana12x13_Regular+1572
0x4CC2	0x00000000 ;_Verdana12x13_Regular+1576
0x4CC6	0xAAAA9292 ;_Verdana12x13_Regular+1580
0x4CCA	0x00004444 ;_Verdana12x13_Regular+1584
0x4CCE	0x00000000 ;_Verdana12x13_Regular+1588
0x4CD2	0x08142200 ;_Verdana12x13_Regular+1592
0x4CD6	0x00221408 ;_Verdana12x13_Regular+1596
0x4CDA	0x00000000 ;_Verdana12x13_Regular+1600
0x4CDE	0x14220000 ;_Verdana12x13_Regular+1604
0x4CE2	0x08081414 ;_Verdana12x13_Regular+1608
0x4CE6	0x00000408 ;_Verdana12x13_Regular+1612
0x4CEA	0x1E000000 ;_Verdana12x13_Regular+1616
0x4CEE	0x02040810 ;_Verdana12x13_Regular+1620
0x4CF2	0x0000001E ;_Verdana12x13_Regular+1624
0x4CF6	0x08083000 ;_Verdana12x13_Regular+1628
0x4CFA	0x08060808 ;_Verdana12x13_Regular+1632
0x4CFE	0x30080808 ;_Verdana12x13_Regular+1636
0x4D02	0x04040000 ;_Verdana12x13_Regular+1640
0x4D06	0x04040404 ;_Verdana12x13_Regular+1644
0x4D0A	0x04040404 ;_Verdana12x13_Regular+1648
0x4D0E	0x06000004 ;_Verdana12x13_Regular+1652
0x4D12	0x08080808 ;_Verdana12x13_Regular+1656
0x4D16	0x08080830 ;_Verdana12x13_Regular+1660
0x4D1A	0x00000608 ;_Verdana12x13_Regular+1664
0x4D1E	0x00000000 ;_Verdana12x13_Regular+1668
0x4D22	0x0062928C ;_Verdana12x13_Regular+1672
0x4D26	0x00000000 ;_Verdana12x13_Regular+1676
0x4D2A	0x00000000 ;_Verdana12x13_Regular+1680
0x4D2E	0x0201FE00 ;_Verdana12x13_Regular+1684
0x4D32	0x02010201 ;_Verdana12x13_Regular+1688
0x4D36	0x02010201 ;_Verdana12x13_Regular+1692
0x4D3A	0xFE010201 ;_Verdana12x13_Regular+1696
0x4D3E	0x00000001 ;_Verdana12x13_Regular+1700
0x4D42	0x00 ;_Verdana12x13_Regular+1704
; end of _Verdana12x13_Regular
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x4D44	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x4D48	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x4D4C	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x4D50	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x4D54	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x4D58	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x4D5C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x4D60	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x4D64	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x4D68	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x4D6C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x4D70	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x4D74	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x4D78	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x4D7C	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x4D80	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x4D84	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x4D88	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x4D8C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x4D90	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x4D94	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x4D98	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x4D9C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x4DA0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x4DA4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x4DA8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x4DAC	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;Receiver.c,0 :: ?ICS?lstr1_Receiver [24]
0x4DB0	0x20454542 ;?ICS?lstr1_Receiver+0
0x4DB4	0x696C4320 ;?ICS?lstr1_Receiver+4
0x4DB8	0x20206B63 ;?ICS?lstr1_Receiver+8
0x4DBC	0x72616F42 ;?ICS?lstr1_Receiver+12
0x4DC0	0x44202064 ;?ICS?lstr1_Receiver+16
0x4DC4	0x006F6D65 ;?ICS?lstr1_Receiver+20
; end of ?ICS?lstr1_Receiver
;Receiver.c,0 :: ?ICS?lstr2_Receiver [14]
0x4DC8	0x79736145 ;?ICS?lstr2_Receiver+0
0x4DCC	0x5020784D ;?ICS?lstr2_Receiver+4
0x4DD0	0x76204F52 ;?ICS?lstr2_Receiver+8
0x4DD4	0x0037 ;?ICS?lstr2_Receiver+12
; end of ?ICS?lstr2_Receiver
;,0 :: _initBlock_6 [32]
; Containing: ?ICS?lstr3_Receiver [15]
;             ?ICS?lstr4_Receiver [17]
0x4DD6	0x2E777777 ;_initBlock_6+0 : ?ICS?lstr3_Receiver at 0x4DD6
0x4DDA	0x726B696D ;_initBlock_6+4
0x4DDE	0x632E656F ;_initBlock_6+8
0x4DE2	0x52006D6F ;_initBlock_6+12 : ?ICS?lstr4_Receiver at 0x4DE5
0x4DE6	0x69656365 ;_initBlock_6+16
0x4DEA	0x20646576 ;_initBlock_6+20
0x4DEE	0x61746164 ;_initBlock_6+24
0x4DF2	0x00203A20 ;_initBlock_6+28
; end of _initBlock_6
;,0 :: _initBlock_7 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x4DF6	0x0000 ;_initBlock_7+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x4DF6 : ?ICS__Lib_TFT_FontInitialized at 0x4DF7
; end of _initBlock_7
;,0 :: _initBlock_8 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x4DF8	0x0000 ;_initBlock_8+0 : ?ICS__Lib_TFT___no_acceleration at 0x4DF8 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x4DF9
; end of _initBlock_8
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x4DFA	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x4DFC	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x4DFE	0x00 ;?ICS__Lib_TFT_Defs_TFT_Rotated_180+0
; end of ?ICS__Lib_TFT_Defs_TFT_Rotated_180
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    __Lib_TFT_Defs_Write_to_Port
0x0168      [24]    _Delay_1us
0x0180      [52]    _TFT_Set_Index
0x01B4      [52]    _TFT_Write_Command
0x01E8      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x023C      [84]    _TFT_SSD1963_8bit_Set_Index
0x0290      [64]    _TFT_Set_Reg
0x02D0     [136]    _TFT_Dot
0x0358     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0420      [24]    _Delay_100ms
0x0438      [24]    _Delay_5ms
0x0450      [24]    _Delay_10ms
0x0468     [100]    __Lib_TFT__TFT_getHeader
0x04CC      [12]    _Is_TFT_Rotated_180
0x04D8      [28]    _SPI3_Read
0x04F4      [88]    _write_ZIGBEE_long
0x054C      [28]    _enable_PLL
0x0568     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0600      [34]    __Lib_SPI_123_SPIx_Read
0x0624      [30]    __Lib_UART_123_45_UARTx_Write
0x0644      [28]    _SPI3_Write
0x0660      [44]    _TFT_16bit_Write_Data
0x068C      [28]    _SPI2_Write
0x06A8      [96]    _TFT_Write_Data
0x0708      [28]    _UART3_Write
0x0724      [28]    _UART2_Write
0x0740      [28]    _UART4_Write
0x075C      [28]    _UART5_Write
0x0778      [28]    _UART1_Write
0x0794      [96]    _TFT_SSD1963_8bit_Write_Data
0x07F4     [190]    _set_CCA_mode
0x08B4     [112]    _init_ZIGBEE_basic
0x0924      [62]    _set_RSSI_mode
0x0964     [356]    _set_channel
0x0AC8      [26]    _enable_interrupt
0x0AE4      [64]    _read_ZIGBEE_short
0x0B24     [772]    __Lib_TFT__TFT_Write_Char_E
0x0E28     [500]    __Lib_TFT__TFT_Write_Char
0x101C     [404]    _TFT_H_Line
0x11B0      [64]    _write_ZIGBEE_short
0x11F0     [244]    _TFT_V_Line
0x12E4      [24]    _TFT_Move_Cursor
0x12FC      [64]    _TFT_Set_Brush
0x133C     [628]    __Lib_TFT_Defs_TFT_Reset_Device
0x15B0      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x15E0      [24]    _TFT_Set_Pen
0x15F8     [272]    _GPIO_Alternate_Function_Enable
0x1708     [140]    _GPIO_Clk_Enable
0x1794      [16]    _Is_TFT_Set
0x17A4      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x17E8      [16]    __Lib_TFT_Is_SSD1963_Set
0x17F8      [28]    _SPI1_Write
0x1814     [104]    _TFT_Set_Address_SST7715R
0x187C     [104]    _TFT_Set_Address_ILI9481
0x18E4     [212]    _TFT_Set_Address_HX8352A
0x19B8     [104]    _TFT_Set_Address_R61526
0x1A20     [120]    _TFT_Set_Address
0x1A98     [104]    _TFT_Set_Address_ILI9342
0x1B00     [104]    _TFT_Set_Address_ILI9340
0x1B68     [328]    _TFT_Set_Address_SSD1963II
0x1CB0      [58]    _set_TX_power
0x1CEC     [138]    _set_frame_format_filter
0x1D78     [106]    _set_reception_mode
0x1DE4     [136]    _TFT_Write_Text
0x1E6C     [500]    _GPIO_Config
0x2060      [88]    _read_ZIGBEE_long
0x20B8     [108]    _TFT_Set_Font
0x2128      [36]    _pin_wake
0x214C     [664]    _TFT_Line
0x23E4      [24]    _GPIO_Digital_Input
0x23FC      [70]    _nonbeacon_PAN_coordinator_device
0x2448      [82]    _RF_reset
0x249C      [68]    _set_wake_from_pin
0x24E0      [62]    _set_long_address
0x2520     [144]    _TFT_Fill_Screen
0x25B0      [64]    _pin_reset
0x25F0      [26]    _software_reset
0x260C      [50]    _init_ZIGBEE_nonbeacon
0x2640     [192]    _TFT_Init
0x2700      [84]    _SPI3_Init_Advanced
0x2754      [44]    _set_PAN_ID
0x2780      [44]    _set_short_address
0x27AC      [80]    _ByteToStr
0x27FC      [20]    ___CC2DW
0x2810      [58]    ___FillZeros
0x284C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x28B8     [188]    _read_RX_FIFO
0x2974     [204]    _DrawFrame
0x2A40     [384]    _Initialize
0x2BC0      [28]    _GPIO_Digital_Output
0x2BDC      [44]    _Debounce_INT
0x2C08      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2C1C       [8]    ___GenExcept
0x2C24     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x2D68     [172]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [24]    ?lstr1_Receiver
0x20000018      [14]    ?lstr2_Receiver
0x20000026      [15]    ?lstr3_Receiver
0x20000035      [17]    ?lstr4_Receiver
0x20000046       [1]    __Lib_TFT___SSD1963_controller
0x20000047       [1]    __Lib_TFT_FontInitialized
0x20000048       [1]    __Lib_TFT___no_acceleration
0x20000049       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x2000004A       [2]    __Lib_TFT_Ptr_Set
0x2000004C       [2]    __Lib_TFT_Defs___controller
0x2000004E       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000004F       [1]    _LQI
0x20000050       [1]    _RSSI2
0x20000051       [1]    _SEQ_NUMBER
0x20000052       [1]    _lost_data
0x20000053       [1]    _DATA_RX
0x20000054       [2]    _address_RX_FIFO
0x20000056       [2]    _address_TX_normal_FIFO
0x20000058       [2]    _ADDRESS_short_1
0x2000005A       [2]    _ADDRESS_short_2
0x2000005C       [2]    _PAN_ID_1
0x2000005E       [2]    _PAN_ID_2
0x20000060       [8]    _ADDRESS_long_1
0x20000068       [8]    _ADDRESS_long_2
0x20000070      [17]    _data_RX_FIFO
0x20000081       [1]    _temp1
0x20000082       [4]    _txt
0x20000086       [2]    _TFT_DISP_WIDTH
0x20000088       [4]    _SPI_Rd_Ptr
0x2000008C       [4]    _SPI_Wr_Ptr
0x20000090       [4]    ___System_CLOCK_IN_KHZ
0x20000094       [2]    _TFT_DISP_HEIGHT
0x20000096       [2]    __Lib_TFT__fontFirstChar
0x20000098       [4]    _TFT_SSD1963_Set_Address_Ptr
0x2000009C       [4]    _TFT_Set_Address_Ptr
0x200000A0       [4]    _TFT_Write_Data_Ptr
0x200000A4       [4]    __Lib_TFT__font
0x200000A8       [2]    __Lib_TFT__fontLastChar
0x200000AA       [2]    __Lib_TFT__fontHeight
0x200000AC       [2]    __Lib_TFT_FontColor
0x200000AE       [1]    __Lib_TFT_FontOrientation
0x200000AF       [1]    _ExternalFontSet
0x200000B0       [1]    __Lib_TFT_PenWidth
0x200000B1       [1]    __Lib_TFT_BrushEnabled
0x200000B2       [2]    __Lib_TFT_PenColor
0x200000B4       [2]    __Lib_TFT_x_cord
0x200000B6       [2]    __Lib_TFT_y_cord
0x200000B8       [2]    __Lib_TFT_BrushColor
0x200000BA       [1]    __Lib_TFT_GradientEnabled
0x200000BB       [1]    __Lib_TFT_GradientOrientation
0x200000BC       [2]    __Lib_TFT_GradColorFrom
0x200000BE       [2]    __Lib_TFT_GradColorTo
0x200000C0       [4]    __Lib_TFT_activeExtFont
0x200000C4      [10]    __Lib_TFT_headerBuffer
0x200000D0       [4]    _TFT_Get_Ext_Data_Ptr
0x200000D4       [4]    _TFT_Set_Index_Ptr
0x200000D8       [4]    _TFT_Write_Command_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2E14    [4110]    _HandelGothic_BT21x22_Regular
0x3E22    [2168]    _TFT_defaultFont
0x469A    [1705]    _Verdana12x13_Regular
0x4D44     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x4DB0      [24]    ?ICS?lstr1_Receiver
0x4DC8      [14]    ?ICS?lstr2_Receiver
0x4DD6      [15]    ?ICS?lstr3_Receiver
0x4DE5      [17]    ?ICS?lstr4_Receiver
0x4DF6       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x4DF7       [1]    ?ICS__Lib_TFT_FontInitialized
0x4DF8       [1]    ?ICS__Lib_TFT___no_acceleration
0x4DF9       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x4DFA       [2]    ?ICS__Lib_TFT_Ptr_Set
0x4DFC       [2]    ?ICS__Lib_TFT_Defs___controller
0x4DFE       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
