<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7k70tfbg484-3" LaunchTime="1558899284">
  <File Type="PWROPT-DRC" Name="eFPGA_drc_pwropted.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="eFPGA_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="eFPGA_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="eFPGA_power_routed.rpx"/>
  <File Type="PA-TCL" Name="eFPGA.tcl"/>
  <File Type="OPT-HWDEF" Name="eFPGA.hwdef"/>
  <File Type="RDI-RDI" Name="eFPGA.vdi"/>
  <File Type="OPT-DCP" Name="eFPGA_opt.dcp"/>
  <File Type="OPT-DRC" Name="eFPGA_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="eFPGA_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DCP" Name="eFPGA_pwropt.dcp"/>
  <File Type="PWROPT-TIMING" Name="eFPGA_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="eFPGA_placed.dcp"/>
  <File Type="PLACE-IO" Name="eFPGA_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="eFPGA_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="eFPGA_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="eFPGA_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="eFPGA_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="eFPGA_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="eFPGA_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="eFPGA_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="eFPGA_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="eFPGA_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="eFPGA_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="eFPGA_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="eFPGA_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="eFPGA_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="eFPGA_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="eFPGA_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="eFPGA_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="eFPGA_drc_routed.pb"/>
  <File Type="BG-BIN" Name="eFPGA.bin"/>
  <File Type="ROUTE-DRC-RPX" Name="eFPGA_drc_routed.rpx"/>
  <File Type="BG-DRC" Name="eFPGA.drc"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="eFPGA_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MSK" Name="eFPGA.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="eFPGA_methodology_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="eFPGA.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="eFPGA_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="eFPGA_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="eFPGA_power_summary_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="eFPGA_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="eFPGA_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="eFPGA_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="eFPGA_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="eFPGA_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="eFPGA_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="eFPGA_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="eFPGA_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="eFPGA_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="eFPGA_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="eFPGA_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="eFPGA_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="eFPGA.bit"/>
  <File Type="BITSTR-RBT" Name="eFPGA.rbt"/>
  <File Type="BITSTR-NKY" Name="eFPGA.nky"/>
  <File Type="BITSTR-BMM" Name="eFPGA_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="eFPGA.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="eFPGA.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../test.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CLB_switch_matrix.VHDL">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../clb_slice_4xLUT4.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../clb_tile.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../IO_4_bidirectional.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../IO_switch_matrix.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../IO_tile.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../N_term_tile.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../E_term_switch_matrix.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../S_term_tile.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../W_term_tile.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../E_term_tile.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../S_term_switch_matrix.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../N_term_switch_matrix.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../W_term_switch_matrix.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fabric.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../S_term_IO_tile.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../N_term_IO_tile.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../S_term_IO_switch_matrix.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../N_term_IO_switch_matrix.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../clb_slice_2xLUT4.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="eFPGA"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
