-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_out_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_out_AWREADY : IN STD_LOGIC;
    m_axi_gmem_out_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_out_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_out_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_WVALID : OUT STD_LOGIC;
    m_axi_gmem_out_WREADY : IN STD_LOGIC;
    m_axi_gmem_out_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_out_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_WLAST : OUT STD_LOGIC;
    m_axi_gmem_out_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_out_ARREADY : IN STD_LOGIC;
    m_axi_gmem_out_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_out_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_out_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_RVALID : IN STD_LOGIC;
    m_axi_gmem_out_RREADY : OUT STD_LOGIC;
    m_axi_gmem_out_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_out_RLAST : IN STD_LOGIC;
    m_axi_gmem_out_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem_out_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_BVALID : IN STD_LOGIC;
    m_axi_gmem_out_BREADY : OUT STD_LOGIC;
    m_axi_gmem_out_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_out_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln161 : IN STD_LOGIC_VECTOR (62 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0 : OUT STD_LOGIC;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1438_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1438_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1438_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1438_p_ce : OUT STD_LOGIC;
    grp_fu_1442_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1442_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1442_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1442_p_ce : OUT STD_LOGIC;
    grp_fu_1446_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1446_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1446_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1446_p_ce : OUT STD_LOGIC;
    grp_fu_1450_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1450_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1450_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1450_p_ce : OUT STD_LOGIC;
    grp_fu_1454_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1454_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1454_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1454_p_ce : OUT STD_LOGIC;
    grp_fu_1458_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1458_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1458_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1458_p_ce : OUT STD_LOGIC;
    grp_fu_1462_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1462_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1462_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1462_p_ce : OUT STD_LOGIC;
    grp_fu_1466_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1466_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1466_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1466_p_ce : OUT STD_LOGIC;
    grp_fu_1470_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1470_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1470_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1470_p_ce : OUT STD_LOGIC;
    grp_fu_1474_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1474_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1474_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1474_p_ce : OUT STD_LOGIC;
    grp_fu_1478_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1478_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1478_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1478_p_ce : OUT STD_LOGIC;
    grp_fu_1482_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1482_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1482_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1482_p_ce : OUT STD_LOGIC;
    grp_fu_1486_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1486_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1486_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1486_p_ce : OUT STD_LOGIC;
    grp_fu_1490_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1490_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1490_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1490_p_ce : OUT STD_LOGIC;
    grp_fu_1494_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1494_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1494_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1494_p_ce : OUT STD_LOGIC;
    grp_fu_1498_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1498_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1498_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1498_p_ce : OUT STD_LOGIC;
    grp_fu_1502_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1502_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1502_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1502_p_ce : OUT STD_LOGIC;
    grp_fu_1506_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1506_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1506_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1506_p_ce : OUT STD_LOGIC;
    grp_fu_1510_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1510_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1510_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1510_p_ce : OUT STD_LOGIC;
    grp_fu_1514_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1514_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1514_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1514_p_ce : OUT STD_LOGIC;
    grp_fu_1518_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1518_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1518_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1518_p_ce : OUT STD_LOGIC;
    grp_fu_1522_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1522_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1522_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1522_p_ce : OUT STD_LOGIC;
    grp_fu_1526_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1526_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1526_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1526_p_ce : OUT STD_LOGIC;
    grp_fu_1530_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1530_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1530_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1530_p_ce : OUT STD_LOGIC;
    grp_fu_1534_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1534_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1534_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1534_p_ce : OUT STD_LOGIC;
    grp_fu_1538_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1538_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1538_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1538_p_ce : OUT STD_LOGIC;
    grp_fu_1542_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1542_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1542_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1542_p_ce : OUT STD_LOGIC;
    grp_fu_1546_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1546_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1546_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1546_p_ce : OUT STD_LOGIC;
    grp_fu_1550_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1550_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1550_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1550_p_ce : OUT STD_LOGIC;
    grp_fu_1670_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1670_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1670_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1670_p_ce : OUT STD_LOGIC;
    grp_fu_1674_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1674_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1674_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1674_p_ce : OUT STD_LOGIC;
    grp_fu_1678_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1678_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1678_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1678_p_ce : OUT STD_LOGIC;
    grp_fu_1554_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1554_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1554_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1554_p_ce : OUT STD_LOGIC;
    grp_fu_1558_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1558_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1558_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1558_p_ce : OUT STD_LOGIC;
    grp_fu_1562_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1562_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1562_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1562_p_ce : OUT STD_LOGIC;
    grp_fu_1566_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1566_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1566_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1566_p_ce : OUT STD_LOGIC;
    grp_fu_1570_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1570_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1570_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1570_p_ce : OUT STD_LOGIC;
    grp_fu_1574_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1574_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1574_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1574_p_ce : OUT STD_LOGIC;
    grp_fu_1578_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1578_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1578_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1578_p_ce : OUT STD_LOGIC;
    grp_fu_1582_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1582_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1582_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1582_p_ce : OUT STD_LOGIC;
    grp_fu_1586_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1586_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1586_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1586_p_ce : OUT STD_LOGIC;
    grp_fu_1590_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1590_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1590_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1590_p_ce : OUT STD_LOGIC;
    grp_fu_1594_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1594_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1594_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1594_p_ce : OUT STD_LOGIC;
    grp_fu_1598_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1598_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1598_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1598_p_ce : OUT STD_LOGIC;
    grp_fu_1602_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1602_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1602_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1602_p_ce : OUT STD_LOGIC;
    grp_fu_1606_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1606_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1606_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1606_p_ce : OUT STD_LOGIC;
    grp_fu_1610_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1610_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1610_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1610_p_ce : OUT STD_LOGIC;
    grp_fu_1614_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1614_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1614_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1614_p_ce : OUT STD_LOGIC;
    grp_fu_1618_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1618_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1618_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1618_p_ce : OUT STD_LOGIC;
    grp_fu_1622_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1622_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1622_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1622_p_ce : OUT STD_LOGIC;
    grp_fu_1626_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1626_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1626_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1626_p_ce : OUT STD_LOGIC;
    grp_fu_1630_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1630_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1630_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1630_p_ce : OUT STD_LOGIC;
    grp_fu_1634_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1634_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1634_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1634_p_ce : OUT STD_LOGIC;
    grp_fu_1638_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1638_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1638_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1638_p_ce : OUT STD_LOGIC;
    grp_fu_1642_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1642_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1642_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1642_p_ce : OUT STD_LOGIC;
    grp_fu_1646_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1646_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1646_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1646_p_ce : OUT STD_LOGIC;
    grp_fu_1650_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1650_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1650_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1650_p_ce : OUT STD_LOGIC;
    grp_fu_1654_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1654_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1654_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1654_p_ce : OUT STD_LOGIC;
    grp_fu_1658_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1658_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1658_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1658_p_ce : OUT STD_LOGIC;
    grp_fu_1662_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1662_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1662_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1662_p_ce : OUT STD_LOGIC;
    grp_fu_1666_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1666_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1666_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1666_p_ce : OUT STD_LOGIC;
    grp_fu_1682_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1682_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1682_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1682_p_ce : OUT STD_LOGIC;
    grp_fu_1686_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1686_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1686_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1686_p_ce : OUT STD_LOGIC;
    grp_fu_1690_p_din0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1690_p_din1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1690_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1690_p_ce : OUT STD_LOGIC );
end;


architecture behav of lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv16_C02F : STD_LOGIC_VECTOR (15 downto 0) := "1100000000101111";
    constant ap_const_lv16_3E29 : STD_LOGIC_VECTOR (15 downto 0) := "0011111000101001";
    constant ap_const_lv16_36CE : STD_LOGIC_VECTOR (15 downto 0) := "0011011011001110";
    constant ap_const_lv16_B764 : STD_LOGIC_VECTOR (15 downto 0) := "1011011101100100";
    constant ap_const_lv16_BD37 : STD_LOGIC_VECTOR (15 downto 0) := "1011110100110111";
    constant ap_const_lv16_BA54 : STD_LOGIC_VECTOR (15 downto 0) := "1011101001010100";
    constant ap_const_lv16_3C8A : STD_LOGIC_VECTOR (15 downto 0) := "0011110010001010";
    constant ap_const_lv16_B287 : STD_LOGIC_VECTOR (15 downto 0) := "1011001010000111";
    constant ap_const_lv16_AF16 : STD_LOGIC_VECTOR (15 downto 0) := "1010111100010110";
    constant ap_const_lv16_3E42 : STD_LOGIC_VECTOR (15 downto 0) := "0011111001000010";
    constant ap_const_lv16_B866 : STD_LOGIC_VECTOR (15 downto 0) := "1011100001100110";
    constant ap_const_lv16_B92B : STD_LOGIC_VECTOR (15 downto 0) := "1011100100101011";
    constant ap_const_lv16_BF0E : STD_LOGIC_VECTOR (15 downto 0) := "1011111100001110";
    constant ap_const_lv16_BB3A : STD_LOGIC_VECTOR (15 downto 0) := "1011101100111010";
    constant ap_const_lv16_BF33 : STD_LOGIC_VECTOR (15 downto 0) := "1011111100110011";
    constant ap_const_lv16_3D54 : STD_LOGIC_VECTOR (15 downto 0) := "0011110101010100";
    constant ap_const_lv16_A121 : STD_LOGIC_VECTOR (15 downto 0) := "1010000100100001";
    constant ap_const_lv16_3301 : STD_LOGIC_VECTOR (15 downto 0) := "0011001100000001";
    constant ap_const_lv16_AA00 : STD_LOGIC_VECTOR (15 downto 0) := "1010101000000000";
    constant ap_const_lv16_A211 : STD_LOGIC_VECTOR (15 downto 0) := "1010001000010001";
    constant ap_const_lv16_2D3C : STD_LOGIC_VECTOR (15 downto 0) := "0010110100111100";
    constant ap_const_lv16_9781 : STD_LOGIC_VECTOR (15 downto 0) := "1001011110000001";
    constant ap_const_lv16_A119 : STD_LOGIC_VECTOR (15 downto 0) := "1010000100011001";
    constant ap_const_lv16_3730 : STD_LOGIC_VECTOR (15 downto 0) := "0011011100110000";
    constant ap_const_lv16_B294 : STD_LOGIC_VECTOR (15 downto 0) := "1011001010010100";
    constant ap_const_lv16_AC99 : STD_LOGIC_VECTOR (15 downto 0) := "1010110010011001";
    constant ap_const_lv16_30F0 : STD_LOGIC_VECTOR (15 downto 0) := "0011000011110000";
    constant ap_const_lv16_2C3F : STD_LOGIC_VECTOR (15 downto 0) := "0010110000111111";
    constant ap_const_lv16_2965 : STD_LOGIC_VECTOR (15 downto 0) := "0010100101100101";
    constant ap_const_lv16_34E5 : STD_LOGIC_VECTOR (15 downto 0) := "0011010011100101";
    constant ap_const_lv16_B12F : STD_LOGIC_VECTOR (15 downto 0) := "1011000100101111";
    constant ap_const_lv16_3093 : STD_LOGIC_VECTOR (15 downto 0) := "0011000010010011";
    constant ap_const_lv16_2D34 : STD_LOGIC_VECTOR (15 downto 0) := "0010110100110100";
    constant ap_const_lv16_A744 : STD_LOGIC_VECTOR (15 downto 0) := "1010011101000100";
    constant ap_const_lv16_1D92 : STD_LOGIC_VECTOR (15 downto 0) := "0001110110010010";
    constant ap_const_lv16_341D : STD_LOGIC_VECTOR (15 downto 0) := "0011010000011101";
    constant ap_const_lv16_AF74 : STD_LOGIC_VECTOR (15 downto 0) := "1010111101110100";
    constant ap_const_lv16_9CE5 : STD_LOGIC_VECTOR (15 downto 0) := "1001110011100101";
    constant ap_const_lv16_2435 : STD_LOGIC_VECTOR (15 downto 0) := "0010010000110101";
    constant ap_const_lv16_B58F : STD_LOGIC_VECTOR (15 downto 0) := "1011010110001111";
    constant ap_const_lv16_24E1 : STD_LOGIC_VECTOR (15 downto 0) := "0010010011100001";
    constant ap_const_lv16_9C84 : STD_LOGIC_VECTOR (15 downto 0) := "1001110010000100";
    constant ap_const_lv16_3458 : STD_LOGIC_VECTOR (15 downto 0) := "0011010001011000";
    constant ap_const_lv16_2607 : STD_LOGIC_VECTOR (15 downto 0) := "0010011000000111";
    constant ap_const_lv16_2F06 : STD_LOGIC_VECTOR (15 downto 0) := "0010111100000110";
    constant ap_const_lv16_3247 : STD_LOGIC_VECTOR (15 downto 0) := "0011001001000111";
    constant ap_const_lv16_A513 : STD_LOGIC_VECTOR (15 downto 0) := "1010010100010011";
    constant ap_const_lv16_B1E5 : STD_LOGIC_VECTOR (15 downto 0) := "1011000111100101";
    constant ap_const_lv16_AC3F : STD_LOGIC_VECTOR (15 downto 0) := "1010110000111111";
    constant ap_const_lv16_A117 : STD_LOGIC_VECTOR (15 downto 0) := "1010000100010111";
    constant ap_const_lv16_3004 : STD_LOGIC_VECTOR (15 downto 0) := "0011000000000100";
    constant ap_const_lv16_89D5 : STD_LOGIC_VECTOR (15 downto 0) := "1000100111010101";
    constant ap_const_lv16_AC2F : STD_LOGIC_VECTOR (15 downto 0) := "1010110000101111";
    constant ap_const_lv16_34F4 : STD_LOGIC_VECTOR (15 downto 0) := "0011010011110100";
    constant ap_const_lv16_185F : STD_LOGIC_VECTOR (15 downto 0) := "0001100001011111";
    constant ap_const_lv16_2279 : STD_LOGIC_VECTOR (15 downto 0) := "0010001001111001";
    constant ap_const_lv16_3871 : STD_LOGIC_VECTOR (15 downto 0) := "0011100001110001";
    constant ap_const_lv16_1AC6 : STD_LOGIC_VECTOR (15 downto 0) := "0001101011000110";
    constant ap_const_lv16_E29 : STD_LOGIC_VECTOR (15 downto 0) := "0000111000101001";
    constant ap_const_lv16_2E7A : STD_LOGIC_VECTOR (15 downto 0) := "0010111001111010";
    constant ap_const_lv16_3636 : STD_LOGIC_VECTOR (15 downto 0) := "0011011000110110";
    constant ap_const_lv16_A62E : STD_LOGIC_VECTOR (15 downto 0) := "1010011000101110";
    constant ap_const_lv16_9155 : STD_LOGIC_VECTOR (15 downto 0) := "1001000101010101";
    constant ap_const_lv16_B4B4 : STD_LOGIC_VECTOR (15 downto 0) := "1011010010110100";
    constant ap_const_lv16_31A8 : STD_LOGIC_VECTOR (15 downto 0) := "0011000110101000";
    constant ap_const_lv16_AE82 : STD_LOGIC_VECTOR (15 downto 0) := "1010111010000010";
    constant ap_const_lv16_2F54 : STD_LOGIC_VECTOR (15 downto 0) := "0010111101010100";
    constant ap_const_lv16_31FD : STD_LOGIC_VECTOR (15 downto 0) := "0011000111111101";
    constant ap_const_lv16_B0AB : STD_LOGIC_VECTOR (15 downto 0) := "1011000010101011";
    constant ap_const_lv16_1591 : STD_LOGIC_VECTOR (15 downto 0) := "0001010110010001";
    constant ap_const_lv16_2628 : STD_LOGIC_VECTOR (15 downto 0) := "0010011000101000";
    constant ap_const_lv16_3324 : STD_LOGIC_VECTOR (15 downto 0) := "0011001100100100";
    constant ap_const_lv16_342F : STD_LOGIC_VECTOR (15 downto 0) := "0011010000101111";
    constant ap_const_lv16_AF3A : STD_LOGIC_VECTOR (15 downto 0) := "1010111100111010";
    constant ap_const_lv16_B0F3 : STD_LOGIC_VECTOR (15 downto 0) := "1011000011110011";
    constant ap_const_lv16_B57C : STD_LOGIC_VECTOR (15 downto 0) := "1011010101111100";
    constant ap_const_lv16_B1F0 : STD_LOGIC_VECTOR (15 downto 0) := "1011000111110000";
    constant ap_const_lv16_3560 : STD_LOGIC_VECTOR (15 downto 0) := "0011010101100000";
    constant ap_const_lv16_AC21 : STD_LOGIC_VECTOR (15 downto 0) := "1010110000100001";
    constant ap_const_lv16_36BC : STD_LOGIC_VECTOR (15 downto 0) := "0011011010111100";
    constant ap_const_lv16_A409 : STD_LOGIC_VECTOR (15 downto 0) := "1010010000001001";
    constant ap_const_lv16_B4E1 : STD_LOGIC_VECTOR (15 downto 0) := "1011010011100001";
    constant ap_const_lv16_2E1E : STD_LOGIC_VECTOR (15 downto 0) := "0010111000011110";
    constant ap_const_lv16_9692 : STD_LOGIC_VECTOR (15 downto 0) := "1001011010010010";
    constant ap_const_lv16_3703 : STD_LOGIC_VECTOR (15 downto 0) := "0011011100000011";
    constant ap_const_lv16_A8F2 : STD_LOGIC_VECTOR (15 downto 0) := "1010100011110010";
    constant ap_const_lv16_1FCF : STD_LOGIC_VECTOR (15 downto 0) := "0001111111001111";
    constant ap_const_lv16_9C23 : STD_LOGIC_VECTOR (15 downto 0) := "1001110000100011";
    constant ap_const_lv16_2C95 : STD_LOGIC_VECTOR (15 downto 0) := "0010110010010101";
    constant ap_const_lv16_39D2 : STD_LOGIC_VECTOR (15 downto 0) := "0011100111010010";
    constant ap_const_lv16_9466 : STD_LOGIC_VECTOR (15 downto 0) := "1001010001100110";
    constant ap_const_lv16_B721 : STD_LOGIC_VECTOR (15 downto 0) := "1011011100100001";
    constant ap_const_lv16_396B : STD_LOGIC_VECTOR (15 downto 0) := "0011100101101011";
    constant ap_const_lv16_A0AF : STD_LOGIC_VECTOR (15 downto 0) := "1010000010101111";
    constant ap_const_lv16_3830 : STD_LOGIC_VECTOR (15 downto 0) := "0011100000110000";
    constant ap_const_lv16_3AED : STD_LOGIC_VECTOR (15 downto 0) := "0011101011101101";
    constant ap_const_lv16_39E6 : STD_LOGIC_VECTOR (15 downto 0) := "0011100111100110";
    constant ap_const_lv16_B63D : STD_LOGIC_VECTOR (15 downto 0) := "1011011000111101";
    constant ap_const_lv16_B2C4 : STD_LOGIC_VECTOR (15 downto 0) := "1011001011000100";
    constant ap_const_lv16_A973 : STD_LOGIC_VECTOR (15 downto 0) := "1010100101110011";
    constant ap_const_lv16_301D : STD_LOGIC_VECTOR (15 downto 0) := "0011000000011101";
    constant ap_const_lv16_1D09 : STD_LOGIC_VECTOR (15 downto 0) := "0001110100001001";
    constant ap_const_lv16_2625 : STD_LOGIC_VECTOR (15 downto 0) := "0010011000100101";
    constant ap_const_lv16_2D3F : STD_LOGIC_VECTOR (15 downto 0) := "0010110100111111";
    constant ap_const_lv16_2684 : STD_LOGIC_VECTOR (15 downto 0) := "0010011010000100";
    constant ap_const_lv16_2F96 : STD_LOGIC_VECTOR (15 downto 0) := "0010111110010110";
    constant ap_const_lv16_A1EA : STD_LOGIC_VECTOR (15 downto 0) := "1010000111101010";
    constant ap_const_lv16_AC20 : STD_LOGIC_VECTOR (15 downto 0) := "1010110000100000";
    constant ap_const_lv16_2DE9 : STD_LOGIC_VECTOR (15 downto 0) := "0010110111101001";
    constant ap_const_lv16_B1E9 : STD_LOGIC_VECTOR (15 downto 0) := "1011000111101001";
    constant ap_const_lv16_36ED : STD_LOGIC_VECTOR (15 downto 0) := "0011011011101101";
    constant ap_const_lv16_B0DC : STD_LOGIC_VECTOR (15 downto 0) := "1011000011011100";
    constant ap_const_lv16_25C0 : STD_LOGIC_VECTOR (15 downto 0) := "0010010111000000";
    constant ap_const_lv16_379A : STD_LOGIC_VECTOR (15 downto 0) := "0011011110011010";
    constant ap_const_lv16_2ACC : STD_LOGIC_VECTOR (15 downto 0) := "0010101011001100";
    constant ap_const_lv16_B4DC : STD_LOGIC_VECTOR (15 downto 0) := "1011010011011100";
    constant ap_const_lv16_2C09 : STD_LOGIC_VECTOR (15 downto 0) := "0010110000001001";
    constant ap_const_lv16_347B : STD_LOGIC_VECTOR (15 downto 0) := "0011010001111011";
    constant ap_const_lv16_19EE : STD_LOGIC_VECTOR (15 downto 0) := "0001100111101110";
    constant ap_const_lv16_1D1B : STD_LOGIC_VECTOR (15 downto 0) := "0001110100011011";
    constant ap_const_lv16_B01C : STD_LOGIC_VECTOR (15 downto 0) := "1011000000011100";
    constant ap_const_lv16_B4F1 : STD_LOGIC_VECTOR (15 downto 0) := "1011010011110001";
    constant ap_const_lv16_AFDA : STD_LOGIC_VECTOR (15 downto 0) := "1010111111011010";
    constant ap_const_lv16_B107 : STD_LOGIC_VECTOR (15 downto 0) := "1011000100000111";
    constant ap_const_lv16_B692 : STD_LOGIC_VECTOR (15 downto 0) := "1011011010010010";
    constant ap_const_lv16_B51C : STD_LOGIC_VECTOR (15 downto 0) := "1011010100011100";
    constant ap_const_lv16_2CB2 : STD_LOGIC_VECTOR (15 downto 0) := "0010110010110010";
    constant ap_const_lv16_B0D7 : STD_LOGIC_VECTOR (15 downto 0) := "1011000011010111";
    constant ap_const_lv16_2618 : STD_LOGIC_VECTOR (15 downto 0) := "0010011000011000";
    constant ap_const_lv16_B812 : STD_LOGIC_VECTOR (15 downto 0) := "1011100000010010";
    constant ap_const_lv16_2CC3 : STD_LOGIC_VECTOR (15 downto 0) := "0010110011000011";
    constant ap_const_lv16_9296 : STD_LOGIC_VECTOR (15 downto 0) := "1001001010010110";
    constant ap_const_lv16_B78F : STD_LOGIC_VECTOR (15 downto 0) := "1011011110001111";
    constant ap_const_lv16_3594 : STD_LOGIC_VECTOR (15 downto 0) := "0011010110010100";
    constant ap_const_lv16_17EC : STD_LOGIC_VECTOR (15 downto 0) := "0001011111101100";
    constant ap_const_lv16_21E1 : STD_LOGIC_VECTOR (15 downto 0) := "0010000111100001";
    constant ap_const_lv16_B671 : STD_LOGIC_VECTOR (15 downto 0) := "1011011001110001";
    constant ap_const_lv16_36EC : STD_LOGIC_VECTOR (15 downto 0) := "0011011011101100";
    constant ap_const_lv16_15E3 : STD_LOGIC_VECTOR (15 downto 0) := "0001010111100011";
    constant ap_const_lv16_28A2 : STD_LOGIC_VECTOR (15 downto 0) := "0010100010100010";
    constant ap_const_lv16_B754 : STD_LOGIC_VECTOR (15 downto 0) := "1011011101010100";
    constant ap_const_lv16_34E4 : STD_LOGIC_VECTOR (15 downto 0) := "0011010011100100";
    constant ap_const_lv16_B8D3 : STD_LOGIC_VECTOR (15 downto 0) := "1011100011010011";
    constant ap_const_lv16_AADA : STD_LOGIC_VECTOR (15 downto 0) := "1010101011011010";
    constant ap_const_lv16_BA3A : STD_LOGIC_VECTOR (15 downto 0) := "1011101000111010";
    constant ap_const_lv16_A809 : STD_LOGIC_VECTOR (15 downto 0) := "1010100000001001";
    constant ap_const_lv16_2F6F : STD_LOGIC_VECTOR (15 downto 0) := "0010111101101111";
    constant ap_const_lv16_3347 : STD_LOGIC_VECTOR (15 downto 0) := "0011001101000111";
    constant ap_const_lv16_3170 : STD_LOGIC_VECTOR (15 downto 0) := "0011000101110000";
    constant ap_const_lv16_B40A : STD_LOGIC_VECTOR (15 downto 0) := "1011010000001010";
    constant ap_const_lv16_9EB0 : STD_LOGIC_VECTOR (15 downto 0) := "1001111010110000";
    constant ap_const_lv16_A1D7 : STD_LOGIC_VECTOR (15 downto 0) := "1010000111010111";
    constant ap_const_lv16_3831 : STD_LOGIC_VECTOR (15 downto 0) := "0011100000110001";
    constant ap_const_lv16_B44F : STD_LOGIC_VECTOR (15 downto 0) := "1011010001001111";
    constant ap_const_lv16_B472 : STD_LOGIC_VECTOR (15 downto 0) := "1011010001110010";
    constant ap_const_lv16_2E9D : STD_LOGIC_VECTOR (15 downto 0) := "0010111010011101";
    constant ap_const_lv16_3404 : STD_LOGIC_VECTOR (15 downto 0) := "0011010000000100";
    constant ap_const_lv16_2FC9 : STD_LOGIC_VECTOR (15 downto 0) := "0010111111001001";
    constant ap_const_lv16_A91D : STD_LOGIC_VECTOR (15 downto 0) := "1010100100011101";
    constant ap_const_lv16_2BF6 : STD_LOGIC_VECTOR (15 downto 0) := "0010101111110110";
    constant ap_const_lv16_AF40 : STD_LOGIC_VECTOR (15 downto 0) := "1010111101000000";
    constant ap_const_lv16_32F8 : STD_LOGIC_VECTOR (15 downto 0) := "0011001011111000";
    constant ap_const_lv16_B60C : STD_LOGIC_VECTOR (15 downto 0) := "1011011000001100";
    constant ap_const_lv16_A13A : STD_LOGIC_VECTOR (15 downto 0) := "1010000100111010";
    constant ap_const_lv16_B0D2 : STD_LOGIC_VECTOR (15 downto 0) := "1011000011010010";
    constant ap_const_lv16_A625 : STD_LOGIC_VECTOR (15 downto 0) := "1010011000100101";
    constant ap_const_lv16_2170 : STD_LOGIC_VECTOR (15 downto 0) := "0010000101110000";
    constant ap_const_lv16_1FB8 : STD_LOGIC_VECTOR (15 downto 0) := "0001111110111000";
    constant ap_const_lv16_30F6 : STD_LOGIC_VECTOR (15 downto 0) := "0011000011110110";
    constant ap_const_lv16_365D : STD_LOGIC_VECTOR (15 downto 0) := "0011011001011101";
    constant ap_const_lv16_971A : STD_LOGIC_VECTOR (15 downto 0) := "1001011100011010";
    constant ap_const_lv16_2D16 : STD_LOGIC_VECTOR (15 downto 0) := "0010110100010110";
    constant ap_const_lv16_28D5 : STD_LOGIC_VECTOR (15 downto 0) := "0010100011010101";
    constant ap_const_lv16_A8F0 : STD_LOGIC_VECTOR (15 downto 0) := "1010100011110000";
    constant ap_const_lv16_31EC : STD_LOGIC_VECTOR (15 downto 0) := "0011000111101100";
    constant ap_const_lv16_AF47 : STD_LOGIC_VECTOR (15 downto 0) := "1010111101000111";
    constant ap_const_lv16_307F : STD_LOGIC_VECTOR (15 downto 0) := "0011000001111111";
    constant ap_const_lv16_BAA7 : STD_LOGIC_VECTOR (15 downto 0) := "1011101010100111";
    constant ap_const_lv16_B3AE : STD_LOGIC_VECTOR (15 downto 0) := "1011001110101110";
    constant ap_const_lv16_376B : STD_LOGIC_VECTOR (15 downto 0) := "0011011101101011";
    constant ap_const_lv16_197E : STD_LOGIC_VECTOR (15 downto 0) := "0001100101111110";
    constant ap_const_lv16_3780 : STD_LOGIC_VECTOR (15 downto 0) := "0011011110000000";
    constant ap_const_lv16_2B91 : STD_LOGIC_VECTOR (15 downto 0) := "0010101110010001";
    constant ap_const_lv16_1B8E : STD_LOGIC_VECTOR (15 downto 0) := "0001101110001110";
    constant ap_const_lv16_9D30 : STD_LOGIC_VECTOR (15 downto 0) := "1001110100110000";
    constant ap_const_lv16_AA78 : STD_LOGIC_VECTOR (15 downto 0) := "1010101001111000";
    constant ap_const_lv16_362F : STD_LOGIC_VECTOR (15 downto 0) := "0011011000101111";
    constant ap_const_lv16_9C52 : STD_LOGIC_VECTOR (15 downto 0) := "1001110001010010";
    constant ap_const_lv16_314C : STD_LOGIC_VECTOR (15 downto 0) := "0011000101001100";
    constant ap_const_lv16_34A4 : STD_LOGIC_VECTOR (15 downto 0) := "0011010010100100";
    constant ap_const_lv16_308E : STD_LOGIC_VECTOR (15 downto 0) := "0011000010001110";
    constant ap_const_lv16_34E7 : STD_LOGIC_VECTOR (15 downto 0) := "0011010011100111";
    constant ap_const_lv16_A334 : STD_LOGIC_VECTOR (15 downto 0) := "1010001100110100";
    constant ap_const_lv16_B890 : STD_LOGIC_VECTOR (15 downto 0) := "1011100010010000";
    constant ap_const_lv16_3707 : STD_LOGIC_VECTOR (15 downto 0) := "0011011100000111";
    constant ap_const_lv16_373C : STD_LOGIC_VECTOR (15 downto 0) := "0011011100111100";
    constant ap_const_lv16_2D1D : STD_LOGIC_VECTOR (15 downto 0) := "0010110100011101";
    constant ap_const_lv16_A8A0 : STD_LOGIC_VECTOR (15 downto 0) := "1010100010100000";
    constant ap_const_lv16_8C04 : STD_LOGIC_VECTOR (15 downto 0) := "1000110000000100";
    constant ap_const_lv16_A006 : STD_LOGIC_VECTOR (15 downto 0) := "1010000000000110";
    constant ap_const_lv16_232E : STD_LOGIC_VECTOR (15 downto 0) := "0010001100101110";
    constant ap_const_lv16_B125 : STD_LOGIC_VECTOR (15 downto 0) := "1011000100100101";
    constant ap_const_lv16_ADBE : STD_LOGIC_VECTOR (15 downto 0) := "1010110110111110";
    constant ap_const_lv16_2F62 : STD_LOGIC_VECTOR (15 downto 0) := "0010111101100010";
    constant ap_const_lv16_AFF3 : STD_LOGIC_VECTOR (15 downto 0) := "1010111111110011";
    constant ap_const_lv16_91F3 : STD_LOGIC_VECTOR (15 downto 0) := "1001000111110011";
    constant ap_const_lv16_AFC1 : STD_LOGIC_VECTOR (15 downto 0) := "1010111111000001";
    constant ap_const_lv16_3A4A : STD_LOGIC_VECTOR (15 downto 0) := "0011101001001010";
    constant ap_const_lv16_B54F : STD_LOGIC_VECTOR (15 downto 0) := "1011010101001111";
    constant ap_const_lv16_26FA : STD_LOGIC_VECTOR (15 downto 0) := "0010011011111010";
    constant ap_const_lv16_B9BD : STD_LOGIC_VECTOR (15 downto 0) := "1011100110111101";
    constant ap_const_lv16_15FD : STD_LOGIC_VECTOR (15 downto 0) := "0001010111111101";
    constant ap_const_lv16_315E : STD_LOGIC_VECTOR (15 downto 0) := "0011000101011110";
    constant ap_const_lv16_30B2 : STD_LOGIC_VECTOR (15 downto 0) := "0011000010110010";
    constant ap_const_lv16_98DA : STD_LOGIC_VECTOR (15 downto 0) := "1001100011011010";
    constant ap_const_lv16_9704 : STD_LOGIC_VECTOR (15 downto 0) := "1001011100000100";
    constant ap_const_lv16_279E : STD_LOGIC_VECTOR (15 downto 0) := "0010011110011110";
    constant ap_const_lv16_34AF : STD_LOGIC_VECTOR (15 downto 0) := "0011010010101111";
    constant ap_const_lv16_9C03 : STD_LOGIC_VECTOR (15 downto 0) := "1001110000000011";
    constant ap_const_lv16_313C : STD_LOGIC_VECTOR (15 downto 0) := "0011000100111100";
    constant ap_const_lv16_291A : STD_LOGIC_VECTOR (15 downto 0) := "0010100100011010";
    constant ap_const_lv16_2D0E : STD_LOGIC_VECTOR (15 downto 0) := "0010110100001110";
    constant ap_const_lv16_2CB6 : STD_LOGIC_VECTOR (15 downto 0) := "0010110010110110";
    constant ap_const_lv16_30C7 : STD_LOGIC_VECTOR (15 downto 0) := "0011000011000111";
    constant ap_const_lv16_AE16 : STD_LOGIC_VECTOR (15 downto 0) := "1010111000010110";
    constant ap_const_lv16_27E5 : STD_LOGIC_VECTOR (15 downto 0) := "0010011111100101";
    constant ap_const_lv16_3128 : STD_LOGIC_VECTOR (15 downto 0) := "0011000100101000";
    constant ap_const_lv16_AB26 : STD_LOGIC_VECTOR (15 downto 0) := "1010101100100110";
    constant ap_const_lv16_AF26 : STD_LOGIC_VECTOR (15 downto 0) := "1010111100100110";
    constant ap_const_lv16_896 : STD_LOGIC_VECTOR (15 downto 0) := "0000100010010110";
    constant ap_const_lv16_1F98 : STD_LOGIC_VECTOR (15 downto 0) := "0001111110011000";
    constant ap_const_lv16_B3F4 : STD_LOGIC_VECTOR (15 downto 0) := "1011001111110100";
    constant ap_const_lv16_99EA : STD_LOGIC_VECTOR (15 downto 0) := "1001100111101010";
    constant ap_const_lv16_2FEC : STD_LOGIC_VECTOR (15 downto 0) := "0010111111101100";
    constant ap_const_lv16_2E65 : STD_LOGIC_VECTOR (15 downto 0) := "0010111001100101";
    constant ap_const_lv16_B322 : STD_LOGIC_VECTOR (15 downto 0) := "1011001100100010";
    constant ap_const_lv16_2D86 : STD_LOGIC_VECTOR (15 downto 0) := "0010110110000110";
    constant ap_const_lv16_AADE : STD_LOGIC_VECTOR (15 downto 0) := "1010101011011110";
    constant ap_const_lv16_38BC : STD_LOGIC_VECTOR (15 downto 0) := "0011100010111100";
    constant ap_const_lv16_B576 : STD_LOGIC_VECTOR (15 downto 0) := "1011010101110110";
    constant ap_const_lv16_3873 : STD_LOGIC_VECTOR (15 downto 0) := "0011100001110011";
    constant ap_const_lv16_B375 : STD_LOGIC_VECTOR (15 downto 0) := "1011001101110101";
    constant ap_const_lv16_AF39 : STD_LOGIC_VECTOR (15 downto 0) := "1010111100111001";
    constant ap_const_lv16_32C1 : STD_LOGIC_VECTOR (15 downto 0) := "0011001011000001";
    constant ap_const_lv16_B410 : STD_LOGIC_VECTOR (15 downto 0) := "1011010000010000";
    constant ap_const_lv16_11AD : STD_LOGIC_VECTOR (15 downto 0) := "0001000110101101";
    constant ap_const_lv16_20FC : STD_LOGIC_VECTOR (15 downto 0) := "0010000011111100";
    constant ap_const_lv16_B1EF : STD_LOGIC_VECTOR (15 downto 0) := "1011000111101111";
    constant ap_const_lv16_B161 : STD_LOGIC_VECTOR (15 downto 0) := "1011000101100001";
    constant ap_const_lv16_B44B : STD_LOGIC_VECTOR (15 downto 0) := "1011010001001011";
    constant ap_const_lv16_359E : STD_LOGIC_VECTOR (15 downto 0) := "0011010110011110";
    constant ap_const_lv16_2A09 : STD_LOGIC_VECTOR (15 downto 0) := "0010101000001001";
    constant ap_const_lv16_B938 : STD_LOGIC_VECTOR (15 downto 0) := "1011100100111000";
    constant ap_const_lv16_32F0 : STD_LOGIC_VECTOR (15 downto 0) := "0011001011110000";
    constant ap_const_lv16_B5D2 : STD_LOGIC_VECTOR (15 downto 0) := "1011010111010010";
    constant ap_const_lv16_B65A : STD_LOGIC_VECTOR (15 downto 0) := "1011011001011010";
    constant ap_const_lv16_38DB : STD_LOGIC_VECTOR (15 downto 0) := "0011100011011011";
    constant ap_const_lv16_3272 : STD_LOGIC_VECTOR (15 downto 0) := "0011001001110010";
    constant ap_const_lv16_9A09 : STD_LOGIC_VECTOR (15 downto 0) := "1001101000001001";
    constant ap_const_lv16_B91F : STD_LOGIC_VECTOR (15 downto 0) := "1011100100011111";
    constant ap_const_lv16_A37B : STD_LOGIC_VECTOR (15 downto 0) := "1010001101111011";
    constant ap_const_lv16_1106 : STD_LOGIC_VECTOR (15 downto 0) := "0001000100000110";
    constant ap_const_lv16_1D39 : STD_LOGIC_VECTOR (15 downto 0) := "0001110100111001";
    constant ap_const_lv16_3680 : STD_LOGIC_VECTOR (15 downto 0) := "0011011010000000";
    constant ap_const_lv16_38A1 : STD_LOGIC_VECTOR (15 downto 0) := "0011100010100001";
    constant ap_const_lv16_9CA8 : STD_LOGIC_VECTOR (15 downto 0) := "1001110010101000";
    constant ap_const_lv16_2A8F : STD_LOGIC_VECTOR (15 downto 0) := "0010101010001111";
    constant ap_const_lv16_3513 : STD_LOGIC_VECTOR (15 downto 0) := "0011010100010011";
    constant ap_const_lv16_A677 : STD_LOGIC_VECTOR (15 downto 0) := "1010011001110111";
    constant ap_const_lv16_AB6F : STD_LOGIC_VECTOR (15 downto 0) := "1010101101101111";
    constant ap_const_lv16_28C1 : STD_LOGIC_VECTOR (15 downto 0) := "0010100011000001";
    constant ap_const_lv16_3438 : STD_LOGIC_VECTOR (15 downto 0) := "0011010000111000";
    constant ap_const_lv16_3176 : STD_LOGIC_VECTOR (15 downto 0) := "0011000101110110";
    constant ap_const_lv16_B21C : STD_LOGIC_VECTOR (15 downto 0) := "1011001000011100";
    constant ap_const_lv16_3444 : STD_LOGIC_VECTOR (15 downto 0) := "0011010001000100";
    constant ap_const_lv16_288D : STD_LOGIC_VECTOR (15 downto 0) := "0010100010001101";
    constant ap_const_lv16_36EE : STD_LOGIC_VECTOR (15 downto 0) := "0011011011101110";
    constant ap_const_lv16_A065 : STD_LOGIC_VECTOR (15 downto 0) := "1010000001100101";
    constant ap_const_lv16_26FD : STD_LOGIC_VECTOR (15 downto 0) := "0010011011111101";
    constant ap_const_lv16_98E8 : STD_LOGIC_VECTOR (15 downto 0) := "1001100011101000";
    constant ap_const_lv16_2AD9 : STD_LOGIC_VECTOR (15 downto 0) := "0010101011011001";
    constant ap_const_lv16_2D89 : STD_LOGIC_VECTOR (15 downto 0) := "0010110110001001";
    constant ap_const_lv16_B8FC : STD_LOGIC_VECTOR (15 downto 0) := "1011100011111100";
    constant ap_const_lv16_B46C : STD_LOGIC_VECTOR (15 downto 0) := "1011010001101100";
    constant ap_const_lv16_370C : STD_LOGIC_VECTOR (15 downto 0) := "0011011100001100";
    constant ap_const_lv16_3405 : STD_LOGIC_VECTOR (15 downto 0) := "0011010000000101";
    constant ap_const_lv16_ACFE : STD_LOGIC_VECTOR (15 downto 0) := "1010110011111110";
    constant ap_const_lv16_AC08 : STD_LOGIC_VECTOR (15 downto 0) := "1010110000001000";
    constant ap_const_lv16_37DA : STD_LOGIC_VECTOR (15 downto 0) := "0011011111011010";
    constant ap_const_lv16_B232 : STD_LOGIC_VECTOR (15 downto 0) := "1011001000110010";
    constant ap_const_lv16_229A : STD_LOGIC_VECTOR (15 downto 0) := "0010001010011010";
    constant ap_const_lv16_A7F0 : STD_LOGIC_VECTOR (15 downto 0) := "1010011111110000";
    constant ap_const_lv16_354A : STD_LOGIC_VECTOR (15 downto 0) := "0011010101001010";
    constant ap_const_lv16_1E90 : STD_LOGIC_VECTOR (15 downto 0) := "0001111010010000";
    constant ap_const_lv16_1DB9 : STD_LOGIC_VECTOR (15 downto 0) := "0001110110111001";
    constant ap_const_lv16_32CE : STD_LOGIC_VECTOR (15 downto 0) := "0011001011001110";
    constant ap_const_lv16_36E2 : STD_LOGIC_VECTOR (15 downto 0) := "0011011011100010";
    constant ap_const_lv16_2591 : STD_LOGIC_VECTOR (15 downto 0) := "0010010110010001";
    constant ap_const_lv16_14E1 : STD_LOGIC_VECTOR (15 downto 0) := "0001010011100001";
    constant ap_const_lv16_2692 : STD_LOGIC_VECTOR (15 downto 0) := "0010011010010010";
    constant ap_const_lv16_31E7 : STD_LOGIC_VECTOR (15 downto 0) := "0011000111100111";
    constant ap_const_lv16_3553 : STD_LOGIC_VECTOR (15 downto 0) := "0011010101010011";
    constant ap_const_lv16_B05F : STD_LOGIC_VECTOR (15 downto 0) := "1011000001011111";
    constant ap_const_lv16_A57F : STD_LOGIC_VECTOR (15 downto 0) := "1010010101111111";
    constant ap_const_lv16_B521 : STD_LOGIC_VECTOR (15 downto 0) := "1011010100100001";
    constant ap_const_lv16_2C59 : STD_LOGIC_VECTOR (15 downto 0) := "0010110001011001";
    constant ap_const_lv16_2E58 : STD_LOGIC_VECTOR (15 downto 0) := "0010111001011000";
    constant ap_const_lv16_96F9 : STD_LOGIC_VECTOR (15 downto 0) := "1001011011111001";
    constant ap_const_lv16_2B65 : STD_LOGIC_VECTOR (15 downto 0) := "0010101101100101";
    constant ap_const_lv16_ABC5 : STD_LOGIC_VECTOR (15 downto 0) := "1010101111000101";
    constant ap_const_lv16_A132 : STD_LOGIC_VECTOR (15 downto 0) := "1010000100110010";
    constant ap_const_lv16_8F5B : STD_LOGIC_VECTOR (15 downto 0) := "1000111101011011";
    constant ap_const_lv16_B020 : STD_LOGIC_VECTOR (15 downto 0) := "1011000000100000";
    constant ap_const_lv16_3545 : STD_LOGIC_VECTOR (15 downto 0) := "0011010101000101";
    constant ap_const_lv16_1D5E : STD_LOGIC_VECTOR (15 downto 0) := "0001110101011110";
    constant ap_const_lv16_B411 : STD_LOGIC_VECTOR (15 downto 0) := "1011010000010001";
    constant ap_const_lv16_2C4A : STD_LOGIC_VECTOR (15 downto 0) := "0010110001001010";
    constant ap_const_lv16_AE73 : STD_LOGIC_VECTOR (15 downto 0) := "1010111001110011";
    constant ap_const_lv16_30BF : STD_LOGIC_VECTOR (15 downto 0) := "0011000010111111";
    constant ap_const_lv16_383C : STD_LOGIC_VECTOR (15 downto 0) := "0011100000111100";
    constant ap_const_lv16_A55B : STD_LOGIC_VECTOR (15 downto 0) := "1010010101011011";
    constant ap_const_lv16_B049 : STD_LOGIC_VECTOR (15 downto 0) := "1011000001001001";
    constant ap_const_lv16_3439 : STD_LOGIC_VECTOR (15 downto 0) := "0011010000111001";
    constant ap_const_lv16_AB14 : STD_LOGIC_VECTOR (15 downto 0) := "1010101100010100";
    constant ap_const_lv16_38E1 : STD_LOGIC_VECTOR (15 downto 0) := "0011100011100001";
    constant ap_const_lv16_1D34 : STD_LOGIC_VECTOR (15 downto 0) := "0001110100110100";
    constant ap_const_lv16_22DD : STD_LOGIC_VECTOR (15 downto 0) := "0010001011011101";
    constant ap_const_lv16_AFF7 : STD_LOGIC_VECTOR (15 downto 0) := "1010111111110111";
    constant ap_const_lv16_B002 : STD_LOGIC_VECTOR (15 downto 0) := "1011000000000010";
    constant ap_const_lv16_2CF2 : STD_LOGIC_VECTOR (15 downto 0) := "0010110011110010";
    constant ap_const_lv16_2E9F : STD_LOGIC_VECTOR (15 downto 0) := "0010111010011111";
    constant ap_const_lv16_2FA0 : STD_LOGIC_VECTOR (15 downto 0) := "0010111110100000";
    constant ap_const_lv16_2CEE : STD_LOGIC_VECTOR (15 downto 0) := "0010110011101110";
    constant ap_const_lv16_B8D5 : STD_LOGIC_VECTOR (15 downto 0) := "1011100011010101";
    constant ap_const_lv16_A6BA : STD_LOGIC_VECTOR (15 downto 0) := "1010011010111010";
    constant ap_const_lv16_B428 : STD_LOGIC_VECTOR (15 downto 0) := "1011010000101000";
    constant ap_const_lv16_ADA6 : STD_LOGIC_VECTOR (15 downto 0) := "1010110110100110";
    constant ap_const_lv16_A9AC : STD_LOGIC_VECTOR (15 downto 0) := "1010100110101100";
    constant ap_const_lv16_B228 : STD_LOGIC_VECTOR (15 downto 0) := "1011001000101000";
    constant ap_const_lv16_14B4 : STD_LOGIC_VECTOR (15 downto 0) := "0001010010110100";
    constant ap_const_lv16_2A2D : STD_LOGIC_VECTOR (15 downto 0) := "0010101000101101";
    constant ap_const_lv16_AFD6 : STD_LOGIC_VECTOR (15 downto 0) := "1010111111010110";
    constant ap_const_lv16_181A : STD_LOGIC_VECTOR (15 downto 0) := "0001100000011010";
    constant ap_const_lv16_1BFB : STD_LOGIC_VECTOR (15 downto 0) := "0001101111111011";
    constant ap_const_lv16_ACD5 : STD_LOGIC_VECTOR (15 downto 0) := "1010110011010101";
    constant ap_const_lv16_ACDB : STD_LOGIC_VECTOR (15 downto 0) := "1010110011011011";
    constant ap_const_lv16_1788 : STD_LOGIC_VECTOR (15 downto 0) := "0001011110001000";
    constant ap_const_lv16_B08C : STD_LOGIC_VECTOR (15 downto 0) := "1011000010001100";
    constant ap_const_lv16_AA70 : STD_LOGIC_VECTOR (15 downto 0) := "1010101001110000";
    constant ap_const_lv16_3410 : STD_LOGIC_VECTOR (15 downto 0) := "0011010000010000";
    constant ap_const_lv16_B799 : STD_LOGIC_VECTOR (15 downto 0) := "1011011110011001";
    constant ap_const_lv16_B631 : STD_LOGIC_VECTOR (15 downto 0) := "1011011000110001";
    constant ap_const_lv16_AB7C : STD_LOGIC_VECTOR (15 downto 0) := "1010101101111100";
    constant ap_const_lv16_B03E : STD_LOGIC_VECTOR (15 downto 0) := "1011000000111110";
    constant ap_const_lv16_2D81 : STD_LOGIC_VECTOR (15 downto 0) := "0010110110000001";
    constant ap_const_lv16_37E5 : STD_LOGIC_VECTOR (15 downto 0) := "0011011111100101";
    constant ap_const_lv16_2D82 : STD_LOGIC_VECTOR (15 downto 0) := "0010110110000010";
    constant ap_const_lv16_158F : STD_LOGIC_VECTOR (15 downto 0) := "0001010110001111";
    constant ap_const_lv16_2305 : STD_LOGIC_VECTOR (15 downto 0) := "0010001100000101";
    constant ap_const_lv16_AB5E : STD_LOGIC_VECTOR (15 downto 0) := "1010101101011110";
    constant ap_const_lv16_A77D : STD_LOGIC_VECTOR (15 downto 0) := "1010011101111101";
    constant ap_const_lv16_BBE0 : STD_LOGIC_VECTOR (15 downto 0) := "1011101111100000";
    constant ap_const_lv16_B1E3 : STD_LOGIC_VECTOR (15 downto 0) := "1011000111100011";
    constant ap_const_lv16_3183 : STD_LOGIC_VECTOR (15 downto 0) := "0011000110000011";
    constant ap_const_lv16_AC81 : STD_LOGIC_VECTOR (15 downto 0) := "1010110010000001";
    constant ap_const_lv16_B824 : STD_LOGIC_VECTOR (15 downto 0) := "1011100000100100";
    constant ap_const_lv16_35C6 : STD_LOGIC_VECTOR (15 downto 0) := "0011010111000110";
    constant ap_const_lv16_AA1D : STD_LOGIC_VECTOR (15 downto 0) := "1010101000011101";
    constant ap_const_lv16_35D8 : STD_LOGIC_VECTOR (15 downto 0) := "0011010111011000";
    constant ap_const_lv16_AF0C : STD_LOGIC_VECTOR (15 downto 0) := "1010111100001100";
    constant ap_const_lv16_B3E1 : STD_LOGIC_VECTOR (15 downto 0) := "1011001111100001";
    constant ap_const_lv16_B9E6 : STD_LOGIC_VECTOR (15 downto 0) := "1011100111100110";
    constant ap_const_lv16_2583 : STD_LOGIC_VECTOR (15 downto 0) := "0010010110000011";
    constant ap_const_lv16_B54E : STD_LOGIC_VECTOR (15 downto 0) := "1011010101001110";
    constant ap_const_lv16_9B5C : STD_LOGIC_VECTOR (15 downto 0) := "1001101101011100";
    constant ap_const_lv16_A877 : STD_LOGIC_VECTOR (15 downto 0) := "1010100001110111";
    constant ap_const_lv16_B67A : STD_LOGIC_VECTOR (15 downto 0) := "1011011001111010";
    constant ap_const_lv16_2FD7 : STD_LOGIC_VECTOR (15 downto 0) := "0010111111010111";
    constant ap_const_lv16_ADED : STD_LOGIC_VECTOR (15 downto 0) := "1010110111101101";
    constant ap_const_lv16_B19D : STD_LOGIC_VECTOR (15 downto 0) := "1011000110011101";
    constant ap_const_lv16_394C : STD_LOGIC_VECTOR (15 downto 0) := "0011100101001100";
    constant ap_const_lv16_2C21 : STD_LOGIC_VECTOR (15 downto 0) := "0010110000100001";
    constant ap_const_lv16_8CC5 : STD_LOGIC_VECTOR (15 downto 0) := "1000110011000101";
    constant ap_const_lv16_2315 : STD_LOGIC_VECTOR (15 downto 0) := "0010001100010101";
    constant ap_const_lv16_31BF : STD_LOGIC_VECTOR (15 downto 0) := "0011000110111111";
    constant ap_const_lv16_B362 : STD_LOGIC_VECTOR (15 downto 0) := "1011001101100010";
    constant ap_const_lv16_309A : STD_LOGIC_VECTOR (15 downto 0) := "0011000010011010";
    constant ap_const_lv16_9A23 : STD_LOGIC_VECTOR (15 downto 0) := "1001101000100011";
    constant ap_const_lv16_2961 : STD_LOGIC_VECTOR (15 downto 0) := "0010100101100001";
    constant ap_const_lv16_AC0D : STD_LOGIC_VECTOR (15 downto 0) := "1010110000001101";
    constant ap_const_lv16_2050 : STD_LOGIC_VECTOR (15 downto 0) := "0010000001010000";
    constant ap_const_lv16_2320 : STD_LOGIC_VECTOR (15 downto 0) := "0010001100100000";
    constant ap_const_lv16_B4C2 : STD_LOGIC_VECTOR (15 downto 0) := "1011010011000010";
    constant ap_const_lv16_30AD : STD_LOGIC_VECTOR (15 downto 0) := "0011000010101101";
    constant ap_const_lv16_9572 : STD_LOGIC_VECTOR (15 downto 0) := "1001010101110010";
    constant ap_const_lv16_3499 : STD_LOGIC_VECTOR (15 downto 0) := "0011010010011001";
    constant ap_const_lv16_B324 : STD_LOGIC_VECTOR (15 downto 0) := "1011001100100100";
    constant ap_const_lv16_2BC8 : STD_LOGIC_VECTOR (15 downto 0) := "0010101111001000";
    constant ap_const_lv16_B20C : STD_LOGIC_VECTOR (15 downto 0) := "1011001000001100";
    constant ap_const_lv16_310E : STD_LOGIC_VECTOR (15 downto 0) := "0011000100001110";
    constant ap_const_lv16_9DDE : STD_LOGIC_VECTOR (15 downto 0) := "1001110111011110";
    constant ap_const_lv16_2FB0 : STD_LOGIC_VECTOR (15 downto 0) := "0010111110110000";
    constant ap_const_lv16_B7D1 : STD_LOGIC_VECTOR (15 downto 0) := "1011011111010001";
    constant ap_const_lv16_36A5 : STD_LOGIC_VECTOR (15 downto 0) := "0011011010100101";
    constant ap_const_lv16_AF51 : STD_LOGIC_VECTOR (15 downto 0) := "1010111101010001";
    constant ap_const_lv16_37DB : STD_LOGIC_VECTOR (15 downto 0) := "0011011111011011";
    constant ap_const_lv16_9E6 : STD_LOGIC_VECTOR (15 downto 0) := "0000100111100110";
    constant ap_const_lv16_15B8 : STD_LOGIC_VECTOR (15 downto 0) := "0001010110111000";
    constant ap_const_lv16_3036 : STD_LOGIC_VECTOR (15 downto 0) := "0011000000110110";
    constant ap_const_lv16_2A47 : STD_LOGIC_VECTOR (15 downto 0) := "0010101001000111";
    constant ap_const_lv16_3037 : STD_LOGIC_VECTOR (15 downto 0) := "0011000000110111";
    constant ap_const_lv16_2EDA : STD_LOGIC_VECTOR (15 downto 0) := "0010111011011010";
    constant ap_const_lv16_3074 : STD_LOGIC_VECTOR (15 downto 0) := "0011000001110100";
    constant ap_const_lv16_B026 : STD_LOGIC_VECTOR (15 downto 0) := "1011000000100110";
    constant ap_const_lv16_A7DE : STD_LOGIC_VECTOR (15 downto 0) := "1010011111011110";
    constant ap_const_lv16_AE5B : STD_LOGIC_VECTOR (15 downto 0) := "1010111001011011";
    constant ap_const_lv16_B1A5 : STD_LOGIC_VECTOR (15 downto 0) := "1011000110100101";
    constant ap_const_lv16_B7D3 : STD_LOGIC_VECTOR (15 downto 0) := "1011011111010011";
    constant ap_const_lv16_3244 : STD_LOGIC_VECTOR (15 downto 0) := "0011001001000100";
    constant ap_const_lv16_8AD9 : STD_LOGIC_VECTOR (15 downto 0) := "1000101011011001";
    constant ap_const_lv16_B757 : STD_LOGIC_VECTOR (15 downto 0) := "1011011101010111";
    constant ap_const_lv16_B104 : STD_LOGIC_VECTOR (15 downto 0) := "1011000100000100";
    constant ap_const_lv16_9997 : STD_LOGIC_VECTOR (15 downto 0) := "1001100110010111";
    constant ap_const_lv16_A0A9 : STD_LOGIC_VECTOR (15 downto 0) := "1010000010101001";
    constant ap_const_lv16_B197 : STD_LOGIC_VECTOR (15 downto 0) := "1011000110010111";
    constant ap_const_lv16_B85C : STD_LOGIC_VECTOR (15 downto 0) := "1011100001011100";
    constant ap_const_lv16_1E5C : STD_LOGIC_VECTOR (15 downto 0) := "0001111001011100";
    constant ap_const_lv16_36C2 : STD_LOGIC_VECTOR (15 downto 0) := "0011011011000010";
    constant ap_const_lv16_B349 : STD_LOGIC_VECTOR (15 downto 0) := "1011001101001001";
    constant ap_const_lv16_AE2E : STD_LOGIC_VECTOR (15 downto 0) := "1010111000101110";
    constant ap_const_lv16_B46 : STD_LOGIC_VECTOR (15 downto 0) := "0000101101000110";
    constant ap_const_lv16_228B : STD_LOGIC_VECTOR (15 downto 0) := "0010001010001011";
    constant ap_const_lv16_B607 : STD_LOGIC_VECTOR (15 downto 0) := "1011011000000111";
    constant ap_const_lv16_2829 : STD_LOGIC_VECTOR (15 downto 0) := "0010100000101001";
    constant ap_const_lv16_AF46 : STD_LOGIC_VECTOR (15 downto 0) := "1010111101000110";
    constant ap_const_lv16_B7AD : STD_LOGIC_VECTOR (15 downto 0) := "1011011110101101";
    constant ap_const_lv16_9412 : STD_LOGIC_VECTOR (15 downto 0) := "1001010000010010";
    constant ap_const_lv16_281E : STD_LOGIC_VECTOR (15 downto 0) := "0010100000011110";
    constant ap_const_lv16_B1E6 : STD_LOGIC_VECTOR (15 downto 0) := "1011000111100110";
    constant ap_const_lv16_9856 : STD_LOGIC_VECTOR (15 downto 0) := "1001100001010110";
    constant ap_const_lv16_2528 : STD_LOGIC_VECTOR (15 downto 0) := "0010010100101000";
    constant ap_const_lv16_341E : STD_LOGIC_VECTOR (15 downto 0) := "0011010000011110";
    constant ap_const_lv16_B492 : STD_LOGIC_VECTOR (15 downto 0) := "1011010010010010";
    constant ap_const_lv16_8C21 : STD_LOGIC_VECTOR (15 downto 0) := "1000110000100001";
    constant ap_const_lv16_32BE : STD_LOGIC_VECTOR (15 downto 0) := "0011001010111110";
    constant ap_const_lv16_AE6E : STD_LOGIC_VECTOR (15 downto 0) := "1010111001101110";
    constant ap_const_lv16_35F6 : STD_LOGIC_VECTOR (15 downto 0) := "0011010111110110";
    constant ap_const_lv16_B2C0 : STD_LOGIC_VECTOR (15 downto 0) := "1011001011000000";
    constant ap_const_lv16_AA9A : STD_LOGIC_VECTOR (15 downto 0) := "1010101010011010";
    constant ap_const_lv16_3173 : STD_LOGIC_VECTOR (15 downto 0) := "0011000101110011";
    constant ap_const_lv16_B645 : STD_LOGIC_VECTOR (15 downto 0) := "1011011001000101";
    constant ap_const_lv16_ACE6 : STD_LOGIC_VECTOR (15 downto 0) := "1010110011100110";
    constant ap_const_lv16_38B7 : STD_LOGIC_VECTOR (15 downto 0) := "0011100010110111";
    constant ap_const_lv16_8F3A : STD_LOGIC_VECTOR (15 downto 0) := "1000111100111010";
    constant ap_const_lv16_A1DD : STD_LOGIC_VECTOR (15 downto 0) := "1010000111011101";
    constant ap_const_lv16_A2A3 : STD_LOGIC_VECTOR (15 downto 0) := "1010001010100011";
    constant ap_const_lv16_32A6 : STD_LOGIC_VECTOR (15 downto 0) := "0011001010100110";
    constant ap_const_lv16_3099 : STD_LOGIC_VECTOR (15 downto 0) := "0011000010011001";
    constant ap_const_lv16_31ED : STD_LOGIC_VECTOR (15 downto 0) := "0011000111101101";
    constant ap_const_lv16_24BF : STD_LOGIC_VECTOR (15 downto 0) := "0010010010111111";
    constant ap_const_lv16_39CA : STD_LOGIC_VECTOR (15 downto 0) := "0011100111001010";
    constant ap_const_lv16_AABA : STD_LOGIC_VECTOR (15 downto 0) := "1010101010111010";
    constant ap_const_lv16_9E3C : STD_LOGIC_VECTOR (15 downto 0) := "1001111000111100";
    constant ap_const_lv16_B731 : STD_LOGIC_VECTOR (15 downto 0) := "1011011100110001";
    constant ap_const_lv16_33B2 : STD_LOGIC_VECTOR (15 downto 0) := "0011001110110010";
    constant ap_const_lv16_324D : STD_LOGIC_VECTOR (15 downto 0) := "0011001001001101";
    constant ap_const_lv16_2CA6 : STD_LOGIC_VECTOR (15 downto 0) := "0010110010100110";
    constant ap_const_lv16_9461 : STD_LOGIC_VECTOR (15 downto 0) := "1001010001100001";
    constant ap_const_lv16_36C4 : STD_LOGIC_VECTOR (15 downto 0) := "0011011011000100";
    constant ap_const_lv16_2C01 : STD_LOGIC_VECTOR (15 downto 0) := "0010110000000001";
    constant ap_const_lv16_A0BD : STD_LOGIC_VECTOR (15 downto 0) := "1010000010111101";
    constant ap_const_lv16_1CAA : STD_LOGIC_VECTOR (15 downto 0) := "0001110010101010";
    constant ap_const_lv16_3152 : STD_LOGIC_VECTOR (15 downto 0) := "0011000101010010";
    constant ap_const_lv16_2810 : STD_LOGIC_VECTOR (15 downto 0) := "0010100000010000";
    constant ap_const_lv16_9D10 : STD_LOGIC_VECTOR (15 downto 0) := "1001110100010000";
    constant ap_const_lv16_2D5B : STD_LOGIC_VECTOR (15 downto 0) := "0010110101011011";
    constant ap_const_lv16_A32F : STD_LOGIC_VECTOR (15 downto 0) := "1010001100101111";
    constant ap_const_lv16_2F18 : STD_LOGIC_VECTOR (15 downto 0) := "0010111100011000";
    constant ap_const_lv16_3913 : STD_LOGIC_VECTOR (15 downto 0) := "0011100100010011";
    constant ap_const_lv16_A9BD : STD_LOGIC_VECTOR (15 downto 0) := "1010100110111101";
    constant ap_const_lv16_B85A : STD_LOGIC_VECTOR (15 downto 0) := "1011100001011010";
    constant ap_const_lv16_BBE5 : STD_LOGIC_VECTOR (15 downto 0) := "1011101111100101";
    constant ap_const_lv16_A774 : STD_LOGIC_VECTOR (15 downto 0) := "1010011101110100";
    constant ap_const_lv16_2CD0 : STD_LOGIC_VECTOR (15 downto 0) := "0010110011010000";
    constant ap_const_lv16_25A7 : STD_LOGIC_VECTOR (15 downto 0) := "0010010110100111";
    constant ap_const_lv16_918A : STD_LOGIC_VECTOR (15 downto 0) := "1001000110001010";
    constant ap_const_lv16_21D1 : STD_LOGIC_VECTOR (15 downto 0) := "0010000111010001";
    constant ap_const_lv16_3164 : STD_LOGIC_VECTOR (15 downto 0) := "0011000101100100";
    constant ap_const_lv16_AFD5 : STD_LOGIC_VECTOR (15 downto 0) := "1010111111010101";
    constant ap_const_lv16_AE81 : STD_LOGIC_VECTOR (15 downto 0) := "1010111010000001";
    constant ap_const_lv16_2E42 : STD_LOGIC_VECTOR (15 downto 0) := "0010111001000010";
    constant ap_const_lv16_A515 : STD_LOGIC_VECTOR (15 downto 0) := "1010010100010101";
    constant ap_const_lv16_A77C : STD_LOGIC_VECTOR (15 downto 0) := "1010011101111100";
    constant ap_const_lv16_2BB1 : STD_LOGIC_VECTOR (15 downto 0) := "0010101110110001";
    constant ap_const_lv16_A63A : STD_LOGIC_VECTOR (15 downto 0) := "1010011000111010";
    constant ap_const_lv16_94E6 : STD_LOGIC_VECTOR (15 downto 0) := "1001010011100110";
    constant ap_const_lv16_3616 : STD_LOGIC_VECTOR (15 downto 0) := "0011011000010110";
    constant ap_const_lv16_B85B : STD_LOGIC_VECTOR (15 downto 0) := "1011100001011011";
    constant ap_const_lv16_3684 : STD_LOGIC_VECTOR (15 downto 0) := "0011011010000100";
    constant ap_const_lv16_B488 : STD_LOGIC_VECTOR (15 downto 0) := "1011010010001000";
    constant ap_const_lv16_B66F : STD_LOGIC_VECTOR (15 downto 0) := "1011011001101111";
    constant ap_const_lv16_985D : STD_LOGIC_VECTOR (15 downto 0) := "1001100001011101";
    constant ap_const_lv16_9D53 : STD_LOGIC_VECTOR (15 downto 0) := "1001110101010011";
    constant ap_const_lv16_340F : STD_LOGIC_VECTOR (15 downto 0) := "0011010000001111";
    constant ap_const_lv16_2A0C : STD_LOGIC_VECTOR (15 downto 0) := "0010101000001100";
    constant ap_const_lv16_35A5 : STD_LOGIC_VECTOR (15 downto 0) := "0011010110100101";
    constant ap_const_lv16_29F1 : STD_LOGIC_VECTOR (15 downto 0) := "0010100111110001";
    constant ap_const_lv16_B6D3 : STD_LOGIC_VECTOR (15 downto 0) := "1011011011010011";
    constant ap_const_lv16_A328 : STD_LOGIC_VECTOR (15 downto 0) := "1010001100101000";
    constant ap_const_lv16_9D2F : STD_LOGIC_VECTOR (15 downto 0) := "1001110100101111";
    constant ap_const_lv16_B45C : STD_LOGIC_VECTOR (15 downto 0) := "1011010001011100";
    constant ap_const_lv16_B283 : STD_LOGIC_VECTOR (15 downto 0) := "1011001010000011";
    constant ap_const_lv16_A5E4 : STD_LOGIC_VECTOR (15 downto 0) := "1010010111100100";
    constant ap_const_lv16_B392 : STD_LOGIC_VECTOR (15 downto 0) := "1011001110010010";
    constant ap_const_lv16_116A : STD_LOGIC_VECTOR (15 downto 0) := "0001000101101010";
    constant ap_const_lv16_B474 : STD_LOGIC_VECTOR (15 downto 0) := "1011010001110100";
    constant ap_const_lv16_AFF1 : STD_LOGIC_VECTOR (15 downto 0) := "1010111111110001";
    constant ap_const_lv16_8C36 : STD_LOGIC_VECTOR (15 downto 0) := "1000110000110110";
    constant ap_const_lv16_1F5D : STD_LOGIC_VECTOR (15 downto 0) := "0001111101011101";
    constant ap_const_lv16_B772 : STD_LOGIC_VECTOR (15 downto 0) := "1011011101110010";
    constant ap_const_lv16_284C : STD_LOGIC_VECTOR (15 downto 0) := "0010100001001100";
    constant ap_const_lv16_9634 : STD_LOGIC_VECTOR (15 downto 0) := "1001011000110100";
    constant ap_const_lv16_2EE7 : STD_LOGIC_VECTOR (15 downto 0) := "0010111011100111";
    constant ap_const_lv14_3100 : STD_LOGIC_VECTOR (13 downto 0) := "11000100000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_state48_pp0_stage15_iter2 : BOOLEAN;
    signal ap_block_state64_pp0_stage15_iter3 : BOOLEAN;
    signal ap_block_state80_pp0_stage15_iter4 : BOOLEAN;
    signal icmp_ln161_reg_3412 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln161_reg_3412_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state80_io : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage15 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_out_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal reg_2568 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state51_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state67_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state83_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state52_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state68_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state68_io : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal reg_2574 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2580 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state54_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state70_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state70_io : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal reg_2592 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2598 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2604 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2610 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2616 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state53_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state69_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state69_io : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_2623 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2629 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state55_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state71_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state71_io : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal reg_2636 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2642 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2649 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2655 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2663 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state56_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state72_pp0_stage7_iter4 : BOOLEAN;
    signal ap_block_state72_io : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state42_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_state58_pp0_stage9_iter3 : BOOLEAN;
    signal ap_block_state74_pp0_stage9_iter4 : BOOLEAN;
    signal ap_block_state74_io : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_state44_pp0_stage11_iter2 : BOOLEAN;
    signal ap_block_state60_pp0_stage11_iter3 : BOOLEAN;
    signal ap_block_state76_pp0_stage11_iter4 : BOOLEAN;
    signal ap_block_state76_io : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_state46_pp0_stage13_iter2 : BOOLEAN;
    signal ap_block_state62_pp0_stage13_iter3 : BOOLEAN;
    signal ap_block_state78_pp0_stage13_iter4 : BOOLEAN;
    signal ap_block_state78_io : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state50_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state66_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state82_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln161_reg_3412_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2676 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2682 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2688 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2694 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2700 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2706 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2712 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2718 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2724 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2730 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2736 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2742 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2748 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state41_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_state57_pp0_stage8_iter3 : BOOLEAN;
    signal ap_block_state73_pp0_stage8_iter4 : BOOLEAN;
    signal ap_block_state73_io : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_state43_pp0_stage10_iter2 : BOOLEAN;
    signal ap_block_state59_pp0_stage10_iter3 : BOOLEAN;
    signal ap_block_state75_pp0_stage10_iter4 : BOOLEAN;
    signal ap_block_state75_io : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_state45_pp0_stage12_iter2 : BOOLEAN;
    signal ap_block_state61_pp0_stage12_iter3 : BOOLEAN;
    signal ap_block_state77_pp0_stage12_iter4 : BOOLEAN;
    signal ap_block_state77_io : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_state47_pp0_stage14_iter2 : BOOLEAN;
    signal ap_block_state63_pp0_stage14_iter3 : BOOLEAN;
    signal ap_block_state79_pp0_stage14_iter4 : BOOLEAN;
    signal ap_block_state79_io : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state81_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_2760 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2766 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2772 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2778 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2784 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2791 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln161_reg_3412_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2798 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2805 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2812 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2819 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2826 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2833 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2840 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2847 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2854 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2861 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2867 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2873 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2879 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2885 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2891 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2898 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2904 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2910 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2916 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2922 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2928 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2934 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2940 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2946 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2952 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2958 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln161_reg_3412_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2964 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2970 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2976 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2982 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2988 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2994 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3001 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3008 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3015 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3022 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3029 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3036 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3043 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3050 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3057 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3064 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3070 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3076 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3082 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3088 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3094 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3100 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3105 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3110 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3115 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3120 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3125 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3130 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3135 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3140 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln161_fu_3167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_reg_3576 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_27_reg_3590 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_28_reg_3606 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_29_reg_3622 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_30_reg_3640 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_31_reg_3659 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_32_reg_3678 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_33_reg_3698 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_34_reg_3718 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_35_reg_3738 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_36_reg_3758 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_37_reg_3778 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_38_reg_3798 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_39_reg_3818 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_40_reg_3838 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_41_reg_3858 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_42_reg_3878 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_43_reg_3898 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_44_reg_3918 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_45_reg_3938 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_46_reg_3958 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_47_reg_3978 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_48_reg_3998 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_49_reg_4018 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_50_reg_4038 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_51_reg_4058 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_52_reg_4078 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_53_reg_4097 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_54_reg_4116 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_55_reg_4134 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_56_reg_4150 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_57_reg_4166 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_s_reg_4180 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_32_reg_4185 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_33_reg_4190 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_34_reg_4195 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_35_reg_4200 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_1_reg_4205 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_2_reg_4210 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_3_reg_4215 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_4_reg_4220 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_2_reg_4225 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_3_reg_4230 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_4_reg_4235 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_2_reg_4240 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_3_reg_4245 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_2_reg_4250 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_2_reg_4255 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_37_reg_4260 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_5_reg_4265 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_6_reg_4270 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_5_reg_4275 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_6_reg_4280 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_5_reg_4285 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_3_reg_4290 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_4_reg_4295 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_5_reg_4300 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_4_reg_4305 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_2_reg_4310 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_3_reg_4315 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_4_reg_4320 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_3_reg_4325 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_2_reg_4330 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_1_reg_4335 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_2_reg_4340 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_2_reg_4345 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_38_reg_4350 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_39_reg_4355 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_7_reg_4360 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_8_reg_4365 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_7_reg_4370 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_8_reg_4375 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_6_reg_4380 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_7_reg_4385 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_6_reg_4390 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_7_reg_4395 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_5_reg_4400 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_6_reg_4405 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_5_reg_4410 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_6_reg_4415 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_4_reg_4420 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_5_reg_4425 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_4_reg_4430 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_5_reg_4435 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_3_reg_4440 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_4_reg_4445 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_3_reg_4450 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_4_reg_4455 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_2_reg_4460 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_2_reg_4465 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_3_reg_4470 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_2_reg_4475 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_2_reg_4480 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_40_reg_4485 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_40_reg_4485_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_41_reg_4490 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_41_reg_4490_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_9_reg_4495 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_s_reg_4500 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_s_reg_4500_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_9_reg_4505 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_s_reg_4510 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_s_reg_4510_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_8_reg_4515 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_9_reg_4520 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_8_reg_4525 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_9_reg_4530 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_7_reg_4535 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_8_reg_4540 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_8_reg_4545 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_6_reg_4550 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_7_reg_4555 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_6_reg_4560 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_6_reg_4565 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_5_reg_4570 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_4_reg_4575 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_5_reg_4580 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_5_reg_4585 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_3_reg_4590 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_3_reg_4595 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_3_reg_4600 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_42_reg_4605 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_42_reg_4605_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_43_reg_4610 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_43_reg_4610_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_10_reg_4615 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_10_reg_4615_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_11_reg_4620 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_11_reg_4620_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_10_reg_4625 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_10_reg_4625_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_11_reg_4630 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_11_reg_4630_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_s_reg_4635 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_10_reg_4640 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_10_reg_4640_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_s_reg_4645 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_10_reg_4650 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_10_reg_4650_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_9_reg_4655 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_s_reg_4660 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_9_reg_4665 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_s_reg_4670 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_8_reg_4675 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_9_reg_4680 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_8_reg_4685 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_9_reg_4690 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_7_reg_4695 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_8_reg_4700 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_7_reg_4705 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_8_reg_4710 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_6_reg_4715 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_7_reg_4720 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_7_reg_4725 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_4_reg_4730 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_5_reg_4735 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_44_reg_4740 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_44_reg_4740_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_45_reg_4745 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_45_reg_4745_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_12_reg_4750 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_12_reg_4750_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_13_reg_4755 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_13_reg_4755_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_12_reg_4760 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_12_reg_4760_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_13_reg_4765 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_13_reg_4765_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_11_reg_4770 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_11_reg_4770_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_12_reg_4775 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_12_reg_4775_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_11_reg_4780 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_11_reg_4780_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_12_reg_4785 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_12_reg_4785_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_10_reg_4790 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_10_reg_4790_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_11_reg_4795 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_11_reg_4795_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_10_reg_4800 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_10_reg_4800_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_11_reg_4805 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_11_reg_4805_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_s_reg_4810 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_10_reg_4815 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_10_reg_4815_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_s_reg_4820 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_10_reg_4825 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_10_reg_4825_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_9_reg_4830 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_s_reg_4835 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_9_reg_4840 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_s_reg_4845 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_8_reg_4850 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_9_reg_4855 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_8_reg_4860 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_9_reg_4865 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_7_reg_4870 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_8_reg_4875 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_7_reg_4880 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_8_reg_4885 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_6_reg_4890 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_7_reg_4895 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_16_reg_4900 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_16_reg_4900_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_17_reg_4905 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_17_reg_4905_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_14_reg_4910 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_14_reg_4910_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_15_reg_4915 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_15_reg_4915_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_14_reg_4920 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_14_reg_4920_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_15_reg_4925 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_15_reg_4925_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_13_reg_4930 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_13_reg_4930_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_14_reg_4935 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_14_reg_4935_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_13_reg_4940 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_13_reg_4940_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_14_reg_4945 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_14_reg_4945_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_12_reg_4950 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_12_reg_4950_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_13_reg_4955 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_13_reg_4955_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_12_reg_4960 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_12_reg_4960_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_13_reg_4965 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_13_reg_4965_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_11_reg_4970 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_11_reg_4970_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_12_reg_4975 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_12_reg_4975_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_11_reg_4980 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_11_reg_4980_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_12_reg_4985 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_12_reg_4985_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_10_reg_4990 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_11_reg_4995 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_11_reg_4995_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_10_reg_5000 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_10_reg_5000_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_11_reg_5005 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_11_reg_5005_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_s_reg_5010 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_10_reg_5015 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_10_reg_5015_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_s_reg_5020 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_10_reg_5025 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_10_reg_5025_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_9_reg_5030 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_s_reg_5035 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_9_reg_5040 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_s_reg_5045 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_8_reg_5050 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_9_reg_5055 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_18_reg_5060 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_18_reg_5060_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_19_reg_5065 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_19_reg_5065_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_16_reg_5070 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_16_reg_5070_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_17_reg_5075 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_17_reg_5075_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_16_reg_5080 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_16_reg_5080_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_17_reg_5085 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_17_reg_5085_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_15_reg_5090 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_15_reg_5090_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_16_reg_5095 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_16_reg_5095_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_15_reg_5100 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_15_reg_5100_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_16_reg_5105 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_16_reg_5105_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_14_reg_5110 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_14_reg_5110_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_15_reg_5115 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_15_reg_5115_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_14_reg_5120 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_14_reg_5120_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_15_reg_5125 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_15_reg_5125_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_13_reg_5130 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_13_reg_5130_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_14_reg_5135 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_14_reg_5135_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_13_reg_5140 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_13_reg_5140_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_14_reg_5145 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_14_reg_5145_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_12_reg_5150 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_12_reg_5150_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_13_reg_5155 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_13_reg_5155_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_12_reg_5160 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_12_reg_5160_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_13_reg_5165 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_13_reg_5165_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_11_reg_5170 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_11_reg_5170_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_12_reg_5175 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_12_reg_5175_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_11_reg_5180 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_11_reg_5180_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_12_reg_5185 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_12_reg_5185_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_10_reg_5190 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_11_reg_5195 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_11_reg_5195_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_10_reg_5200 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_11_reg_5205 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_11_reg_5205_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_s_reg_5210 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_10_reg_5215 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_10_reg_5215_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_20_reg_5220 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_20_reg_5220_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_21_reg_5225 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_21_reg_5225_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_21_reg_5225_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_18_reg_5230 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_18_reg_5230_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_19_reg_5235 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_19_reg_5235_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_18_reg_5240 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_18_reg_5240_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_19_reg_5245 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_19_reg_5245_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_17_reg_5250 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_17_reg_5250_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_18_reg_5255 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_18_reg_5255_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_17_reg_5260 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_17_reg_5260_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_18_reg_5265 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_18_reg_5265_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_16_reg_5270 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_16_reg_5270_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_17_reg_5275 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_17_reg_5275_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_16_reg_5280 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_16_reg_5280_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_17_reg_5285 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_17_reg_5285_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_15_reg_5290 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_15_reg_5290_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_16_reg_5295 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_16_reg_5295_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_15_reg_5300 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_15_reg_5300_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_16_reg_5305 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_16_reg_5305_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_14_reg_5310 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_14_reg_5310_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_15_reg_5315 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_15_reg_5315_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_14_reg_5320 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_14_reg_5320_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_15_reg_5325 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_15_reg_5325_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_13_reg_5330 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_13_reg_5330_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_14_reg_5335 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_14_reg_5335_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_13_reg_5340 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_13_reg_5340_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_14_reg_5345 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_14_reg_5345_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_12_reg_5350 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_12_reg_5350_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_13_reg_5355 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_13_reg_5355_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_12_reg_5360 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_12_reg_5360_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_13_reg_5365 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_13_reg_5365_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_11_reg_5370 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_11_reg_5370_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_12_reg_5375 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_12_reg_5375_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_22_reg_5380 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_22_reg_5380_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_22_reg_5380_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_23_reg_5385 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_23_reg_5385_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_23_reg_5385_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_20_reg_5390 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_20_reg_5390_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_20_reg_5390_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_21_reg_5395 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_21_reg_5395_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_21_reg_5395_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_20_reg_5400 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_20_reg_5400_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_20_reg_5400_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_21_reg_5405 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_21_reg_5405_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_21_reg_5405_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_19_reg_5410 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_19_reg_5410_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_20_reg_5415 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_20_reg_5415_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_20_reg_5415_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_19_reg_5420 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_19_reg_5420_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_20_reg_5425 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_20_reg_5425_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_20_reg_5425_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_18_reg_5430 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_18_reg_5430_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_19_reg_5435 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_19_reg_5435_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_18_reg_5440 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_18_reg_5440_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_19_reg_5445 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_19_reg_5445_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_17_reg_5450 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_17_reg_5450_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_18_reg_5455 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_18_reg_5455_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_17_reg_5460 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_17_reg_5460_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_18_reg_5465 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_18_reg_5465_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_16_reg_5470 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_16_reg_5470_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_17_reg_5475 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_17_reg_5475_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_16_reg_5480 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_16_reg_5480_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_17_reg_5485 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_17_reg_5485_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_15_reg_5490 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_15_reg_5490_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_16_reg_5495 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_16_reg_5495_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_15_reg_5500 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_15_reg_5500_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_16_reg_5505 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_16_reg_5505_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_14_reg_5510 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_14_reg_5510_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_15_reg_5515 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_15_reg_5515_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_14_reg_5520 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_14_reg_5520_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_15_reg_5525 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_15_reg_5525_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_13_reg_5530 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_13_reg_5530_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_14_reg_5535 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_14_reg_5535_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_24_reg_5540 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_24_reg_5540_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_24_reg_5540_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_25_reg_5545 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_25_reg_5545_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_25_reg_5545_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_22_reg_5550 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_22_reg_5550_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_22_reg_5550_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_23_reg_5555 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_23_reg_5555_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_23_reg_5555_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_22_reg_5560 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_22_reg_5560_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_22_reg_5560_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_23_reg_5565 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_23_reg_5565_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_23_reg_5565_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_21_reg_5570 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_21_reg_5570_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_21_reg_5570_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_22_reg_5575 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_22_reg_5575_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_22_reg_5575_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_21_reg_5580 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_21_reg_5580_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_21_reg_5580_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_22_reg_5585 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_22_reg_5585_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_22_reg_5585_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_20_reg_5590 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_20_reg_5590_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_21_reg_5595 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_21_reg_5595_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_21_reg_5595_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_20_reg_5600 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_20_reg_5600_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_21_reg_5605 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_21_reg_5605_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_21_reg_5605_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_19_reg_5610 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_19_reg_5610_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_20_reg_5615 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_20_reg_5615_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_19_reg_5620 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_19_reg_5620_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_20_reg_5625 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_20_reg_5625_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_18_reg_5630 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_18_reg_5630_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_19_reg_5635 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_19_reg_5635_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_18_reg_5640 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_18_reg_5640_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_19_reg_5645 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_19_reg_5645_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_17_reg_5650 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_17_reg_5650_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_18_reg_5655 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_18_reg_5655_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_17_reg_5660 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_17_reg_5660_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_18_reg_5665 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_18_reg_5665_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_16_reg_5670 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_16_reg_5670_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_17_reg_5675 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_17_reg_5675_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_16_reg_5680 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_16_reg_5680_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_17_reg_5685 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_17_reg_5685_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_15_reg_5690 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_15_reg_5690_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_16_reg_5695 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_16_reg_5695_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_26_reg_5700 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_26_reg_5700_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_26_reg_5700_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_27_reg_5705 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_27_reg_5705_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_27_reg_5705_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_24_reg_5710 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_24_reg_5710_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_24_reg_5710_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_25_reg_5715 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_25_reg_5715_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_25_reg_5715_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_24_reg_5720 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_24_reg_5720_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_24_reg_5720_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_25_reg_5725 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_25_reg_5725_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_25_reg_5725_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_23_reg_5730 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_23_reg_5730_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_23_reg_5730_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_24_reg_5735 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_24_reg_5735_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_24_reg_5735_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_23_reg_5740 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_23_reg_5740_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_23_reg_5740_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_24_reg_5745 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_24_reg_5745_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_24_reg_5745_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_22_reg_5750 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_22_reg_5750_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_22_reg_5750_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_23_reg_5755 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_23_reg_5755_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_23_reg_5755_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_22_reg_5760 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_22_reg_5760_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_22_reg_5760_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_23_reg_5765 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_23_reg_5765_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_23_reg_5765_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_21_reg_5770 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_21_reg_5770_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_21_reg_5770_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_22_reg_5775 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_22_reg_5775_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_22_reg_5775_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_21_reg_5780 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_21_reg_5780_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_21_reg_5780_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_22_reg_5785 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_22_reg_5785_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_22_reg_5785_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_20_reg_5790 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_20_reg_5790_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_21_reg_5795 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_21_reg_5795_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_21_reg_5795_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_20_reg_5800 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_20_reg_5800_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_21_reg_5805 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_21_reg_5805_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_21_reg_5805_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_19_reg_5810 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_19_reg_5810_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_20_reg_5815 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_20_reg_5815_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_19_reg_5820 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_19_reg_5820_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_20_reg_5825 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_20_reg_5825_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_18_reg_5830 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_18_reg_5830_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_19_reg_5835 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_19_reg_5835_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_18_reg_5840 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_18_reg_5840_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_19_reg_5845 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_19_reg_5845_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_17_reg_5850 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_17_reg_5850_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_18_reg_5855 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_18_reg_5855_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_28_reg_5860 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_28_reg_5860_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_28_reg_5860_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_29_reg_5865 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_29_reg_5865_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_29_reg_5865_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_26_reg_5870 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_26_reg_5870_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_26_reg_5870_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_27_reg_5875 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_27_reg_5875_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_27_reg_5875_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_26_reg_5880 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_26_reg_5880_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_26_reg_5880_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_27_reg_5885 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_27_reg_5885_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_27_reg_5885_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_25_reg_5890 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_25_reg_5890_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_25_reg_5890_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_26_reg_5895 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_26_reg_5895_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_26_reg_5895_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_25_reg_5900 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_25_reg_5900_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_25_reg_5900_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_26_reg_5905 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_26_reg_5905_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_26_reg_5905_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_24_reg_5910 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_24_reg_5910_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_24_reg_5910_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_25_reg_5915 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_25_reg_5915_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_25_reg_5915_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_24_reg_5920 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_24_reg_5920_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_24_reg_5920_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_25_reg_5925 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_25_reg_5925_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_25_reg_5925_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_23_reg_5930 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_23_reg_5930_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_23_reg_5930_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_24_reg_5935 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_24_reg_5935_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_24_reg_5935_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_23_reg_5940 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_23_reg_5940_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_23_reg_5940_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_24_reg_5945 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_24_reg_5945_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_24_reg_5945_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_22_reg_5950 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_22_reg_5950_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_22_reg_5950_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_23_reg_5955 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_23_reg_5955_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_23_reg_5955_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_22_reg_5960 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_22_reg_5960_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_22_reg_5960_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_23_reg_5965 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_23_reg_5965_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_23_reg_5965_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_21_reg_5970 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_21_reg_5970_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_21_reg_5970_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_22_reg_5975 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_22_reg_5975_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_22_reg_5975_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_21_reg_5980 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_21_reg_5980_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_21_reg_5980_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_22_reg_5985 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_22_reg_5985_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_22_reg_5985_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_20_reg_5990 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_20_reg_5990_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_21_reg_5995 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_21_reg_5995_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_21_reg_5995_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_20_reg_6000 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_20_reg_6000_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_21_reg_6005 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_21_reg_6005_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_21_reg_6005_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_19_reg_6010 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_19_reg_6010_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_20_reg_6015 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_20_reg_6015_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_20_reg_6015_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_30_reg_6020 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_30_reg_6020_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_30_reg_6020_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_31_reg_6025 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_31_reg_6025_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_31_reg_6025_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_31_reg_6025_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_28_reg_6030 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_28_reg_6030_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_28_reg_6030_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_29_reg_6035 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_29_reg_6035_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_29_reg_6035_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_28_reg_6040 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_28_reg_6040_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_28_reg_6040_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_29_reg_6045 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_29_reg_6045_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_29_reg_6045_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_27_reg_6050 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_27_reg_6050_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_27_reg_6050_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_28_reg_6055 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_28_reg_6055_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_28_reg_6055_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_27_reg_6060 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_27_reg_6060_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_27_reg_6060_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_28_reg_6065 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_28_reg_6065_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_28_reg_6065_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_26_reg_6070 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_26_reg_6070_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_26_reg_6070_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_27_reg_6075 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_27_reg_6075_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_27_reg_6075_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_26_reg_6080 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_26_reg_6080_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_26_reg_6080_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_27_reg_6085 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_27_reg_6085_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_27_reg_6085_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_25_reg_6090 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_25_reg_6090_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_25_reg_6090_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_26_reg_6095 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_26_reg_6095_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_26_reg_6095_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_25_reg_6100 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_25_reg_6100_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_25_reg_6100_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_26_reg_6105 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_26_reg_6105_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_26_reg_6105_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_24_reg_6110 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_24_reg_6110_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_24_reg_6110_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_25_reg_6115 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_25_reg_6115_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_25_reg_6115_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_24_reg_6120 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_24_reg_6120_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_24_reg_6120_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_25_reg_6125 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_25_reg_6125_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_25_reg_6125_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_23_reg_6130 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_23_reg_6130_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_23_reg_6130_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_24_reg_6135 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_24_reg_6135_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_24_reg_6135_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_23_reg_6140 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_23_reg_6140_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_23_reg_6140_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_24_reg_6145 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_24_reg_6145_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_24_reg_6145_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_22_reg_6150 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_22_reg_6150_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_22_reg_6150_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_23_reg_6155 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_23_reg_6155_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_23_reg_6155_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_22_reg_6160 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_22_reg_6160_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_22_reg_6160_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_23_reg_6165 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_23_reg_6165_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_23_reg_6165_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_21_reg_6170 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_21_reg_6170_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_21_reg_6170_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_22_reg_6175 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_22_reg_6175_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_22_reg_6175_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_30_reg_6180 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_30_reg_6180_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_30_reg_6180_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_1_30_reg_6180_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_30_reg_6185 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_30_reg_6185_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_30_reg_6185_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_2_30_reg_6185_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_29_reg_6190 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_29_reg_6190_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_29_reg_6190_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_30_reg_6195 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_30_reg_6195_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_30_reg_6195_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_3_30_reg_6195_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_29_reg_6200 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_29_reg_6200_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_29_reg_6200_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_30_reg_6205 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_30_reg_6205_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_30_reg_6205_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_4_30_reg_6205_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_28_reg_6210 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_28_reg_6210_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_28_reg_6210_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_29_reg_6215 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_29_reg_6215_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_29_reg_6215_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_30_reg_6220 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_30_reg_6220_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_30_reg_6220_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_5_30_reg_6220_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_28_reg_6225 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_28_reg_6225_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_28_reg_6225_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_29_reg_6230 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_29_reg_6230_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_29_reg_6230_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_27_reg_6235 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_27_reg_6235_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_27_reg_6235_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_28_reg_6240 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_28_reg_6240_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_28_reg_6240_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_29_reg_6245 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_29_reg_6245_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_29_reg_6245_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_27_reg_6250 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_27_reg_6250_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_27_reg_6250_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_28_reg_6255 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_28_reg_6255_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_28_reg_6255_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_26_reg_6260 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_26_reg_6260_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_26_reg_6260_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_27_reg_6265 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_27_reg_6265_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_27_reg_6265_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_28_reg_6270 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_28_reg_6270_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_28_reg_6270_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_26_reg_6275 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_26_reg_6275_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_26_reg_6275_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_27_reg_6280 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_27_reg_6280_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_27_reg_6280_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_25_reg_6285 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_25_reg_6285_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_25_reg_6285_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_26_reg_6290 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_26_reg_6290_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_26_reg_6290_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_27_reg_6295 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_27_reg_6295_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_27_reg_6295_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_25_reg_6300 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_25_reg_6300_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_25_reg_6300_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_26_reg_6305 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_26_reg_6305_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_26_reg_6305_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_24_reg_6310 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_24_reg_6310_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_24_reg_6310_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_25_reg_6315 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_25_reg_6315_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_25_reg_6315_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_24_reg_6320 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_24_reg_6320_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_24_reg_6320_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_25_reg_6325 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_25_reg_6325_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_25_reg_6325_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_23_reg_6330 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_23_reg_6330_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_23_reg_6330_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_24_reg_6335 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_24_reg_6335_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_24_reg_6335_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_30_reg_6340 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_30_reg_6340_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_6_30_reg_6340_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_30_reg_6345 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_30_reg_6345_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_7_30_reg_6345_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_29_reg_6350 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_29_reg_6350_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_29_reg_6350_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_30_reg_6355 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_30_reg_6355_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_8_30_reg_6355_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_29_reg_6360 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_29_reg_6360_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_29_reg_6360_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_30_reg_6365 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_30_reg_6365_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_9_30_reg_6365_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_28_reg_6370 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_28_reg_6370_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_28_reg_6370_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_29_reg_6375 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_29_reg_6375_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_29_reg_6375_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_30_reg_6380 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_30_reg_6380_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_10_30_reg_6380_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_28_reg_6385 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_28_reg_6385_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_28_reg_6385_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_29_reg_6390 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_29_reg_6390_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_29_reg_6390_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_30_reg_6395 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_30_reg_6395_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_11_30_reg_6395_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_27_reg_6400 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_27_reg_6400_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_27_reg_6400_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_28_reg_6405 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_28_reg_6405_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_28_reg_6405_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_29_reg_6410 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_29_reg_6410_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_29_reg_6410_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_30_reg_6415 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_30_reg_6415_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_12_30_reg_6415_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_26_reg_6420 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_26_reg_6420_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_26_reg_6420_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_27_reg_6425 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_27_reg_6425_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_27_reg_6425_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_28_reg_6430 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_28_reg_6430_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_28_reg_6430_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_29_reg_6435 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_29_reg_6435_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_29_reg_6435_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_30_reg_6440 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_30_reg_6440_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_13_30_reg_6440_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_26_reg_6445 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_26_reg_6445_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_26_reg_6445_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_27_reg_6450 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_27_reg_6450_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_27_reg_6450_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_28_reg_6455 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_28_reg_6455_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_28_reg_6455_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_29_reg_6460 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_29_reg_6460_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_29_reg_6460_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_30_reg_6465 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_30_reg_6465_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_14_30_reg_6465_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_25_reg_6470 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_25_reg_6470_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_25_reg_6470_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_26_reg_6475 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_26_reg_6475_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_26_reg_6475_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_27_reg_6480 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_27_reg_6480_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_27_reg_6480_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_28_reg_6485 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_28_reg_6485_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_28_reg_6485_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_29_reg_6490 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_29_reg_6490_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_29_reg_6490_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_30_reg_6495 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_30_reg_6495_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_30_reg_6495_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul147_15_30_reg_6495_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_1373_reg_6500 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_990_reg_6505 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_1022_reg_6510 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_1054_reg_6515 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_1086_reg_6520 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_1374_reg_6525 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_1406_reg_6549 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter4_stage3 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal zext_ln172_2_fu_3249_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln164_fu_3312_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal bitcast_ln164_1_fu_3317_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal bitcast_ln164_2_fu_3322_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal bitcast_ln164_3_fu_3326_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal bitcast_ln164_4_fu_3330_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal bitcast_ln164_5_fu_3334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal bitcast_ln164_6_fu_3338_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal bitcast_ln164_7_fu_3343_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal bitcast_ln164_8_fu_3348_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage11_01001 : BOOLEAN;
    signal bitcast_ln164_9_fu_3353_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage12_01001 : BOOLEAN;
    signal bitcast_ln164_10_fu_3358_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage13_01001 : BOOLEAN;
    signal bitcast_ln164_11_fu_3363_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage14_01001 : BOOLEAN;
    signal bitcast_ln164_12_fu_3368_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage15_01001 : BOOLEAN;
    signal bitcast_ln164_13_fu_3373_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal bitcast_ln164_14_fu_3378_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal bitcast_ln164_15_fu_3382_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ow_fu_1174 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln162_fu_3285_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_ow_load : STD_LOGIC_VECTOR (6 downto 0);
    signal oh_fu_1178 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln161_1_fu_3205_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_oh_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten12_fu_1182 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln161_1_fu_3173_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_allocacmp_indvar_flatten12_load : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1736_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1736_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1741_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1741_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1746_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1746_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1751_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1751_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1756_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1756_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1761_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1761_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1766_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1766_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1771_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1771_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1776_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1776_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1781_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1781_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1791_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1791_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1796_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1796_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1800_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1800_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1804_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1804_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1808_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1808_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1812_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1812_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1816_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1816_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1820_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1820_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1824_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1824_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1828_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1828_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1832_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1832_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1836_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1836_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1840_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1840_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1844_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1844_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1848_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1848_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1852_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1852_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1856_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1856_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1860_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1860_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1864_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1864_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1868_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1868_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1872_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1872_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1876_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1876_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1880_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1880_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1887_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1887_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1893_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1893_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1899_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1899_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1905_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1905_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1911_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1911_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1917_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1917_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1924_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1924_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1930_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1930_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1936_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1936_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1942_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1942_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1948_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1948_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1955_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1955_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1961_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1961_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1967_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1967_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1973_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1973_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1979_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1986_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1986_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1992_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1992_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1998_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1998_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2004_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2004_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2011_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2011_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2017_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2017_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2023_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2023_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2030_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2030_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2036_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2036_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2042_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2042_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2049_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2049_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2055_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2055_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2062_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2062_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2068_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2068_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2075_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2075_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln162_fu_3191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln161_fu_3185_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_107_fu_3221_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_3213_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_fu_3229_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln161_fu_3197_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln172_fu_3233_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_1_fu_3239_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln172_fu_3243_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1736_ce : STD_LOGIC;
    signal grp_fu_1741_ce : STD_LOGIC;
    signal grp_fu_1746_ce : STD_LOGIC;
    signal grp_fu_1751_ce : STD_LOGIC;
    signal grp_fu_1756_ce : STD_LOGIC;
    signal grp_fu_1761_ce : STD_LOGIC;
    signal grp_fu_1766_ce : STD_LOGIC;
    signal grp_fu_1771_ce : STD_LOGIC;
    signal grp_fu_1776_ce : STD_LOGIC;
    signal grp_fu_1781_ce : STD_LOGIC;
    signal grp_fu_1791_ce : STD_LOGIC;
    signal grp_fu_1796_ce : STD_LOGIC;
    signal grp_fu_1800_ce : STD_LOGIC;
    signal grp_fu_1804_ce : STD_LOGIC;
    signal grp_fu_1808_ce : STD_LOGIC;
    signal grp_fu_1812_ce : STD_LOGIC;
    signal grp_fu_1816_ce : STD_LOGIC;
    signal grp_fu_1820_ce : STD_LOGIC;
    signal grp_fu_1824_ce : STD_LOGIC;
    signal grp_fu_1828_ce : STD_LOGIC;
    signal grp_fu_1832_ce : STD_LOGIC;
    signal grp_fu_1836_ce : STD_LOGIC;
    signal grp_fu_1840_ce : STD_LOGIC;
    signal grp_fu_1844_ce : STD_LOGIC;
    signal grp_fu_1848_ce : STD_LOGIC;
    signal grp_fu_1852_ce : STD_LOGIC;
    signal grp_fu_1856_ce : STD_LOGIC;
    signal grp_fu_1860_ce : STD_LOGIC;
    signal grp_fu_1864_ce : STD_LOGIC;
    signal grp_fu_1868_ce : STD_LOGIC;
    signal grp_fu_1872_ce : STD_LOGIC;
    signal grp_fu_1876_ce : STD_LOGIC;
    signal grp_fu_1880_ce : STD_LOGIC;
    signal grp_fu_1887_ce : STD_LOGIC;
    signal grp_fu_1893_ce : STD_LOGIC;
    signal grp_fu_1899_ce : STD_LOGIC;
    signal grp_fu_1905_ce : STD_LOGIC;
    signal grp_fu_1911_ce : STD_LOGIC;
    signal grp_fu_1917_ce : STD_LOGIC;
    signal grp_fu_1924_ce : STD_LOGIC;
    signal grp_fu_1930_ce : STD_LOGIC;
    signal grp_fu_1936_ce : STD_LOGIC;
    signal grp_fu_1942_ce : STD_LOGIC;
    signal grp_fu_1948_ce : STD_LOGIC;
    signal grp_fu_1955_ce : STD_LOGIC;
    signal grp_fu_1961_ce : STD_LOGIC;
    signal grp_fu_1967_ce : STD_LOGIC;
    signal grp_fu_1973_ce : STD_LOGIC;
    signal grp_fu_1979_ce : STD_LOGIC;
    signal grp_fu_1986_ce : STD_LOGIC;
    signal grp_fu_1992_ce : STD_LOGIC;
    signal grp_fu_1998_ce : STD_LOGIC;
    signal grp_fu_2004_ce : STD_LOGIC;
    signal grp_fu_2011_ce : STD_LOGIC;
    signal grp_fu_2017_ce : STD_LOGIC;
    signal grp_fu_2023_ce : STD_LOGIC;
    signal grp_fu_2030_ce : STD_LOGIC;
    signal grp_fu_2036_ce : STD_LOGIC;
    signal grp_fu_2042_ce : STD_LOGIC;
    signal grp_fu_2049_ce : STD_LOGIC;
    signal grp_fu_2055_ce : STD_LOGIC;
    signal grp_fu_2062_ce : STD_LOGIC;
    signal grp_fu_2068_ce : STD_LOGIC;
    signal grp_fu_2075_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component lane_seg_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component lane_seg_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage15,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage3)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage3))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage3))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage3))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage3))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    indvar_flatten12_fu_1182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln161_fu_3167_p2 = ap_const_lv1_0))) then 
                    indvar_flatten12_fu_1182 <= add_ln161_1_fu_3173_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten12_fu_1182 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;

    oh_fu_1178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln161_fu_3167_p2 = ap_const_lv1_0))) then 
                    oh_fu_1178 <= select_ln161_1_fu_3205_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oh_fu_1178 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    ow_fu_1174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln161_fu_3167_p2 = ap_const_lv1_0))) then 
                    ow_fu_1174 <= add_ln162_fu_3285_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    ow_fu_1174 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                a_27_reg_3590 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
                a_28_reg_3606 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
                a_29_reg_3622 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
                a_30_reg_3640 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
                a_31_reg_3659 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0;
                a_32_reg_3678 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_q0;
                a_33_reg_3698 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_q0;
                a_34_reg_3718 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_q0;
                a_35_reg_3738 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_q0;
                a_36_reg_3758 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_q0;
                a_37_reg_3778 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_q0;
                a_38_reg_3798 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_q0;
                a_39_reg_3818 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_q0;
                a_40_reg_3838 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_q0;
                a_41_reg_3858 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_q0;
                a_42_reg_3878 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_q0;
                a_43_reg_3898 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_q0;
                a_44_reg_3918 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_q0;
                a_45_reg_3938 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_q0;
                a_46_reg_3958 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_q0;
                a_47_reg_3978 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_q0;
                a_48_reg_3998 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_q0;
                a_49_reg_4018 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_q0;
                a_50_reg_4038 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_q0;
                a_51_reg_4058 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_q0;
                a_52_reg_4078 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_q0;
                a_53_reg_4097 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_q0;
                a_54_reg_4116 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_q0;
                a_55_reg_4134 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_q0;
                a_56_reg_4150 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_q0;
                a_57_reg_4166 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_q0;
                a_reg_3576 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln161_reg_3412 <= icmp_ln161_fu_3167_p2;
                icmp_ln161_reg_3412_pp0_iter1_reg <= icmp_ln161_reg_3412;
                icmp_ln161_reg_3412_pp0_iter2_reg <= icmp_ln161_reg_3412_pp0_iter1_reg;
                icmp_ln161_reg_3412_pp0_iter3_reg <= icmp_ln161_reg_3412_pp0_iter2_reg;
                icmp_ln161_reg_3412_pp0_iter4_reg <= icmp_ln161_reg_3412_pp0_iter3_reg;
                mul147_10_26_reg_6275_pp0_iter2_reg <= mul147_10_26_reg_6275;
                mul147_10_26_reg_6275_pp0_iter3_reg <= mul147_10_26_reg_6275_pp0_iter2_reg;
                mul147_10_27_reg_6280_pp0_iter2_reg <= mul147_10_27_reg_6280;
                mul147_10_27_reg_6280_pp0_iter3_reg <= mul147_10_27_reg_6280_pp0_iter2_reg;
                mul147_11_25_reg_6285_pp0_iter2_reg <= mul147_11_25_reg_6285;
                mul147_11_25_reg_6285_pp0_iter3_reg <= mul147_11_25_reg_6285_pp0_iter2_reg;
                mul147_11_26_reg_6290_pp0_iter2_reg <= mul147_11_26_reg_6290;
                mul147_11_26_reg_6290_pp0_iter3_reg <= mul147_11_26_reg_6290_pp0_iter2_reg;
                mul147_11_27_reg_6295_pp0_iter2_reg <= mul147_11_27_reg_6295;
                mul147_11_27_reg_6295_pp0_iter3_reg <= mul147_11_27_reg_6295_pp0_iter2_reg;
                mul147_12_25_reg_6300_pp0_iter2_reg <= mul147_12_25_reg_6300;
                mul147_12_25_reg_6300_pp0_iter3_reg <= mul147_12_25_reg_6300_pp0_iter2_reg;
                mul147_12_26_reg_6305_pp0_iter2_reg <= mul147_12_26_reg_6305;
                mul147_12_26_reg_6305_pp0_iter3_reg <= mul147_12_26_reg_6305_pp0_iter2_reg;
                mul147_13_24_reg_6310_pp0_iter2_reg <= mul147_13_24_reg_6310;
                mul147_13_24_reg_6310_pp0_iter3_reg <= mul147_13_24_reg_6310_pp0_iter2_reg;
                mul147_13_25_reg_6315_pp0_iter2_reg <= mul147_13_25_reg_6315;
                mul147_13_25_reg_6315_pp0_iter3_reg <= mul147_13_25_reg_6315_pp0_iter2_reg;
                mul147_14_24_reg_6320_pp0_iter2_reg <= mul147_14_24_reg_6320;
                mul147_14_24_reg_6320_pp0_iter3_reg <= mul147_14_24_reg_6320_pp0_iter2_reg;
                mul147_14_25_reg_6325_pp0_iter2_reg <= mul147_14_25_reg_6325;
                mul147_14_25_reg_6325_pp0_iter3_reg <= mul147_14_25_reg_6325_pp0_iter2_reg;
                mul147_15_23_reg_6330_pp0_iter2_reg <= mul147_15_23_reg_6330;
                mul147_15_23_reg_6330_pp0_iter3_reg <= mul147_15_23_reg_6330_pp0_iter2_reg;
                mul147_15_24_reg_6335_pp0_iter2_reg <= mul147_15_24_reg_6335;
                mul147_15_24_reg_6335_pp0_iter3_reg <= mul147_15_24_reg_6335_pp0_iter2_reg;
                mul147_1_30_reg_6180_pp0_iter2_reg <= mul147_1_30_reg_6180;
                mul147_1_30_reg_6180_pp0_iter3_reg <= mul147_1_30_reg_6180_pp0_iter2_reg;
                mul147_1_30_reg_6180_pp0_iter4_reg <= mul147_1_30_reg_6180_pp0_iter3_reg;
                mul147_2_30_reg_6185_pp0_iter2_reg <= mul147_2_30_reg_6185;
                mul147_2_30_reg_6185_pp0_iter3_reg <= mul147_2_30_reg_6185_pp0_iter2_reg;
                mul147_2_30_reg_6185_pp0_iter4_reg <= mul147_2_30_reg_6185_pp0_iter3_reg;
                mul147_3_29_reg_6190_pp0_iter2_reg <= mul147_3_29_reg_6190;
                mul147_3_29_reg_6190_pp0_iter3_reg <= mul147_3_29_reg_6190_pp0_iter2_reg;
                mul147_3_30_reg_6195_pp0_iter2_reg <= mul147_3_30_reg_6195;
                mul147_3_30_reg_6195_pp0_iter3_reg <= mul147_3_30_reg_6195_pp0_iter2_reg;
                mul147_3_30_reg_6195_pp0_iter4_reg <= mul147_3_30_reg_6195_pp0_iter3_reg;
                mul147_4_29_reg_6200_pp0_iter2_reg <= mul147_4_29_reg_6200;
                mul147_4_29_reg_6200_pp0_iter3_reg <= mul147_4_29_reg_6200_pp0_iter2_reg;
                mul147_4_30_reg_6205_pp0_iter2_reg <= mul147_4_30_reg_6205;
                mul147_4_30_reg_6205_pp0_iter3_reg <= mul147_4_30_reg_6205_pp0_iter2_reg;
                mul147_4_30_reg_6205_pp0_iter4_reg <= mul147_4_30_reg_6205_pp0_iter3_reg;
                mul147_5_28_reg_6210_pp0_iter2_reg <= mul147_5_28_reg_6210;
                mul147_5_28_reg_6210_pp0_iter3_reg <= mul147_5_28_reg_6210_pp0_iter2_reg;
                mul147_5_29_reg_6215_pp0_iter2_reg <= mul147_5_29_reg_6215;
                mul147_5_29_reg_6215_pp0_iter3_reg <= mul147_5_29_reg_6215_pp0_iter2_reg;
                mul147_5_30_reg_6220_pp0_iter2_reg <= mul147_5_30_reg_6220;
                mul147_5_30_reg_6220_pp0_iter3_reg <= mul147_5_30_reg_6220_pp0_iter2_reg;
                mul147_5_30_reg_6220_pp0_iter4_reg <= mul147_5_30_reg_6220_pp0_iter3_reg;
                mul147_6_28_reg_6225_pp0_iter2_reg <= mul147_6_28_reg_6225;
                mul147_6_28_reg_6225_pp0_iter3_reg <= mul147_6_28_reg_6225_pp0_iter2_reg;
                mul147_6_29_reg_6230_pp0_iter2_reg <= mul147_6_29_reg_6230;
                mul147_6_29_reg_6230_pp0_iter3_reg <= mul147_6_29_reg_6230_pp0_iter2_reg;
                mul147_7_27_reg_6235_pp0_iter2_reg <= mul147_7_27_reg_6235;
                mul147_7_27_reg_6235_pp0_iter3_reg <= mul147_7_27_reg_6235_pp0_iter2_reg;
                mul147_7_28_reg_6240_pp0_iter2_reg <= mul147_7_28_reg_6240;
                mul147_7_28_reg_6240_pp0_iter3_reg <= mul147_7_28_reg_6240_pp0_iter2_reg;
                mul147_7_29_reg_6245_pp0_iter2_reg <= mul147_7_29_reg_6245;
                mul147_7_29_reg_6245_pp0_iter3_reg <= mul147_7_29_reg_6245_pp0_iter2_reg;
                mul147_8_27_reg_6250_pp0_iter2_reg <= mul147_8_27_reg_6250;
                mul147_8_27_reg_6250_pp0_iter3_reg <= mul147_8_27_reg_6250_pp0_iter2_reg;
                mul147_8_28_reg_6255_pp0_iter2_reg <= mul147_8_28_reg_6255;
                mul147_8_28_reg_6255_pp0_iter3_reg <= mul147_8_28_reg_6255_pp0_iter2_reg;
                mul147_9_26_reg_6260_pp0_iter2_reg <= mul147_9_26_reg_6260;
                mul147_9_26_reg_6260_pp0_iter3_reg <= mul147_9_26_reg_6260_pp0_iter2_reg;
                mul147_9_27_reg_6265_pp0_iter2_reg <= mul147_9_27_reg_6265;
                mul147_9_27_reg_6265_pp0_iter3_reg <= mul147_9_27_reg_6265_pp0_iter2_reg;
                mul147_9_28_reg_6270_pp0_iter2_reg <= mul147_9_28_reg_6270;
                mul147_9_28_reg_6270_pp0_iter3_reg <= mul147_9_28_reg_6270_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_10_reg_5000 <= grp_fu_1634_p_dout0;
                mul147_10_11_reg_5005 <= grp_fu_1638_p_dout0;
                mul147_11_10_reg_5015 <= grp_fu_1646_p_dout0;
                mul147_11_s_reg_5010 <= grp_fu_1642_p_dout0;
                mul147_12_10_reg_5025 <= grp_fu_1654_p_dout0;
                mul147_12_s_reg_5020 <= grp_fu_1650_p_dout0;
                mul147_13_9_reg_5030 <= grp_fu_1658_p_dout0;
                mul147_13_s_reg_5035 <= grp_fu_1662_p_dout0;
                mul147_14_9_reg_5040 <= grp_fu_1666_p_dout0;
                mul147_14_s_reg_5045 <= grp_fu_1682_p_dout0;
                mul147_15_8_reg_5050 <= grp_fu_1686_p_dout0;
                mul147_15_9_reg_5055 <= grp_fu_1690_p_dout0;
                mul147_16_reg_4900 <= grp_fu_1554_p_dout0;
                mul147_17_reg_4905 <= grp_fu_1558_p_dout0;
                mul147_1_14_reg_4910 <= grp_fu_1562_p_dout0;
                mul147_1_15_reg_4915 <= grp_fu_1566_p_dout0;
                mul147_2_14_reg_4920 <= grp_fu_1570_p_dout0;
                mul147_2_15_reg_4925 <= grp_fu_1574_p_dout0;
                mul147_3_13_reg_4930 <= grp_fu_1578_p_dout0;
                mul147_3_14_reg_4935 <= grp_fu_1582_p_dout0;
                mul147_4_13_reg_4940 <= grp_fu_1586_p_dout0;
                mul147_4_14_reg_4945 <= grp_fu_1590_p_dout0;
                mul147_5_12_reg_4950 <= grp_fu_1594_p_dout0;
                mul147_5_13_reg_4955 <= grp_fu_1598_p_dout0;
                mul147_6_12_reg_4960 <= grp_fu_1602_p_dout0;
                mul147_6_13_reg_4965 <= grp_fu_1606_p_dout0;
                mul147_7_11_reg_4970 <= grp_fu_1610_p_dout0;
                mul147_7_12_reg_4975 <= grp_fu_1614_p_dout0;
                mul147_8_11_reg_4980 <= grp_fu_1618_p_dout0;
                mul147_8_12_reg_4985 <= grp_fu_1622_p_dout0;
                mul147_9_10_reg_4990 <= grp_fu_1626_p_dout0;
                mul147_9_11_reg_4995 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                mul147_10_10_reg_5000_pp0_iter1_reg <= mul147_10_10_reg_5000;
                mul147_10_11_reg_5005_pp0_iter1_reg <= mul147_10_11_reg_5005;
                mul147_11_10_reg_5015_pp0_iter1_reg <= mul147_11_10_reg_5015;
                mul147_12_10_reg_5025_pp0_iter1_reg <= mul147_12_10_reg_5025;
                mul147_16_reg_4900_pp0_iter1_reg <= mul147_16_reg_4900;
                mul147_17_reg_4905_pp0_iter1_reg <= mul147_17_reg_4905;
                mul147_1_14_reg_4910_pp0_iter1_reg <= mul147_1_14_reg_4910;
                mul147_1_15_reg_4915_pp0_iter1_reg <= mul147_1_15_reg_4915;
                mul147_2_14_reg_4920_pp0_iter1_reg <= mul147_2_14_reg_4920;
                mul147_2_15_reg_4925_pp0_iter1_reg <= mul147_2_15_reg_4925;
                mul147_3_13_reg_4930_pp0_iter1_reg <= mul147_3_13_reg_4930;
                mul147_3_14_reg_4935_pp0_iter1_reg <= mul147_3_14_reg_4935;
                mul147_4_13_reg_4940_pp0_iter1_reg <= mul147_4_13_reg_4940;
                mul147_4_14_reg_4945_pp0_iter1_reg <= mul147_4_14_reg_4945;
                mul147_5_12_reg_4950_pp0_iter1_reg <= mul147_5_12_reg_4950;
                mul147_5_13_reg_4955_pp0_iter1_reg <= mul147_5_13_reg_4955;
                mul147_6_12_reg_4960_pp0_iter1_reg <= mul147_6_12_reg_4960;
                mul147_6_13_reg_4965_pp0_iter1_reg <= mul147_6_13_reg_4965;
                mul147_7_11_reg_4970_pp0_iter1_reg <= mul147_7_11_reg_4970;
                mul147_7_12_reg_4975_pp0_iter1_reg <= mul147_7_12_reg_4975;
                mul147_8_11_reg_4980_pp0_iter1_reg <= mul147_8_11_reg_4980;
                mul147_8_12_reg_4985_pp0_iter1_reg <= mul147_8_12_reg_4985;
                mul147_9_11_reg_4995_pp0_iter1_reg <= mul147_9_11_reg_4995;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_12_reg_5160 <= grp_fu_1634_p_dout0;
                mul147_10_13_reg_5165 <= grp_fu_1638_p_dout0;
                mul147_11_11_reg_5170 <= grp_fu_1642_p_dout0;
                mul147_11_12_reg_5175 <= grp_fu_1646_p_dout0;
                mul147_12_11_reg_5180 <= grp_fu_1650_p_dout0;
                mul147_12_12_reg_5185 <= grp_fu_1654_p_dout0;
                mul147_13_10_reg_5190 <= grp_fu_1658_p_dout0;
                mul147_13_11_reg_5195 <= grp_fu_1662_p_dout0;
                mul147_14_10_reg_5200 <= grp_fu_1666_p_dout0;
                mul147_14_11_reg_5205 <= grp_fu_1682_p_dout0;
                mul147_15_10_reg_5215 <= grp_fu_1690_p_dout0;
                mul147_15_s_reg_5210 <= grp_fu_1686_p_dout0;
                mul147_18_reg_5060 <= grp_fu_1554_p_dout0;
                mul147_19_reg_5065 <= grp_fu_1558_p_dout0;
                mul147_1_16_reg_5070 <= grp_fu_1562_p_dout0;
                mul147_1_17_reg_5075 <= grp_fu_1566_p_dout0;
                mul147_2_16_reg_5080 <= grp_fu_1570_p_dout0;
                mul147_2_17_reg_5085 <= grp_fu_1574_p_dout0;
                mul147_3_15_reg_5090 <= grp_fu_1578_p_dout0;
                mul147_3_16_reg_5095 <= grp_fu_1582_p_dout0;
                mul147_4_15_reg_5100 <= grp_fu_1586_p_dout0;
                mul147_4_16_reg_5105 <= grp_fu_1590_p_dout0;
                mul147_5_14_reg_5110 <= grp_fu_1594_p_dout0;
                mul147_5_15_reg_5115 <= grp_fu_1598_p_dout0;
                mul147_6_14_reg_5120 <= grp_fu_1602_p_dout0;
                mul147_6_15_reg_5125 <= grp_fu_1606_p_dout0;
                mul147_7_13_reg_5130 <= grp_fu_1610_p_dout0;
                mul147_7_14_reg_5135 <= grp_fu_1614_p_dout0;
                mul147_8_13_reg_5140 <= grp_fu_1618_p_dout0;
                mul147_8_14_reg_5145 <= grp_fu_1622_p_dout0;
                mul147_9_12_reg_5150 <= grp_fu_1626_p_dout0;
                mul147_9_13_reg_5155 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                mul147_10_12_reg_5160_pp0_iter1_reg <= mul147_10_12_reg_5160;
                mul147_10_13_reg_5165_pp0_iter1_reg <= mul147_10_13_reg_5165;
                mul147_11_11_reg_5170_pp0_iter1_reg <= mul147_11_11_reg_5170;
                mul147_11_12_reg_5175_pp0_iter1_reg <= mul147_11_12_reg_5175;
                mul147_12_11_reg_5180_pp0_iter1_reg <= mul147_12_11_reg_5180;
                mul147_12_12_reg_5185_pp0_iter1_reg <= mul147_12_12_reg_5185;
                mul147_13_11_reg_5195_pp0_iter1_reg <= mul147_13_11_reg_5195;
                mul147_14_11_reg_5205_pp0_iter1_reg <= mul147_14_11_reg_5205;
                mul147_15_10_reg_5215_pp0_iter1_reg <= mul147_15_10_reg_5215;
                mul147_18_reg_5060_pp0_iter1_reg <= mul147_18_reg_5060;
                mul147_19_reg_5065_pp0_iter1_reg <= mul147_19_reg_5065;
                mul147_1_16_reg_5070_pp0_iter1_reg <= mul147_1_16_reg_5070;
                mul147_1_17_reg_5075_pp0_iter1_reg <= mul147_1_17_reg_5075;
                mul147_2_16_reg_5080_pp0_iter1_reg <= mul147_2_16_reg_5080;
                mul147_2_17_reg_5085_pp0_iter1_reg <= mul147_2_17_reg_5085;
                mul147_3_15_reg_5090_pp0_iter1_reg <= mul147_3_15_reg_5090;
                mul147_3_16_reg_5095_pp0_iter1_reg <= mul147_3_16_reg_5095;
                mul147_4_15_reg_5100_pp0_iter1_reg <= mul147_4_15_reg_5100;
                mul147_4_16_reg_5105_pp0_iter1_reg <= mul147_4_16_reg_5105;
                mul147_5_14_reg_5110_pp0_iter1_reg <= mul147_5_14_reg_5110;
                mul147_5_15_reg_5115_pp0_iter1_reg <= mul147_5_15_reg_5115;
                mul147_6_14_reg_5120_pp0_iter1_reg <= mul147_6_14_reg_5120;
                mul147_6_15_reg_5125_pp0_iter1_reg <= mul147_6_15_reg_5125;
                mul147_7_13_reg_5130_pp0_iter1_reg <= mul147_7_13_reg_5130;
                mul147_7_14_reg_5135_pp0_iter1_reg <= mul147_7_14_reg_5135;
                mul147_8_13_reg_5140_pp0_iter1_reg <= mul147_8_13_reg_5140;
                mul147_8_14_reg_5145_pp0_iter1_reg <= mul147_8_14_reg_5145;
                mul147_9_12_reg_5150_pp0_iter1_reg <= mul147_9_12_reg_5150;
                mul147_9_13_reg_5155_pp0_iter1_reg <= mul147_9_13_reg_5155;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_14_reg_5320 <= grp_fu_1634_p_dout0;
                mul147_10_15_reg_5325 <= grp_fu_1638_p_dout0;
                mul147_11_13_reg_5330 <= grp_fu_1642_p_dout0;
                mul147_11_14_reg_5335 <= grp_fu_1646_p_dout0;
                mul147_12_13_reg_5340 <= grp_fu_1650_p_dout0;
                mul147_12_14_reg_5345 <= grp_fu_1654_p_dout0;
                mul147_13_12_reg_5350 <= grp_fu_1658_p_dout0;
                mul147_13_13_reg_5355 <= grp_fu_1662_p_dout0;
                mul147_14_12_reg_5360 <= grp_fu_1666_p_dout0;
                mul147_14_13_reg_5365 <= grp_fu_1682_p_dout0;
                mul147_15_11_reg_5370 <= grp_fu_1686_p_dout0;
                mul147_15_12_reg_5375 <= grp_fu_1690_p_dout0;
                mul147_1_18_reg_5230 <= grp_fu_1562_p_dout0;
                mul147_1_19_reg_5235 <= grp_fu_1566_p_dout0;
                mul147_20_reg_5220 <= grp_fu_1554_p_dout0;
                mul147_21_reg_5225 <= grp_fu_1558_p_dout0;
                mul147_2_18_reg_5240 <= grp_fu_1570_p_dout0;
                mul147_2_19_reg_5245 <= grp_fu_1574_p_dout0;
                mul147_3_17_reg_5250 <= grp_fu_1578_p_dout0;
                mul147_3_18_reg_5255 <= grp_fu_1582_p_dout0;
                mul147_4_17_reg_5260 <= grp_fu_1586_p_dout0;
                mul147_4_18_reg_5265 <= grp_fu_1590_p_dout0;
                mul147_5_16_reg_5270 <= grp_fu_1594_p_dout0;
                mul147_5_17_reg_5275 <= grp_fu_1598_p_dout0;
                mul147_6_16_reg_5280 <= grp_fu_1602_p_dout0;
                mul147_6_17_reg_5285 <= grp_fu_1606_p_dout0;
                mul147_7_15_reg_5290 <= grp_fu_1610_p_dout0;
                mul147_7_16_reg_5295 <= grp_fu_1614_p_dout0;
                mul147_8_15_reg_5300 <= grp_fu_1618_p_dout0;
                mul147_8_16_reg_5305 <= grp_fu_1622_p_dout0;
                mul147_9_14_reg_5310 <= grp_fu_1626_p_dout0;
                mul147_9_15_reg_5315 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                mul147_10_14_reg_5320_pp0_iter1_reg <= mul147_10_14_reg_5320;
                mul147_10_15_reg_5325_pp0_iter1_reg <= mul147_10_15_reg_5325;
                mul147_11_13_reg_5330_pp0_iter1_reg <= mul147_11_13_reg_5330;
                mul147_11_14_reg_5335_pp0_iter1_reg <= mul147_11_14_reg_5335;
                mul147_12_13_reg_5340_pp0_iter1_reg <= mul147_12_13_reg_5340;
                mul147_12_14_reg_5345_pp0_iter1_reg <= mul147_12_14_reg_5345;
                mul147_13_12_reg_5350_pp0_iter1_reg <= mul147_13_12_reg_5350;
                mul147_13_13_reg_5355_pp0_iter1_reg <= mul147_13_13_reg_5355;
                mul147_14_12_reg_5360_pp0_iter1_reg <= mul147_14_12_reg_5360;
                mul147_14_13_reg_5365_pp0_iter1_reg <= mul147_14_13_reg_5365;
                mul147_15_11_reg_5370_pp0_iter1_reg <= mul147_15_11_reg_5370;
                mul147_15_12_reg_5375_pp0_iter1_reg <= mul147_15_12_reg_5375;
                mul147_1_18_reg_5230_pp0_iter1_reg <= mul147_1_18_reg_5230;
                mul147_1_19_reg_5235_pp0_iter1_reg <= mul147_1_19_reg_5235;
                mul147_20_reg_5220_pp0_iter1_reg <= mul147_20_reg_5220;
                mul147_21_reg_5225_pp0_iter1_reg <= mul147_21_reg_5225;
                mul147_21_reg_5225_pp0_iter2_reg <= mul147_21_reg_5225_pp0_iter1_reg;
                mul147_2_18_reg_5240_pp0_iter1_reg <= mul147_2_18_reg_5240;
                mul147_2_19_reg_5245_pp0_iter1_reg <= mul147_2_19_reg_5245;
                mul147_3_17_reg_5250_pp0_iter1_reg <= mul147_3_17_reg_5250;
                mul147_3_18_reg_5255_pp0_iter1_reg <= mul147_3_18_reg_5255;
                mul147_4_17_reg_5260_pp0_iter1_reg <= mul147_4_17_reg_5260;
                mul147_4_18_reg_5265_pp0_iter1_reg <= mul147_4_18_reg_5265;
                mul147_5_16_reg_5270_pp0_iter1_reg <= mul147_5_16_reg_5270;
                mul147_5_17_reg_5275_pp0_iter1_reg <= mul147_5_17_reg_5275;
                mul147_6_16_reg_5280_pp0_iter1_reg <= mul147_6_16_reg_5280;
                mul147_6_17_reg_5285_pp0_iter1_reg <= mul147_6_17_reg_5285;
                mul147_7_15_reg_5290_pp0_iter1_reg <= mul147_7_15_reg_5290;
                mul147_7_16_reg_5295_pp0_iter1_reg <= mul147_7_16_reg_5295;
                mul147_8_15_reg_5300_pp0_iter1_reg <= mul147_8_15_reg_5300;
                mul147_8_16_reg_5305_pp0_iter1_reg <= mul147_8_16_reg_5305;
                mul147_9_14_reg_5310_pp0_iter1_reg <= mul147_9_14_reg_5310;
                mul147_9_15_reg_5315_pp0_iter1_reg <= mul147_9_15_reg_5315;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_16_reg_5480 <= grp_fu_1634_p_dout0;
                mul147_10_17_reg_5485 <= grp_fu_1638_p_dout0;
                mul147_11_15_reg_5490 <= grp_fu_1642_p_dout0;
                mul147_11_16_reg_5495 <= grp_fu_1646_p_dout0;
                mul147_12_15_reg_5500 <= grp_fu_1650_p_dout0;
                mul147_12_16_reg_5505 <= grp_fu_1654_p_dout0;
                mul147_13_14_reg_5510 <= grp_fu_1658_p_dout0;
                mul147_13_15_reg_5515 <= grp_fu_1662_p_dout0;
                mul147_14_14_reg_5520 <= grp_fu_1666_p_dout0;
                mul147_14_15_reg_5525 <= grp_fu_1682_p_dout0;
                mul147_15_13_reg_5530 <= grp_fu_1686_p_dout0;
                mul147_15_14_reg_5535 <= grp_fu_1690_p_dout0;
                mul147_1_20_reg_5390 <= grp_fu_1562_p_dout0;
                mul147_1_21_reg_5395 <= grp_fu_1566_p_dout0;
                mul147_22_reg_5380 <= grp_fu_1554_p_dout0;
                mul147_23_reg_5385 <= grp_fu_1558_p_dout0;
                mul147_2_20_reg_5400 <= grp_fu_1570_p_dout0;
                mul147_2_21_reg_5405 <= grp_fu_1574_p_dout0;
                mul147_3_19_reg_5410 <= grp_fu_1578_p_dout0;
                mul147_3_20_reg_5415 <= grp_fu_1582_p_dout0;
                mul147_4_19_reg_5420 <= grp_fu_1586_p_dout0;
                mul147_4_20_reg_5425 <= grp_fu_1590_p_dout0;
                mul147_5_18_reg_5430 <= grp_fu_1594_p_dout0;
                mul147_5_19_reg_5435 <= grp_fu_1598_p_dout0;
                mul147_6_18_reg_5440 <= grp_fu_1602_p_dout0;
                mul147_6_19_reg_5445 <= grp_fu_1606_p_dout0;
                mul147_7_17_reg_5450 <= grp_fu_1610_p_dout0;
                mul147_7_18_reg_5455 <= grp_fu_1614_p_dout0;
                mul147_8_17_reg_5460 <= grp_fu_1618_p_dout0;
                mul147_8_18_reg_5465 <= grp_fu_1622_p_dout0;
                mul147_9_16_reg_5470 <= grp_fu_1626_p_dout0;
                mul147_9_17_reg_5475 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                mul147_10_16_reg_5480_pp0_iter1_reg <= mul147_10_16_reg_5480;
                mul147_10_17_reg_5485_pp0_iter1_reg <= mul147_10_17_reg_5485;
                mul147_11_15_reg_5490_pp0_iter1_reg <= mul147_11_15_reg_5490;
                mul147_11_16_reg_5495_pp0_iter1_reg <= mul147_11_16_reg_5495;
                mul147_12_15_reg_5500_pp0_iter1_reg <= mul147_12_15_reg_5500;
                mul147_12_16_reg_5505_pp0_iter1_reg <= mul147_12_16_reg_5505;
                mul147_13_14_reg_5510_pp0_iter1_reg <= mul147_13_14_reg_5510;
                mul147_13_15_reg_5515_pp0_iter1_reg <= mul147_13_15_reg_5515;
                mul147_14_14_reg_5520_pp0_iter1_reg <= mul147_14_14_reg_5520;
                mul147_14_15_reg_5525_pp0_iter1_reg <= mul147_14_15_reg_5525;
                mul147_15_13_reg_5530_pp0_iter1_reg <= mul147_15_13_reg_5530;
                mul147_15_14_reg_5535_pp0_iter1_reg <= mul147_15_14_reg_5535;
                mul147_1_20_reg_5390_pp0_iter1_reg <= mul147_1_20_reg_5390;
                mul147_1_20_reg_5390_pp0_iter2_reg <= mul147_1_20_reg_5390_pp0_iter1_reg;
                mul147_1_21_reg_5395_pp0_iter1_reg <= mul147_1_21_reg_5395;
                mul147_1_21_reg_5395_pp0_iter2_reg <= mul147_1_21_reg_5395_pp0_iter1_reg;
                mul147_22_reg_5380_pp0_iter1_reg <= mul147_22_reg_5380;
                mul147_22_reg_5380_pp0_iter2_reg <= mul147_22_reg_5380_pp0_iter1_reg;
                mul147_23_reg_5385_pp0_iter1_reg <= mul147_23_reg_5385;
                mul147_23_reg_5385_pp0_iter2_reg <= mul147_23_reg_5385_pp0_iter1_reg;
                mul147_2_20_reg_5400_pp0_iter1_reg <= mul147_2_20_reg_5400;
                mul147_2_20_reg_5400_pp0_iter2_reg <= mul147_2_20_reg_5400_pp0_iter1_reg;
                mul147_2_21_reg_5405_pp0_iter1_reg <= mul147_2_21_reg_5405;
                mul147_2_21_reg_5405_pp0_iter2_reg <= mul147_2_21_reg_5405_pp0_iter1_reg;
                mul147_3_19_reg_5410_pp0_iter1_reg <= mul147_3_19_reg_5410;
                mul147_3_20_reg_5415_pp0_iter1_reg <= mul147_3_20_reg_5415;
                mul147_3_20_reg_5415_pp0_iter2_reg <= mul147_3_20_reg_5415_pp0_iter1_reg;
                mul147_4_19_reg_5420_pp0_iter1_reg <= mul147_4_19_reg_5420;
                mul147_4_20_reg_5425_pp0_iter1_reg <= mul147_4_20_reg_5425;
                mul147_4_20_reg_5425_pp0_iter2_reg <= mul147_4_20_reg_5425_pp0_iter1_reg;
                mul147_5_18_reg_5430_pp0_iter1_reg <= mul147_5_18_reg_5430;
                mul147_5_19_reg_5435_pp0_iter1_reg <= mul147_5_19_reg_5435;
                mul147_6_18_reg_5440_pp0_iter1_reg <= mul147_6_18_reg_5440;
                mul147_6_19_reg_5445_pp0_iter1_reg <= mul147_6_19_reg_5445;
                mul147_7_17_reg_5450_pp0_iter1_reg <= mul147_7_17_reg_5450;
                mul147_7_18_reg_5455_pp0_iter1_reg <= mul147_7_18_reg_5455;
                mul147_8_17_reg_5460_pp0_iter1_reg <= mul147_8_17_reg_5460;
                mul147_8_18_reg_5465_pp0_iter1_reg <= mul147_8_18_reg_5465;
                mul147_9_16_reg_5470_pp0_iter1_reg <= mul147_9_16_reg_5470;
                mul147_9_17_reg_5475_pp0_iter1_reg <= mul147_9_17_reg_5475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_18_reg_5640 <= grp_fu_1634_p_dout0;
                mul147_10_19_reg_5645 <= grp_fu_1638_p_dout0;
                mul147_11_17_reg_5650 <= grp_fu_1642_p_dout0;
                mul147_11_18_reg_5655 <= grp_fu_1646_p_dout0;
                mul147_12_17_reg_5660 <= grp_fu_1650_p_dout0;
                mul147_12_18_reg_5665 <= grp_fu_1654_p_dout0;
                mul147_13_16_reg_5670 <= grp_fu_1658_p_dout0;
                mul147_13_17_reg_5675 <= grp_fu_1662_p_dout0;
                mul147_14_16_reg_5680 <= grp_fu_1666_p_dout0;
                mul147_14_17_reg_5685 <= grp_fu_1682_p_dout0;
                mul147_15_15_reg_5690 <= grp_fu_1686_p_dout0;
                mul147_15_16_reg_5695 <= grp_fu_1690_p_dout0;
                mul147_1_22_reg_5550 <= grp_fu_1562_p_dout0;
                mul147_1_23_reg_5555 <= grp_fu_1566_p_dout0;
                mul147_24_reg_5540 <= grp_fu_1554_p_dout0;
                mul147_25_reg_5545 <= grp_fu_1558_p_dout0;
                mul147_2_22_reg_5560 <= grp_fu_1570_p_dout0;
                mul147_2_23_reg_5565 <= grp_fu_1574_p_dout0;
                mul147_3_21_reg_5570 <= grp_fu_1578_p_dout0;
                mul147_3_22_reg_5575 <= grp_fu_1582_p_dout0;
                mul147_4_21_reg_5580 <= grp_fu_1586_p_dout0;
                mul147_4_22_reg_5585 <= grp_fu_1590_p_dout0;
                mul147_5_20_reg_5590 <= grp_fu_1594_p_dout0;
                mul147_5_21_reg_5595 <= grp_fu_1598_p_dout0;
                mul147_6_20_reg_5600 <= grp_fu_1602_p_dout0;
                mul147_6_21_reg_5605 <= grp_fu_1606_p_dout0;
                mul147_7_19_reg_5610 <= grp_fu_1610_p_dout0;
                mul147_7_20_reg_5615 <= grp_fu_1614_p_dout0;
                mul147_8_19_reg_5620 <= grp_fu_1618_p_dout0;
                mul147_8_20_reg_5625 <= grp_fu_1622_p_dout0;
                mul147_9_18_reg_5630 <= grp_fu_1626_p_dout0;
                mul147_9_19_reg_5635 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                mul147_10_18_reg_5640_pp0_iter1_reg <= mul147_10_18_reg_5640;
                mul147_10_19_reg_5645_pp0_iter1_reg <= mul147_10_19_reg_5645;
                mul147_11_17_reg_5650_pp0_iter1_reg <= mul147_11_17_reg_5650;
                mul147_11_18_reg_5655_pp0_iter1_reg <= mul147_11_18_reg_5655;
                mul147_12_17_reg_5660_pp0_iter1_reg <= mul147_12_17_reg_5660;
                mul147_12_18_reg_5665_pp0_iter1_reg <= mul147_12_18_reg_5665;
                mul147_13_16_reg_5670_pp0_iter1_reg <= mul147_13_16_reg_5670;
                mul147_13_17_reg_5675_pp0_iter1_reg <= mul147_13_17_reg_5675;
                mul147_14_16_reg_5680_pp0_iter1_reg <= mul147_14_16_reg_5680;
                mul147_14_17_reg_5685_pp0_iter1_reg <= mul147_14_17_reg_5685;
                mul147_15_15_reg_5690_pp0_iter1_reg <= mul147_15_15_reg_5690;
                mul147_15_16_reg_5695_pp0_iter1_reg <= mul147_15_16_reg_5695;
                mul147_1_22_reg_5550_pp0_iter1_reg <= mul147_1_22_reg_5550;
                mul147_1_22_reg_5550_pp0_iter2_reg <= mul147_1_22_reg_5550_pp0_iter1_reg;
                mul147_1_23_reg_5555_pp0_iter1_reg <= mul147_1_23_reg_5555;
                mul147_1_23_reg_5555_pp0_iter2_reg <= mul147_1_23_reg_5555_pp0_iter1_reg;
                mul147_24_reg_5540_pp0_iter1_reg <= mul147_24_reg_5540;
                mul147_24_reg_5540_pp0_iter2_reg <= mul147_24_reg_5540_pp0_iter1_reg;
                mul147_25_reg_5545_pp0_iter1_reg <= mul147_25_reg_5545;
                mul147_25_reg_5545_pp0_iter2_reg <= mul147_25_reg_5545_pp0_iter1_reg;
                mul147_2_22_reg_5560_pp0_iter1_reg <= mul147_2_22_reg_5560;
                mul147_2_22_reg_5560_pp0_iter2_reg <= mul147_2_22_reg_5560_pp0_iter1_reg;
                mul147_2_23_reg_5565_pp0_iter1_reg <= mul147_2_23_reg_5565;
                mul147_2_23_reg_5565_pp0_iter2_reg <= mul147_2_23_reg_5565_pp0_iter1_reg;
                mul147_3_21_reg_5570_pp0_iter1_reg <= mul147_3_21_reg_5570;
                mul147_3_21_reg_5570_pp0_iter2_reg <= mul147_3_21_reg_5570_pp0_iter1_reg;
                mul147_3_22_reg_5575_pp0_iter1_reg <= mul147_3_22_reg_5575;
                mul147_3_22_reg_5575_pp0_iter2_reg <= mul147_3_22_reg_5575_pp0_iter1_reg;
                mul147_4_21_reg_5580_pp0_iter1_reg <= mul147_4_21_reg_5580;
                mul147_4_21_reg_5580_pp0_iter2_reg <= mul147_4_21_reg_5580_pp0_iter1_reg;
                mul147_4_22_reg_5585_pp0_iter1_reg <= mul147_4_22_reg_5585;
                mul147_4_22_reg_5585_pp0_iter2_reg <= mul147_4_22_reg_5585_pp0_iter1_reg;
                mul147_5_20_reg_5590_pp0_iter1_reg <= mul147_5_20_reg_5590;
                mul147_5_21_reg_5595_pp0_iter1_reg <= mul147_5_21_reg_5595;
                mul147_5_21_reg_5595_pp0_iter2_reg <= mul147_5_21_reg_5595_pp0_iter1_reg;
                mul147_6_20_reg_5600_pp0_iter1_reg <= mul147_6_20_reg_5600;
                mul147_6_21_reg_5605_pp0_iter1_reg <= mul147_6_21_reg_5605;
                mul147_6_21_reg_5605_pp0_iter2_reg <= mul147_6_21_reg_5605_pp0_iter1_reg;
                mul147_7_19_reg_5610_pp0_iter1_reg <= mul147_7_19_reg_5610;
                mul147_7_20_reg_5615_pp0_iter1_reg <= mul147_7_20_reg_5615;
                mul147_8_19_reg_5620_pp0_iter1_reg <= mul147_8_19_reg_5620;
                mul147_8_20_reg_5625_pp0_iter1_reg <= mul147_8_20_reg_5625;
                mul147_9_18_reg_5630_pp0_iter1_reg <= mul147_9_18_reg_5630;
                mul147_9_19_reg_5635_pp0_iter1_reg <= mul147_9_19_reg_5635;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_20_reg_5800 <= grp_fu_1634_p_dout0;
                mul147_10_21_reg_5805 <= grp_fu_1638_p_dout0;
                mul147_11_19_reg_5810 <= grp_fu_1642_p_dout0;
                mul147_11_20_reg_5815 <= grp_fu_1646_p_dout0;
                mul147_12_19_reg_5820 <= grp_fu_1650_p_dout0;
                mul147_12_20_reg_5825 <= grp_fu_1654_p_dout0;
                mul147_13_18_reg_5830 <= grp_fu_1658_p_dout0;
                mul147_13_19_reg_5835 <= grp_fu_1662_p_dout0;
                mul147_14_18_reg_5840 <= grp_fu_1666_p_dout0;
                mul147_14_19_reg_5845 <= grp_fu_1682_p_dout0;
                mul147_15_17_reg_5850 <= grp_fu_1686_p_dout0;
                mul147_15_18_reg_5855 <= grp_fu_1690_p_dout0;
                mul147_1_24_reg_5710 <= grp_fu_1562_p_dout0;
                mul147_1_25_reg_5715 <= grp_fu_1566_p_dout0;
                mul147_26_reg_5700 <= grp_fu_1554_p_dout0;
                mul147_27_reg_5705 <= grp_fu_1558_p_dout0;
                mul147_2_24_reg_5720 <= grp_fu_1570_p_dout0;
                mul147_2_25_reg_5725 <= grp_fu_1574_p_dout0;
                mul147_3_23_reg_5730 <= grp_fu_1578_p_dout0;
                mul147_3_24_reg_5735 <= grp_fu_1582_p_dout0;
                mul147_4_23_reg_5740 <= grp_fu_1586_p_dout0;
                mul147_4_24_reg_5745 <= grp_fu_1590_p_dout0;
                mul147_5_22_reg_5750 <= grp_fu_1594_p_dout0;
                mul147_5_23_reg_5755 <= grp_fu_1598_p_dout0;
                mul147_6_22_reg_5760 <= grp_fu_1602_p_dout0;
                mul147_6_23_reg_5765 <= grp_fu_1606_p_dout0;
                mul147_7_21_reg_5770 <= grp_fu_1610_p_dout0;
                mul147_7_22_reg_5775 <= grp_fu_1614_p_dout0;
                mul147_8_21_reg_5780 <= grp_fu_1618_p_dout0;
                mul147_8_22_reg_5785 <= grp_fu_1622_p_dout0;
                mul147_9_20_reg_5790 <= grp_fu_1626_p_dout0;
                mul147_9_21_reg_5795 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                mul147_10_20_reg_5800_pp0_iter1_reg <= mul147_10_20_reg_5800;
                mul147_10_21_reg_5805_pp0_iter1_reg <= mul147_10_21_reg_5805;
                mul147_10_21_reg_5805_pp0_iter2_reg <= mul147_10_21_reg_5805_pp0_iter1_reg;
                mul147_11_19_reg_5810_pp0_iter1_reg <= mul147_11_19_reg_5810;
                mul147_11_20_reg_5815_pp0_iter1_reg <= mul147_11_20_reg_5815;
                mul147_12_19_reg_5820_pp0_iter1_reg <= mul147_12_19_reg_5820;
                mul147_12_20_reg_5825_pp0_iter1_reg <= mul147_12_20_reg_5825;
                mul147_13_18_reg_5830_pp0_iter1_reg <= mul147_13_18_reg_5830;
                mul147_13_19_reg_5835_pp0_iter1_reg <= mul147_13_19_reg_5835;
                mul147_14_18_reg_5840_pp0_iter1_reg <= mul147_14_18_reg_5840;
                mul147_14_19_reg_5845_pp0_iter1_reg <= mul147_14_19_reg_5845;
                mul147_15_17_reg_5850_pp0_iter1_reg <= mul147_15_17_reg_5850;
                mul147_15_18_reg_5855_pp0_iter1_reg <= mul147_15_18_reg_5855;
                mul147_1_24_reg_5710_pp0_iter1_reg <= mul147_1_24_reg_5710;
                mul147_1_24_reg_5710_pp0_iter2_reg <= mul147_1_24_reg_5710_pp0_iter1_reg;
                mul147_1_25_reg_5715_pp0_iter1_reg <= mul147_1_25_reg_5715;
                mul147_1_25_reg_5715_pp0_iter2_reg <= mul147_1_25_reg_5715_pp0_iter1_reg;
                mul147_26_reg_5700_pp0_iter1_reg <= mul147_26_reg_5700;
                mul147_26_reg_5700_pp0_iter2_reg <= mul147_26_reg_5700_pp0_iter1_reg;
                mul147_27_reg_5705_pp0_iter1_reg <= mul147_27_reg_5705;
                mul147_27_reg_5705_pp0_iter2_reg <= mul147_27_reg_5705_pp0_iter1_reg;
                mul147_2_24_reg_5720_pp0_iter1_reg <= mul147_2_24_reg_5720;
                mul147_2_24_reg_5720_pp0_iter2_reg <= mul147_2_24_reg_5720_pp0_iter1_reg;
                mul147_2_25_reg_5725_pp0_iter1_reg <= mul147_2_25_reg_5725;
                mul147_2_25_reg_5725_pp0_iter2_reg <= mul147_2_25_reg_5725_pp0_iter1_reg;
                mul147_3_23_reg_5730_pp0_iter1_reg <= mul147_3_23_reg_5730;
                mul147_3_23_reg_5730_pp0_iter2_reg <= mul147_3_23_reg_5730_pp0_iter1_reg;
                mul147_3_24_reg_5735_pp0_iter1_reg <= mul147_3_24_reg_5735;
                mul147_3_24_reg_5735_pp0_iter2_reg <= mul147_3_24_reg_5735_pp0_iter1_reg;
                mul147_4_23_reg_5740_pp0_iter1_reg <= mul147_4_23_reg_5740;
                mul147_4_23_reg_5740_pp0_iter2_reg <= mul147_4_23_reg_5740_pp0_iter1_reg;
                mul147_4_24_reg_5745_pp0_iter1_reg <= mul147_4_24_reg_5745;
                mul147_4_24_reg_5745_pp0_iter2_reg <= mul147_4_24_reg_5745_pp0_iter1_reg;
                mul147_5_22_reg_5750_pp0_iter1_reg <= mul147_5_22_reg_5750;
                mul147_5_22_reg_5750_pp0_iter2_reg <= mul147_5_22_reg_5750_pp0_iter1_reg;
                mul147_5_23_reg_5755_pp0_iter1_reg <= mul147_5_23_reg_5755;
                mul147_5_23_reg_5755_pp0_iter2_reg <= mul147_5_23_reg_5755_pp0_iter1_reg;
                mul147_6_22_reg_5760_pp0_iter1_reg <= mul147_6_22_reg_5760;
                mul147_6_22_reg_5760_pp0_iter2_reg <= mul147_6_22_reg_5760_pp0_iter1_reg;
                mul147_6_23_reg_5765_pp0_iter1_reg <= mul147_6_23_reg_5765;
                mul147_6_23_reg_5765_pp0_iter2_reg <= mul147_6_23_reg_5765_pp0_iter1_reg;
                mul147_7_21_reg_5770_pp0_iter1_reg <= mul147_7_21_reg_5770;
                mul147_7_21_reg_5770_pp0_iter2_reg <= mul147_7_21_reg_5770_pp0_iter1_reg;
                mul147_7_22_reg_5775_pp0_iter1_reg <= mul147_7_22_reg_5775;
                mul147_7_22_reg_5775_pp0_iter2_reg <= mul147_7_22_reg_5775_pp0_iter1_reg;
                mul147_8_21_reg_5780_pp0_iter1_reg <= mul147_8_21_reg_5780;
                mul147_8_21_reg_5780_pp0_iter2_reg <= mul147_8_21_reg_5780_pp0_iter1_reg;
                mul147_8_22_reg_5785_pp0_iter1_reg <= mul147_8_22_reg_5785;
                mul147_8_22_reg_5785_pp0_iter2_reg <= mul147_8_22_reg_5785_pp0_iter1_reg;
                mul147_9_20_reg_5790_pp0_iter1_reg <= mul147_9_20_reg_5790;
                mul147_9_21_reg_5795_pp0_iter1_reg <= mul147_9_21_reg_5795;
                mul147_9_21_reg_5795_pp0_iter2_reg <= mul147_9_21_reg_5795_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_22_reg_5960 <= grp_fu_1634_p_dout0;
                mul147_10_23_reg_5965 <= grp_fu_1638_p_dout0;
                mul147_11_21_reg_5970 <= grp_fu_1642_p_dout0;
                mul147_11_22_reg_5975 <= grp_fu_1646_p_dout0;
                mul147_12_21_reg_5980 <= grp_fu_1650_p_dout0;
                mul147_12_22_reg_5985 <= grp_fu_1654_p_dout0;
                mul147_13_20_reg_5990 <= grp_fu_1658_p_dout0;
                mul147_13_21_reg_5995 <= grp_fu_1662_p_dout0;
                mul147_14_20_reg_6000 <= grp_fu_1666_p_dout0;
                mul147_14_21_reg_6005 <= grp_fu_1682_p_dout0;
                mul147_15_19_reg_6010 <= grp_fu_1686_p_dout0;
                mul147_15_20_reg_6015 <= grp_fu_1690_p_dout0;
                mul147_1_26_reg_5870 <= grp_fu_1562_p_dout0;
                mul147_1_27_reg_5875 <= grp_fu_1566_p_dout0;
                mul147_28_reg_5860 <= grp_fu_1554_p_dout0;
                mul147_29_reg_5865 <= grp_fu_1558_p_dout0;
                mul147_2_26_reg_5880 <= grp_fu_1570_p_dout0;
                mul147_2_27_reg_5885 <= grp_fu_1574_p_dout0;
                mul147_3_25_reg_5890 <= grp_fu_1578_p_dout0;
                mul147_3_26_reg_5895 <= grp_fu_1582_p_dout0;
                mul147_4_25_reg_5900 <= grp_fu_1586_p_dout0;
                mul147_4_26_reg_5905 <= grp_fu_1590_p_dout0;
                mul147_5_24_reg_5910 <= grp_fu_1594_p_dout0;
                mul147_5_25_reg_5915 <= grp_fu_1598_p_dout0;
                mul147_6_24_reg_5920 <= grp_fu_1602_p_dout0;
                mul147_6_25_reg_5925 <= grp_fu_1606_p_dout0;
                mul147_7_23_reg_5930 <= grp_fu_1610_p_dout0;
                mul147_7_24_reg_5935 <= grp_fu_1614_p_dout0;
                mul147_8_23_reg_5940 <= grp_fu_1618_p_dout0;
                mul147_8_24_reg_5945 <= grp_fu_1622_p_dout0;
                mul147_9_22_reg_5950 <= grp_fu_1626_p_dout0;
                mul147_9_23_reg_5955 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                mul147_10_22_reg_5960_pp0_iter1_reg <= mul147_10_22_reg_5960;
                mul147_10_22_reg_5960_pp0_iter2_reg <= mul147_10_22_reg_5960_pp0_iter1_reg;
                mul147_10_23_reg_5965_pp0_iter1_reg <= mul147_10_23_reg_5965;
                mul147_10_23_reg_5965_pp0_iter2_reg <= mul147_10_23_reg_5965_pp0_iter1_reg;
                mul147_11_21_reg_5970_pp0_iter1_reg <= mul147_11_21_reg_5970;
                mul147_11_21_reg_5970_pp0_iter2_reg <= mul147_11_21_reg_5970_pp0_iter1_reg;
                mul147_11_22_reg_5975_pp0_iter1_reg <= mul147_11_22_reg_5975;
                mul147_11_22_reg_5975_pp0_iter2_reg <= mul147_11_22_reg_5975_pp0_iter1_reg;
                mul147_12_21_reg_5980_pp0_iter1_reg <= mul147_12_21_reg_5980;
                mul147_12_21_reg_5980_pp0_iter2_reg <= mul147_12_21_reg_5980_pp0_iter1_reg;
                mul147_12_22_reg_5985_pp0_iter1_reg <= mul147_12_22_reg_5985;
                mul147_12_22_reg_5985_pp0_iter2_reg <= mul147_12_22_reg_5985_pp0_iter1_reg;
                mul147_13_20_reg_5990_pp0_iter1_reg <= mul147_13_20_reg_5990;
                mul147_13_21_reg_5995_pp0_iter1_reg <= mul147_13_21_reg_5995;
                mul147_13_21_reg_5995_pp0_iter2_reg <= mul147_13_21_reg_5995_pp0_iter1_reg;
                mul147_14_20_reg_6000_pp0_iter1_reg <= mul147_14_20_reg_6000;
                mul147_14_21_reg_6005_pp0_iter1_reg <= mul147_14_21_reg_6005;
                mul147_14_21_reg_6005_pp0_iter2_reg <= mul147_14_21_reg_6005_pp0_iter1_reg;
                mul147_15_19_reg_6010_pp0_iter1_reg <= mul147_15_19_reg_6010;
                mul147_15_20_reg_6015_pp0_iter1_reg <= mul147_15_20_reg_6015;
                mul147_15_20_reg_6015_pp0_iter2_reg <= mul147_15_20_reg_6015_pp0_iter1_reg;
                mul147_1_26_reg_5870_pp0_iter1_reg <= mul147_1_26_reg_5870;
                mul147_1_26_reg_5870_pp0_iter2_reg <= mul147_1_26_reg_5870_pp0_iter1_reg;
                mul147_1_27_reg_5875_pp0_iter1_reg <= mul147_1_27_reg_5875;
                mul147_1_27_reg_5875_pp0_iter2_reg <= mul147_1_27_reg_5875_pp0_iter1_reg;
                mul147_28_reg_5860_pp0_iter1_reg <= mul147_28_reg_5860;
                mul147_28_reg_5860_pp0_iter2_reg <= mul147_28_reg_5860_pp0_iter1_reg;
                mul147_29_reg_5865_pp0_iter1_reg <= mul147_29_reg_5865;
                mul147_29_reg_5865_pp0_iter2_reg <= mul147_29_reg_5865_pp0_iter1_reg;
                mul147_2_26_reg_5880_pp0_iter1_reg <= mul147_2_26_reg_5880;
                mul147_2_26_reg_5880_pp0_iter2_reg <= mul147_2_26_reg_5880_pp0_iter1_reg;
                mul147_2_27_reg_5885_pp0_iter1_reg <= mul147_2_27_reg_5885;
                mul147_2_27_reg_5885_pp0_iter2_reg <= mul147_2_27_reg_5885_pp0_iter1_reg;
                mul147_3_25_reg_5890_pp0_iter1_reg <= mul147_3_25_reg_5890;
                mul147_3_25_reg_5890_pp0_iter2_reg <= mul147_3_25_reg_5890_pp0_iter1_reg;
                mul147_3_26_reg_5895_pp0_iter1_reg <= mul147_3_26_reg_5895;
                mul147_3_26_reg_5895_pp0_iter2_reg <= mul147_3_26_reg_5895_pp0_iter1_reg;
                mul147_4_25_reg_5900_pp0_iter1_reg <= mul147_4_25_reg_5900;
                mul147_4_25_reg_5900_pp0_iter2_reg <= mul147_4_25_reg_5900_pp0_iter1_reg;
                mul147_4_26_reg_5905_pp0_iter1_reg <= mul147_4_26_reg_5905;
                mul147_4_26_reg_5905_pp0_iter2_reg <= mul147_4_26_reg_5905_pp0_iter1_reg;
                mul147_5_24_reg_5910_pp0_iter1_reg <= mul147_5_24_reg_5910;
                mul147_5_24_reg_5910_pp0_iter2_reg <= mul147_5_24_reg_5910_pp0_iter1_reg;
                mul147_5_25_reg_5915_pp0_iter1_reg <= mul147_5_25_reg_5915;
                mul147_5_25_reg_5915_pp0_iter2_reg <= mul147_5_25_reg_5915_pp0_iter1_reg;
                mul147_6_24_reg_5920_pp0_iter1_reg <= mul147_6_24_reg_5920;
                mul147_6_24_reg_5920_pp0_iter2_reg <= mul147_6_24_reg_5920_pp0_iter1_reg;
                mul147_6_25_reg_5925_pp0_iter1_reg <= mul147_6_25_reg_5925;
                mul147_6_25_reg_5925_pp0_iter2_reg <= mul147_6_25_reg_5925_pp0_iter1_reg;
                mul147_7_23_reg_5930_pp0_iter1_reg <= mul147_7_23_reg_5930;
                mul147_7_23_reg_5930_pp0_iter2_reg <= mul147_7_23_reg_5930_pp0_iter1_reg;
                mul147_7_24_reg_5935_pp0_iter1_reg <= mul147_7_24_reg_5935;
                mul147_7_24_reg_5935_pp0_iter2_reg <= mul147_7_24_reg_5935_pp0_iter1_reg;
                mul147_8_23_reg_5940_pp0_iter1_reg <= mul147_8_23_reg_5940;
                mul147_8_23_reg_5940_pp0_iter2_reg <= mul147_8_23_reg_5940_pp0_iter1_reg;
                mul147_8_24_reg_5945_pp0_iter1_reg <= mul147_8_24_reg_5945;
                mul147_8_24_reg_5945_pp0_iter2_reg <= mul147_8_24_reg_5945_pp0_iter1_reg;
                mul147_9_22_reg_5950_pp0_iter1_reg <= mul147_9_22_reg_5950;
                mul147_9_22_reg_5950_pp0_iter2_reg <= mul147_9_22_reg_5950_pp0_iter1_reg;
                mul147_9_23_reg_5955_pp0_iter1_reg <= mul147_9_23_reg_5955;
                mul147_9_23_reg_5955_pp0_iter2_reg <= mul147_9_23_reg_5955_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_24_reg_6120 <= grp_fu_1634_p_dout0;
                mul147_10_25_reg_6125 <= grp_fu_1638_p_dout0;
                mul147_11_23_reg_6130 <= grp_fu_1642_p_dout0;
                mul147_11_24_reg_6135 <= grp_fu_1646_p_dout0;
                mul147_12_23_reg_6140 <= grp_fu_1650_p_dout0;
                mul147_12_24_reg_6145 <= grp_fu_1654_p_dout0;
                mul147_13_22_reg_6150 <= grp_fu_1658_p_dout0;
                mul147_13_23_reg_6155 <= grp_fu_1662_p_dout0;
                mul147_14_22_reg_6160 <= grp_fu_1666_p_dout0;
                mul147_14_23_reg_6165 <= grp_fu_1682_p_dout0;
                mul147_15_21_reg_6170 <= grp_fu_1686_p_dout0;
                mul147_15_22_reg_6175 <= grp_fu_1690_p_dout0;
                mul147_1_28_reg_6030 <= grp_fu_1562_p_dout0;
                mul147_1_29_reg_6035 <= grp_fu_1566_p_dout0;
                mul147_2_28_reg_6040 <= grp_fu_1570_p_dout0;
                mul147_2_29_reg_6045 <= grp_fu_1574_p_dout0;
                mul147_30_reg_6020 <= grp_fu_1554_p_dout0;
                mul147_31_reg_6025 <= grp_fu_1558_p_dout0;
                mul147_3_27_reg_6050 <= grp_fu_1578_p_dout0;
                mul147_3_28_reg_6055 <= grp_fu_1582_p_dout0;
                mul147_4_27_reg_6060 <= grp_fu_1586_p_dout0;
                mul147_4_28_reg_6065 <= grp_fu_1590_p_dout0;
                mul147_5_26_reg_6070 <= grp_fu_1594_p_dout0;
                mul147_5_27_reg_6075 <= grp_fu_1598_p_dout0;
                mul147_6_26_reg_6080 <= grp_fu_1602_p_dout0;
                mul147_6_27_reg_6085 <= grp_fu_1606_p_dout0;
                mul147_7_25_reg_6090 <= grp_fu_1610_p_dout0;
                mul147_7_26_reg_6095 <= grp_fu_1614_p_dout0;
                mul147_8_25_reg_6100 <= grp_fu_1618_p_dout0;
                mul147_8_26_reg_6105 <= grp_fu_1622_p_dout0;
                mul147_9_24_reg_6110 <= grp_fu_1626_p_dout0;
                mul147_9_25_reg_6115 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                mul147_10_24_reg_6120_pp0_iter1_reg <= mul147_10_24_reg_6120;
                mul147_10_24_reg_6120_pp0_iter2_reg <= mul147_10_24_reg_6120_pp0_iter1_reg;
                mul147_10_25_reg_6125_pp0_iter1_reg <= mul147_10_25_reg_6125;
                mul147_10_25_reg_6125_pp0_iter2_reg <= mul147_10_25_reg_6125_pp0_iter1_reg;
                mul147_11_23_reg_6130_pp0_iter1_reg <= mul147_11_23_reg_6130;
                mul147_11_23_reg_6130_pp0_iter2_reg <= mul147_11_23_reg_6130_pp0_iter1_reg;
                mul147_11_24_reg_6135_pp0_iter1_reg <= mul147_11_24_reg_6135;
                mul147_11_24_reg_6135_pp0_iter2_reg <= mul147_11_24_reg_6135_pp0_iter1_reg;
                mul147_12_23_reg_6140_pp0_iter1_reg <= mul147_12_23_reg_6140;
                mul147_12_23_reg_6140_pp0_iter2_reg <= mul147_12_23_reg_6140_pp0_iter1_reg;
                mul147_12_24_reg_6145_pp0_iter1_reg <= mul147_12_24_reg_6145;
                mul147_12_24_reg_6145_pp0_iter2_reg <= mul147_12_24_reg_6145_pp0_iter1_reg;
                mul147_13_22_reg_6150_pp0_iter1_reg <= mul147_13_22_reg_6150;
                mul147_13_22_reg_6150_pp0_iter2_reg <= mul147_13_22_reg_6150_pp0_iter1_reg;
                mul147_13_23_reg_6155_pp0_iter1_reg <= mul147_13_23_reg_6155;
                mul147_13_23_reg_6155_pp0_iter2_reg <= mul147_13_23_reg_6155_pp0_iter1_reg;
                mul147_14_22_reg_6160_pp0_iter1_reg <= mul147_14_22_reg_6160;
                mul147_14_22_reg_6160_pp0_iter2_reg <= mul147_14_22_reg_6160_pp0_iter1_reg;
                mul147_14_23_reg_6165_pp0_iter1_reg <= mul147_14_23_reg_6165;
                mul147_14_23_reg_6165_pp0_iter2_reg <= mul147_14_23_reg_6165_pp0_iter1_reg;
                mul147_15_21_reg_6170_pp0_iter1_reg <= mul147_15_21_reg_6170;
                mul147_15_21_reg_6170_pp0_iter2_reg <= mul147_15_21_reg_6170_pp0_iter1_reg;
                mul147_15_22_reg_6175_pp0_iter1_reg <= mul147_15_22_reg_6175;
                mul147_15_22_reg_6175_pp0_iter2_reg <= mul147_15_22_reg_6175_pp0_iter1_reg;
                mul147_1_28_reg_6030_pp0_iter1_reg <= mul147_1_28_reg_6030;
                mul147_1_28_reg_6030_pp0_iter2_reg <= mul147_1_28_reg_6030_pp0_iter1_reg;
                mul147_1_29_reg_6035_pp0_iter1_reg <= mul147_1_29_reg_6035;
                mul147_1_29_reg_6035_pp0_iter2_reg <= mul147_1_29_reg_6035_pp0_iter1_reg;
                mul147_2_28_reg_6040_pp0_iter1_reg <= mul147_2_28_reg_6040;
                mul147_2_28_reg_6040_pp0_iter2_reg <= mul147_2_28_reg_6040_pp0_iter1_reg;
                mul147_2_29_reg_6045_pp0_iter1_reg <= mul147_2_29_reg_6045;
                mul147_2_29_reg_6045_pp0_iter2_reg <= mul147_2_29_reg_6045_pp0_iter1_reg;
                mul147_30_reg_6020_pp0_iter1_reg <= mul147_30_reg_6020;
                mul147_30_reg_6020_pp0_iter2_reg <= mul147_30_reg_6020_pp0_iter1_reg;
                mul147_31_reg_6025_pp0_iter1_reg <= mul147_31_reg_6025;
                mul147_31_reg_6025_pp0_iter2_reg <= mul147_31_reg_6025_pp0_iter1_reg;
                mul147_31_reg_6025_pp0_iter3_reg <= mul147_31_reg_6025_pp0_iter2_reg;
                mul147_3_27_reg_6050_pp0_iter1_reg <= mul147_3_27_reg_6050;
                mul147_3_27_reg_6050_pp0_iter2_reg <= mul147_3_27_reg_6050_pp0_iter1_reg;
                mul147_3_28_reg_6055_pp0_iter1_reg <= mul147_3_28_reg_6055;
                mul147_3_28_reg_6055_pp0_iter2_reg <= mul147_3_28_reg_6055_pp0_iter1_reg;
                mul147_4_27_reg_6060_pp0_iter1_reg <= mul147_4_27_reg_6060;
                mul147_4_27_reg_6060_pp0_iter2_reg <= mul147_4_27_reg_6060_pp0_iter1_reg;
                mul147_4_28_reg_6065_pp0_iter1_reg <= mul147_4_28_reg_6065;
                mul147_4_28_reg_6065_pp0_iter2_reg <= mul147_4_28_reg_6065_pp0_iter1_reg;
                mul147_5_26_reg_6070_pp0_iter1_reg <= mul147_5_26_reg_6070;
                mul147_5_26_reg_6070_pp0_iter2_reg <= mul147_5_26_reg_6070_pp0_iter1_reg;
                mul147_5_27_reg_6075_pp0_iter1_reg <= mul147_5_27_reg_6075;
                mul147_5_27_reg_6075_pp0_iter2_reg <= mul147_5_27_reg_6075_pp0_iter1_reg;
                mul147_6_26_reg_6080_pp0_iter1_reg <= mul147_6_26_reg_6080;
                mul147_6_26_reg_6080_pp0_iter2_reg <= mul147_6_26_reg_6080_pp0_iter1_reg;
                mul147_6_27_reg_6085_pp0_iter1_reg <= mul147_6_27_reg_6085;
                mul147_6_27_reg_6085_pp0_iter2_reg <= mul147_6_27_reg_6085_pp0_iter1_reg;
                mul147_7_25_reg_6090_pp0_iter1_reg <= mul147_7_25_reg_6090;
                mul147_7_25_reg_6090_pp0_iter2_reg <= mul147_7_25_reg_6090_pp0_iter1_reg;
                mul147_7_26_reg_6095_pp0_iter1_reg <= mul147_7_26_reg_6095;
                mul147_7_26_reg_6095_pp0_iter2_reg <= mul147_7_26_reg_6095_pp0_iter1_reg;
                mul147_8_25_reg_6100_pp0_iter1_reg <= mul147_8_25_reg_6100;
                mul147_8_25_reg_6100_pp0_iter2_reg <= mul147_8_25_reg_6100_pp0_iter1_reg;
                mul147_8_26_reg_6105_pp0_iter1_reg <= mul147_8_26_reg_6105;
                mul147_8_26_reg_6105_pp0_iter2_reg <= mul147_8_26_reg_6105_pp0_iter1_reg;
                mul147_9_24_reg_6110_pp0_iter1_reg <= mul147_9_24_reg_6110;
                mul147_9_24_reg_6110_pp0_iter2_reg <= mul147_9_24_reg_6110_pp0_iter1_reg;
                mul147_9_25_reg_6115_pp0_iter1_reg <= mul147_9_25_reg_6115;
                mul147_9_25_reg_6115_pp0_iter2_reg <= mul147_9_25_reg_6115_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_26_reg_6275 <= grp_fu_1630_p_dout0;
                mul147_10_27_reg_6280 <= grp_fu_1634_p_dout0;
                mul147_11_25_reg_6285 <= grp_fu_1638_p_dout0;
                mul147_11_26_reg_6290 <= grp_fu_1642_p_dout0;
                mul147_11_27_reg_6295 <= grp_fu_1646_p_dout0;
                mul147_12_25_reg_6300 <= grp_fu_1650_p_dout0;
                mul147_12_26_reg_6305 <= grp_fu_1654_p_dout0;
                mul147_13_24_reg_6310 <= grp_fu_1658_p_dout0;
                mul147_13_25_reg_6315 <= grp_fu_1662_p_dout0;
                mul147_14_24_reg_6320 <= grp_fu_1666_p_dout0;
                mul147_14_25_reg_6325 <= grp_fu_1682_p_dout0;
                mul147_15_23_reg_6330 <= grp_fu_1686_p_dout0;
                mul147_15_24_reg_6335 <= grp_fu_1690_p_dout0;
                mul147_1_30_reg_6180 <= grp_fu_1554_p_dout0;
                mul147_2_30_reg_6185 <= grp_fu_1558_p_dout0;
                mul147_3_29_reg_6190 <= grp_fu_1562_p_dout0;
                mul147_3_30_reg_6195 <= grp_fu_1566_p_dout0;
                mul147_4_29_reg_6200 <= grp_fu_1570_p_dout0;
                mul147_4_30_reg_6205 <= grp_fu_1574_p_dout0;
                mul147_5_28_reg_6210 <= grp_fu_1578_p_dout0;
                mul147_5_29_reg_6215 <= grp_fu_1582_p_dout0;
                mul147_5_30_reg_6220 <= grp_fu_1586_p_dout0;
                mul147_6_28_reg_6225 <= grp_fu_1590_p_dout0;
                mul147_6_29_reg_6230 <= grp_fu_1594_p_dout0;
                mul147_7_27_reg_6235 <= grp_fu_1598_p_dout0;
                mul147_7_28_reg_6240 <= grp_fu_1602_p_dout0;
                mul147_7_29_reg_6245 <= grp_fu_1606_p_dout0;
                mul147_8_27_reg_6250 <= grp_fu_1610_p_dout0;
                mul147_8_28_reg_6255 <= grp_fu_1614_p_dout0;
                mul147_9_26_reg_6260 <= grp_fu_1618_p_dout0;
                mul147_9_27_reg_6265 <= grp_fu_1622_p_dout0;
                mul147_9_28_reg_6270 <= grp_fu_1626_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                mul147_10_28_reg_6370 <= grp_fu_1578_p_dout0;
                mul147_10_29_reg_6375 <= grp_fu_1582_p_dout0;
                mul147_10_30_reg_6380 <= grp_fu_1586_p_dout0;
                mul147_11_28_reg_6385 <= grp_fu_1590_p_dout0;
                mul147_11_29_reg_6390 <= grp_fu_1594_p_dout0;
                mul147_11_30_reg_6395 <= grp_fu_1598_p_dout0;
                mul147_12_27_reg_6400 <= grp_fu_1602_p_dout0;
                mul147_12_28_reg_6405 <= grp_fu_1606_p_dout0;
                mul147_12_29_reg_6410 <= grp_fu_1610_p_dout0;
                mul147_12_30_reg_6415 <= grp_fu_1614_p_dout0;
                mul147_13_26_reg_6420 <= grp_fu_1618_p_dout0;
                mul147_13_27_reg_6425 <= grp_fu_1622_p_dout0;
                mul147_13_28_reg_6430 <= grp_fu_1626_p_dout0;
                mul147_13_29_reg_6435 <= grp_fu_1630_p_dout0;
                mul147_13_30_reg_6440 <= grp_fu_1634_p_dout0;
                mul147_14_26_reg_6445 <= grp_fu_1638_p_dout0;
                mul147_14_27_reg_6450 <= grp_fu_1642_p_dout0;
                mul147_14_28_reg_6455 <= grp_fu_1646_p_dout0;
                mul147_14_29_reg_6460 <= grp_fu_1650_p_dout0;
                mul147_14_30_reg_6465 <= grp_fu_1654_p_dout0;
                mul147_15_25_reg_6470 <= grp_fu_1658_p_dout0;
                mul147_15_26_reg_6475 <= grp_fu_1662_p_dout0;
                mul147_15_27_reg_6480 <= grp_fu_1666_p_dout0;
                mul147_15_28_reg_6485 <= grp_fu_1682_p_dout0;
                mul147_15_29_reg_6490 <= grp_fu_1686_p_dout0;
                mul147_15_30_reg_6495 <= grp_fu_1690_p_dout0;
                mul147_6_30_reg_6340 <= grp_fu_1554_p_dout0;
                mul147_7_30_reg_6345 <= grp_fu_1558_p_dout0;
                mul147_8_29_reg_6350 <= grp_fu_1562_p_dout0;
                mul147_8_30_reg_6355 <= grp_fu_1566_p_dout0;
                mul147_9_29_reg_6360 <= grp_fu_1570_p_dout0;
                mul147_9_30_reg_6365 <= grp_fu_1574_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                mul147_10_28_reg_6370_pp0_iter2_reg <= mul147_10_28_reg_6370;
                mul147_10_28_reg_6370_pp0_iter3_reg <= mul147_10_28_reg_6370_pp0_iter2_reg;
                mul147_10_29_reg_6375_pp0_iter2_reg <= mul147_10_29_reg_6375;
                mul147_10_29_reg_6375_pp0_iter3_reg <= mul147_10_29_reg_6375_pp0_iter2_reg;
                mul147_10_30_reg_6380_pp0_iter2_reg <= mul147_10_30_reg_6380;
                mul147_10_30_reg_6380_pp0_iter3_reg <= mul147_10_30_reg_6380_pp0_iter2_reg;
                mul147_11_28_reg_6385_pp0_iter2_reg <= mul147_11_28_reg_6385;
                mul147_11_28_reg_6385_pp0_iter3_reg <= mul147_11_28_reg_6385_pp0_iter2_reg;
                mul147_11_29_reg_6390_pp0_iter2_reg <= mul147_11_29_reg_6390;
                mul147_11_29_reg_6390_pp0_iter3_reg <= mul147_11_29_reg_6390_pp0_iter2_reg;
                mul147_11_30_reg_6395_pp0_iter2_reg <= mul147_11_30_reg_6395;
                mul147_11_30_reg_6395_pp0_iter3_reg <= mul147_11_30_reg_6395_pp0_iter2_reg;
                mul147_12_27_reg_6400_pp0_iter2_reg <= mul147_12_27_reg_6400;
                mul147_12_27_reg_6400_pp0_iter3_reg <= mul147_12_27_reg_6400_pp0_iter2_reg;
                mul147_12_28_reg_6405_pp0_iter2_reg <= mul147_12_28_reg_6405;
                mul147_12_28_reg_6405_pp0_iter3_reg <= mul147_12_28_reg_6405_pp0_iter2_reg;
                mul147_12_29_reg_6410_pp0_iter2_reg <= mul147_12_29_reg_6410;
                mul147_12_29_reg_6410_pp0_iter3_reg <= mul147_12_29_reg_6410_pp0_iter2_reg;
                mul147_12_30_reg_6415_pp0_iter2_reg <= mul147_12_30_reg_6415;
                mul147_12_30_reg_6415_pp0_iter3_reg <= mul147_12_30_reg_6415_pp0_iter2_reg;
                mul147_13_26_reg_6420_pp0_iter2_reg <= mul147_13_26_reg_6420;
                mul147_13_26_reg_6420_pp0_iter3_reg <= mul147_13_26_reg_6420_pp0_iter2_reg;
                mul147_13_27_reg_6425_pp0_iter2_reg <= mul147_13_27_reg_6425;
                mul147_13_27_reg_6425_pp0_iter3_reg <= mul147_13_27_reg_6425_pp0_iter2_reg;
                mul147_13_28_reg_6430_pp0_iter2_reg <= mul147_13_28_reg_6430;
                mul147_13_28_reg_6430_pp0_iter3_reg <= mul147_13_28_reg_6430_pp0_iter2_reg;
                mul147_13_29_reg_6435_pp0_iter2_reg <= mul147_13_29_reg_6435;
                mul147_13_29_reg_6435_pp0_iter3_reg <= mul147_13_29_reg_6435_pp0_iter2_reg;
                mul147_13_30_reg_6440_pp0_iter2_reg <= mul147_13_30_reg_6440;
                mul147_13_30_reg_6440_pp0_iter3_reg <= mul147_13_30_reg_6440_pp0_iter2_reg;
                mul147_14_26_reg_6445_pp0_iter2_reg <= mul147_14_26_reg_6445;
                mul147_14_26_reg_6445_pp0_iter3_reg <= mul147_14_26_reg_6445_pp0_iter2_reg;
                mul147_14_27_reg_6450_pp0_iter2_reg <= mul147_14_27_reg_6450;
                mul147_14_27_reg_6450_pp0_iter3_reg <= mul147_14_27_reg_6450_pp0_iter2_reg;
                mul147_14_28_reg_6455_pp0_iter2_reg <= mul147_14_28_reg_6455;
                mul147_14_28_reg_6455_pp0_iter3_reg <= mul147_14_28_reg_6455_pp0_iter2_reg;
                mul147_14_29_reg_6460_pp0_iter2_reg <= mul147_14_29_reg_6460;
                mul147_14_29_reg_6460_pp0_iter3_reg <= mul147_14_29_reg_6460_pp0_iter2_reg;
                mul147_14_30_reg_6465_pp0_iter2_reg <= mul147_14_30_reg_6465;
                mul147_14_30_reg_6465_pp0_iter3_reg <= mul147_14_30_reg_6465_pp0_iter2_reg;
                mul147_15_25_reg_6470_pp0_iter2_reg <= mul147_15_25_reg_6470;
                mul147_15_25_reg_6470_pp0_iter3_reg <= mul147_15_25_reg_6470_pp0_iter2_reg;
                mul147_15_26_reg_6475_pp0_iter2_reg <= mul147_15_26_reg_6475;
                mul147_15_26_reg_6475_pp0_iter3_reg <= mul147_15_26_reg_6475_pp0_iter2_reg;
                mul147_15_27_reg_6480_pp0_iter2_reg <= mul147_15_27_reg_6480;
                mul147_15_27_reg_6480_pp0_iter3_reg <= mul147_15_27_reg_6480_pp0_iter2_reg;
                mul147_15_28_reg_6485_pp0_iter2_reg <= mul147_15_28_reg_6485;
                mul147_15_28_reg_6485_pp0_iter3_reg <= mul147_15_28_reg_6485_pp0_iter2_reg;
                mul147_15_29_reg_6490_pp0_iter2_reg <= mul147_15_29_reg_6490;
                mul147_15_29_reg_6490_pp0_iter3_reg <= mul147_15_29_reg_6490_pp0_iter2_reg;
                mul147_15_30_reg_6495_pp0_iter2_reg <= mul147_15_30_reg_6495;
                mul147_15_30_reg_6495_pp0_iter3_reg <= mul147_15_30_reg_6495_pp0_iter2_reg;
                mul147_15_30_reg_6495_pp0_iter4_reg <= mul147_15_30_reg_6495_pp0_iter3_reg;
                mul147_6_30_reg_6340_pp0_iter2_reg <= mul147_6_30_reg_6340;
                mul147_6_30_reg_6340_pp0_iter3_reg <= mul147_6_30_reg_6340_pp0_iter2_reg;
                mul147_7_30_reg_6345_pp0_iter2_reg <= mul147_7_30_reg_6345;
                mul147_7_30_reg_6345_pp0_iter3_reg <= mul147_7_30_reg_6345_pp0_iter2_reg;
                mul147_8_29_reg_6350_pp0_iter2_reg <= mul147_8_29_reg_6350;
                mul147_8_29_reg_6350_pp0_iter3_reg <= mul147_8_29_reg_6350_pp0_iter2_reg;
                mul147_8_30_reg_6355_pp0_iter2_reg <= mul147_8_30_reg_6355;
                mul147_8_30_reg_6355_pp0_iter3_reg <= mul147_8_30_reg_6355_pp0_iter2_reg;
                mul147_9_29_reg_6360_pp0_iter2_reg <= mul147_9_29_reg_6360;
                mul147_9_29_reg_6360_pp0_iter3_reg <= mul147_9_29_reg_6360_pp0_iter2_reg;
                mul147_9_30_reg_6365_pp0_iter2_reg <= mul147_9_30_reg_6365;
                mul147_9_30_reg_6365_pp0_iter3_reg <= mul147_9_30_reg_6365_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_2_reg_4345 <= grp_fu_1654_p_dout0;
                mul147_1_5_reg_4265 <= grp_fu_1562_p_dout0;
                mul147_1_6_reg_4270 <= grp_fu_1566_p_dout0;
                mul147_2_5_reg_4275 <= grp_fu_1570_p_dout0;
                mul147_2_6_reg_4280 <= grp_fu_1574_p_dout0;
                mul147_37_reg_4260 <= grp_fu_1558_p_dout0;
                mul147_3_5_reg_4285 <= grp_fu_1582_p_dout0;
                mul147_4_3_reg_4290 <= grp_fu_1586_p_dout0;
                mul147_4_4_reg_4295 <= grp_fu_1590_p_dout0;
                mul147_4_5_reg_4300 <= grp_fu_1594_p_dout0;
                mul147_5_4_reg_4305 <= grp_fu_1602_p_dout0;
                mul147_6_2_reg_4310 <= grp_fu_1606_p_dout0;
                mul147_6_3_reg_4315 <= grp_fu_1610_p_dout0;
                mul147_6_4_reg_4320 <= grp_fu_1614_p_dout0;
                mul147_7_3_reg_4325 <= grp_fu_1622_p_dout0;
                mul147_8_2_reg_4330 <= grp_fu_1630_p_dout0;
                mul147_9_1_reg_4335 <= grp_fu_1638_p_dout0;
                mul147_9_2_reg_4340 <= grp_fu_1642_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_3_reg_4450 <= grp_fu_1634_p_dout0;
                mul147_10_4_reg_4455 <= grp_fu_1638_p_dout0;
                mul147_11_2_reg_4460 <= grp_fu_1642_p_dout0;
                mul147_12_2_reg_4465 <= grp_fu_1650_p_dout0;
                mul147_12_3_reg_4470 <= grp_fu_1654_p_dout0;
                mul147_13_2_reg_4475 <= grp_fu_1662_p_dout0;
                mul147_14_2_reg_4480 <= grp_fu_1682_p_dout0;
                mul147_1_7_reg_4360 <= grp_fu_1562_p_dout0;
                mul147_1_8_reg_4365 <= grp_fu_1566_p_dout0;
                mul147_2_7_reg_4370 <= grp_fu_1570_p_dout0;
                mul147_2_8_reg_4375 <= grp_fu_1574_p_dout0;
                mul147_38_reg_4350 <= grp_fu_1554_p_dout0;
                mul147_39_reg_4355 <= grp_fu_1558_p_dout0;
                mul147_3_6_reg_4380 <= grp_fu_1578_p_dout0;
                mul147_3_7_reg_4385 <= grp_fu_1582_p_dout0;
                mul147_4_6_reg_4390 <= grp_fu_1586_p_dout0;
                mul147_4_7_reg_4395 <= grp_fu_1590_p_dout0;
                mul147_5_5_reg_4400 <= grp_fu_1594_p_dout0;
                mul147_5_6_reg_4405 <= grp_fu_1598_p_dout0;
                mul147_6_5_reg_4410 <= grp_fu_1602_p_dout0;
                mul147_6_6_reg_4415 <= grp_fu_1606_p_dout0;
                mul147_7_4_reg_4420 <= grp_fu_1610_p_dout0;
                mul147_7_5_reg_4425 <= grp_fu_1614_p_dout0;
                mul147_8_4_reg_4430 <= grp_fu_1618_p_dout0;
                mul147_8_5_reg_4435 <= grp_fu_1622_p_dout0;
                mul147_9_3_reg_4440 <= grp_fu_1626_p_dout0;
                mul147_9_4_reg_4445 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_5_reg_4570 <= grp_fu_1634_p_dout0;
                mul147_11_4_reg_4575 <= grp_fu_1642_p_dout0;
                mul147_11_5_reg_4580 <= grp_fu_1646_p_dout0;
                mul147_12_5_reg_4585 <= grp_fu_1654_p_dout0;
                mul147_13_3_reg_4590 <= grp_fu_1658_p_dout0;
                mul147_14_3_reg_4595 <= grp_fu_1666_p_dout0;
                mul147_15_3_reg_4600 <= grp_fu_1690_p_dout0;
                mul147_1_9_reg_4495 <= grp_fu_1562_p_dout0;
                mul147_1_s_reg_4500 <= grp_fu_1566_p_dout0;
                mul147_2_9_reg_4505 <= grp_fu_1570_p_dout0;
                mul147_2_s_reg_4510 <= grp_fu_1574_p_dout0;
                mul147_3_8_reg_4515 <= grp_fu_1578_p_dout0;
                mul147_3_9_reg_4520 <= grp_fu_1582_p_dout0;
                mul147_40_reg_4485 <= grp_fu_1554_p_dout0;
                mul147_41_reg_4490 <= grp_fu_1558_p_dout0;
                mul147_4_8_reg_4525 <= grp_fu_1586_p_dout0;
                mul147_4_9_reg_4530 <= grp_fu_1590_p_dout0;
                mul147_5_7_reg_4535 <= grp_fu_1594_p_dout0;
                mul147_5_8_reg_4540 <= grp_fu_1598_p_dout0;
                mul147_6_8_reg_4545 <= grp_fu_1606_p_dout0;
                mul147_7_6_reg_4550 <= grp_fu_1610_p_dout0;
                mul147_7_7_reg_4555 <= grp_fu_1614_p_dout0;
                mul147_8_6_reg_4560 <= grp_fu_1618_p_dout0;
                mul147_9_6_reg_4565 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_7_reg_4705 <= grp_fu_1634_p_dout0;
                mul147_10_8_reg_4710 <= grp_fu_1638_p_dout0;
                mul147_11_6_reg_4715 <= grp_fu_1642_p_dout0;
                mul147_11_7_reg_4720 <= grp_fu_1646_p_dout0;
                mul147_12_7_reg_4725 <= grp_fu_1654_p_dout0;
                mul147_15_4_reg_4730 <= grp_fu_1686_p_dout0;
                mul147_15_5_reg_4735 <= grp_fu_1690_p_dout0;
                mul147_1_10_reg_4615 <= grp_fu_1562_p_dout0;
                mul147_1_11_reg_4620 <= grp_fu_1566_p_dout0;
                mul147_2_10_reg_4625 <= grp_fu_1570_p_dout0;
                mul147_2_11_reg_4630 <= grp_fu_1574_p_dout0;
                mul147_3_10_reg_4640 <= grp_fu_1582_p_dout0;
                mul147_3_s_reg_4635 <= grp_fu_1578_p_dout0;
                mul147_42_reg_4605 <= grp_fu_1554_p_dout0;
                mul147_43_reg_4610 <= grp_fu_1558_p_dout0;
                mul147_4_10_reg_4650 <= grp_fu_1590_p_dout0;
                mul147_4_s_reg_4645 <= grp_fu_1586_p_dout0;
                mul147_5_9_reg_4655 <= grp_fu_1594_p_dout0;
                mul147_5_s_reg_4660 <= grp_fu_1598_p_dout0;
                mul147_6_9_reg_4665 <= grp_fu_1602_p_dout0;
                mul147_6_s_reg_4670 <= grp_fu_1606_p_dout0;
                mul147_7_8_reg_4675 <= grp_fu_1610_p_dout0;
                mul147_7_9_reg_4680 <= grp_fu_1614_p_dout0;
                mul147_8_8_reg_4685 <= grp_fu_1618_p_dout0;
                mul147_8_9_reg_4690 <= grp_fu_1622_p_dout0;
                mul147_9_7_reg_4695 <= grp_fu_1626_p_dout0;
                mul147_9_8_reg_4700 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_10_9_reg_4840 <= grp_fu_1634_p_dout0;
                mul147_10_s_reg_4845 <= grp_fu_1638_p_dout0;
                mul147_11_8_reg_4850 <= grp_fu_1642_p_dout0;
                mul147_11_9_reg_4855 <= grp_fu_1646_p_dout0;
                mul147_12_8_reg_4860 <= grp_fu_1650_p_dout0;
                mul147_12_9_reg_4865 <= grp_fu_1654_p_dout0;
                mul147_13_7_reg_4870 <= grp_fu_1658_p_dout0;
                mul147_13_8_reg_4875 <= grp_fu_1662_p_dout0;
                mul147_14_7_reg_4880 <= grp_fu_1666_p_dout0;
                mul147_14_8_reg_4885 <= grp_fu_1682_p_dout0;
                mul147_15_6_reg_4890 <= grp_fu_1686_p_dout0;
                mul147_15_7_reg_4895 <= grp_fu_1690_p_dout0;
                mul147_1_12_reg_4750 <= grp_fu_1562_p_dout0;
                mul147_1_13_reg_4755 <= grp_fu_1566_p_dout0;
                mul147_2_12_reg_4760 <= grp_fu_1570_p_dout0;
                mul147_2_13_reg_4765 <= grp_fu_1574_p_dout0;
                mul147_3_11_reg_4770 <= grp_fu_1578_p_dout0;
                mul147_3_12_reg_4775 <= grp_fu_1582_p_dout0;
                mul147_44_reg_4740 <= grp_fu_1554_p_dout0;
                mul147_45_reg_4745 <= grp_fu_1558_p_dout0;
                mul147_4_11_reg_4780 <= grp_fu_1586_p_dout0;
                mul147_4_12_reg_4785 <= grp_fu_1590_p_dout0;
                mul147_5_10_reg_4790 <= grp_fu_1594_p_dout0;
                mul147_5_11_reg_4795 <= grp_fu_1598_p_dout0;
                mul147_6_10_reg_4800 <= grp_fu_1602_p_dout0;
                mul147_6_11_reg_4805 <= grp_fu_1606_p_dout0;
                mul147_7_10_reg_4815 <= grp_fu_1614_p_dout0;
                mul147_7_s_reg_4810 <= grp_fu_1610_p_dout0;
                mul147_8_10_reg_4825 <= grp_fu_1622_p_dout0;
                mul147_8_s_reg_4820 <= grp_fu_1618_p_dout0;
                mul147_9_9_reg_4830 <= grp_fu_1626_p_dout0;
                mul147_9_s_reg_4835 <= grp_fu_1630_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                mul147_1_10_reg_4615_pp0_iter1_reg <= mul147_1_10_reg_4615;
                mul147_1_11_reg_4620_pp0_iter1_reg <= mul147_1_11_reg_4620;
                mul147_2_10_reg_4625_pp0_iter1_reg <= mul147_2_10_reg_4625;
                mul147_2_11_reg_4630_pp0_iter1_reg <= mul147_2_11_reg_4630;
                mul147_3_10_reg_4640_pp0_iter1_reg <= mul147_3_10_reg_4640;
                mul147_42_reg_4605_pp0_iter1_reg <= mul147_42_reg_4605;
                mul147_43_reg_4610_pp0_iter1_reg <= mul147_43_reg_4610;
                mul147_4_10_reg_4650_pp0_iter1_reg <= mul147_4_10_reg_4650;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                mul147_1_12_reg_4750_pp0_iter1_reg <= mul147_1_12_reg_4750;
                mul147_1_13_reg_4755_pp0_iter1_reg <= mul147_1_13_reg_4755;
                mul147_2_12_reg_4760_pp0_iter1_reg <= mul147_2_12_reg_4760;
                mul147_2_13_reg_4765_pp0_iter1_reg <= mul147_2_13_reg_4765;
                mul147_3_11_reg_4770_pp0_iter1_reg <= mul147_3_11_reg_4770;
                mul147_3_12_reg_4775_pp0_iter1_reg <= mul147_3_12_reg_4775;
                mul147_44_reg_4740_pp0_iter1_reg <= mul147_44_reg_4740;
                mul147_45_reg_4745_pp0_iter1_reg <= mul147_45_reg_4745;
                mul147_4_11_reg_4780_pp0_iter1_reg <= mul147_4_11_reg_4780;
                mul147_4_12_reg_4785_pp0_iter1_reg <= mul147_4_12_reg_4785;
                mul147_5_10_reg_4790_pp0_iter1_reg <= mul147_5_10_reg_4790;
                mul147_5_11_reg_4795_pp0_iter1_reg <= mul147_5_11_reg_4795;
                mul147_6_10_reg_4800_pp0_iter1_reg <= mul147_6_10_reg_4800;
                mul147_6_11_reg_4805_pp0_iter1_reg <= mul147_6_11_reg_4805;
                mul147_7_10_reg_4815_pp0_iter1_reg <= mul147_7_10_reg_4815;
                mul147_8_10_reg_4825_pp0_iter1_reg <= mul147_8_10_reg_4825;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0))) then
                mul147_1_1_reg_4205 <= grp_fu_1582_p_dout0;
                mul147_1_2_reg_4210 <= grp_fu_1586_p_dout0;
                mul147_1_3_reg_4215 <= grp_fu_1590_p_dout0;
                mul147_1_4_reg_4220 <= grp_fu_1594_p_dout0;
                mul147_2_2_reg_4225 <= grp_fu_1606_p_dout0;
                mul147_2_3_reg_4230 <= grp_fu_1610_p_dout0;
                mul147_2_4_reg_4235 <= grp_fu_1614_p_dout0;
                mul147_32_reg_4185 <= grp_fu_1562_p_dout0;
                mul147_33_reg_4190 <= grp_fu_1566_p_dout0;
                mul147_34_reg_4195 <= grp_fu_1570_p_dout0;
                mul147_35_reg_4200 <= grp_fu_1574_p_dout0;
                mul147_3_2_reg_4240 <= grp_fu_1626_p_dout0;
                mul147_3_3_reg_4245 <= grp_fu_1630_p_dout0;
                mul147_4_2_reg_4250 <= grp_fu_1642_p_dout0;
                mul147_5_2_reg_4255 <= grp_fu_1654_p_dout0;
                mul147_s_reg_4180 <= grp_fu_1558_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                mul147_1_s_reg_4500_pp0_iter1_reg <= mul147_1_s_reg_4500;
                mul147_2_s_reg_4510_pp0_iter1_reg <= mul147_2_s_reg_4510;
                mul147_40_reg_4485_pp0_iter1_reg <= mul147_40_reg_4485;
                mul147_41_reg_4490_pp0_iter1_reg <= mul147_41_reg_4490;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2568 <= grp_fu_1554_p_dout0;
                reg_2574 <= grp_fu_1578_p_dout0;
                reg_2580 <= grp_fu_1598_p_dout0;
                reg_2592 <= grp_fu_1618_p_dout0;
                reg_2604 <= grp_fu_1634_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2586 <= grp_fu_1602_p_dout0;
                reg_2598 <= grp_fu_1622_p_dout0;
                reg_2610 <= grp_fu_1638_p_dout0;
                reg_2623 <= grp_fu_1650_p_dout0;
                reg_2636 <= grp_fu_1662_p_dout0;
                reg_2649 <= grp_fu_1682_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2616 <= grp_fu_1646_p_dout0;
                reg_2663 <= grp_fu_1690_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2629 <= grp_fu_1658_p_dout0;
                reg_2642 <= grp_fu_1666_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2655 <= grp_fu_1686_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2670 <= grp_fu_1438_p_dout0;
                reg_2676 <= grp_fu_1442_p_dout0;
                reg_2682 <= grp_fu_1446_p_dout0;
                reg_2688 <= grp_fu_1450_p_dout0;
                reg_2694 <= grp_fu_1454_p_dout0;
                reg_2700 <= grp_fu_1458_p_dout0;
                reg_2706 <= grp_fu_1462_p_dout0;
                reg_2712 <= grp_fu_1466_p_dout0;
                reg_2718 <= grp_fu_1470_p_dout0;
                reg_2730 <= grp_fu_1474_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2724 <= grp_fu_1626_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2736 <= grp_fu_1650_p_dout0;
                reg_2742 <= grp_fu_1662_p_dout0;
                reg_2748 <= grp_fu_1682_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2754 <= grp_fu_1438_p_dout0;
                reg_2760 <= grp_fu_1442_p_dout0;
                reg_2766 <= grp_fu_1446_p_dout0;
                reg_2772 <= grp_fu_1450_p_dout0;
                reg_2778 <= grp_fu_1454_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln161_reg_3412 = ap_const_lv1_0)))) then
                reg_2784 <= grp_fu_1478_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) 
    or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_2791 <= grp_fu_1482_p_dout0;
                reg_2798 <= grp_fu_1486_p_dout0;
                reg_2805 <= grp_fu_1490_p_dout0;
                reg_2812 <= grp_fu_1494_p_dout0;
                reg_2819 <= grp_fu_1498_p_dout0;
                reg_2826 <= grp_fu_1502_p_dout0;
                reg_2833 <= grp_fu_1506_p_dout0;
                reg_2840 <= grp_fu_1510_p_dout0;
                reg_2847 <= grp_fu_1514_p_dout0;
                reg_2854 <= grp_fu_1518_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) 
    or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)))) then
                reg_2861 <= grp_fu_1458_p_dout0;
                reg_2867 <= grp_fu_1462_p_dout0;
                reg_2873 <= grp_fu_1466_p_dout0;
                reg_2879 <= grp_fu_1470_p_dout0;
                reg_2885 <= grp_fu_1474_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) 
    or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((icmp_ln161_reg_3412_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)))) then
                reg_2891 <= grp_fu_1522_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) 
    or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_2898 <= grp_fu_1526_p_dout0;
                reg_2904 <= grp_fu_1530_p_dout0;
                reg_2910 <= grp_fu_1534_p_dout0;
                reg_2916 <= grp_fu_1538_p_dout0;
                reg_2922 <= grp_fu_1542_p_dout0;
                reg_2928 <= grp_fu_1546_p_dout0;
                reg_2934 <= grp_fu_1550_p_dout0;
                reg_2940 <= grp_fu_1670_p_dout0;
                reg_2946 <= grp_fu_1674_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) 
    or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_2952 <= grp_fu_1678_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) 
    or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)))) then
                reg_2958 <= grp_fu_1478_p_dout0;
                reg_2964 <= grp_fu_1482_p_dout0;
                reg_2970 <= grp_fu_1486_p_dout0;
                reg_2976 <= grp_fu_1490_p_dout0;
                reg_2982 <= grp_fu_1494_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) 
    or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)))) then
                reg_2988 <= grp_fu_1678_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) 
    or ((icmp_ln161_reg_3412_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)))) then
                reg_2994 <= grp_fu_1498_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) 
    or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)))) then
                reg_3001 <= grp_fu_1526_p_dout0;
                reg_3008 <= grp_fu_1530_p_dout0;
                reg_3015 <= grp_fu_1534_p_dout0;
                reg_3022 <= grp_fu_1538_p_dout0;
                reg_3029 <= grp_fu_1542_p_dout0;
                reg_3036 <= grp_fu_1546_p_dout0;
                reg_3043 <= grp_fu_1550_p_dout0;
                reg_3050 <= grp_fu_1670_p_dout0;
                reg_3057 <= grp_fu_1674_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) 
    or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)))) then
                reg_3064 <= grp_fu_1502_p_dout0;
                reg_3070 <= grp_fu_1506_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) 
    or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)))) then
                reg_3076 <= grp_fu_1510_p_dout0;
                reg_3082 <= grp_fu_1514_p_dout0;
                reg_3088 <= grp_fu_1518_p_dout0;
                reg_3094 <= grp_fu_1522_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)))) then
                reg_3100 <= grp_fu_1678_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0)))) then
                reg_3105 <= grp_fu_1526_p_dout0;
                reg_3110 <= grp_fu_1530_p_dout0;
                reg_3115 <= grp_fu_1534_p_dout0;
                reg_3120 <= grp_fu_1538_p_dout0;
                reg_3125 <= grp_fu_1542_p_dout0;
                reg_3130 <= grp_fu_1546_p_dout0;
                reg_3135 <= grp_fu_1550_p_dout0;
                reg_3140 <= grp_fu_1670_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then
                sum_1022_reg_6510 <= grp_fu_1514_p_dout0;
                sum_1054_reg_6515 <= grp_fu_1518_p_dout0;
                sum_1086_reg_6520 <= grp_fu_1522_p_dout0;
                sum_1374_reg_6525 <= grp_fu_1674_p_dout0;
                sum_990_reg_6505 <= grp_fu_1510_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln161_reg_3412_pp0_iter3_reg = ap_const_lv1_0))) then
                sum_1373_reg_6500 <= grp_fu_1674_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then
                sum_1406_reg_6549 <= grp_fu_1678_p_dout0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage15_subdone, ap_block_pp0_stage3_subdone, ap_condition_exit_pp0_iter4_stage3, ap_block_pp0_stage2_subdone, ap_idle_pp0_0to3, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to5, ap_block_pp0_stage1_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage3))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln161_1_fu_3173_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten12_load) + unsigned(ap_const_lv14_1));
    add_ln161_fu_3185_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_oh_load) + unsigned(ap_const_lv7_1));
    add_ln162_fu_3285_p2 <= std_logic_vector(unsigned(select_ln161_fu_3197_p3) + unsigned(ap_const_lv7_1));
    add_ln172_fu_3243_p2 <= std_logic_vector(unsigned(sub_ln172_fu_3233_p2) + unsigned(zext_ln172_1_fu_3239_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter5, m_axi_gmem_out_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, m_axi_gmem_out_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state75_io)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state75_io));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state75_io)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state75_io));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state76_io)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state76_io));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state76_io)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state76_io));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state77_io)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state77_io));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state77_io)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state77_io));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state78_io)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state78_io));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state78_io)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state78_io));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state79_io)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state79_io));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state79_io)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state79_io));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state80_io)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state80_io));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state80_io)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state80_io));
    end process;

        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter5, m_axi_gmem_out_WREADY)
    begin
                ap_block_pp0_stage1_11001 <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, m_axi_gmem_out_WREADY)
    begin
                ap_block_pp0_stage1_subdone <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter5, m_axi_gmem_out_WREADY)
    begin
                ap_block_pp0_stage2_11001 <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, m_axi_gmem_out_WREADY)
    begin
                ap_block_pp0_stage2_subdone <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state68_io)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state68_io));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state68_io)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state68_io));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state69_io)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state69_io));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state69_io)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state69_io));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state70_io)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state70_io));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state70_io)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state70_io));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state71_io)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state71_io));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state71_io)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state71_io));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state72_io)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state72_io));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state72_io)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state72_io));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state73_io)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state73_io));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state73_io)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state73_io));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state74_io)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state74_io));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state74_io)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state74_io));
    end process;

        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage10_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage11_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage12_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage13_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage14_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage15_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage8_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage9_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage10_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage11_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage12_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage13_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage14_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage15_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state68_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state68_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state68_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state69_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state69_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state69_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state70_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state70_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state70_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state71_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state71_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state71_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state72_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state72_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state72_pp0_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state73_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state73_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state73_pp0_stage8_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state74_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state74_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state74_pp0_stage9_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state75_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state75_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state75_pp0_stage10_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state76_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state76_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state76_pp0_stage11_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state77_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state77_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state77_pp0_stage12_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state78_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state78_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state78_pp0_stage13_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state79_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state79_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state79_pp0_stage14_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state80_io_assign_proc : process(m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg)
    begin
                ap_block_state80_io <= ((m_axi_gmem_out_WREADY = ap_const_logic_0) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0));
    end process;

        ap_block_state80_pp0_stage15_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage15_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, icmp_ln161_reg_3412, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (icmp_ln161_reg_3412 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter4_stage3_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln161_reg_3412_pp0_iter4_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter4_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter4_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage15;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten12_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten12_fu_1182)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten12_load <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_indvar_flatten12_load <= indvar_flatten12_fu_1182;
        end if; 
    end process;


    ap_sig_allocacmp_oh_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, oh_fu_1178)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_oh_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_oh_load <= oh_fu_1178;
        end if; 
    end process;


    ap_sig_allocacmp_ow_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ow_fu_1174, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_ow_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_ow_load <= ow_fu_1174;
        end if; 
    end process;

    bitcast_ln164_10_fu_3358_p1 <= reg_3125;
    bitcast_ln164_11_fu_3363_p1 <= reg_3130;
    bitcast_ln164_12_fu_3368_p1 <= reg_3135;
    bitcast_ln164_13_fu_3373_p1 <= reg_3140;
    bitcast_ln164_14_fu_3378_p1 <= sum_1374_reg_6525;
    bitcast_ln164_15_fu_3382_p1 <= sum_1406_reg_6549;
    bitcast_ln164_1_fu_3317_p1 <= reg_3070;
    bitcast_ln164_2_fu_3322_p1 <= sum_990_reg_6505;
    bitcast_ln164_3_fu_3326_p1 <= sum_1022_reg_6510;
    bitcast_ln164_4_fu_3330_p1 <= sum_1054_reg_6515;
    bitcast_ln164_5_fu_3334_p1 <= sum_1086_reg_6520;
    bitcast_ln164_6_fu_3338_p1 <= reg_3105;
    bitcast_ln164_7_fu_3343_p1 <= reg_3110;
    bitcast_ln164_8_fu_3348_p1 <= reg_3115;
    bitcast_ln164_9_fu_3353_p1 <= reg_3120;
    bitcast_ln164_fu_3312_p1 <= reg_3064;
    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_address0 <= zext_ln172_2_fu_3249_p1(14 - 1 downto 0);

    enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0 <= ap_const_logic_1;
        else 
            enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage15, m_axi_gmem_out_WREADY, icmp_ln161_reg_3412_pp0_iter4_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) 
    or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)))) then 
            gmem_out_blk_n_W <= m_axi_gmem_out_WREADY;
        else 
            gmem_out_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1438_p_ce <= grp_fu_1736_ce;
    grp_fu_1438_p_din0 <= grp_fu_1736_p0;
    grp_fu_1438_p_din1 <= grp_fu_1736_p1;
    grp_fu_1442_p_ce <= grp_fu_1741_ce;
    grp_fu_1442_p_din0 <= grp_fu_1741_p0;
    grp_fu_1442_p_din1 <= grp_fu_1741_p1;
    grp_fu_1446_p_ce <= grp_fu_1746_ce;
    grp_fu_1446_p_din0 <= grp_fu_1746_p0;
    grp_fu_1446_p_din1 <= grp_fu_1746_p1;
    grp_fu_1450_p_ce <= grp_fu_1751_ce;
    grp_fu_1450_p_din0 <= grp_fu_1751_p0;
    grp_fu_1450_p_din1 <= grp_fu_1751_p1;
    grp_fu_1454_p_ce <= grp_fu_1756_ce;
    grp_fu_1454_p_din0 <= grp_fu_1756_p0;
    grp_fu_1454_p_din1 <= grp_fu_1756_p1;
    grp_fu_1458_p_ce <= grp_fu_1761_ce;
    grp_fu_1458_p_din0 <= grp_fu_1761_p0;
    grp_fu_1458_p_din1 <= grp_fu_1761_p1;
    grp_fu_1462_p_ce <= grp_fu_1766_ce;
    grp_fu_1462_p_din0 <= grp_fu_1766_p0;
    grp_fu_1462_p_din1 <= grp_fu_1766_p1;
    grp_fu_1466_p_ce <= grp_fu_1771_ce;
    grp_fu_1466_p_din0 <= grp_fu_1771_p0;
    grp_fu_1466_p_din1 <= grp_fu_1771_p1;
    grp_fu_1470_p_ce <= grp_fu_1776_ce;
    grp_fu_1470_p_din0 <= grp_fu_1776_p0;
    grp_fu_1470_p_din1 <= grp_fu_1776_p1;
    grp_fu_1474_p_ce <= grp_fu_1781_ce;
    grp_fu_1474_p_din0 <= grp_fu_1781_p0;
    grp_fu_1474_p_din1 <= grp_fu_1781_p1;
    grp_fu_1478_p_ce <= grp_fu_1791_ce;
    grp_fu_1478_p_din0 <= grp_fu_1791_p0;
    grp_fu_1478_p_din1 <= grp_fu_1791_p1;
    grp_fu_1482_p_ce <= grp_fu_1796_ce;
    grp_fu_1482_p_din0 <= grp_fu_1796_p0;
    grp_fu_1482_p_din1 <= grp_fu_1796_p1;
    grp_fu_1486_p_ce <= grp_fu_1800_ce;
    grp_fu_1486_p_din0 <= grp_fu_1800_p0;
    grp_fu_1486_p_din1 <= grp_fu_1800_p1;
    grp_fu_1490_p_ce <= grp_fu_1804_ce;
    grp_fu_1490_p_din0 <= grp_fu_1804_p0;
    grp_fu_1490_p_din1 <= grp_fu_1804_p1;
    grp_fu_1494_p_ce <= grp_fu_1808_ce;
    grp_fu_1494_p_din0 <= grp_fu_1808_p0;
    grp_fu_1494_p_din1 <= grp_fu_1808_p1;
    grp_fu_1498_p_ce <= grp_fu_1812_ce;
    grp_fu_1498_p_din0 <= grp_fu_1812_p0;
    grp_fu_1498_p_din1 <= grp_fu_1812_p1;
    grp_fu_1502_p_ce <= grp_fu_1816_ce;
    grp_fu_1502_p_din0 <= grp_fu_1816_p0;
    grp_fu_1502_p_din1 <= grp_fu_1816_p1;
    grp_fu_1506_p_ce <= grp_fu_1820_ce;
    grp_fu_1506_p_din0 <= grp_fu_1820_p0;
    grp_fu_1506_p_din1 <= grp_fu_1820_p1;
    grp_fu_1510_p_ce <= grp_fu_1824_ce;
    grp_fu_1510_p_din0 <= grp_fu_1824_p0;
    grp_fu_1510_p_din1 <= grp_fu_1824_p1;
    grp_fu_1514_p_ce <= grp_fu_1828_ce;
    grp_fu_1514_p_din0 <= grp_fu_1828_p0;
    grp_fu_1514_p_din1 <= grp_fu_1828_p1;
    grp_fu_1518_p_ce <= grp_fu_1832_ce;
    grp_fu_1518_p_din0 <= grp_fu_1832_p0;
    grp_fu_1518_p_din1 <= grp_fu_1832_p1;
    grp_fu_1522_p_ce <= grp_fu_1836_ce;
    grp_fu_1522_p_din0 <= grp_fu_1836_p0;
    grp_fu_1522_p_din1 <= grp_fu_1836_p1;
    grp_fu_1526_p_ce <= grp_fu_1840_ce;
    grp_fu_1526_p_din0 <= grp_fu_1840_p0;
    grp_fu_1526_p_din1 <= grp_fu_1840_p1;
    grp_fu_1530_p_ce <= grp_fu_1844_ce;
    grp_fu_1530_p_din0 <= grp_fu_1844_p0;
    grp_fu_1530_p_din1 <= grp_fu_1844_p1;
    grp_fu_1534_p_ce <= grp_fu_1848_ce;
    grp_fu_1534_p_din0 <= grp_fu_1848_p0;
    grp_fu_1534_p_din1 <= grp_fu_1848_p1;
    grp_fu_1538_p_ce <= grp_fu_1852_ce;
    grp_fu_1538_p_din0 <= grp_fu_1852_p0;
    grp_fu_1538_p_din1 <= grp_fu_1852_p1;
    grp_fu_1542_p_ce <= grp_fu_1856_ce;
    grp_fu_1542_p_din0 <= grp_fu_1856_p0;
    grp_fu_1542_p_din1 <= grp_fu_1856_p1;
    grp_fu_1546_p_ce <= grp_fu_1860_ce;
    grp_fu_1546_p_din0 <= grp_fu_1860_p0;
    grp_fu_1546_p_din1 <= grp_fu_1860_p1;
    grp_fu_1550_p_ce <= grp_fu_1864_ce;
    grp_fu_1550_p_din0 <= grp_fu_1864_p0;
    grp_fu_1550_p_din1 <= grp_fu_1864_p1;
    grp_fu_1554_p_ce <= grp_fu_1880_ce;
    grp_fu_1554_p_din0 <= grp_fu_1880_p0;
    grp_fu_1554_p_din1 <= grp_fu_1880_p1;
    grp_fu_1558_p_ce <= grp_fu_1887_ce;
    grp_fu_1558_p_din0 <= grp_fu_1887_p0;
    grp_fu_1558_p_din1 <= grp_fu_1887_p1;
    grp_fu_1562_p_ce <= grp_fu_1893_ce;
    grp_fu_1562_p_din0 <= grp_fu_1893_p0;
    grp_fu_1562_p_din1 <= grp_fu_1893_p1;
    grp_fu_1566_p_ce <= grp_fu_1899_ce;
    grp_fu_1566_p_din0 <= grp_fu_1899_p0;
    grp_fu_1566_p_din1 <= grp_fu_1899_p1;
    grp_fu_1570_p_ce <= grp_fu_1905_ce;
    grp_fu_1570_p_din0 <= grp_fu_1905_p0;
    grp_fu_1570_p_din1 <= grp_fu_1905_p1;
    grp_fu_1574_p_ce <= grp_fu_1911_ce;
    grp_fu_1574_p_din0 <= grp_fu_1911_p0;
    grp_fu_1574_p_din1 <= grp_fu_1911_p1;
    grp_fu_1578_p_ce <= grp_fu_1917_ce;
    grp_fu_1578_p_din0 <= grp_fu_1917_p0;
    grp_fu_1578_p_din1 <= grp_fu_1917_p1;
    grp_fu_1582_p_ce <= grp_fu_1924_ce;
    grp_fu_1582_p_din0 <= grp_fu_1924_p0;
    grp_fu_1582_p_din1 <= grp_fu_1924_p1;
    grp_fu_1586_p_ce <= grp_fu_1930_ce;
    grp_fu_1586_p_din0 <= grp_fu_1930_p0;
    grp_fu_1586_p_din1 <= grp_fu_1930_p1;
    grp_fu_1590_p_ce <= grp_fu_1936_ce;
    grp_fu_1590_p_din0 <= grp_fu_1936_p0;
    grp_fu_1590_p_din1 <= grp_fu_1936_p1;
    grp_fu_1594_p_ce <= grp_fu_1942_ce;
    grp_fu_1594_p_din0 <= grp_fu_1942_p0;
    grp_fu_1594_p_din1 <= grp_fu_1942_p1;
    grp_fu_1598_p_ce <= grp_fu_1948_ce;
    grp_fu_1598_p_din0 <= grp_fu_1948_p0;
    grp_fu_1598_p_din1 <= grp_fu_1948_p1;
    grp_fu_1602_p_ce <= grp_fu_1955_ce;
    grp_fu_1602_p_din0 <= grp_fu_1955_p0;
    grp_fu_1602_p_din1 <= grp_fu_1955_p1;
    grp_fu_1606_p_ce <= grp_fu_1961_ce;
    grp_fu_1606_p_din0 <= grp_fu_1961_p0;
    grp_fu_1606_p_din1 <= grp_fu_1961_p1;
    grp_fu_1610_p_ce <= grp_fu_1967_ce;
    grp_fu_1610_p_din0 <= grp_fu_1967_p0;
    grp_fu_1610_p_din1 <= grp_fu_1967_p1;
    grp_fu_1614_p_ce <= grp_fu_1973_ce;
    grp_fu_1614_p_din0 <= grp_fu_1973_p0;
    grp_fu_1614_p_din1 <= grp_fu_1973_p1;
    grp_fu_1618_p_ce <= grp_fu_1979_ce;
    grp_fu_1618_p_din0 <= grp_fu_1979_p0;
    grp_fu_1618_p_din1 <= grp_fu_1979_p1;
    grp_fu_1622_p_ce <= grp_fu_1986_ce;
    grp_fu_1622_p_din0 <= grp_fu_1986_p0;
    grp_fu_1622_p_din1 <= grp_fu_1986_p1;
    grp_fu_1626_p_ce <= grp_fu_1992_ce;
    grp_fu_1626_p_din0 <= grp_fu_1992_p0;
    grp_fu_1626_p_din1 <= grp_fu_1992_p1;
    grp_fu_1630_p_ce <= grp_fu_1998_ce;
    grp_fu_1630_p_din0 <= grp_fu_1998_p0;
    grp_fu_1630_p_din1 <= grp_fu_1998_p1;
    grp_fu_1634_p_ce <= grp_fu_2004_ce;
    grp_fu_1634_p_din0 <= grp_fu_2004_p0;
    grp_fu_1634_p_din1 <= grp_fu_2004_p1;
    grp_fu_1638_p_ce <= grp_fu_2011_ce;
    grp_fu_1638_p_din0 <= grp_fu_2011_p0;
    grp_fu_1638_p_din1 <= grp_fu_2011_p1;
    grp_fu_1642_p_ce <= grp_fu_2017_ce;
    grp_fu_1642_p_din0 <= grp_fu_2017_p0;
    grp_fu_1642_p_din1 <= grp_fu_2017_p1;
    grp_fu_1646_p_ce <= grp_fu_2023_ce;
    grp_fu_1646_p_din0 <= grp_fu_2023_p0;
    grp_fu_1646_p_din1 <= grp_fu_2023_p1;
    grp_fu_1650_p_ce <= grp_fu_2030_ce;
    grp_fu_1650_p_din0 <= grp_fu_2030_p0;
    grp_fu_1650_p_din1 <= grp_fu_2030_p1;
    grp_fu_1654_p_ce <= grp_fu_2036_ce;
    grp_fu_1654_p_din0 <= grp_fu_2036_p0;
    grp_fu_1654_p_din1 <= grp_fu_2036_p1;
    grp_fu_1658_p_ce <= grp_fu_2042_ce;
    grp_fu_1658_p_din0 <= grp_fu_2042_p0;
    grp_fu_1658_p_din1 <= grp_fu_2042_p1;
    grp_fu_1662_p_ce <= grp_fu_2049_ce;
    grp_fu_1662_p_din0 <= grp_fu_2049_p0;
    grp_fu_1662_p_din1 <= grp_fu_2049_p1;
    grp_fu_1666_p_ce <= grp_fu_2055_ce;
    grp_fu_1666_p_din0 <= grp_fu_2055_p0;
    grp_fu_1666_p_din1 <= grp_fu_2055_p1;
    grp_fu_1670_p_ce <= grp_fu_1868_ce;
    grp_fu_1670_p_din0 <= grp_fu_1868_p0;
    grp_fu_1670_p_din1 <= grp_fu_1868_p1;
    grp_fu_1674_p_ce <= grp_fu_1872_ce;
    grp_fu_1674_p_din0 <= grp_fu_1872_p0;
    grp_fu_1674_p_din1 <= grp_fu_1872_p1;
    grp_fu_1678_p_ce <= grp_fu_1876_ce;
    grp_fu_1678_p_din0 <= grp_fu_1876_p0;
    grp_fu_1678_p_din1 <= grp_fu_1876_p1;
    grp_fu_1682_p_ce <= grp_fu_2062_ce;
    grp_fu_1682_p_din0 <= grp_fu_2062_p0;
    grp_fu_1682_p_din1 <= grp_fu_2062_p1;
    grp_fu_1686_p_ce <= grp_fu_2068_ce;
    grp_fu_1686_p_din0 <= grp_fu_2068_p0;
    grp_fu_1686_p_din1 <= grp_fu_2068_p1;
    grp_fu_1690_p_ce <= grp_fu_2075_ce;
    grp_fu_1690_p_din0 <= grp_fu_2075_p0;
    grp_fu_1690_p_din1 <= grp_fu_2075_p1;

    grp_fu_1736_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1736_ce <= ap_const_logic_1;
        else 
            grp_fu_1736_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1736_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2670, reg_2754, grp_fu_1554_p_dout0, grp_fu_1646_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1736_p0 <= reg_2754;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1736_p0 <= reg_2670;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1736_p0 <= grp_fu_1646_p_dout0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1736_p0 <= grp_fu_1554_p_dout0;
        else 
            grp_fu_1736_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1736_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2568, reg_2610, reg_2736, mul147_s_reg_4180, mul147_32_reg_4185, mul147_33_reg_4190, mul147_34_reg_4195, mul147_35_reg_4200, mul147_37_reg_4260, mul147_10_2_reg_4345, mul147_10_3_reg_4450, mul147_10_4_reg_4455, mul147_10_5_reg_4570, mul147_10_7_reg_4705)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1736_p1 <= mul147_10_7_reg_4705;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1736_p1 <= mul147_37_reg_4260;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1736_p1 <= reg_2610;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1736_p1 <= reg_2568;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1736_p1 <= mul147_10_5_reg_4570;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1736_p1 <= mul147_35_reg_4200;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1736_p1 <= mul147_10_4_reg_4455;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1736_p1 <= mul147_34_reg_4195;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1736_p1 <= mul147_10_3_reg_4450;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1736_p1 <= mul147_33_reg_4190;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1736_p1 <= mul147_10_2_reg_4345;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1736_p1 <= mul147_32_reg_4185;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1736_p1 <= reg_2736;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1736_p1 <= mul147_s_reg_4180;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1736_p1 <= ap_const_lv16_3E29;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1736_p1 <= ap_const_lv16_C02F;
        else 
            grp_fu_1736_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1741_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1741_ce <= ap_const_logic_1;
        else 
            grp_fu_1741_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1741_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2676, reg_2760, grp_fu_1578_p_dout0, grp_fu_1658_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1741_p0 <= reg_2760;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1741_p0 <= reg_2676;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1741_p0 <= grp_fu_1658_p_dout0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1741_p0 <= grp_fu_1578_p_dout0;
        else 
            grp_fu_1741_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1741_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2616, reg_2742, mul147_1_1_reg_4205, mul147_1_2_reg_4210, mul147_1_3_reg_4215, mul147_1_4_reg_4220, mul147_1_5_reg_4265, mul147_1_6_reg_4270, mul147_1_7_reg_4360, mul147_11_2_reg_4460, mul147_11_4_reg_4575, mul147_11_5_reg_4580, mul147_11_6_reg_4715, mul147_11_7_reg_4720)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1741_p1 <= mul147_11_7_reg_4720;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1741_p1 <= mul147_1_7_reg_4360;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1741_p1 <= mul147_11_6_reg_4715;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1741_p1 <= mul147_1_6_reg_4270;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1741_p1 <= mul147_11_5_reg_4580;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1741_p1 <= mul147_1_5_reg_4265;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1741_p1 <= mul147_11_4_reg_4575;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1741_p1 <= mul147_1_4_reg_4220;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1741_p1 <= reg_2616;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1741_p1 <= mul147_1_3_reg_4215;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1741_p1 <= mul147_11_2_reg_4460;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1741_p1 <= mul147_1_2_reg_4210;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1741_p1 <= reg_2742;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1741_p1 <= mul147_1_1_reg_4205;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1741_p1 <= ap_const_lv16_B764;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1741_p1 <= ap_const_lv16_36CE;
        else 
            grp_fu_1741_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1746_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1746_ce <= ap_const_logic_1;
        else 
            grp_fu_1746_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1746_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2682, reg_2766, grp_fu_1598_p_dout0, grp_fu_1666_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1746_p0 <= reg_2766;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1746_p0 <= reg_2682;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1746_p0 <= grp_fu_1666_p_dout0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1746_p0 <= grp_fu_1598_p_dout0;
        else 
            grp_fu_1746_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1746_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2586, reg_2623, reg_2736, reg_2748, mul147_2_2_reg_4225, mul147_2_3_reg_4230, mul147_2_4_reg_4235, mul147_2_5_reg_4275, mul147_2_6_reg_4280, mul147_2_7_reg_4370, mul147_12_2_reg_4465, mul147_12_3_reg_4470, mul147_12_5_reg_4585, mul147_12_7_reg_4725)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1746_p1 <= mul147_12_7_reg_4725;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1746_p1 <= mul147_2_7_reg_4370;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1746_p1 <= reg_2736;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1746_p1 <= mul147_2_6_reg_4280;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1746_p1 <= mul147_12_5_reg_4585;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1746_p1 <= mul147_2_5_reg_4275;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1746_p1 <= reg_2623;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1746_p1 <= mul147_2_4_reg_4235;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1746_p1 <= mul147_12_3_reg_4470;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1746_p1 <= mul147_2_3_reg_4230;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1746_p1 <= mul147_12_2_reg_4465;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1746_p1 <= mul147_2_2_reg_4225;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1746_p1 <= reg_2748;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1746_p1 <= reg_2586;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1746_p1 <= ap_const_lv16_BA54;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1746_p1 <= ap_const_lv16_BD37;
        else 
            grp_fu_1746_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1751_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1751_ce <= ap_const_logic_1;
        else 
            grp_fu_1751_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1751_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2688, reg_2772, grp_fu_1618_p_dout0, grp_fu_1686_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1751_p0 <= reg_2772;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1751_p0 <= reg_2688;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1751_p0 <= grp_fu_1686_p_dout0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1751_p0 <= grp_fu_1618_p_dout0;
        else 
            grp_fu_1751_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1751_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2574, reg_2598, reg_2629, reg_2636, reg_2742, mul147_3_2_reg_4240, mul147_3_3_reg_4245, mul147_3_5_reg_4285, mul147_3_6_reg_4380, mul147_3_7_reg_4385, mul147_13_2_reg_4475, mul147_13_3_reg_4590, mul147_13_7_reg_4870)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1751_p1 <= mul147_13_7_reg_4870;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1751_p1 <= mul147_3_7_reg_4385;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1751_p1 <= reg_2742;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1751_p1 <= mul147_3_6_reg_4380;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1751_p1 <= mul147_3_5_reg_4285;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1751_p1 <= reg_2636;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1751_p1 <= reg_2574;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1751_p1 <= mul147_13_3_reg_4590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1751_p1 <= mul147_3_3_reg_4245;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1751_p1 <= mul147_13_2_reg_4475;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1751_p1 <= mul147_3_2_reg_4240;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1751_p1 <= reg_2629;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1751_p1 <= reg_2598;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1751_p1 <= ap_const_lv16_B287;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1751_p1 <= ap_const_lv16_3C8A;
        else 
            grp_fu_1751_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1756_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1756_ce <= ap_const_logic_1;
        else 
            grp_fu_1756_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1756_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2694, reg_2778, grp_fu_1634_p_dout0, grp_fu_1690_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1756_p0 <= reg_2778;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1756_p0 <= reg_2694;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1756_p0 <= grp_fu_1690_p_dout0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1756_p0 <= grp_fu_1634_p_dout0;
        else 
            grp_fu_1756_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1756_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2610, reg_2642, reg_2649, reg_2748, mul147_4_2_reg_4250, mul147_4_3_reg_4290, mul147_4_4_reg_4295, mul147_4_5_reg_4300, mul147_4_6_reg_4390, mul147_4_7_reg_4395, mul147_14_2_reg_4480, mul147_14_3_reg_4595, mul147_14_7_reg_4880)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1756_p1 <= mul147_14_7_reg_4880;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1756_p1 <= mul147_4_7_reg_4395;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1756_p1 <= reg_2748;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1756_p1 <= mul147_4_6_reg_4390;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1756_p1 <= mul147_4_5_reg_4300;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1756_p1 <= reg_2649;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1756_p1 <= mul147_4_4_reg_4295;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1756_p1 <= mul147_14_3_reg_4595;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1756_p1 <= mul147_4_3_reg_4290;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1756_p1 <= mul147_14_2_reg_4480;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1756_p1 <= mul147_4_2_reg_4250;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1756_p1 <= reg_2642;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1756_p1 <= reg_2610;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1756_p1 <= ap_const_lv16_3E42;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1756_p1 <= ap_const_lv16_AF16;
        else 
            grp_fu_1756_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1761_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1761_ce <= ap_const_logic_1;
        else 
            grp_fu_1761_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1761_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2700, reg_2754, reg_2861, grp_fu_1646_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1761_p0 <= reg_2861;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1761_p0 <= reg_2754;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1761_p0 <= reg_2700;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1761_p0 <= grp_fu_1646_p_dout0;
        else 
            grp_fu_1761_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1761_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2580, reg_2623, mul147_5_2_reg_4255, mul147_5_4_reg_4305, mul147_5_5_reg_4400, mul147_5_6_reg_4405, mul147_5_7_reg_4535, mul147_10_8_reg_4710, mul147_10_9_reg_4840, mul147_10_s_reg_4845, mul147_10_10_reg_5000_pp0_iter1_reg, mul147_10_11_reg_5005_pp0_iter1_reg, mul147_10_12_reg_5160_pp0_iter1_reg, mul147_10_13_reg_5165_pp0_iter1_reg, mul147_10_14_reg_5320_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1761_p1 <= mul147_10_14_reg_5320_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1761_p1 <= mul147_10_13_reg_5165_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1761_p1 <= mul147_10_12_reg_5160_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1761_p1 <= mul147_10_11_reg_5005_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1761_p1 <= mul147_10_10_reg_5000_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1761_p1 <= mul147_10_s_reg_4845;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1761_p1 <= mul147_10_9_reg_4840;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1761_p1 <= mul147_10_8_reg_4710;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1761_p1 <= mul147_5_7_reg_4535;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1761_p1 <= mul147_5_6_reg_4405;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1761_p1 <= mul147_5_5_reg_4400;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1761_p1 <= mul147_5_4_reg_4305;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1761_p1 <= reg_2580;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1761_p1 <= mul147_5_2_reg_4255;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1761_p1 <= reg_2623;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1761_p1 <= ap_const_lv16_B866;
        else 
            grp_fu_1761_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1766_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1766_ce <= ap_const_logic_1;
        else 
            grp_fu_1766_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1766_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2706, reg_2760, reg_2867, grp_fu_1658_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1766_p0 <= reg_2867;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1766_p0 <= reg_2760;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1766_p0 <= reg_2706;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1766_p0 <= grp_fu_1658_p_dout0;
        else 
            grp_fu_1766_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1766_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2586, reg_2636, mul147_6_2_reg_4310, mul147_6_3_reg_4315, mul147_6_4_reg_4320, mul147_6_5_reg_4410, mul147_6_6_reg_4415, mul147_11_8_reg_4850, mul147_11_9_reg_4855, mul147_11_s_reg_5010, mul147_11_10_reg_5015_pp0_iter1_reg, mul147_11_11_reg_5170_pp0_iter1_reg, mul147_11_12_reg_5175_pp0_iter1_reg, mul147_11_13_reg_5330_pp0_iter1_reg, mul147_11_14_reg_5335_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1766_p1 <= mul147_11_14_reg_5335_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1766_p1 <= mul147_11_13_reg_5330_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1766_p1 <= mul147_11_12_reg_5175_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1766_p1 <= mul147_11_11_reg_5170_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1766_p1 <= mul147_11_10_reg_5015_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1766_p1 <= mul147_11_s_reg_5010;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1766_p1 <= mul147_11_9_reg_4855;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1766_p1 <= mul147_11_8_reg_4850;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1766_p1 <= reg_2586;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1766_p1 <= mul147_6_6_reg_4415;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1766_p1 <= mul147_6_5_reg_4410;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1766_p1 <= mul147_6_4_reg_4320;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1766_p1 <= mul147_6_3_reg_4315;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1766_p1 <= mul147_6_2_reg_4310;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1766_p1 <= reg_2636;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1766_p1 <= ap_const_lv16_B92B;
        else 
            grp_fu_1766_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1771_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1771_ce <= ap_const_logic_1;
        else 
            grp_fu_1771_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1771_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2712, reg_2766, reg_2873, grp_fu_1666_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1771_p0 <= reg_2873;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1771_p0 <= reg_2766;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1771_p0 <= reg_2712;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1771_p0 <= grp_fu_1666_p_dout0;
        else 
            grp_fu_1771_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1771_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2592, reg_2649, mul147_7_3_reg_4325, mul147_7_4_reg_4420, mul147_7_5_reg_4425, mul147_7_6_reg_4550, mul147_7_7_reg_4555, mul147_12_8_reg_4860, mul147_12_9_reg_4865, mul147_12_s_reg_5020, mul147_12_10_reg_5025_pp0_iter1_reg, mul147_12_11_reg_5180_pp0_iter1_reg, mul147_12_12_reg_5185_pp0_iter1_reg, mul147_12_13_reg_5340_pp0_iter1_reg, mul147_12_14_reg_5345_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1771_p1 <= mul147_12_14_reg_5345_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1771_p1 <= mul147_12_13_reg_5340_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1771_p1 <= mul147_12_12_reg_5185_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1771_p1 <= mul147_12_11_reg_5180_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1771_p1 <= mul147_12_10_reg_5025_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1771_p1 <= mul147_12_s_reg_5020;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1771_p1 <= mul147_12_9_reg_4865;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1771_p1 <= mul147_12_8_reg_4860;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1771_p1 <= mul147_7_7_reg_4555;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1771_p1 <= mul147_7_6_reg_4550;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1771_p1 <= mul147_7_5_reg_4425;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1771_p1 <= mul147_7_4_reg_4420;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1771_p1 <= mul147_7_3_reg_4325;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1771_p1 <= reg_2592;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1771_p1 <= reg_2649;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1771_p1 <= ap_const_lv16_BF0E;
        else 
            grp_fu_1771_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1776_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1776_ce <= ap_const_logic_1;
        else 
            grp_fu_1776_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1776_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2718, reg_2772, reg_2879, grp_fu_1686_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1776_p0 <= reg_2879;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1776_p0 <= reg_2772;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1776_p0 <= reg_2718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1776_p0 <= grp_fu_1686_p_dout0;
        else 
            grp_fu_1776_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1776_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2598, reg_2604, reg_2724, mul147_8_2_reg_4330, mul147_8_4_reg_4430, mul147_8_5_reg_4435, mul147_8_6_reg_4560, mul147_13_8_reg_4875, mul147_13_9_reg_5030, mul147_13_s_reg_5035, mul147_13_10_reg_5190, mul147_13_11_reg_5195_pp0_iter1_reg, mul147_13_12_reg_5350_pp0_iter1_reg, mul147_13_13_reg_5355_pp0_iter1_reg, mul147_13_14_reg_5510_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1776_p1 <= mul147_13_14_reg_5510_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1776_p1 <= mul147_13_13_reg_5355_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1776_p1 <= mul147_13_12_reg_5350_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1776_p1 <= mul147_13_11_reg_5195_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1776_p1 <= mul147_13_10_reg_5190;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1776_p1 <= mul147_13_s_reg_5035;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1776_p1 <= mul147_13_9_reg_5030;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1776_p1 <= mul147_13_8_reg_4875;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1776_p1 <= reg_2598;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1776_p1 <= mul147_8_6_reg_4560;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1776_p1 <= mul147_8_5_reg_4435;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1776_p1 <= mul147_8_4_reg_4430;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1776_p1 <= reg_2604;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1776_p1 <= mul147_8_2_reg_4330;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1776_p1 <= reg_2724;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1776_p1 <= ap_const_lv16_BB3A;
        else 
            grp_fu_1776_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1781_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1781_ce <= ap_const_logic_1;
        else 
            grp_fu_1781_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1781_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2730, reg_2778, reg_2885, grp_fu_1690_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            grp_fu_1781_p0 <= reg_2885;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1781_p0 <= reg_2778;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            grp_fu_1781_p0 <= reg_2730;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1781_p0 <= grp_fu_1690_p_dout0;
        else 
            grp_fu_1781_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1781_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2724, mul147_9_1_reg_4335, mul147_9_2_reg_4340, mul147_9_3_reg_4440, mul147_9_4_reg_4445, mul147_9_6_reg_4565, mul147_9_7_reg_4695, mul147_14_8_reg_4885, mul147_14_9_reg_5040, mul147_14_s_reg_5045, mul147_14_10_reg_5200, mul147_14_11_reg_5205_pp0_iter1_reg, mul147_14_12_reg_5360_pp0_iter1_reg, mul147_14_13_reg_5365_pp0_iter1_reg, mul147_14_14_reg_5520_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1781_p1 <= mul147_14_14_reg_5520_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1781_p1 <= mul147_14_13_reg_5365_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1781_p1 <= mul147_14_12_reg_5360_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1781_p1 <= mul147_14_11_reg_5205_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1781_p1 <= mul147_14_10_reg_5200;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1781_p1 <= mul147_14_s_reg_5045;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1781_p1 <= mul147_14_9_reg_5040;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1781_p1 <= mul147_14_8_reg_4885;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1781_p1 <= mul147_9_7_reg_4695;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1781_p1 <= mul147_9_6_reg_4565;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1781_p1 <= reg_2724;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1781_p1 <= mul147_9_4_reg_4445;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1781_p1 <= mul147_9_3_reg_4440;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1781_p1 <= mul147_9_2_reg_4340;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1781_p1 <= mul147_9_1_reg_4335;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1781_p1 <= ap_const_lv16_BF33;
        else 
            grp_fu_1781_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1791_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1791_ce <= ap_const_logic_1;
        else 
            grp_fu_1791_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1791_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2670, reg_2784, reg_2861, reg_2958, grp_fu_1686_p_dout0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_1791_p0 <= reg_2958;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1791_p0 <= reg_2861;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1791_p0 <= reg_2670;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1791_p0 <= reg_2784;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1791_p0 <= grp_fu_1686_p_dout0;
        else 
            grp_fu_1791_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1791_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2655, reg_2663, mul147_38_reg_4350, mul147_15_3_reg_4600, mul147_15_4_reg_4730, mul147_15_5_reg_4735, mul147_15_6_reg_4890, mul147_10_15_reg_5325_pp0_iter1_reg, mul147_10_16_reg_5480_pp0_iter1_reg, mul147_10_17_reg_5485_pp0_iter1_reg, mul147_10_18_reg_5640_pp0_iter1_reg, mul147_10_19_reg_5645_pp0_iter1_reg, mul147_10_20_reg_5800_pp0_iter1_reg, mul147_10_21_reg_5805_pp0_iter2_reg, mul147_10_22_reg_5960_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1791_p1 <= mul147_10_22_reg_5960_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1791_p1 <= mul147_10_21_reg_5805_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1791_p1 <= mul147_10_20_reg_5800_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1791_p1 <= mul147_10_19_reg_5645_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1791_p1 <= mul147_10_18_reg_5640_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1791_p1 <= mul147_10_17_reg_5485_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1791_p1 <= mul147_10_16_reg_5480_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1791_p1 <= mul147_10_15_reg_5325_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1791_p1 <= mul147_38_reg_4350;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1791_p1 <= mul147_15_6_reg_4890;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1791_p1 <= mul147_15_5_reg_4735;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1791_p1 <= mul147_15_4_reg_4730;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1791_p1 <= mul147_15_3_reg_4600;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1791_p1 <= reg_2655;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1791_p1 <= reg_2663;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1791_p1 <= ap_const_lv16_3D54;
        else 
            grp_fu_1791_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1796_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1796_ce <= ap_const_logic_1;
        else 
            grp_fu_1796_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1796_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2676, reg_2784, reg_2791, reg_2867, reg_2964)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_1796_p0 <= reg_2964;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1796_p0 <= reg_2867;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1796_p0 <= reg_2791;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1796_p0 <= reg_2784;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1796_p0 <= reg_2676;
        else 
            grp_fu_1796_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1796_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_39_reg_4355, mul147_1_8_reg_4365, mul147_40_reg_4485_pp0_iter1_reg, mul147_41_reg_4490_pp0_iter1_reg, mul147_42_reg_4605_pp0_iter1_reg, mul147_43_reg_4610_pp0_iter1_reg, mul147_44_reg_4740_pp0_iter1_reg, mul147_45_reg_4745_pp0_iter1_reg, mul147_11_15_reg_5490_pp0_iter1_reg, mul147_11_16_reg_5495_pp0_iter1_reg, mul147_11_17_reg_5650_pp0_iter1_reg, mul147_11_18_reg_5655_pp0_iter1_reg, mul147_11_19_reg_5810_pp0_iter1_reg, mul147_11_20_reg_5815_pp0_iter1_reg, mul147_11_21_reg_5970_pp0_iter2_reg, mul147_11_22_reg_5975_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1796_p1 <= mul147_11_22_reg_5975_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1796_p1 <= mul147_11_21_reg_5970_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1796_p1 <= mul147_11_20_reg_5815_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1796_p1 <= mul147_11_19_reg_5810_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1796_p1 <= mul147_11_18_reg_5655_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1796_p1 <= mul147_11_17_reg_5650_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1796_p1 <= mul147_11_16_reg_5495_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1796_p1 <= mul147_11_15_reg_5490_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1796_p1 <= mul147_45_reg_4745_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1796_p1 <= mul147_44_reg_4740_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1796_p1 <= mul147_43_reg_4610_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1796_p1 <= mul147_42_reg_4605_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1796_p1 <= mul147_41_reg_4490_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1796_p1 <= mul147_40_reg_4485_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1796_p1 <= mul147_39_reg_4355;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1796_p1 <= mul147_1_8_reg_4365;
        else 
            grp_fu_1796_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1800_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1800_ce <= ap_const_logic_1;
        else 
            grp_fu_1800_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1800_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2682, reg_2791, reg_2798, reg_2873, reg_2970)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_1800_p0 <= reg_2970;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1800_p0 <= reg_2873;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1800_p0 <= reg_2798;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1800_p0 <= reg_2791;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1800_p0 <= reg_2682;
        else 
            grp_fu_1800_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1800_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_2_8_reg_4375, mul147_1_9_reg_4495, mul147_1_s_reg_4500_pp0_iter1_reg, mul147_1_10_reg_4615_pp0_iter1_reg, mul147_1_11_reg_4620_pp0_iter1_reg, mul147_1_12_reg_4750_pp0_iter1_reg, mul147_1_13_reg_4755_pp0_iter1_reg, mul147_1_14_reg_4910_pp0_iter1_reg, mul147_12_15_reg_5500_pp0_iter1_reg, mul147_12_16_reg_5505_pp0_iter1_reg, mul147_12_17_reg_5660_pp0_iter1_reg, mul147_12_18_reg_5665_pp0_iter1_reg, mul147_12_19_reg_5820_pp0_iter1_reg, mul147_12_20_reg_5825_pp0_iter1_reg, mul147_12_21_reg_5980_pp0_iter2_reg, mul147_12_22_reg_5985_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1800_p1 <= mul147_12_22_reg_5985_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1800_p1 <= mul147_12_21_reg_5980_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1800_p1 <= mul147_12_20_reg_5825_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1800_p1 <= mul147_12_19_reg_5820_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1800_p1 <= mul147_12_18_reg_5665_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1800_p1 <= mul147_12_17_reg_5660_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1800_p1 <= mul147_12_16_reg_5505_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1800_p1 <= mul147_12_15_reg_5500_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1800_p1 <= mul147_1_14_reg_4910_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1800_p1 <= mul147_1_13_reg_4755_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1800_p1 <= mul147_1_12_reg_4750_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1800_p1 <= mul147_1_11_reg_4620_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1800_p1 <= mul147_1_10_reg_4615_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1800_p1 <= mul147_1_s_reg_4500_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1800_p1 <= mul147_1_9_reg_4495;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1800_p1 <= mul147_2_8_reg_4375;
        else 
            grp_fu_1800_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1804_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1804_ce <= ap_const_logic_1;
        else 
            grp_fu_1804_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1804_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2688, reg_2798, reg_2805, reg_2879, reg_2976)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_1804_p0 <= reg_2976;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1804_p0 <= reg_2879;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1804_p0 <= reg_2805;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1804_p0 <= reg_2798;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1804_p0 <= reg_2688;
        else 
            grp_fu_1804_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1804_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_2_9_reg_4505, mul147_2_s_reg_4510_pp0_iter1_reg, mul147_3_8_reg_4515, mul147_2_10_reg_4625_pp0_iter1_reg, mul147_2_11_reg_4630_pp0_iter1_reg, mul147_2_12_reg_4760_pp0_iter1_reg, mul147_2_13_reg_4765_pp0_iter1_reg, mul147_2_14_reg_4920_pp0_iter1_reg, mul147_13_15_reg_5515_pp0_iter1_reg, mul147_13_16_reg_5670_pp0_iter1_reg, mul147_13_17_reg_5675_pp0_iter1_reg, mul147_13_18_reg_5830_pp0_iter1_reg, mul147_13_19_reg_5835_pp0_iter1_reg, mul147_13_20_reg_5990_pp0_iter1_reg, mul147_13_21_reg_5995_pp0_iter2_reg, mul147_13_22_reg_6150_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1804_p1 <= mul147_13_22_reg_6150_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1804_p1 <= mul147_13_21_reg_5995_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1804_p1 <= mul147_13_20_reg_5990_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1804_p1 <= mul147_13_19_reg_5835_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1804_p1 <= mul147_13_18_reg_5830_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1804_p1 <= mul147_13_17_reg_5675_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1804_p1 <= mul147_13_16_reg_5670_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1804_p1 <= mul147_13_15_reg_5515_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1804_p1 <= mul147_2_14_reg_4920_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1804_p1 <= mul147_2_13_reg_4765_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1804_p1 <= mul147_2_12_reg_4760_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1804_p1 <= mul147_2_11_reg_4630_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1804_p1 <= mul147_2_10_reg_4625_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1804_p1 <= mul147_2_s_reg_4510_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1804_p1 <= mul147_2_9_reg_4505;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1804_p1 <= mul147_3_8_reg_4515;
        else 
            grp_fu_1804_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1808_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1808_ce <= ap_const_logic_1;
        else 
            grp_fu_1808_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1808_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2694, reg_2805, reg_2812, reg_2885, reg_2982)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_1808_p0 <= reg_2982;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1808_p0 <= reg_2885;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1808_p0 <= reg_2812;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1808_p0 <= reg_2805;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1808_p0 <= reg_2694;
        else 
            grp_fu_1808_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1808_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_3_9_reg_4520, mul147_4_8_reg_4525, mul147_3_s_reg_4635, mul147_3_10_reg_4640_pp0_iter1_reg, mul147_3_11_reg_4770_pp0_iter1_reg, mul147_3_12_reg_4775_pp0_iter1_reg, mul147_3_13_reg_4930_pp0_iter1_reg, mul147_3_14_reg_4935_pp0_iter1_reg, mul147_14_15_reg_5525_pp0_iter1_reg, mul147_14_16_reg_5680_pp0_iter1_reg, mul147_14_17_reg_5685_pp0_iter1_reg, mul147_14_18_reg_5840_pp0_iter1_reg, mul147_14_19_reg_5845_pp0_iter1_reg, mul147_14_20_reg_6000_pp0_iter1_reg, mul147_14_21_reg_6005_pp0_iter2_reg, mul147_14_22_reg_6160_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1808_p1 <= mul147_14_22_reg_6160_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1808_p1 <= mul147_14_21_reg_6005_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1808_p1 <= mul147_14_20_reg_6000_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1808_p1 <= mul147_14_19_reg_5845_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1808_p1 <= mul147_14_18_reg_5840_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1808_p1 <= mul147_14_17_reg_5685_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1808_p1 <= mul147_14_16_reg_5680_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1808_p1 <= mul147_14_15_reg_5525_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1808_p1 <= mul147_3_14_reg_4935_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1808_p1 <= mul147_3_13_reg_4930_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1808_p1 <= mul147_3_12_reg_4775_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1808_p1 <= mul147_3_11_reg_4770_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1808_p1 <= mul147_3_10_reg_4640_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1808_p1 <= mul147_3_s_reg_4635;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1808_p1 <= mul147_3_9_reg_4520;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1808_p1 <= mul147_4_8_reg_4525;
        else 
            grp_fu_1808_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1812_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1812_ce <= ap_const_logic_1;
        else 
            grp_fu_1812_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1812_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2700, reg_2812, reg_2819, reg_2952, reg_2994, reg_3001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1812_p0 <= reg_3001;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_1812_p0 <= reg_2994;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1812_p0 <= reg_2952;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1812_p0 <= reg_2819;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1812_p0 <= reg_2812;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1812_p0 <= reg_2700;
        else 
            grp_fu_1812_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1812_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_4_9_reg_4530, mul147_5_8_reg_4540, mul147_4_s_reg_4645, mul147_4_10_reg_4650_pp0_iter1_reg, mul147_4_11_reg_4780_pp0_iter1_reg, mul147_4_12_reg_4785_pp0_iter1_reg, mul147_4_13_reg_4940_pp0_iter1_reg, mul147_4_14_reg_4945_pp0_iter1_reg, mul147_24_reg_5540_pp0_iter2_reg, mul147_15_15_reg_5690_pp0_iter1_reg, mul147_15_16_reg_5695_pp0_iter1_reg, mul147_15_17_reg_5850_pp0_iter1_reg, mul147_15_18_reg_5855_pp0_iter1_reg, mul147_15_19_reg_6010_pp0_iter1_reg, mul147_15_20_reg_6015_pp0_iter2_reg, mul147_15_21_reg_6170_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1812_p1 <= mul147_24_reg_5540_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1812_p1 <= mul147_15_21_reg_6170_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1812_p1 <= mul147_15_20_reg_6015_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1812_p1 <= mul147_15_19_reg_6010_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1812_p1 <= mul147_15_18_reg_5855_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1812_p1 <= mul147_15_17_reg_5850_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1812_p1 <= mul147_15_16_reg_5695_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1812_p1 <= mul147_15_15_reg_5690_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1812_p1 <= mul147_4_14_reg_4945_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1812_p1 <= mul147_4_13_reg_4940_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1812_p1 <= mul147_4_12_reg_4785_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1812_p1 <= mul147_4_11_reg_4780_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1812_p1 <= mul147_4_10_reg_4650_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1812_p1 <= mul147_4_s_reg_4645;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1812_p1 <= mul147_4_9_reg_4530;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1812_p1 <= mul147_5_8_reg_4540;
        else 
            grp_fu_1812_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1816_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1816_ce <= ap_const_logic_1;
        else 
            grp_fu_1816_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1816_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2706, reg_2819, reg_2826, reg_2994, reg_3008, reg_3064)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1816_p0 <= reg_3064;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1816_p0 <= reg_2994;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1816_p0 <= reg_3008;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1816_p0 <= reg_2826;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1816_p0 <= reg_2819;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1816_p0 <= reg_2706;
        else 
            grp_fu_1816_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1816_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_6_8_reg_4545, mul147_5_9_reg_4655, mul147_5_s_reg_4660, mul147_5_10_reg_4790_pp0_iter1_reg, mul147_5_11_reg_4795_pp0_iter1_reg, mul147_5_12_reg_4950_pp0_iter1_reg, mul147_5_13_reg_4955_pp0_iter1_reg, mul147_5_14_reg_5110_pp0_iter1_reg, mul147_25_reg_5545_pp0_iter2_reg, mul147_1_23_reg_5555_pp0_iter2_reg, mul147_26_reg_5700_pp0_iter2_reg, mul147_27_reg_5705_pp0_iter2_reg, mul147_28_reg_5860_pp0_iter2_reg, mul147_29_reg_5865_pp0_iter2_reg, mul147_30_reg_6020_pp0_iter2_reg, mul147_31_reg_6025_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1816_p1 <= mul147_31_reg_6025_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1816_p1 <= mul147_30_reg_6020_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1816_p1 <= mul147_29_reg_5865_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1816_p1 <= mul147_28_reg_5860_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1816_p1 <= mul147_27_reg_5705_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1816_p1 <= mul147_26_reg_5700_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1816_p1 <= mul147_25_reg_5545_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1816_p1 <= mul147_1_23_reg_5555_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1816_p1 <= mul147_5_14_reg_5110_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1816_p1 <= mul147_5_13_reg_4955_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1816_p1 <= mul147_5_12_reg_4950_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1816_p1 <= mul147_5_11_reg_4795_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1816_p1 <= mul147_5_10_reg_4790_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1816_p1 <= mul147_5_s_reg_4660;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1816_p1 <= mul147_5_9_reg_4655;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1816_p1 <= mul147_6_8_reg_4545;
        else 
            grp_fu_1816_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1820_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1820_ce <= ap_const_logic_1;
        else 
            grp_fu_1820_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1820_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2712, reg_2826, reg_2833, reg_3015, reg_3064, reg_3070)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1820_p0 <= reg_3070;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1820_p0 <= reg_3064;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1820_p0 <= reg_3015;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1820_p0 <= reg_2833;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1820_p0 <= reg_2826;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1820_p0 <= reg_2712;
        else 
            grp_fu_1820_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1820_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_6_9_reg_4665, mul147_6_s_reg_4670, mul147_7_8_reg_4675, mul147_6_10_reg_4800_pp0_iter1_reg, mul147_6_11_reg_4805_pp0_iter1_reg, mul147_6_12_reg_4960_pp0_iter1_reg, mul147_6_13_reg_4965_pp0_iter1_reg, mul147_6_14_reg_5120_pp0_iter1_reg, mul147_2_23_reg_5565_pp0_iter2_reg, mul147_1_24_reg_5710_pp0_iter2_reg, mul147_1_25_reg_5715_pp0_iter2_reg, mul147_1_26_reg_5870_pp0_iter2_reg, mul147_1_27_reg_5875_pp0_iter2_reg, mul147_1_28_reg_6030_pp0_iter2_reg, mul147_1_29_reg_6035_pp0_iter2_reg, mul147_1_30_reg_6180_pp0_iter4_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1820_p1 <= mul147_1_30_reg_6180_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1820_p1 <= mul147_1_29_reg_6035_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1820_p1 <= mul147_1_28_reg_6030_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1820_p1 <= mul147_1_27_reg_5875_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1820_p1 <= mul147_1_26_reg_5870_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1820_p1 <= mul147_1_25_reg_5715_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1820_p1 <= mul147_1_24_reg_5710_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1820_p1 <= mul147_2_23_reg_5565_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1820_p1 <= mul147_6_14_reg_5120_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1820_p1 <= mul147_6_13_reg_4965_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1820_p1 <= mul147_6_12_reg_4960_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1820_p1 <= mul147_6_11_reg_4805_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1820_p1 <= mul147_6_10_reg_4800_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1820_p1 <= mul147_6_s_reg_4670;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1820_p1 <= mul147_6_9_reg_4665;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1820_p1 <= mul147_7_8_reg_4675;
        else 
            grp_fu_1820_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1824_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1824_ce <= ap_const_logic_1;
        else 
            grp_fu_1824_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1824_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2718, reg_2833, reg_2840, reg_3022, reg_3070, reg_3076)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1824_p0 <= reg_3076;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1824_p0 <= reg_3070;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1824_p0 <= reg_3022;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1824_p0 <= reg_2840;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1824_p0 <= reg_2833;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1824_p0 <= reg_2718;
        else 
            grp_fu_1824_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1824_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_7_9_reg_4680, mul147_8_8_reg_4685, mul147_7_s_reg_4810, mul147_7_10_reg_4815_pp0_iter1_reg, mul147_7_11_reg_4970_pp0_iter1_reg, mul147_7_12_reg_4975_pp0_iter1_reg, mul147_7_13_reg_5130_pp0_iter1_reg, mul147_7_14_reg_5135_pp0_iter1_reg, mul147_2_24_reg_5720_pp0_iter2_reg, mul147_2_25_reg_5725_pp0_iter2_reg, mul147_3_23_reg_5730_pp0_iter2_reg, mul147_2_26_reg_5880_pp0_iter2_reg, mul147_2_27_reg_5885_pp0_iter2_reg, mul147_2_28_reg_6040_pp0_iter2_reg, mul147_2_29_reg_6045_pp0_iter2_reg, mul147_2_30_reg_6185_pp0_iter4_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1824_p1 <= mul147_2_30_reg_6185_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1824_p1 <= mul147_2_29_reg_6045_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1824_p1 <= mul147_2_28_reg_6040_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1824_p1 <= mul147_2_27_reg_5885_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1824_p1 <= mul147_2_26_reg_5880_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1824_p1 <= mul147_2_25_reg_5725_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1824_p1 <= mul147_2_24_reg_5720_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1824_p1 <= mul147_3_23_reg_5730_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1824_p1 <= mul147_7_14_reg_5135_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1824_p1 <= mul147_7_13_reg_5130_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1824_p1 <= mul147_7_12_reg_4975_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1824_p1 <= mul147_7_11_reg_4970_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1824_p1 <= mul147_7_10_reg_4815_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1824_p1 <= mul147_7_s_reg_4810;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1824_p1 <= mul147_7_9_reg_4680;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1824_p1 <= mul147_8_8_reg_4685;
        else 
            grp_fu_1824_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1828_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1828_ce <= ap_const_logic_1;
        else 
            grp_fu_1828_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1828_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2730, reg_2840, reg_2847, reg_3029, reg_3076, reg_3082)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1828_p0 <= reg_3082;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1828_p0 <= reg_3076;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1828_p0 <= reg_3029;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1828_p0 <= reg_2847;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1828_p0 <= reg_2840;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1828_p0 <= reg_2730;
        else 
            grp_fu_1828_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1828_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_8_9_reg_4690, mul147_9_8_reg_4700, mul147_8_s_reg_4820, mul147_8_10_reg_4825_pp0_iter1_reg, mul147_8_11_reg_4980_pp0_iter1_reg, mul147_8_12_reg_4985_pp0_iter1_reg, mul147_8_13_reg_5140_pp0_iter1_reg, mul147_8_14_reg_5145_pp0_iter1_reg, mul147_3_24_reg_5735_pp0_iter2_reg, mul147_4_23_reg_5740_pp0_iter2_reg, mul147_3_25_reg_5890_pp0_iter2_reg, mul147_3_26_reg_5895_pp0_iter2_reg, mul147_3_27_reg_6050_pp0_iter2_reg, mul147_3_28_reg_6055_pp0_iter2_reg, mul147_3_29_reg_6190_pp0_iter3_reg, mul147_3_30_reg_6195_pp0_iter4_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1828_p1 <= mul147_3_30_reg_6195_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1828_p1 <= mul147_3_29_reg_6190_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1828_p1 <= mul147_3_28_reg_6055_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1828_p1 <= mul147_3_27_reg_6050_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1828_p1 <= mul147_3_26_reg_5895_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1828_p1 <= mul147_3_25_reg_5890_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1828_p1 <= mul147_3_24_reg_5735_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1828_p1 <= mul147_4_23_reg_5740_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1828_p1 <= mul147_8_14_reg_5145_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1828_p1 <= mul147_8_13_reg_5140_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1828_p1 <= mul147_8_12_reg_4985_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1828_p1 <= mul147_8_11_reg_4980_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1828_p1 <= mul147_8_10_reg_4825_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1828_p1 <= mul147_8_s_reg_4820;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1828_p1 <= mul147_8_9_reg_4690;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1828_p1 <= mul147_9_8_reg_4700;
        else 
            grp_fu_1828_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1832_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1832_ce <= ap_const_logic_1;
        else 
            grp_fu_1832_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1832_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2784, reg_2847, reg_2854, reg_3036, reg_3082, reg_3088)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1832_p0 <= reg_3088;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1832_p0 <= reg_3082;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1832_p0 <= reg_3036;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1832_p0 <= reg_2854;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1832_p0 <= reg_2847;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1832_p0 <= reg_2784;
        else 
            grp_fu_1832_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1832_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_9_9_reg_4830, mul147_9_s_reg_4835, mul147_15_7_reg_4895, mul147_9_10_reg_4990, mul147_9_11_reg_4995_pp0_iter1_reg, mul147_9_12_reg_5150_pp0_iter1_reg, mul147_9_13_reg_5155_pp0_iter1_reg, mul147_9_14_reg_5310_pp0_iter1_reg, mul147_4_24_reg_5745_pp0_iter2_reg, mul147_5_23_reg_5755_pp0_iter2_reg, mul147_4_25_reg_5900_pp0_iter2_reg, mul147_4_26_reg_5905_pp0_iter2_reg, mul147_4_27_reg_6060_pp0_iter2_reg, mul147_4_28_reg_6065_pp0_iter2_reg, mul147_4_29_reg_6200_pp0_iter3_reg, mul147_4_30_reg_6205_pp0_iter4_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1832_p1 <= mul147_4_30_reg_6205_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1832_p1 <= mul147_4_29_reg_6200_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1832_p1 <= mul147_4_28_reg_6065_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1832_p1 <= mul147_4_27_reg_6060_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1832_p1 <= mul147_4_26_reg_5905_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1832_p1 <= mul147_4_25_reg_5900_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1832_p1 <= mul147_4_24_reg_5745_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1832_p1 <= mul147_5_23_reg_5755_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1832_p1 <= mul147_9_14_reg_5310_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1832_p1 <= mul147_9_13_reg_5155_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1832_p1 <= mul147_9_12_reg_5150_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1832_p1 <= mul147_9_11_reg_4995_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1832_p1 <= mul147_9_10_reg_4990;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1832_p1 <= mul147_9_s_reg_4835;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1832_p1 <= mul147_9_9_reg_4830;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1832_p1 <= mul147_15_7_reg_4895;
        else 
            grp_fu_1832_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1836_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1836_ce <= ap_const_logic_1;
        else 
            grp_fu_1836_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1836_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2791, reg_2854, reg_2891, reg_3043, reg_3088, reg_3094)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1836_p0 <= reg_3094;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1836_p0 <= reg_3088;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1836_p0 <= reg_3043;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1836_p0 <= reg_2791;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_1836_p0 <= reg_2891;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1836_p0 <= reg_2854;
        else 
            grp_fu_1836_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1836_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_16_reg_4900_pp0_iter1_reg, mul147_15_8_reg_5050, mul147_15_9_reg_5055, mul147_15_s_reg_5210, mul147_15_10_reg_5215_pp0_iter1_reg, mul147_15_11_reg_5370_pp0_iter1_reg, mul147_15_12_reg_5375_pp0_iter1_reg, mul147_15_13_reg_5530_pp0_iter1_reg, mul147_6_23_reg_5765_pp0_iter2_reg, mul147_5_24_reg_5910_pp0_iter2_reg, mul147_5_25_reg_5915_pp0_iter2_reg, mul147_5_26_reg_6070_pp0_iter2_reg, mul147_5_27_reg_6075_pp0_iter2_reg, mul147_5_28_reg_6210_pp0_iter3_reg, mul147_5_29_reg_6215_pp0_iter3_reg, mul147_5_30_reg_6220_pp0_iter4_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1836_p1 <= mul147_5_30_reg_6220_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1836_p1 <= mul147_5_29_reg_6215_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1836_p1 <= mul147_5_28_reg_6210_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1836_p1 <= mul147_5_27_reg_6075_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1836_p1 <= mul147_5_26_reg_6070_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1836_p1 <= mul147_5_25_reg_5915_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1836_p1 <= mul147_5_24_reg_5910_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1836_p1 <= mul147_6_23_reg_5765_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1836_p1 <= mul147_16_reg_4900_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1836_p1 <= mul147_15_13_reg_5530_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1836_p1 <= mul147_15_12_reg_5375_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1836_p1 <= mul147_15_11_reg_5370_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1836_p1 <= mul147_15_10_reg_5215_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1836_p1 <= mul147_15_s_reg_5210;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1836_p1 <= mul147_15_9_reg_5055;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1836_p1 <= mul147_15_8_reg_5050;
        else 
            grp_fu_1836_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1840_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1840_ce <= ap_const_logic_1;
        else 
            grp_fu_1840_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1840_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2798, reg_2891, reg_2898, reg_3001, reg_3050, reg_3094, reg_3105)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1840_p0 <= reg_3105;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1840_p0 <= reg_3001;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1840_p0 <= reg_3094;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1840_p0 <= reg_3050;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1840_p0 <= reg_2898;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1840_p0 <= reg_2891;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1840_p0 <= reg_2798;
        else 
            grp_fu_1840_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1840_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_17_reg_4905_pp0_iter1_reg, mul147_1_15_reg_4915_pp0_iter1_reg, mul147_18_reg_5060_pp0_iter1_reg, mul147_19_reg_5065_pp0_iter1_reg, mul147_20_reg_5220_pp0_iter1_reg, mul147_21_reg_5225_pp0_iter2_reg, mul147_22_reg_5380_pp0_iter2_reg, mul147_23_reg_5385_pp0_iter2_reg, mul147_6_24_reg_5920_pp0_iter2_reg, mul147_6_25_reg_5925_pp0_iter2_reg, mul147_7_23_reg_5930_pp0_iter2_reg, mul147_6_26_reg_6080_pp0_iter2_reg, mul147_6_27_reg_6085_pp0_iter2_reg, mul147_6_28_reg_6225_pp0_iter3_reg, mul147_6_29_reg_6230_pp0_iter3_reg, mul147_6_30_reg_6340_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1840_p1 <= mul147_6_30_reg_6340_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1840_p1 <= mul147_6_29_reg_6230_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1840_p1 <= mul147_6_28_reg_6225_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1840_p1 <= mul147_6_27_reg_6085_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1840_p1 <= mul147_6_26_reg_6080_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1840_p1 <= mul147_6_25_reg_5925_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1840_p1 <= mul147_6_24_reg_5920_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1840_p1 <= mul147_7_23_reg_5930_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1840_p1 <= mul147_23_reg_5385_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1840_p1 <= mul147_22_reg_5380_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1840_p1 <= mul147_21_reg_5225_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1840_p1 <= mul147_20_reg_5220_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1840_p1 <= mul147_19_reg_5065_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1840_p1 <= mul147_18_reg_5060_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1840_p1 <= mul147_17_reg_4905_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1840_p1 <= mul147_1_15_reg_4915_pp0_iter1_reg;
        else 
            grp_fu_1840_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1844_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1844_ce <= ap_const_logic_1;
        else 
            grp_fu_1844_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1844_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2805, reg_2898, reg_2904, reg_3001, reg_3008, reg_3057, reg_3110)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1844_p0 <= reg_3110;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1844_p0 <= reg_3008;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1844_p0 <= reg_3001;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1844_p0 <= reg_3057;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1844_p0 <= reg_2904;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1844_p0 <= reg_2898;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1844_p0 <= reg_2805;
        else 
            grp_fu_1844_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1844_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_2_15_reg_4925_pp0_iter1_reg, mul147_1_16_reg_5070_pp0_iter1_reg, mul147_1_17_reg_5075_pp0_iter1_reg, mul147_1_18_reg_5230_pp0_iter1_reg, mul147_1_19_reg_5235_pp0_iter1_reg, mul147_1_20_reg_5390_pp0_iter2_reg, mul147_1_21_reg_5395_pp0_iter2_reg, mul147_1_22_reg_5550_pp0_iter2_reg, mul147_7_24_reg_5935_pp0_iter2_reg, mul147_8_23_reg_5940_pp0_iter2_reg, mul147_7_25_reg_6090_pp0_iter2_reg, mul147_7_26_reg_6095_pp0_iter2_reg, mul147_7_27_reg_6235_pp0_iter3_reg, mul147_7_28_reg_6240_pp0_iter3_reg, mul147_7_29_reg_6245_pp0_iter3_reg, mul147_7_30_reg_6345_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1844_p1 <= mul147_7_30_reg_6345_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1844_p1 <= mul147_7_29_reg_6245_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1844_p1 <= mul147_7_28_reg_6240_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1844_p1 <= mul147_7_27_reg_6235_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1844_p1 <= mul147_7_26_reg_6095_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1844_p1 <= mul147_7_25_reg_6090_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1844_p1 <= mul147_7_24_reg_5935_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1844_p1 <= mul147_8_23_reg_5940_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1844_p1 <= mul147_1_22_reg_5550_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1844_p1 <= mul147_1_21_reg_5395_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1844_p1 <= mul147_1_20_reg_5390_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1844_p1 <= mul147_1_19_reg_5235_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1844_p1 <= mul147_1_18_reg_5230_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1844_p1 <= mul147_1_17_reg_5075_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1844_p1 <= mul147_1_16_reg_5070_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1844_p1 <= mul147_2_15_reg_4925_pp0_iter1_reg;
        else 
            grp_fu_1844_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1848_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1848_ce <= ap_const_logic_1;
        else 
            grp_fu_1848_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1848_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2812, reg_2904, reg_2910, reg_2988, reg_3008, reg_3015, reg_3115)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1848_p0 <= reg_3115;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1848_p0 <= reg_3015;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1848_p0 <= reg_3008;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1848_p0 <= reg_2988;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1848_p0 <= reg_2910;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1848_p0 <= reg_2904;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1848_p0 <= reg_2812;
        else 
            grp_fu_1848_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1848_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_2_16_reg_5080_pp0_iter1_reg, mul147_2_17_reg_5085_pp0_iter1_reg, mul147_3_15_reg_5090_pp0_iter1_reg, mul147_2_18_reg_5240_pp0_iter1_reg, mul147_2_19_reg_5245_pp0_iter1_reg, mul147_2_20_reg_5400_pp0_iter2_reg, mul147_2_21_reg_5405_pp0_iter2_reg, mul147_2_22_reg_5560_pp0_iter2_reg, mul147_8_24_reg_5945_pp0_iter2_reg, mul147_9_23_reg_5955_pp0_iter2_reg, mul147_8_25_reg_6100_pp0_iter2_reg, mul147_8_26_reg_6105_pp0_iter2_reg, mul147_8_27_reg_6250_pp0_iter3_reg, mul147_8_28_reg_6255_pp0_iter3_reg, mul147_8_29_reg_6350_pp0_iter3_reg, mul147_8_30_reg_6355_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1848_p1 <= mul147_8_30_reg_6355_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1848_p1 <= mul147_8_29_reg_6350_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1848_p1 <= mul147_8_28_reg_6255_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1848_p1 <= mul147_8_27_reg_6250_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1848_p1 <= mul147_8_26_reg_6105_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1848_p1 <= mul147_8_25_reg_6100_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1848_p1 <= mul147_8_24_reg_5945_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1848_p1 <= mul147_9_23_reg_5955_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1848_p1 <= mul147_2_22_reg_5560_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1848_p1 <= mul147_2_21_reg_5405_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1848_p1 <= mul147_2_20_reg_5400_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1848_p1 <= mul147_2_19_reg_5245_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1848_p1 <= mul147_2_18_reg_5240_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1848_p1 <= mul147_2_17_reg_5085_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1848_p1 <= mul147_2_16_reg_5080_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1848_p1 <= mul147_3_15_reg_5090_pp0_iter1_reg;
        else 
            grp_fu_1848_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1852_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1852_ce <= ap_const_logic_1;
        else 
            grp_fu_1852_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1852_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2819, reg_2910, reg_2916, reg_2958, reg_3015, reg_3022, reg_3120)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1852_p0 <= reg_3120;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1852_p0 <= reg_3022;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1852_p0 <= reg_3015;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1852_p0 <= reg_2958;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1852_p0 <= reg_2916;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1852_p0 <= reg_2910;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1852_p0 <= reg_2819;
        else 
            grp_fu_1852_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1852_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_3_16_reg_5095_pp0_iter1_reg, mul147_4_15_reg_5100_pp0_iter1_reg, mul147_3_17_reg_5250_pp0_iter1_reg, mul147_3_18_reg_5255_pp0_iter1_reg, mul147_3_19_reg_5410_pp0_iter1_reg, mul147_3_20_reg_5415_pp0_iter2_reg, mul147_3_21_reg_5570_pp0_iter2_reg, mul147_3_22_reg_5575_pp0_iter2_reg, mul147_10_23_reg_5965_pp0_iter2_reg, mul147_9_24_reg_6110_pp0_iter2_reg, mul147_9_25_reg_6115_pp0_iter2_reg, mul147_9_26_reg_6260_pp0_iter3_reg, mul147_9_27_reg_6265_pp0_iter3_reg, mul147_9_28_reg_6270_pp0_iter3_reg, mul147_9_29_reg_6360_pp0_iter3_reg, mul147_9_30_reg_6365_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1852_p1 <= mul147_9_30_reg_6365_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1852_p1 <= mul147_9_29_reg_6360_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1852_p1 <= mul147_9_28_reg_6270_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1852_p1 <= mul147_9_27_reg_6265_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1852_p1 <= mul147_9_26_reg_6260_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1852_p1 <= mul147_9_25_reg_6115_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1852_p1 <= mul147_9_24_reg_6110_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1852_p1 <= mul147_10_23_reg_5965_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1852_p1 <= mul147_3_22_reg_5575_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1852_p1 <= mul147_3_21_reg_5570_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1852_p1 <= mul147_3_20_reg_5415_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1852_p1 <= mul147_3_19_reg_5410_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1852_p1 <= mul147_3_18_reg_5255_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1852_p1 <= mul147_3_17_reg_5250_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1852_p1 <= mul147_3_16_reg_5095_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1852_p1 <= mul147_4_15_reg_5100_pp0_iter1_reg;
        else 
            grp_fu_1852_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1856_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1856_ce <= ap_const_logic_1;
        else 
            grp_fu_1856_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1856_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2826, reg_2916, reg_2922, reg_2964, reg_3022, reg_3029, reg_3125)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1856_p0 <= reg_3125;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1856_p0 <= reg_3029;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1856_p0 <= reg_3022;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1856_p0 <= reg_2964;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1856_p0 <= reg_2922;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1856_p0 <= reg_2916;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1856_p0 <= reg_2826;
        else 
            grp_fu_1856_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1856_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_4_16_reg_5105_pp0_iter1_reg, mul147_5_15_reg_5115_pp0_iter1_reg, mul147_4_17_reg_5260_pp0_iter1_reg, mul147_4_18_reg_5265_pp0_iter1_reg, mul147_4_19_reg_5420_pp0_iter1_reg, mul147_4_20_reg_5425_pp0_iter2_reg, mul147_4_21_reg_5580_pp0_iter2_reg, mul147_4_22_reg_5585_pp0_iter2_reg, mul147_10_24_reg_6120_pp0_iter2_reg, mul147_10_25_reg_6125_pp0_iter2_reg, mul147_11_23_reg_6130_pp0_iter2_reg, mul147_10_26_reg_6275_pp0_iter3_reg, mul147_10_27_reg_6280_pp0_iter3_reg, mul147_10_28_reg_6370_pp0_iter3_reg, mul147_10_29_reg_6375_pp0_iter3_reg, mul147_10_30_reg_6380_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1856_p1 <= mul147_10_30_reg_6380_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1856_p1 <= mul147_10_29_reg_6375_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1856_p1 <= mul147_10_28_reg_6370_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1856_p1 <= mul147_10_27_reg_6280_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1856_p1 <= mul147_10_26_reg_6275_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1856_p1 <= mul147_10_25_reg_6125_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1856_p1 <= mul147_10_24_reg_6120_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1856_p1 <= mul147_11_23_reg_6130_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1856_p1 <= mul147_4_22_reg_5585_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1856_p1 <= mul147_4_21_reg_5580_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1856_p1 <= mul147_4_20_reg_5425_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1856_p1 <= mul147_4_19_reg_5420_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1856_p1 <= mul147_4_18_reg_5265_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1856_p1 <= mul147_4_17_reg_5260_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1856_p1 <= mul147_4_16_reg_5105_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1856_p1 <= mul147_5_15_reg_5115_pp0_iter1_reg;
        else 
            grp_fu_1856_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1860_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1860_ce <= ap_const_logic_1;
        else 
            grp_fu_1860_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1860_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2833, reg_2922, reg_2928, reg_2970, reg_3029, reg_3036, reg_3130)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1860_p0 <= reg_3130;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1860_p0 <= reg_3036;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1860_p0 <= reg_3029;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1860_p0 <= reg_2970;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1860_p0 <= reg_2928;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1860_p0 <= reg_2922;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1860_p0 <= reg_2833;
        else 
            grp_fu_1860_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1860_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_6_15_reg_5125_pp0_iter1_reg, mul147_5_16_reg_5270_pp0_iter1_reg, mul147_5_17_reg_5275_pp0_iter1_reg, mul147_5_18_reg_5430_pp0_iter1_reg, mul147_5_19_reg_5435_pp0_iter1_reg, mul147_5_20_reg_5590_pp0_iter1_reg, mul147_5_21_reg_5595_pp0_iter2_reg, mul147_5_22_reg_5750_pp0_iter2_reg, mul147_11_24_reg_6135_pp0_iter2_reg, mul147_12_23_reg_6140_pp0_iter2_reg, mul147_11_25_reg_6285_pp0_iter3_reg, mul147_11_26_reg_6290_pp0_iter3_reg, mul147_11_27_reg_6295_pp0_iter3_reg, mul147_11_28_reg_6385_pp0_iter3_reg, mul147_11_29_reg_6390_pp0_iter3_reg, mul147_11_30_reg_6395_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1860_p1 <= mul147_11_30_reg_6395_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1860_p1 <= mul147_11_29_reg_6390_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1860_p1 <= mul147_11_28_reg_6385_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1860_p1 <= mul147_11_27_reg_6295_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1860_p1 <= mul147_11_26_reg_6290_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1860_p1 <= mul147_11_25_reg_6285_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1860_p1 <= mul147_11_24_reg_6135_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1860_p1 <= mul147_12_23_reg_6140_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1860_p1 <= mul147_5_22_reg_5750_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1860_p1 <= mul147_5_21_reg_5595_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1860_p1 <= mul147_5_20_reg_5590_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1860_p1 <= mul147_5_19_reg_5435_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1860_p1 <= mul147_5_18_reg_5430_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1860_p1 <= mul147_5_17_reg_5275_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1860_p1 <= mul147_5_16_reg_5270_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1860_p1 <= mul147_6_15_reg_5125_pp0_iter1_reg;
        else 
            grp_fu_1860_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1864_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1864_ce <= ap_const_logic_1;
        else 
            grp_fu_1864_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1864_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2840, reg_2928, reg_2934, reg_2976, reg_3036, reg_3043, reg_3135)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1864_p0 <= reg_3135;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1864_p0 <= reg_3043;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1864_p0 <= reg_3036;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1864_p0 <= reg_2976;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1864_p0 <= reg_2934;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1864_p0 <= reg_2928;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1864_p0 <= reg_2840;
        else 
            grp_fu_1864_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1864_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_6_16_reg_5280_pp0_iter1_reg, mul147_6_17_reg_5285_pp0_iter1_reg, mul147_7_15_reg_5290_pp0_iter1_reg, mul147_6_18_reg_5440_pp0_iter1_reg, mul147_6_19_reg_5445_pp0_iter1_reg, mul147_6_20_reg_5600_pp0_iter1_reg, mul147_6_21_reg_5605_pp0_iter2_reg, mul147_6_22_reg_5760_pp0_iter2_reg, mul147_12_24_reg_6145_pp0_iter2_reg, mul147_13_23_reg_6155_pp0_iter2_reg, mul147_12_25_reg_6300_pp0_iter3_reg, mul147_12_26_reg_6305_pp0_iter3_reg, mul147_12_27_reg_6400_pp0_iter3_reg, mul147_12_28_reg_6405_pp0_iter3_reg, mul147_12_29_reg_6410_pp0_iter3_reg, mul147_12_30_reg_6415_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1864_p1 <= mul147_12_30_reg_6415_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1864_p1 <= mul147_12_29_reg_6410_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1864_p1 <= mul147_12_28_reg_6405_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1864_p1 <= mul147_12_27_reg_6400_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1864_p1 <= mul147_12_26_reg_6305_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1864_p1 <= mul147_12_25_reg_6300_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1864_p1 <= mul147_12_24_reg_6145_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1864_p1 <= mul147_13_23_reg_6155_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1864_p1 <= mul147_6_22_reg_5760_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1864_p1 <= mul147_6_21_reg_5605_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1864_p1 <= mul147_6_20_reg_5600_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1864_p1 <= mul147_6_19_reg_5445_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1864_p1 <= mul147_6_18_reg_5440_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1864_p1 <= mul147_6_17_reg_5285_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1864_p1 <= mul147_6_16_reg_5280_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1864_p1 <= mul147_7_15_reg_5290_pp0_iter1_reg;
        else 
            grp_fu_1864_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1868_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1868_ce <= ap_const_logic_1;
        else 
            grp_fu_1868_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1868_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2847, reg_2934, reg_2940, reg_2982, reg_3043, reg_3050, reg_3140)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1868_p0 <= reg_3140;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1868_p0 <= reg_3050;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1868_p0 <= reg_3043;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1868_p0 <= reg_2982;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1868_p0 <= reg_2940;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1868_p0 <= reg_2934;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1868_p0 <= reg_2847;
        else 
            grp_fu_1868_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1868_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_7_16_reg_5295_pp0_iter1_reg, mul147_8_15_reg_5300_pp0_iter1_reg, mul147_7_17_reg_5450_pp0_iter1_reg, mul147_7_18_reg_5455_pp0_iter1_reg, mul147_7_19_reg_5610_pp0_iter1_reg, mul147_7_20_reg_5615_pp0_iter1_reg, mul147_7_21_reg_5770_pp0_iter2_reg, mul147_7_22_reg_5775_pp0_iter2_reg, mul147_14_23_reg_6165_pp0_iter2_reg, mul147_13_24_reg_6310_pp0_iter3_reg, mul147_13_25_reg_6315_pp0_iter3_reg, mul147_13_26_reg_6420_pp0_iter3_reg, mul147_13_27_reg_6425_pp0_iter3_reg, mul147_13_28_reg_6430_pp0_iter3_reg, mul147_13_29_reg_6435_pp0_iter3_reg, mul147_13_30_reg_6440_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1868_p1 <= mul147_13_30_reg_6440_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1868_p1 <= mul147_13_29_reg_6435_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1868_p1 <= mul147_13_28_reg_6430_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1868_p1 <= mul147_13_27_reg_6425_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1868_p1 <= mul147_13_26_reg_6420_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1868_p1 <= mul147_13_25_reg_6315_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1868_p1 <= mul147_13_24_reg_6310_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1868_p1 <= mul147_14_23_reg_6165_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1868_p1 <= mul147_7_22_reg_5775_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1868_p1 <= mul147_7_21_reg_5770_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1868_p1 <= mul147_7_20_reg_5615_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1868_p1 <= mul147_7_19_reg_5610_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1868_p1 <= mul147_7_18_reg_5455_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1868_p1 <= mul147_7_17_reg_5450_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1868_p1 <= mul147_7_16_reg_5295_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1868_p1 <= mul147_8_15_reg_5300_pp0_iter1_reg;
        else 
            grp_fu_1868_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1872_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1872_ce <= ap_const_logic_1;
        else 
            grp_fu_1872_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1872_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2854, reg_2940, reg_2946, reg_2994, reg_3050, reg_3057, sum_1373_reg_6500)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1872_p0 <= sum_1373_reg_6500;
        elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1872_p0 <= reg_3057;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1872_p0 <= reg_3050;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1872_p0 <= reg_2994;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1872_p0 <= reg_2946;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1872_p0 <= reg_2940;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1872_p0 <= reg_2854;
        else 
            grp_fu_1872_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1872_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_8_16_reg_5305_pp0_iter1_reg, mul147_9_15_reg_5315_pp0_iter1_reg, mul147_8_17_reg_5460_pp0_iter1_reg, mul147_8_18_reg_5465_pp0_iter1_reg, mul147_8_19_reg_5620_pp0_iter1_reg, mul147_8_20_reg_5625_pp0_iter1_reg, mul147_8_21_reg_5780_pp0_iter2_reg, mul147_8_22_reg_5785_pp0_iter2_reg, mul147_15_22_reg_6175_pp0_iter2_reg, mul147_14_24_reg_6320_pp0_iter3_reg, mul147_14_25_reg_6325_pp0_iter3_reg, mul147_14_26_reg_6445_pp0_iter3_reg, mul147_14_27_reg_6450_pp0_iter3_reg, mul147_14_28_reg_6455_pp0_iter3_reg, mul147_14_29_reg_6460_pp0_iter3_reg, mul147_14_30_reg_6465_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1872_p1 <= mul147_14_30_reg_6465_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1872_p1 <= mul147_14_29_reg_6460_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1872_p1 <= mul147_14_28_reg_6455_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1872_p1 <= mul147_14_27_reg_6450_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1872_p1 <= mul147_14_26_reg_6445_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1872_p1 <= mul147_14_25_reg_6325_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1872_p1 <= mul147_14_24_reg_6320_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1872_p1 <= mul147_15_22_reg_6175_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1872_p1 <= mul147_8_22_reg_5785_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1872_p1 <= mul147_8_21_reg_5780_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1872_p1 <= mul147_8_20_reg_5625_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1872_p1 <= mul147_8_19_reg_5620_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1872_p1 <= mul147_8_18_reg_5465_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1872_p1 <= mul147_8_17_reg_5460_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1872_p1 <= mul147_8_16_reg_5305_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1872_p1 <= mul147_9_15_reg_5315_pp0_iter1_reg;
        else 
            grp_fu_1872_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1876_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1876_ce <= ap_const_logic_1;
        else 
            grp_fu_1876_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1876_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, reg_2891, reg_2946, reg_2952, reg_2988, reg_3057, reg_3100)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_1876_p0 <= reg_3100;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1876_p0 <= reg_3057;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_1876_p0 <= reg_2952;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)))) then 
            grp_fu_1876_p0 <= reg_2988;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1876_p0 <= reg_2946;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1876_p0 <= reg_2891;
        else 
            grp_fu_1876_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1876_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, mul147_9_16_reg_5470_pp0_iter1_reg, mul147_9_17_reg_5475_pp0_iter1_reg, mul147_15_14_reg_5535_pp0_iter1_reg, mul147_9_18_reg_5630_pp0_iter1_reg, mul147_9_19_reg_5635_pp0_iter1_reg, mul147_9_20_reg_5790_pp0_iter1_reg, mul147_9_21_reg_5795_pp0_iter2_reg, mul147_9_22_reg_5950_pp0_iter2_reg, mul147_15_23_reg_6330_pp0_iter3_reg, mul147_15_24_reg_6335_pp0_iter3_reg, mul147_15_25_reg_6470_pp0_iter3_reg, mul147_15_26_reg_6475_pp0_iter3_reg, mul147_15_27_reg_6480_pp0_iter3_reg, mul147_15_28_reg_6485_pp0_iter3_reg, mul147_15_29_reg_6490_pp0_iter3_reg, mul147_15_30_reg_6495_pp0_iter4_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1876_p1 <= mul147_15_30_reg_6495_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1876_p1 <= mul147_15_29_reg_6490_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1876_p1 <= mul147_15_28_reg_6485_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1876_p1 <= mul147_15_27_reg_6480_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1876_p1 <= mul147_15_26_reg_6475_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1876_p1 <= mul147_15_25_reg_6470_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1876_p1 <= mul147_15_24_reg_6335_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1876_p1 <= mul147_15_23_reg_6330_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1876_p1 <= mul147_9_22_reg_5950_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1876_p1 <= mul147_9_21_reg_5795_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1876_p1 <= mul147_9_20_reg_5790_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1876_p1 <= mul147_9_19_reg_5635_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1876_p1 <= mul147_9_18_reg_5630_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1876_p1 <= mul147_9_17_reg_5475_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1876_p1 <= mul147_9_16_reg_5470_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1876_p1 <= mul147_15_14_reg_5535_pp0_iter1_reg;
        else 
            grp_fu_1876_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1880_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1880_ce <= ap_const_logic_1;
        else 
            grp_fu_1880_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1880_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_54_reg_4116, a_56_reg_4150, a_57_reg_4166)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1880_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1880_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1880_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1880_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1880_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1880_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1880_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1880_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1880_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1880_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1880_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1880_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1880_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1880_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1880_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_1880_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1880_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1880_p1 <= ap_const_lv16_3093;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1880_p1 <= ap_const_lv16_B12F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1880_p1 <= ap_const_lv16_34E5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1880_p1 <= ap_const_lv16_2965;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1880_p1 <= ap_const_lv16_2C3F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1880_p1 <= ap_const_lv16_30F0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1880_p1 <= ap_const_lv16_AC99;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1880_p1 <= ap_const_lv16_B294;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1880_p1 <= ap_const_lv16_3730;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1880_p1 <= ap_const_lv16_A119;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1880_p1 <= ap_const_lv16_9781;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1880_p1 <= ap_const_lv16_2D3C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1880_p1 <= ap_const_lv16_A211;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1880_p1 <= ap_const_lv16_AA00;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1880_p1 <= ap_const_lv16_3301;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1880_p1 <= ap_const_lv16_A121;
        else 
            grp_fu_1880_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1887_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1887_ce <= ap_const_logic_1;
        else 
            grp_fu_1887_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1887_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_55_reg_4134, a_57_reg_4166)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)))) then 
            grp_fu_1887_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1887_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1887_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1887_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1887_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1887_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1887_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1887_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1887_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1887_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1887_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1887_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1887_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1887_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        else 
            grp_fu_1887_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1887_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1887_p1 <= ap_const_lv16_B1E5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1887_p1 <= ap_const_lv16_A513;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1887_p1 <= ap_const_lv16_3247;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1887_p1 <= ap_const_lv16_2F06;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1887_p1 <= ap_const_lv16_2607;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1887_p1 <= ap_const_lv16_3458;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1887_p1 <= ap_const_lv16_9C84;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1887_p1 <= ap_const_lv16_24E1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1887_p1 <= ap_const_lv16_B58F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1887_p1 <= ap_const_lv16_2435;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1887_p1 <= ap_const_lv16_9CE5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1887_p1 <= ap_const_lv16_AF74;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1887_p1 <= ap_const_lv16_341D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1887_p1 <= ap_const_lv16_1D92;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1887_p1 <= ap_const_lv16_A744;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1887_p1 <= ap_const_lv16_2D34;
        else 
            grp_fu_1887_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1893_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1893_ce <= ap_const_logic_1;
        else 
            grp_fu_1893_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1893_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_55_reg_4134, a_56_reg_4150)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1893_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1893_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1893_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1893_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1893_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1893_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1893_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1893_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1893_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1893_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1893_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1893_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1893_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1893_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1893_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
        else 
            grp_fu_1893_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1893_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1893_p1 <= ap_const_lv16_B4B4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1893_p1 <= ap_const_lv16_9155;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1893_p1 <= ap_const_lv16_A62E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1893_p1 <= ap_const_lv16_3636;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1893_p1 <= ap_const_lv16_2E7A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1893_p1 <= ap_const_lv16_E29;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1893_p1 <= ap_const_lv16_1AC6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1893_p1 <= ap_const_lv16_3871;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1893_p1 <= ap_const_lv16_2279;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1893_p1 <= ap_const_lv16_185F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1893_p1 <= ap_const_lv16_34F4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1893_p1 <= ap_const_lv16_AC2F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1893_p1 <= ap_const_lv16_89D5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1893_p1 <= ap_const_lv16_3004;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1893_p1 <= ap_const_lv16_A117;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1893_p1 <= ap_const_lv16_AC3F;
        else 
            grp_fu_1893_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1899_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1899_ce <= ap_const_logic_1;
        else 
            grp_fu_1899_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1899_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_54_reg_4116, a_56_reg_4150, a_57_reg_4166)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1899_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1899_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1899_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1899_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1899_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1899_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1899_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1899_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1899_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1899_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1899_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1899_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1899_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1899_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1899_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
        else 
            grp_fu_1899_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1899_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1899_p1 <= ap_const_lv16_36BC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1899_p1 <= ap_const_lv16_AC21;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1899_p1 <= ap_const_lv16_3560;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1899_p1 <= ap_const_lv16_B1F0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1899_p1 <= ap_const_lv16_B57C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1899_p1 <= ap_const_lv16_B0F3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1899_p1 <= ap_const_lv16_AF3A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1899_p1 <= ap_const_lv16_342F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1899_p1 <= ap_const_lv16_3324;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1899_p1 <= ap_const_lv16_2628;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1899_p1 <= ap_const_lv16_1591;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1899_p1 <= ap_const_lv16_B0AB;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1899_p1 <= ap_const_lv16_31FD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1899_p1 <= ap_const_lv16_2F54;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1899_p1 <= ap_const_lv16_AE82;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1899_p1 <= ap_const_lv16_31A8;
        else 
            grp_fu_1899_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1905_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1905_ce <= ap_const_logic_1;
        else 
            grp_fu_1905_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1905_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_55_reg_4134, a_56_reg_4150)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1905_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1905_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1905_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1905_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1905_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1905_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1905_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1905_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1905_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1905_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1905_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1905_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1905_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1905_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1905_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
        else 
            grp_fu_1905_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1905_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1905_p1 <= ap_const_lv16_3AED;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1905_p1 <= ap_const_lv16_3830;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1905_p1 <= ap_const_lv16_A0AF;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1905_p1 <= ap_const_lv16_396B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1905_p1 <= ap_const_lv16_B721;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1905_p1 <= ap_const_lv16_9466;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1905_p1 <= ap_const_lv16_39D2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1905_p1 <= ap_const_lv16_2C95;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1905_p1 <= ap_const_lv16_9C23;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1905_p1 <= ap_const_lv16_1FCF;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1905_p1 <= ap_const_lv16_A8F2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1905_p1 <= ap_const_lv16_3703;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1905_p1 <= ap_const_lv16_9692;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1905_p1 <= ap_const_lv16_2E1E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1905_p1 <= ap_const_lv16_B4E1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1905_p1 <= ap_const_lv16_A409;
        else 
            grp_fu_1905_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1911_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1911_ce <= ap_const_logic_1;
        else 
            grp_fu_1911_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1911_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_54_reg_4116, a_56_reg_4150, a_57_reg_4166)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1911_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1911_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1911_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1911_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1911_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1911_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1911_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1911_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1911_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1911_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1911_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1911_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1911_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1911_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1911_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0;
        else 
            grp_fu_1911_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1911_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1911_p1 <= ap_const_lv16_B0DC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1911_p1 <= ap_const_lv16_36ED;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1911_p1 <= ap_const_lv16_B1E9;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1911_p1 <= ap_const_lv16_2DE9;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1911_p1 <= ap_const_lv16_AC20;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1911_p1 <= ap_const_lv16_A1EA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1911_p1 <= ap_const_lv16_2F96;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1911_p1 <= ap_const_lv16_2684;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1911_p1 <= ap_const_lv16_2D3F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1911_p1 <= ap_const_lv16_2625;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1911_p1 <= ap_const_lv16_1D09;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1911_p1 <= ap_const_lv16_301D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1911_p1 <= ap_const_lv16_A973;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1911_p1 <= ap_const_lv16_B2C4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1911_p1 <= ap_const_lv16_B63D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1911_p1 <= ap_const_lv16_39E6;
        else 
            grp_fu_1911_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1917_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1917_ce <= ap_const_logic_1;
        else 
            grp_fu_1917_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1917_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_54_reg_4116, a_55_reg_4134)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1917_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1917_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1917_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1917_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1917_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1917_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1917_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1917_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1917_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1917_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1917_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1917_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1917_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1917_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1917_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_1917_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1917_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1917_p1 <= ap_const_lv16_B0D7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1917_p1 <= ap_const_lv16_2CB2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1917_p1 <= ap_const_lv16_B51C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1917_p1 <= ap_const_lv16_B692;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1917_p1 <= ap_const_lv16_B107;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1917_p1 <= ap_const_lv16_AFDA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1917_p1 <= ap_const_lv16_B4F1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1917_p1 <= ap_const_lv16_B01C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1917_p1 <= ap_const_lv16_1D1B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1917_p1 <= ap_const_lv16_19EE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1917_p1 <= ap_const_lv16_347B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1917_p1 <= ap_const_lv16_2C09;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1917_p1 <= ap_const_lv16_B4DC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1917_p1 <= ap_const_lv16_2ACC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1917_p1 <= ap_const_lv16_379A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1917_p1 <= ap_const_lv16_25C0;
        else 
            grp_fu_1917_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1924_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1924_ce <= ap_const_logic_1;
        else 
            grp_fu_1924_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1924_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_55_reg_4134, a_56_reg_4150)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1924_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1924_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1924_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1924_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1924_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1924_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1924_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1924_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1924_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1924_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1924_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1924_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1924_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1924_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1924_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        else 
            grp_fu_1924_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1924_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1924_p1 <= ap_const_lv16_AADA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1924_p1 <= ap_const_lv16_B8D3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1924_p1 <= ap_const_lv16_34E4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1924_p1 <= ap_const_lv16_B754;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1924_p1 <= ap_const_lv16_28A2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1924_p1 <= ap_const_lv16_15E3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1924_p1 <= ap_const_lv16_36EC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1924_p1 <= ap_const_lv16_B671;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1924_p1 <= ap_const_lv16_21E1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1924_p1 <= ap_const_lv16_17EC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1924_p1 <= ap_const_lv16_3594;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1924_p1 <= ap_const_lv16_B78F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1924_p1 <= ap_const_lv16_9296;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1924_p1 <= ap_const_lv16_2CC3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1924_p1 <= ap_const_lv16_B812;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1924_p1 <= ap_const_lv16_2618;
        else 
            grp_fu_1924_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1930_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1930_ce <= ap_const_logic_1;
        else 
            grp_fu_1930_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1930_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_29_reg_3622, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_54_reg_4116, a_57_reg_4166)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1930_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1930_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1930_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1930_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1930_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1930_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1930_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1930_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1930_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1930_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1930_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1930_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1930_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1930_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1930_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
        else 
            grp_fu_1930_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1930_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1930_p1 <= ap_const_lv16_2BF6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1930_p1 <= ap_const_lv16_A91D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1930_p1 <= ap_const_lv16_2FC9;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1930_p1 <= ap_const_lv16_3404;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1930_p1 <= ap_const_lv16_2E9D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1930_p1 <= ap_const_lv16_B472;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1930_p1 <= ap_const_lv16_B44F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1930_p1 <= ap_const_lv16_3831;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1930_p1 <= ap_const_lv16_A1D7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1930_p1 <= ap_const_lv16_9EB0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1930_p1 <= ap_const_lv16_B40A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1930_p1 <= ap_const_lv16_3170;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1930_p1 <= ap_const_lv16_3347;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1930_p1 <= ap_const_lv16_2F6F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1930_p1 <= ap_const_lv16_A809;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1930_p1 <= ap_const_lv16_BA3A;
        else 
            grp_fu_1930_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1936_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1936_ce <= ap_const_logic_1;
        else 
            grp_fu_1936_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1936_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_30_reg_3640, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_55_reg_4134)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)))) then 
            grp_fu_1936_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1936_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1936_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1936_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1936_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1936_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1936_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1936_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1936_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1936_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1936_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1936_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1936_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1936_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
        else 
            grp_fu_1936_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1936_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1936_p1 <= ap_const_lv16_AF47;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1936_p1 <= ap_const_lv16_31EC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1936_p1 <= ap_const_lv16_A8F0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1936_p1 <= ap_const_lv16_28D5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1936_p1 <= ap_const_lv16_2D16;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1936_p1 <= ap_const_lv16_971A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1936_p1 <= ap_const_lv16_365D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1936_p1 <= ap_const_lv16_30F6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1936_p1 <= ap_const_lv16_1FB8;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1936_p1 <= ap_const_lv16_2170;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1936_p1 <= ap_const_lv16_A625;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1936_p1 <= ap_const_lv16_B0D2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1936_p1 <= ap_const_lv16_A13A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1936_p1 <= ap_const_lv16_B60C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1936_p1 <= ap_const_lv16_32F8;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1936_p1 <= ap_const_lv16_AF40;
        else 
            grp_fu_1936_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1942_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1942_ce <= ap_const_logic_1;
        else 
            grp_fu_1942_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1942_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_56_reg_4150)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1942_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1942_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1942_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1942_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1942_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1942_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1942_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1942_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1942_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1942_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1942_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1942_p0 <= a_33_reg_3698;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            grp_fu_1942_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1942_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
        else 
            grp_fu_1942_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1942_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1942_p1 <= ap_const_lv16_34E7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1942_p1 <= ap_const_lv16_308E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1942_p1 <= ap_const_lv16_34A4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1942_p1 <= ap_const_lv16_314C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1942_p1 <= ap_const_lv16_9C52;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1942_p1 <= ap_const_lv16_362F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1942_p1 <= ap_const_lv16_AA78;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1942_p1 <= ap_const_lv16_9D30;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1942_p1 <= ap_const_lv16_1B8E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1942_p1 <= ap_const_lv16_2B91;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1942_p1 <= ap_const_lv16_3780;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1942_p1 <= ap_const_lv16_197E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1942_p1 <= ap_const_lv16_376B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1942_p1 <= ap_const_lv16_B3AE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1942_p1 <= ap_const_lv16_BAA7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1942_p1 <= ap_const_lv16_307F;
        else 
            grp_fu_1942_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1948_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1948_ce <= ap_const_logic_1;
        else 
            grp_fu_1948_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1948_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_29_reg_3622, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_54_reg_4116, a_57_reg_4166)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1948_p0 <= a_57_reg_4166;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)))) then 
            grp_fu_1948_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1948_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1948_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1948_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1948_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1948_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1948_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1948_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1948_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1948_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1948_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1948_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1948_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1948_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_1948_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1948_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1948_p1 <= ap_const_lv16_AFC1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1948_p1 <= ap_const_lv16_36CE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1948_p1 <= ap_const_lv16_91F3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1948_p1 <= ap_const_lv16_AFF3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1948_p1 <= ap_const_lv16_2F62;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1948_p1 <= ap_const_lv16_ADBE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1948_p1 <= ap_const_lv16_B125;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1948_p1 <= ap_const_lv16_232E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1948_p1 <= ap_const_lv16_A006;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1948_p1 <= ap_const_lv16_8C04;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1948_p1 <= ap_const_lv16_A8A0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1948_p1 <= ap_const_lv16_2D1D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1948_p1 <= ap_const_lv16_373C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1948_p1 <= ap_const_lv16_3707;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1948_p1 <= ap_const_lv16_B890;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1948_p1 <= ap_const_lv16_A334;
        else 
            grp_fu_1948_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1955_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1955_ce <= ap_const_logic_1;
        else 
            grp_fu_1955_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1955_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_30_reg_3640, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_54_reg_4116, a_55_reg_4134)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1955_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1955_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1955_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1955_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1955_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1955_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1955_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1955_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1955_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1955_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1955_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1955_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1955_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1955_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1955_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1955_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        else 
            grp_fu_1955_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1955_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1955_p1 <= ap_const_lv16_2CB6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1955_p1 <= ap_const_lv16_2D0E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1955_p1 <= ap_const_lv16_291A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1955_p1 <= ap_const_lv16_313C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1955_p1 <= ap_const_lv16_9C03;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1955_p1 <= ap_const_lv16_34AF;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1955_p1 <= ap_const_lv16_279E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1955_p1 <= ap_const_lv16_9704;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1955_p1 <= ap_const_lv16_98DA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1955_p1 <= ap_const_lv16_30B2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1955_p1 <= ap_const_lv16_315E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1955_p1 <= ap_const_lv16_15FD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1955_p1 <= ap_const_lv16_B9BD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1955_p1 <= ap_const_lv16_26FA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1955_p1 <= ap_const_lv16_B54F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1955_p1 <= ap_const_lv16_3A4A;
        else 
            grp_fu_1955_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1961_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1961_ce <= ap_const_logic_1;
        else 
            grp_fu_1961_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1961_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_28_reg_3606, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_54_reg_4116, a_55_reg_4134, a_56_reg_4150)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1961_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1961_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1961_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1961_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1961_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1961_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1961_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1961_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1961_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1961_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1961_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1961_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1961_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1961_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1961_p0 <= a_28_reg_3606;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1961_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
        else 
            grp_fu_1961_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1961_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1961_p1 <= ap_const_lv16_AADE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1961_p1 <= ap_const_lv16_B2C4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1961_p1 <= ap_const_lv16_2D86;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1961_p1 <= ap_const_lv16_B322;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1961_p1 <= ap_const_lv16_2E65;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1961_p1 <= ap_const_lv16_2FEC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1961_p1 <= ap_const_lv16_99EA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1961_p1 <= ap_const_lv16_B3F4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1961_p1 <= ap_const_lv16_1F98;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1961_p1 <= ap_const_lv16_896;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1961_p1 <= ap_const_lv16_AF26;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1961_p1 <= ap_const_lv16_AB26;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1961_p1 <= ap_const_lv16_3128;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1961_p1 <= ap_const_lv16_27E5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1961_p1 <= ap_const_lv16_AE16;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1961_p1 <= ap_const_lv16_30C7;
        else 
            grp_fu_1961_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1967_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1967_ce <= ap_const_logic_1;
        else 
            grp_fu_1967_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1967_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_29_reg_3622, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_54_reg_4116, a_56_reg_4150)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1967_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1967_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1967_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1967_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1967_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1967_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1967_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1967_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1967_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1967_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1967_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1967_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1967_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1967_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1967_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1967_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
        else 
            grp_fu_1967_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1967_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1967_p1 <= ap_const_lv16_32F0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1967_p1 <= ap_const_lv16_B938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1967_p1 <= ap_const_lv16_2A09;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1967_p1 <= ap_const_lv16_359E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1967_p1 <= ap_const_lv16_B44B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1967_p1 <= ap_const_lv16_B161;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1967_p1 <= ap_const_lv16_B1EF;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1967_p1 <= ap_const_lv16_20FC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1967_p1 <= ap_const_lv16_11AD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1967_p1 <= ap_const_lv16_B410;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1967_p1 <= ap_const_lv16_32C1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1967_p1 <= ap_const_lv16_AF39;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1967_p1 <= ap_const_lv16_B375;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1967_p1 <= ap_const_lv16_3873;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1967_p1 <= ap_const_lv16_B576;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1967_p1 <= ap_const_lv16_38BC;
        else 
            grp_fu_1967_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1973_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1973_ce <= ap_const_logic_1;
        else 
            grp_fu_1973_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1973_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_30_reg_3640, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_55_reg_4134, a_57_reg_4166)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1973_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1973_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1973_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1973_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1973_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1973_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1973_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1973_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1973_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1973_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1973_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1973_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1973_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1973_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1973_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1973_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
        else 
            grp_fu_1973_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1973_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1973_p1 <= ap_const_lv16_AB6F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1973_p1 <= ap_const_lv16_A677;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1973_p1 <= ap_const_lv16_3513;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1973_p1 <= ap_const_lv16_2A8F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1973_p1 <= ap_const_lv16_9CA8;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1973_p1 <= ap_const_lv16_38A1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1973_p1 <= ap_const_lv16_3680;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1973_p1 <= ap_const_lv16_1D39;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1973_p1 <= ap_const_lv16_1106;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1973_p1 <= ap_const_lv16_A37B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1973_p1 <= ap_const_lv16_B91F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1973_p1 <= ap_const_lv16_9A09;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1973_p1 <= ap_const_lv16_3272;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1973_p1 <= ap_const_lv16_38DB;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1973_p1 <= ap_const_lv16_B65A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1973_p1 <= ap_const_lv16_B5D2;
        else 
            grp_fu_1973_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1979_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1979_ce <= ap_const_logic_1;
        else 
            grp_fu_1979_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1979_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_28_reg_3606, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_53_reg_4097)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1979_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1979_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1979_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1979_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1979_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1979_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1979_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1979_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1979_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1979_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1979_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1979_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1979_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1979_p0 <= a_28_reg_3606;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1979_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_1979_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1979_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1979_p1 <= ap_const_lv16_3405;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1979_p1 <= ap_const_lv16_370C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1979_p1 <= ap_const_lv16_B46C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1979_p1 <= ap_const_lv16_B8FC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1979_p1 <= ap_const_lv16_2D89;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1979_p1 <= ap_const_lv16_2AD9;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1979_p1 <= ap_const_lv16_98E8;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1979_p1 <= ap_const_lv16_26FD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1979_p1 <= ap_const_lv16_A065;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1979_p1 <= ap_const_lv16_36EE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1979_p1 <= ap_const_lv16_288D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1979_p1 <= ap_const_lv16_3444;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1979_p1 <= ap_const_lv16_B21C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1979_p1 <= ap_const_lv16_3176;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1979_p1 <= ap_const_lv16_3438;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1979_p1 <= ap_const_lv16_28C1;
        else 
            grp_fu_1979_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1986_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1986_ce <= ap_const_logic_1;
        else 
            grp_fu_1986_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1986_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_29_reg_3622, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_54_reg_4116)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1986_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1986_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1986_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1986_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1986_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1986_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1986_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1986_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1986_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1986_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1986_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1986_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1986_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1986_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1986_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        else 
            grp_fu_1986_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1986_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1986_p1 <= ap_const_lv16_3553;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1986_p1 <= ap_const_lv16_31E7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1986_p1 <= ap_const_lv16_2692;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1986_p1 <= ap_const_lv16_14E1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1986_p1 <= ap_const_lv16_2591;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1986_p1 <= ap_const_lv16_36E2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1986_p1 <= ap_const_lv16_32CE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1986_p1 <= ap_const_lv16_1DB9;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1986_p1 <= ap_const_lv16_1E90;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1986_p1 <= ap_const_lv16_354A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1986_p1 <= ap_const_lv16_A7F0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1986_p1 <= ap_const_lv16_229A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1986_p1 <= ap_const_lv16_B232;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1986_p1 <= ap_const_lv16_37DA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1986_p1 <= ap_const_lv16_AC08;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1986_p1 <= ap_const_lv16_ACFE;
        else 
            grp_fu_1986_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1992_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1992_ce <= ap_const_logic_1;
        else 
            grp_fu_1992_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1992_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_27_reg_3590, a_29_reg_3622, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_55_reg_4134)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)))) then 
            grp_fu_1992_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1992_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1992_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1992_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1992_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1992_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1992_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1992_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1992_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1992_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1992_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1992_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1992_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1992_p0 <= a_27_reg_3590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1992_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
        else 
            grp_fu_1992_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1992_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1992_p1 <= ap_const_lv16_AE73;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1992_p1 <= ap_const_lv16_2C4A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1992_p1 <= ap_const_lv16_B411;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1992_p1 <= ap_const_lv16_1D5E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1992_p1 <= ap_const_lv16_3545;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1992_p1 <= ap_const_lv16_B020;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1992_p1 <= ap_const_lv16_8F5B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1992_p1 <= ap_const_lv16_A132;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1992_p1 <= ap_const_lv16_ABC5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1992_p1 <= ap_const_lv16_2B65;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1992_p1 <= ap_const_lv16_96F9;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1992_p1 <= ap_const_lv16_2E58;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1992_p1 <= ap_const_lv16_2C59;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1992_p1 <= ap_const_lv16_B521;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1992_p1 <= ap_const_lv16_A57F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1992_p1 <= ap_const_lv16_B05F;
        else 
            grp_fu_1992_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1998_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1998_ce <= ap_const_logic_1;
        else 
            grp_fu_1998_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1998_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_28_reg_3606, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_53_reg_4097, a_56_reg_4150)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1998_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1998_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1998_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1998_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1998_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1998_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1998_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1998_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1998_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1998_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1998_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1998_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1998_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1998_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1998_p0 <= a_28_reg_3606;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1998_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
        else 
            grp_fu_1998_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1998_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1998_p1 <= ap_const_lv16_B8D5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_1998_p1 <= ap_const_lv16_2CEE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_1998_p1 <= ap_const_lv16_2FA0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_1998_p1 <= ap_const_lv16_2E9F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_1998_p1 <= ap_const_lv16_2CF2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_1998_p1 <= ap_const_lv16_B002;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_1998_p1 <= ap_const_lv16_AFF7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_1998_p1 <= ap_const_lv16_22DD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_1998_p1 <= ap_const_lv16_1D34;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_1998_p1 <= ap_const_lv16_38E1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_1998_p1 <= ap_const_lv16_AB14;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_1998_p1 <= ap_const_lv16_3439;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_1998_p1 <= ap_const_lv16_B049;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_1998_p1 <= ap_const_lv16_A55B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_1998_p1 <= ap_const_lv16_383C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_1998_p1 <= ap_const_lv16_30BF;
        else 
            grp_fu_1998_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2004_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2004_ce <= ap_const_logic_1;
        else 
            grp_fu_2004_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2004_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_29_reg_3622, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_54_reg_4116, a_57_reg_4166)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2004_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2004_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2004_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2004_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2004_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2004_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2004_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2004_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2004_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2004_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2004_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2004_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2004_p0 <= a_31_reg_3659;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            grp_fu_2004_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2004_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_2004_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2004_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2004_p1 <= ap_const_lv16_3410;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2004_p1 <= ap_const_lv16_AA70;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2004_p1 <= ap_const_lv16_B08C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2004_p1 <= ap_const_lv16_1788;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2004_p1 <= ap_const_lv16_ACDB;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2004_p1 <= ap_const_lv16_ACD5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2004_p1 <= ap_const_lv16_1BFB;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2004_p1 <= ap_const_lv16_181A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2004_p1 <= ap_const_lv16_AFD6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2004_p1 <= ap_const_lv16_2A2D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2004_p1 <= ap_const_lv16_14B4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2004_p1 <= ap_const_lv16_B228;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2004_p1 <= ap_const_lv16_A9AC;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2004_p1 <= ap_const_lv16_ADA6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2004_p1 <= ap_const_lv16_B428;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2004_p1 <= ap_const_lv16_A6BA;
        else 
            grp_fu_2004_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2011_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2011_ce <= ap_const_logic_1;
        else 
            grp_fu_2011_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2011_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_27_reg_3590, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_53_reg_4097)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2011_p0 <= a_53_reg_4097;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)))) then 
            grp_fu_2011_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2011_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2011_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2011_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2011_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2011_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2011_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2011_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2011_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2011_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2011_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2011_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2011_p0 <= a_27_reg_3590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2011_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        else 
            grp_fu_2011_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2011_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2011_p1 <= ap_const_lv16_B824;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2011_p1 <= ap_const_lv16_AC81;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2011_p1 <= ap_const_lv16_3183;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2011_p1 <= ap_const_lv16_B1E3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2011_p1 <= ap_const_lv16_BBE0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2011_p1 <= ap_const_lv16_A77D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2011_p1 <= ap_const_lv16_AB5E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2011_p1 <= ap_const_lv16_2305;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2011_p1 <= ap_const_lv16_158F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2011_p1 <= ap_const_lv16_2D82;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2011_p1 <= ap_const_lv16_37E5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2011_p1 <= ap_const_lv16_2D81;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2011_p1 <= ap_const_lv16_B03E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2011_p1 <= ap_const_lv16_AB7C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2011_p1 <= ap_const_lv16_B631;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2011_p1 <= ap_const_lv16_B799;
        else 
            grp_fu_2011_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2017_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2017_ce <= ap_const_logic_1;
        else 
            grp_fu_2017_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2017_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_28_reg_3606, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_53_reg_4097, a_54_reg_4116)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2017_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2017_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2017_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2017_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2017_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2017_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2017_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2017_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2017_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2017_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2017_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2017_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2017_p0 <= a_30_reg_3640;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            grp_fu_2017_p0 <= a_28_reg_3606;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2017_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
        else 
            grp_fu_2017_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2017_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2017_p1 <= ap_const_lv16_2C21;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2017_p1 <= ap_const_lv16_394C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2017_p1 <= ap_const_lv16_B19D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2017_p1 <= ap_const_lv16_ADED;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2017_p1 <= ap_const_lv16_2FD7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2017_p1 <= ap_const_lv16_B67A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2017_p1 <= ap_const_lv16_A877;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2017_p1 <= ap_const_lv16_9B5C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2017_p1 <= ap_const_lv16_B54E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2017_p1 <= ap_const_lv16_2583;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2017_p1 <= ap_const_lv16_B9E6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2017_p1 <= ap_const_lv16_B3E1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2017_p1 <= ap_const_lv16_AF0C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2017_p1 <= ap_const_lv16_35D8;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2017_p1 <= ap_const_lv16_AA1D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2017_p1 <= ap_const_lv16_35C6;
        else 
            grp_fu_2017_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2023_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2023_ce <= ap_const_logic_1;
        else 
            grp_fu_2023_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2023_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_reg_3576, a_29_reg_3622, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_54_reg_4116, a_55_reg_4134)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2023_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2023_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2023_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2023_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2023_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2023_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2023_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2023_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2023_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2023_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2023_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2023_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2023_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2023_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2023_p0 <= a_reg_3576;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2023_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_2023_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2023_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2023_p1 <= ap_const_lv16_2BC8;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2023_p1 <= ap_const_lv16_B324;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2023_p1 <= ap_const_lv16_3499;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2023_p1 <= ap_const_lv16_9572;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2023_p1 <= ap_const_lv16_30AD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2023_p1 <= ap_const_lv16_B4C2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2023_p1 <= ap_const_lv16_2320;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2023_p1 <= ap_const_lv16_2050;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2023_p1 <= ap_const_lv16_AC0D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2023_p1 <= ap_const_lv16_2961;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2023_p1 <= ap_const_lv16_9A23;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2023_p1 <= ap_const_lv16_309A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2023_p1 <= ap_const_lv16_B362;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2023_p1 <= ap_const_lv16_31BF;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2023_p1 <= ap_const_lv16_2315;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2023_p1 <= ap_const_lv16_8CC5;
        else 
            grp_fu_2023_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2030_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2030_ce <= ap_const_logic_1;
        else 
            grp_fu_2030_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2030_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_27_reg_3590, a_28_reg_3606, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_56_reg_4150)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2030_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2030_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2030_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2030_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2030_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2030_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2030_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2030_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2030_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2030_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2030_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2030_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2030_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2030_p0 <= a_28_reg_3606;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2030_p0 <= a_27_reg_3590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2030_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        else 
            grp_fu_2030_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2030_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2030_p1 <= ap_const_lv16_B026;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2030_p1 <= ap_const_lv16_3074;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2030_p1 <= ap_const_lv16_2EDA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2030_p1 <= ap_const_lv16_3037;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2030_p1 <= ap_const_lv16_2A47;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2030_p1 <= ap_const_lv16_3036;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2030_p1 <= ap_const_lv16_15B8;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2030_p1 <= ap_const_lv16_9E6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2030_p1 <= ap_const_lv16_37DB;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2030_p1 <= ap_const_lv16_AF51;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2030_p1 <= ap_const_lv16_36A5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2030_p1 <= ap_const_lv16_B7D1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2030_p1 <= ap_const_lv16_2FB0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2030_p1 <= ap_const_lv16_9DDE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2030_p1 <= ap_const_lv16_310E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2030_p1 <= ap_const_lv16_B20C;
        else 
            grp_fu_2030_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2036_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2036_ce <= ap_const_logic_1;
        else 
            grp_fu_2036_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2036_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_28_reg_3606, a_29_reg_3622, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_53_reg_4097, a_57_reg_4166)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2036_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2036_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2036_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2036_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2036_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2036_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2036_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2036_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2036_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2036_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2036_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2036_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2036_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2036_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2036_p0 <= a_28_reg_3606;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2036_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
        else 
            grp_fu_2036_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2036_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2036_p1 <= ap_const_lv16_AE2E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2036_p1 <= ap_const_lv16_B349;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2036_p1 <= ap_const_lv16_36C2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2036_p1 <= ap_const_lv16_1E5C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2036_p1 <= ap_const_lv16_B85C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2036_p1 <= ap_const_lv16_B197;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2036_p1 <= ap_const_lv16_A0A9;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2036_p1 <= ap_const_lv16_9997;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2036_p1 <= ap_const_lv16_B104;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2036_p1 <= ap_const_lv16_B757;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2036_p1 <= ap_const_lv16_8AD9;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2036_p1 <= ap_const_lv16_3244;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2036_p1 <= ap_const_lv16_B7D3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2036_p1 <= ap_const_lv16_B1A5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2036_p1 <= ap_const_lv16_AE5B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2036_p1 <= ap_const_lv16_A7DE;
        else 
            grp_fu_2036_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2042_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2042_ce <= ap_const_logic_1;
        else 
            grp_fu_2042_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2042_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_reg_3576, a_27_reg_3590, a_29_reg_3622, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_52_reg_4078)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2042_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2042_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2042_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2042_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2042_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2042_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2042_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2042_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2042_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2042_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2042_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2042_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2042_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2042_p0 <= a_27_reg_3590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2042_p0 <= a_reg_3576;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2042_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_2042_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2042_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2042_p1 <= ap_const_lv16_AE6E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2042_p1 <= ap_const_lv16_32BE;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2042_p1 <= ap_const_lv16_8C21;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2042_p1 <= ap_const_lv16_B492;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2042_p1 <= ap_const_lv16_341E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2042_p1 <= ap_const_lv16_2528;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2042_p1 <= ap_const_lv16_9856;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2042_p1 <= ap_const_lv16_B1E6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2042_p1 <= ap_const_lv16_281E;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2042_p1 <= ap_const_lv16_9412;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2042_p1 <= ap_const_lv16_B7AD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2042_p1 <= ap_const_lv16_AF46;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2042_p1 <= ap_const_lv16_2829;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2042_p1 <= ap_const_lv16_B607;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2042_p1 <= ap_const_lv16_228B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2042_p1 <= ap_const_lv16_B46;
        else 
            grp_fu_2042_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2049_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2049_ce <= ap_const_logic_1;
        else 
            grp_fu_2049_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2049_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_27_reg_3590, a_28_reg_3606, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_53_reg_4097)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2049_p0 <= a_53_reg_4097;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2049_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2049_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2049_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2049_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2049_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2049_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2049_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2049_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2049_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2049_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2049_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2049_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2049_p0 <= a_28_reg_3606;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2049_p0 <= a_27_reg_3590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2049_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        else 
            grp_fu_2049_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2049_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2049_p1 <= ap_const_lv16_39CA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2049_p1 <= ap_const_lv16_24BF;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2049_p1 <= ap_const_lv16_31ED;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2049_p1 <= ap_const_lv16_3099;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2049_p1 <= ap_const_lv16_32A6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2049_p1 <= ap_const_lv16_A2A3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2049_p1 <= ap_const_lv16_A1DD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2049_p1 <= ap_const_lv16_8F3A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2049_p1 <= ap_const_lv16_38B7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2049_p1 <= ap_const_lv16_ACE6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2049_p1 <= ap_const_lv16_B645;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2049_p1 <= ap_const_lv16_3173;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2049_p1 <= ap_const_lv16_3128;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2049_p1 <= ap_const_lv16_AA9A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2049_p1 <= ap_const_lv16_B2C0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2049_p1 <= ap_const_lv16_35F6;
        else 
            grp_fu_2049_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2055_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2055_ce <= ap_const_logic_1;
        else 
            grp_fu_2055_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2055_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_reg_3576, a_27_reg_3590, a_29_reg_3622, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_54_reg_4116)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2055_p0 <= a_54_reg_4116;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2055_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2055_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2055_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2055_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2055_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2055_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2055_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2055_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2055_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2055_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2055_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2055_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2055_p0 <= a_27_reg_3590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2055_p0 <= a_reg_3576;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2055_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_2055_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2055_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2055_p1 <= ap_const_lv16_A32F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2055_p1 <= ap_const_lv16_2D5B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2055_p1 <= ap_const_lv16_9D10;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2055_p1 <= ap_const_lv16_2810;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2055_p1 <= ap_const_lv16_3152;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2055_p1 <= ap_const_lv16_1CAA;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2055_p1 <= ap_const_lv16_A0BD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2055_p1 <= ap_const_lv16_2C01;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2055_p1 <= ap_const_lv16_36C4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2055_p1 <= ap_const_lv16_9461;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2055_p1 <= ap_const_lv16_2CA6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2055_p1 <= ap_const_lv16_324D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2055_p1 <= ap_const_lv16_33B2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2055_p1 <= ap_const_lv16_B731;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2055_p1 <= ap_const_lv16_9E3C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2055_p1 <= ap_const_lv16_AABA;
        else 
            grp_fu_2055_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2062_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2062_ce <= ap_const_logic_1;
        else 
            grp_fu_2062_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2062_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_27_reg_3590, a_28_reg_3606, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_52_reg_4078, a_55_reg_4134)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2062_p0 <= a_55_reg_4134;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2062_p0 <= a_52_reg_4078;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2062_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2062_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2062_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2062_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2062_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2062_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2062_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2062_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2062_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2062_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2062_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2062_p0 <= a_28_reg_3606;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2062_p0 <= a_27_reg_3590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2062_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        else 
            grp_fu_2062_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2062_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2062_p1 <= ap_const_lv16_A77C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2062_p1 <= ap_const_lv16_A515;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2062_p1 <= ap_const_lv16_2E42;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2062_p1 <= ap_const_lv16_AE81;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2062_p1 <= ap_const_lv16_AFD5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2062_p1 <= ap_const_lv16_3164;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2062_p1 <= ap_const_lv16_21D1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2062_p1 <= ap_const_lv16_918A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2062_p1 <= ap_const_lv16_25A7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2062_p1 <= ap_const_lv16_2CD0;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2062_p1 <= ap_const_lv16_A774;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2062_p1 <= ap_const_lv16_BBE5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2062_p1 <= ap_const_lv16_B85A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2062_p1 <= ap_const_lv16_A9BD;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2062_p1 <= ap_const_lv16_3913;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2062_p1 <= ap_const_lv16_2F18;
        else 
            grp_fu_2062_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2068_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2068_ce <= ap_const_logic_1;
        else 
            grp_fu_2068_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2068_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_reg_3576, a_28_reg_3606, a_30_reg_3640, a_32_reg_3678, a_34_reg_3718, a_36_reg_3758, a_38_reg_3798, a_40_reg_3838, a_42_reg_3878, a_44_reg_3918, a_46_reg_3958, a_48_reg_3998, a_50_reg_4038, a_56_reg_4150)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2068_p0 <= a_56_reg_4150;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2068_p0 <= a_50_reg_4038;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2068_p0 <= a_48_reg_3998;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2068_p0 <= a_46_reg_3958;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2068_p0 <= a_44_reg_3918;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2068_p0 <= a_42_reg_3878;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2068_p0 <= a_40_reg_3838;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2068_p0 <= a_38_reg_3798;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2068_p0 <= a_36_reg_3758;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2068_p0 <= a_34_reg_3718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2068_p0 <= a_32_reg_3678;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2068_p0 <= a_30_reg_3640;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2068_p0 <= a_28_reg_3606;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            grp_fu_2068_p0 <= a_reg_3576;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2068_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_2068_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2068_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2068_p1 <= ap_const_lv16_B6D3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2068_p1 <= ap_const_lv16_29F1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2068_p1 <= ap_const_lv16_35A5;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2068_p1 <= ap_const_lv16_2A0C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2068_p1 <= ap_const_lv16_340F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2068_p1 <= ap_const_lv16_9D53;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2068_p1 <= ap_const_lv16_985D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2068_p1 <= ap_const_lv16_B66F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2068_p1 <= ap_const_lv16_B488;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2068_p1 <= ap_const_lv16_3684;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2068_p1 <= ap_const_lv16_B85B;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2068_p1 <= ap_const_lv16_3616;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2068_p1 <= ap_const_lv16_B411;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2068_p1 <= ap_const_lv16_94E6;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2068_p1 <= ap_const_lv16_A63A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2068_p1 <= ap_const_lv16_2BB1;
        else 
            grp_fu_2068_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2075_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2075_ce <= ap_const_logic_1;
        else 
            grp_fu_2075_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2075_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, a_reg_3576, a_27_reg_3590, a_29_reg_3622, a_31_reg_3659, a_33_reg_3698, a_35_reg_3738, a_37_reg_3778, a_39_reg_3818, a_41_reg_3858, a_43_reg_3898, a_45_reg_3938, a_47_reg_3978, a_49_reg_4018, a_51_reg_4058, a_57_reg_4166)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2075_p0 <= a_57_reg_4166;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2075_p0 <= a_51_reg_4058;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2075_p0 <= a_49_reg_4018;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2075_p0 <= a_47_reg_3978;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2075_p0 <= a_45_reg_3938;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2075_p0 <= a_43_reg_3898;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2075_p0 <= a_41_reg_3858;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2075_p0 <= a_39_reg_3818;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2075_p0 <= a_37_reg_3778;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2075_p0 <= a_35_reg_3738;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2075_p0 <= a_33_reg_3698;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2075_p0 <= a_31_reg_3659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2075_p0 <= a_29_reg_3622;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2075_p0 <= a_27_reg_3590;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2075_p0 <= a_reg_3576;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2075_p0 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
        else 
            grp_fu_2075_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2075_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_2075_p1 <= ap_const_lv16_2EE7;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_2075_p1 <= ap_const_lv16_B362;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_2075_p1 <= ap_const_lv16_9634;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_2075_p1 <= ap_const_lv16_284C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_2075_p1 <= ap_const_lv16_B772;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_2075_p1 <= ap_const_lv16_1F5D;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_2075_p1 <= ap_const_lv16_8C36;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_2075_p1 <= ap_const_lv16_AFF1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_2075_p1 <= ap_const_lv16_B474;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_2075_p1 <= ap_const_lv16_116A;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_2075_p1 <= ap_const_lv16_B392;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_2075_p1 <= ap_const_lv16_A5E4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_2075_p1 <= ap_const_lv16_B283;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_2075_p1 <= ap_const_lv16_B45C;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_2075_p1 <= ap_const_lv16_9D2F;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_2075_p1 <= ap_const_lv16_A328;
        else 
            grp_fu_2075_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln161_fu_3167_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten12_load = ap_const_lv14_3100) else "0";
    icmp_ln162_fu_3191_p2 <= "1" when (ap_sig_allocacmp_ow_load = ap_const_lv7_70) else "0";
    m_axi_gmem_out_ARADDR <= ap_const_lv64_0;
    m_axi_gmem_out_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_out_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_out_ARID <= ap_const_lv1_0;
    m_axi_gmem_out_ARLEN <= ap_const_lv32_0;
    m_axi_gmem_out_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_out_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_out_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_out_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_out_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_out_ARUSER <= ap_const_lv1_0;
    m_axi_gmem_out_ARVALID <= ap_const_logic_0;
    m_axi_gmem_out_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_out_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_out_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_out_AWID <= ap_const_lv1_0;
    m_axi_gmem_out_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_out_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_out_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_out_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_out_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_out_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_out_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_out_AWVALID <= ap_const_logic_0;
    m_axi_gmem_out_BREADY <= ap_const_logic_0;
    m_axi_gmem_out_RREADY <= ap_const_logic_0;

    m_axi_gmem_out_WDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage15, icmp_ln161_reg_3412_pp0_iter4_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, bitcast_ln164_fu_3312_p1, ap_block_pp0_stage3_01001, bitcast_ln164_1_fu_3317_p1, ap_block_pp0_stage4_01001, bitcast_ln164_2_fu_3322_p1, ap_block_pp0_stage5_01001, bitcast_ln164_3_fu_3326_p1, ap_block_pp0_stage6_01001, bitcast_ln164_4_fu_3330_p1, ap_block_pp0_stage7_01001, bitcast_ln164_5_fu_3334_p1, ap_block_pp0_stage8_01001, bitcast_ln164_6_fu_3338_p1, ap_block_pp0_stage9_01001, bitcast_ln164_7_fu_3343_p1, ap_block_pp0_stage10_01001, bitcast_ln164_8_fu_3348_p1, ap_block_pp0_stage11_01001, bitcast_ln164_9_fu_3353_p1, ap_block_pp0_stage12_01001, bitcast_ln164_10_fu_3358_p1, ap_block_pp0_stage13_01001, bitcast_ln164_11_fu_3363_p1, ap_block_pp0_stage14_01001, bitcast_ln164_12_fu_3368_p1, ap_block_pp0_stage15_01001, bitcast_ln164_13_fu_3373_p1, ap_block_pp0_stage0_01001, bitcast_ln164_14_fu_3378_p1, ap_block_pp0_stage1_01001, bitcast_ln164_15_fu_3382_p1, ap_block_pp0_stage2_01001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_15_fu_3382_p1;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_14_fu_3378_p1;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_13_fu_3373_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_12_fu_3368_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_11_fu_3363_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_10_fu_3358_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_9_fu_3353_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_8_fu_3348_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_7_fu_3343_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_6_fu_3338_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_5_fu_3334_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_4_fu_3330_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_3_fu_3326_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_2_fu_3322_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_1_fu_3317_p1;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_out_WDATA <= bitcast_ln164_fu_3312_p1;
        else 
            m_axi_gmem_out_WDATA <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_out_WID <= ap_const_lv1_0;
    m_axi_gmem_out_WLAST <= ap_const_logic_0;
    m_axi_gmem_out_WSTRB <= ap_const_lv2_3;
    m_axi_gmem_out_WUSER <= ap_const_lv1_0;

    m_axi_gmem_out_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage15, icmp_ln161_reg_3412_pp0_iter4_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg 
    = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg 
    = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln161_reg_3412_pp0_iter4_reg 
    = ap_const_lv1_0)))) then 
            m_axi_gmem_out_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_out_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln161_1_fu_3205_p3 <= 
        add_ln161_fu_3185_p2 when (icmp_ln162_fu_3191_p2(0) = '1') else 
        ap_sig_allocacmp_oh_load;
    select_ln161_fu_3197_p3 <= 
        ap_const_lv7_0 when (icmp_ln162_fu_3191_p2(0) = '1') else 
        ap_sig_allocacmp_ow_load;
    sub_ln172_fu_3233_p2 <= std_logic_vector(unsigned(tmp_s_fu_3213_p3) - unsigned(zext_ln172_fu_3229_p1));
    tmp_107_fu_3221_p3 <= (select_ln161_1_fu_3205_p3 & ap_const_lv4_0);
    tmp_s_fu_3213_p3 <= (select_ln161_1_fu_3205_p3 & ap_const_lv7_0);
    zext_ln172_1_fu_3239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_fu_3197_p3),14));
    zext_ln172_2_fu_3249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_fu_3243_p2),64));
    zext_ln172_fu_3229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_107_fu_3221_p3),14));
end behav;
