Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: bopit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bopit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bopit"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : bopit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\randomNumber.v" into library work
Parsing module <randomNumber>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\notes.v" into library work
Parsing module <notes>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\display7.v" into library work
Parsing module <display7>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\clock_500hz.v" into library work
Parsing module <clock_500hz>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\clock_1hz.v" into library work
Parsing module <clock_1hz>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" into library work
Parsing module <bopit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <bopit>.

Elaborating module <notes>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\notes.v" Line 41: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\notes.v" Line 46: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <randomNumber>.

Elaborating module <clock_1hz>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\clock_1hz.v" Line 42: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <clock_500hz>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\clock_500hz.v" Line 44: Result of 19-bit expression is truncated to fit in 18-bit target.

Elaborating module <display7>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 271: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 275: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 288: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 292: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 321: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 326: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 331: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 336: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 360: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 365: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 370: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v" Line 375: Result of 32-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bopit>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\bopit.v".
    Found 32-bit register for signal <roundDelay>.
    Found 32-bit register for signal <gameOn>.
    Found 4-bit register for signal <ones_score>.
    Found 4-bit register for signal <tens_score>.
    Found 4-bit register for signal <ones_seconds>.
    Found 4-bit register for signal <tens_seconds>.
    Found 4-bit register for signal <bopCode>.
    Found 32-bit register for signal <fail_count>.
    Found 2-bit register for signal <signal>.
    Found 32-bit register for signal <an_index>.
    Found 4-bit register for signal <seg_number>.
    Found 8-bit register for signal <ledCode>.
    Found 8-bit register for signal <led>.
    Found 2-bit register for signal <an_number>.
    Found 32-bit register for signal <an_toggle>.
    Found 32-bit register for signal <roundWon>.
    Found 32-bit subtractor for signal <an_toggle[31]_unary_minus_135_OUT> created at line 355.
    Found 32-bit subtractor for signal <GND_1_o_unary_minus_137_OUT> created at line 355.
    Found 4-bit adder for signal <tens_score[3]_GND_1_o_add_73_OUT> created at line 271.
    Found 4-bit adder for signal <ones_score[3]_GND_1_o_add_74_OUT> created at line 275.
    Found 32-bit adder for signal <roundDelay[31]_GND_1_o_add_77_OUT> created at line 280.
    Found 4-bit adder for signal <ones_seconds[3]_GND_1_o_add_83_OUT> created at line 288.
    Found 4-bit adder for signal <tens_seconds[3]_GND_1_o_add_85_OUT> created at line 292.
    Found 32-bit adder for signal <fail_count[31]_GND_1_o_add_129_OUT> created at line 351.
    Found 32-bit adder for signal <an_toggle[31]_GND_1_o_add_145_OUT> created at line 383.
    Found 8-bit shifter logical left for signal <GND_1_o_bopCode[2]_shift_left_114_OUT> created at line 318
    Found 32-bit 13-to-1 multiplexer for signal <bopCode[3]_roundWon[31]_wide_mux_60_OUT> created at line 118.
    Found 32-bit 13-to-1 multiplexer for signal <bopCode[3]_gameOn[31]_wide_mux_61_OUT> created at line 118.
    Found 4-bit 3-to-1 multiplexer for signal <_n0303> created at line 356.
    Found 4-bit 4-to-1 multiplexer for signal <_n0314> created at line 306.
    Found 32-bit 13-to-1 multiplexer for signal <_n0462> created at line 118.
    Found 4-bit comparator greater for signal <GND_1_o_bopCode[3]_LessThan_114_o> created at line 309
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 236 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  55 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <bopit> synthesized.

Synthesizing Unit <notes>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\notes.v".
    Found 1-bit register for signal <speaker>.
    Found 17-bit register for signal <counter>.
    Found 17-bit adder for signal <counter[16]_GND_2_o_add_7_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <notes> synthesized.

Synthesizing Unit <randomNumber>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\randomNumber.v".
        BITS = 5
    Found 5-bit register for signal <data>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <randomNumber> synthesized.

Synthesizing Unit <clock_1hz>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\clock_1hz.v".
    Found 1-bit register for signal <clk_1hz>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_4_o_add_2_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <clock_1hz> synthesized.

Synthesizing Unit <clock_500hz>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\clock_500hz.v".
    Found 1-bit register for signal <clk_500hz>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_5_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <clock_500hz> synthesized.

Synthesizing Unit <display7>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB4temp\display7.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x4-bit Read Only RAM for signal <an>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <display7> synthesized.

Synthesizing Unit <mod_5u_4u>.
    Related source file is "".
    Found 9-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 5-bit adder for signal <a[4]_b[3]_add_9_OUT> created at line 0.
    Found 5-bit adder for signal <a[4]_GND_7_o_add_11_OUT> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0006> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <mod_5u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 18
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 2
 4-bit adder                                           : 4
 5-bit adder                                           : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 23
 1-bit register                                        : 3
 17-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 2
 27-bit register                                       : 1
 32-bit register                                       : 6
 4-bit register                                        : 6
 5-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 7
 4-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 26
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 13-to-1 multiplexer                            : 3
 32-bit 2-to-1 multiplexer                             : 38
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 3-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bopit>.
The following registers are absorbed into counter <an_toggle>: 1 register on signal <an_toggle>.
The following registers are absorbed into counter <ones_seconds>: 1 register on signal <ones_seconds>.
Unit <bopit> synthesized (advanced).

Synthesizing (advanced) Unit <clock_1hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_1hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_500hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_500hz> synthesized (advanced).

Synthesizing (advanced) Unit <display7>.
INFO:Xst:3231 - The small RAM <Mram_an> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <an_number>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <display7> synthesized (advanced).

Synthesizing (advanced) Unit <notes>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <notes> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 14
 17-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 4-bit adder                                           : 4
 5-bit adder                                           : 5
# Counters                                             : 5
 17-bit up counter                                     : 1
 18-bit up counter                                     : 1
 27-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 208
 Flip-Flops                                            : 208
# Comparators                                          : 7
 4-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 81
 1-bit 2-to-1 multiplexer                              : 25
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 13-to-1 multiplexer                            : 3
 32-bit 2-to-1 multiplexer                             : 38
 4-bit 2-to-1 multiplexer                              : 11
 4-bit 3-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <an_index_2> in Unit <bopit> is equivalent to the following 29 FFs/Latches, which will be removed : <an_index_3> <an_index_4> <an_index_5> <an_index_6> <an_index_7> <an_index_8> <an_index_9> <an_index_10> <an_index_11> <an_index_12> <an_index_13> <an_index_14> <an_index_15> <an_index_16> <an_index_17> <an_index_18> <an_index_19> <an_index_20> <an_index_21> <an_index_22> <an_index_23> <an_index_24> <an_index_25> <an_index_26> <an_index_27> <an_index_28> <an_index_29> <an_index_30> <an_index_31> 

Optimizing unit <bopit> ...

Optimizing unit <notes> ...

Optimizing unit <randomNumber> ...
WARNING:Xst:1293 - FF/Latch <roundWon_1> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_31> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_30> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_29> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_28> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_27> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_26> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_25> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_24> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_23> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_22> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_21> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_20> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_19> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_18> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_17> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_16> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_15> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_14> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_13> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_12> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_11> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_10> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_9> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_8> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_7> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_6> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_5> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_4> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_31> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_30> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_29> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_28> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_27> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_26> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_25> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_24> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_23> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_22> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_21> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_20> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_19> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_18> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_17> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_16> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_15> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_14> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_13> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_12> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_11> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_10> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_9> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_8> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_7> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_6> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_5> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_4> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_3> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundWon_2> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_30> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_29> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_28> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_27> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_26> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_25> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_24> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_23> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_22> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_21> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_20> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_19> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_18> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_17> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_16> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_15> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_14> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_13> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_12> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_11> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_10> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_9> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_8> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_7> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_6> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_5> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_4> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_3> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_2> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_3> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_2> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gameOn_1> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_31> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_30> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_29> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_28> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_27> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_26> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_25> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_24> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_23> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_22> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_21> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_20> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_19> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_18> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_17> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_16> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_15> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_14> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_13> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_12> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_11> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_10> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fail_count_9> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tens_seconds_3> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tens_seconds_2> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tens_seconds_1> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <roundDelay_31> has a constant value of 0 in block <bopit>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bopit, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 159
 Flip-Flops                                            : 159

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bopit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 518
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 99
#      LUT2                        : 14
#      LUT3                        : 21
#      LUT4                        : 38
#      LUT5                        : 15
#      LUT6                        : 74
#      MUXCY                       : 116
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 159
#      FD                          : 49
#      FDE                         : 53
#      FDR                         : 35
#      FDRE                        : 22
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 13
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             159  out of  18224     0%  
 Number of Slice LUTs:                  270  out of   9112     2%  
    Number used as Logic:               270  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    276
   Number with an unused Flip Flop:     117  out of    276    42%  
   Number with an unused LUT:             6  out of    276     2%  
   Number of fully used LUT-FF pairs:   153  out of    276    55%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    232    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 159   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.553ns (Maximum Frequency: 219.621MHz)
   Minimum input arrival time before clock: 4.790ns
   Maximum output required time after clock: 4.859ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.553ns (frequency: 219.621MHz)
  Total number of paths / destination ports: 7200 / 291
-------------------------------------------------------------------------
Delay:               4.553ns (Levels of Logic = 20)
  Source:            bop_notes/counter_6 (FF)
  Destination:       bop_notes/counter_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bop_notes/counter_6 to bop_notes/counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  bop_notes/counter_6 (bop_notes/counter_6)
     LUT3:I0->O            2   0.205   0.845  bop_notes/_n0041<1>1_SW0 (N22)
     LUT6:I3->O           17   0.205   1.028  bop_notes/GND_2_o_GND_2_o_equal_4_o<16> (bop_notes/GND_2_o_GND_2_o_equal_4_o)
     LUT4:I3->O            1   0.205   0.000  bop_notes/Mcount_counter_lut<0> (bop_notes/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  bop_notes/Mcount_counter_cy<0> (bop_notes/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<1> (bop_notes/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<2> (bop_notes/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<3> (bop_notes/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<4> (bop_notes/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<5> (bop_notes/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<6> (bop_notes/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<7> (bop_notes/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<8> (bop_notes/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<9> (bop_notes/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<10> (bop_notes/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<11> (bop_notes/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<12> (bop_notes/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<13> (bop_notes/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  bop_notes/Mcount_counter_cy<14> (bop_notes/Mcount_counter_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  bop_notes/Mcount_counter_cy<15> (bop_notes/Mcount_counter_cy<15>)
     XORCY:CI->O           1   0.180   0.000  bop_notes/Mcount_counter_xor<16> (bop_notes/Mcount_counter16)
     FDR:D                     0.102          bop_notes/counter_16
    ----------------------------------------
    Total                      4.553ns (1.801ns logic, 2.752ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 89 / 29
-------------------------------------------------------------------------
Offset:              4.790ns (Levels of Logic = 5)
  Source:            btnS (PAD)
  Destination:       roundWon_0 (FF)
  Destination Clock: clk rising

  Data Path: btnS to roundWon_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.154  btnS_IBUF (btnS_IBUF)
     LUT2:I0->O            2   0.203   0.981  Mmux_roundWon[31]_GND_1_o_mux_2_OUT11 (roundWon[31]_GND_1_o_mux_2_OUT<0>)
     LUT6:I0->O            1   0.203   0.000  Mmux_roundWon[31]_roundWon[31]_mux_97_OUT13_SW1_G (N62)
     MUXF7:I1->O           1   0.140   0.580  Mmux_roundWon[31]_roundWon[31]_mux_97_OUT13_SW1 (N40)
     LUT6:I5->O            1   0.205   0.000  roundWon_0_rstpot1 (roundWon_0_rstpot1)
     FD:D                      0.102          roundWon_0
    ----------------------------------------
    Total                      4.790ns (2.075ns logic, 2.715ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 50 / 21
-------------------------------------------------------------------------
Offset:              4.859ns (Levels of Logic = 2)
  Source:            an_number_1 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      clk rising

  Data Path: an_number_1 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   1.059  an_number_1 (an_number_1)
     LUT5:I0->O            1   0.203   0.579  segmentDisplay/Mmux_seg<7>11 (seg_7_OBUF)
     OBUF:I->O                 2.571          seg_7_OBUF (seg<7>)
    ----------------------------------------
    Total                      4.859ns (3.221ns logic, 1.638ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.553|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.33 secs
 
--> 

Total memory usage is 259224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  136 (   0 filtered)
Number of infos    :    2 (   0 filtered)

