<html><body><samp><pre>
<!@TC:1743788724>

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Fri Apr  4 10:45:24 2025

##### DESIGN INFO #######################################################

Top View:                "EvalBoardSandbox"
Constraint File(s):      "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc"




##### SUMMARY ############################################################

Found 5 issues in 4 out of 18 constraints


##### DETAILS ############################################################



<a name=clockRelationships66></a>Clock Relationships</a>
*******************

Starting                                               Ending                                                 |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     20.000           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     EvalSandbox_MSS_0/CCC_0/GL0                            |     0.392            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                uart0clk                                               |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                uart0txclk                                             |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                uart1clk                                               |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                uart1txclk                                             |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                uart2clk                                               |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                uart2txclk                                             |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                uart3clk                                               |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                uart3txclk                                             |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                                EvalSandbox_MSS_0/CCC_0/GL0                            |     9.804            |     No paths         |     No paths         |     No paths                         
uart0clk                                               FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
uart0clk                                               uart0clk                                               |     19.608           |     No paths         |     No paths         |     No paths                         
uart0txclk                                             FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
uart0txclk                                             uart0txclk                                             |     19.608           |     No paths         |     No paths         |     No paths                         
uart1clk                                               FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
uart1clk                                               uart1clk                                               |     19.608           |     No paths         |     No paths         |     No paths                         
uart1txclk                                             FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
uart1txclk                                             uart1txclk                                             |     19.608           |     No paths         |     No paths         |     No paths                         
uart2clk                                               FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
uart2clk                                               uart2clk                                               |     19.608           |     No paths         |     No paths         |     No paths                         
uart2txclk                                             FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
uart2txclk                                             uart2txclk                                             |     19.608           |     No paths         |     No paths         |     No paths                         
uart3clk                                               FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
uart3clk                                               uart3clk                                               |     19.608           |     No paths         |     No paths         |     No paths                         
uart3txclk                                             FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
uart3txclk                                             uart3txclk                                             |     19.608           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/CCC_0/GL0                            EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     0.392            |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/CCC_0/GL0                            FCCC_C0_0/FCCC_C0_0/GL0                                |     9.804            |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/CCC_0/GL0                            EvalSandbox_MSS_0/CCC_0/GL0                            |     9.804            |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK67></a>Unconstrained Start/End Points</a>
******************************

p:DEVRST_N
p:MisoA
p:MisoB
p:MisoC
p:MisoD
p:MisoE
p:MisoF
p:MosiA
p:MosiB
p:MosiC
p:MosiD
p:MosiE
p:MosiF
p:Oe0
p:Oe1
p:Oe2
p:PPS
p:Rx0
p:Rx1
p:Rx2
p:SckA
p:SckB
p:SckC
p:SckD
p:SckE
p:SckF
p:TP1
p:TP2
p:TP3
p:TP4
p:TP5
p:Tx0
p:Tx1
p:Tx2
p:Ux1SelJmp
p:nCsA[0]
p:nCsA[1]
p:nCsA[2]
p:nCsA[3]
p:nCsB[0]
p:nCsB[1]
p:nCsB[2]
p:nCsB[3]
p:nCsC[0]
p:nCsC[1]
p:nCsC[2]
p:nCsC[3]
p:nCsD[0]
p:nCsD[1]
p:nCsD[2]
p:nCsD[3]
p:nCsE[0]
p:nCsE[1]
p:nCsE[2]
p:nCsE[3]
p:nCsF[0]
p:nCsF[1]
p:nCsF[2]
p:nCsF[3]


<a name=InapplicableconstraintsCCK68></a>Inapplicable constraints</a>
************************

set_false_path -through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]
<a name=error69></a>	@E::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":23:0:23:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because all of the '-through' objects specified by the constraint are driven by constants</a>
<a name=error70></a>	@E:MF1038:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":23:0:23:0|collection "[get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]" contains only objects driven by constants</a>

<a name=ApplicableConstraintsWithIssuesCCK71></a>Applicable constraints with issues</a>
**********************************

create_generated_clock -name EvalSandbox_MSS_0/CCC_0/GL0 -multiply_by 3 -divide_by 3 -source [get_pins { EvalSandbox_MSS_0.CCC_0.CCC_INST.CLK0 }] [get_pins { EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0 }]
	@W:MT688:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":10:0:10:0|No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST
create_generated_clock -name FCCC_C0_0/FCCC_C0_0/GL0 -multiply_by 4 -divide_by 2 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.CLK0_PAD }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0 }]
	@W:MT688:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":11:0:11:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST
set_false_path -through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]
	@W::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":24:0:24:0|Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

<a name=ConstraintsWithMatchingWildcardExpressionsCCK72></a>Constraints with matching wildcard expressions</a>
**********************************************

set_false_path -from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@N:MF891:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":22:0:22:0|expression "[get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }]" applies to objects:
		EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int
	@N:MF891:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":22:0:22:0|expression "[get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]" applies to objects:
		EvalSandbox_MSS_0.CORERESETP_0.sdif0_areset_n_rcosc
		EvalSandbox_MSS_0.CORERESETP_0.sdif0_areset_n_rcosc_arst
		EvalSandbox_MSS_0.CORERESETP_0.sdif0_areset_n_rcosc_arst_i
		EvalSandbox_MSS_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
		EvalSandbox_MSS_0.CORERESETP_0.sdif1_areset_n_rcosc
		EvalSandbox_MSS_0.CORERESETP_0.sdif1_areset_n_rcosc_arst
		EvalSandbox_MSS_0.CORERESETP_0.sdif1_areset_n_rcosc_arst_i
		EvalSandbox_MSS_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
		EvalSandbox_MSS_0.CORERESETP_0.sdif2_areset_n_rcosc
		EvalSandbox_MSS_0.CORERESETP_0.sdif2_areset_n_rcosc_arst
		EvalSandbox_MSS_0.CORERESETP_0.sdif2_areset_n_rcosc_arst_i
		EvalSandbox_MSS_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
		EvalSandbox_MSS_0.CORERESETP_0.sdif3_areset_n_rcosc
		EvalSandbox_MSS_0.CORERESETP_0.sdif3_areset_n_rcosc_arst
		EvalSandbox_MSS_0.CORERESETP_0.sdif3_areset_n_rcosc_arst_i
		EvalSandbox_MSS_0.CORERESETP_0.sdif3_areset_n_rcosc_q1
set_false_path -through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]
	@N:MF891:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":20:0:20:0|expression "[get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]" applies to objects:
		EvalSandbox_MSS_0.CORERESETP_0.ddr_settled
		EvalSandbox_MSS_0.CORERESETP_0.release_sdif0_core
		EvalSandbox_MSS_0.CORERESETP_0.release_sdif1_core
		EvalSandbox_MSS_0.CORERESETP_0.release_sdif2_core
		EvalSandbox_MSS_0.CORERESETP_0.release_sdif3_core

<a name=LibraryReportCCK73></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
