$comment
	File created using the following command:
		vcd file vhdl.msim.vcd -direction
$end
$date
	Mon Sep 25 07:45:46 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module vhdl_vlg_vec_tst $end
$var reg 4 ! aa [3:0] $end
$var reg 4 " bb [3:0] $end
$var reg 1 # cii $end
$var reg 1 $ mm $end
$var wire 1 % coo $end
$var wire 1 & ss [3] $end
$var wire 1 ' ss [2] $end
$var wire 1 ( ss [1] $end
$var wire 1 ) ss [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ss[0]~output_o $end
$var wire 1 2 ss[1]~output_o $end
$var wire 1 3 ss[2]~output_o $end
$var wire 1 4 ss[3]~output_o $end
$var wire 1 5 coo~output_o $end
$var wire 1 6 aa[0]~input_o $end
$var wire 1 7 bb[0]~input_o $end
$var wire 1 8 cii~input_o $end
$var wire 1 9 u1|S[0]~0_combout $end
$var wire 1 : u1|C1~0_combout $end
$var wire 1 ; aa[1]~input_o $end
$var wire 1 < bb[1]~input_o $end
$var wire 1 = u0|c1~0_combout $end
$var wire 1 > u0|s[1]~0_combout $end
$var wire 1 ? aa[2]~input_o $end
$var wire 1 @ bb[2]~input_o $end
$var wire 1 A u0|c2~0_combout $end
$var wire 1 B u0|s[2]~1_combout $end
$var wire 1 C aa[3]~input_o $end
$var wire 1 D bb[3]~input_o $end
$var wire 1 E u0|c3~0_combout $end
$var wire 1 F u1|S[3]~1_combout $end
$var wire 1 G mm~input_o $end
$var wire 1 H u0|co~0_combout $end
$var wire 1 I u1|S [3] $end
$var wire 1 J u1|S [2] $end
$var wire 1 K u1|S [1] $end
$var wire 1 L u1|S [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1 "
0#
0$
0%
1)
0(
0'
0&
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
17
08
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
zL
0K
0J
0I
$end
#50000
b1 !
16
0*
1=
09
1>
01
0)
1K
12
1(
#100000
b11 !
b10 !
06
1;
1*
0=
1A
0>
19
0A
1>
1B
11
1)
0K
0B
02
0(
1J
1K
13
12
1'
1(
0J
03
0'
#150000
b11 !
16
0*
1=
09
1A
0>
01
0)
1B
0K
02
0(
1J
13
1'
#160000
1$
1G
1*
1F
1E
0B
1>
0=
1:
0F
0>
1I
1H
14
15
1&
1%
0I
0J
1K
04
03
12
0&
0'
1(
#200000
b111 !
b101 !
b100 !
06
0;
1?
0*
0:
0A
1>
1B
19
0B
11
1)
1J
13
1'
0J
03
0'
#250000
b101 !
16
1*
1:
09
01
0)
1J
0K
13
02
1'
0(
#300000
b111 !
b110 !
06
1;
0*
0:
1A
0>
19
1B
11
1)
0J
03
0'
1J
13
1'
#310000
0$
0G
1*
1F
0B
0A
1>
0H
0E
1B
05
0%
1I
0J
1K
0F
14
03
12
1&
0'
1(
1J
13
1'
0I
04
0&
#350000
b111 !
16
0*
1=
09
1A
0>
01
0)
1E
0B
0K
1F
02
0(
0J
03
0'
1I
14
1&
#400000
b1111 !
b1011 !
b1001 !
b1000 !
06
0;
0?
1C
1*
0=
0A
1>
0E
1B
0F
19
1H
0>
0B
1F
11
15
1)
1%
0I
1J
1K
0H
04
13
12
05
0&
1'
1(
0%
1I
0J
0K
14
03
02
1&
0'
0(
#450000
b1001 !
16
0*
1=
09
1>
01
0)
1K
12
1(
#500000
b1011 !
b1010 !
06
1;
1*
0=
1A
0>
19
0A
1>
1B
11
1)
0K
0B
02
0(
1J
1K
13
12
1'
1(
0J
03
0'
#550000
b1011 !
16
0*
1=
09
1A
0>
01
0)
1B
0K
02
0(
1J
13
1'
#600000
b1111 !
b1101 !
b1100 !
06
0;
1?
1*
0=
0A
1>
1E
0B
19
0>
0E
1B
0F
11
1)
0J
1K
1H
1F
03
12
15
0'
1(
1%
0I
1J
0K
0H
04
13
02
05
0&
1'
0(
0%
1I
14
1&
#650000
b1101 !
16
0*
1=
09
1>
01
0)
1K
12
1(
#700000
b1111 !
b1110 !
06
1;
1*
0=
1A
0>
19
0A
1>
1E
0B
11
1)
0K
0E
1B
0F
02
0(
0J
1K
1H
1F
03
12
15
0'
1(
1%
0H
0I
1J
05
04
13
0%
0&
1'
1I
14
1&
#750000
b1111 !
16
0*
1=
09
1A
0>
01
0)
1E
0B
0K
0F
02
0(
1H
0J
15
03
1%
0'
0I
04
0&
#800000
b111 !
b11 !
b1 !
b0 !
06
0;
0?
0C
1*
0=
0A
1>
0E
1B
1F
19
0H
0>
0B
0F
11
05
1)
0%
1I
1J
1K
14
13
12
1&
1'
1(
0I
0J
0K
04
03
02
0&
0'
0(
#850000
b1 !
16
0*
1=
09
1>
01
0)
1K
12
1(
#900000
b11 !
b10 !
06
1;
1*
0=
1A
0>
19
0A
1>
1B
11
1)
0K
0B
02
0(
1J
1K
13
12
1'
1(
0J
03
0'
#950000
b11 !
16
0*
1=
09
1A
0>
01
0)
1B
0K
02
0(
1J
13
1'
#1000000
