
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_14976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbe7ffffe; valaddr_reg:x3; val_offset:44928*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44928*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbe7fffff; valaddr_reg:x3; val_offset:44931*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44931*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbf800001; valaddr_reg:x3; val_offset:44934*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44934*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbf800003; valaddr_reg:x3; val_offset:44937*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44937*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbf800007; valaddr_reg:x3; val_offset:44940*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44940*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbf999999; valaddr_reg:x3; val_offset:44943*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44943*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:44946*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44946*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:44949*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44949*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:44952*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44952*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:44955*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44955*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:44958*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44958*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:44961*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44961*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:44964*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44964*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:44967*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44967*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:44970*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44970*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:44973*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44973*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:44976*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44976*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c224c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x68ef7e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c224c; op2val:0x8068ef7e;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:44979*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44979*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79000000; valaddr_reg:x3; val_offset:44982*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44982*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79000001; valaddr_reg:x3; val_offset:44985*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44985*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79000003; valaddr_reg:x3; val_offset:44988*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44988*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79000007; valaddr_reg:x3; val_offset:44991*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44991*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7900000f; valaddr_reg:x3; val_offset:44994*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44994*0 + 3*117*FLEN/8, x4, x1, x2)

inst_14999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7900001f; valaddr_reg:x3; val_offset:44997*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44997*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7900003f; valaddr_reg:x3; val_offset:45000*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45000*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7900007f; valaddr_reg:x3; val_offset:45003*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45003*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x790000ff; valaddr_reg:x3; val_offset:45006*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45006*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x790001ff; valaddr_reg:x3; val_offset:45009*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45009*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x790003ff; valaddr_reg:x3; val_offset:45012*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45012*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x790007ff; valaddr_reg:x3; val_offset:45015*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45015*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79000fff; valaddr_reg:x3; val_offset:45018*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45018*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79001fff; valaddr_reg:x3; val_offset:45021*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45021*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79003fff; valaddr_reg:x3; val_offset:45024*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45024*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79007fff; valaddr_reg:x3; val_offset:45027*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45027*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7900ffff; valaddr_reg:x3; val_offset:45030*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45030*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7901ffff; valaddr_reg:x3; val_offset:45033*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45033*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7903ffff; valaddr_reg:x3; val_offset:45036*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45036*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7907ffff; valaddr_reg:x3; val_offset:45039*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45039*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x790fffff; valaddr_reg:x3; val_offset:45042*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45042*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x791fffff; valaddr_reg:x3; val_offset:45045*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45045*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x793fffff; valaddr_reg:x3; val_offset:45048*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45048*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79400000; valaddr_reg:x3; val_offset:45051*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45051*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79600000; valaddr_reg:x3; val_offset:45054*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45054*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79700000; valaddr_reg:x3; val_offset:45057*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45057*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x79780000; valaddr_reg:x3; val_offset:45060*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45060*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797c0000; valaddr_reg:x3; val_offset:45063*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45063*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797e0000; valaddr_reg:x3; val_offset:45066*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45066*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797f0000; valaddr_reg:x3; val_offset:45069*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45069*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797f8000; valaddr_reg:x3; val_offset:45072*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45072*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797fc000; valaddr_reg:x3; val_offset:45075*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45075*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797fe000; valaddr_reg:x3; val_offset:45078*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45078*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797ff000; valaddr_reg:x3; val_offset:45081*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45081*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797ff800; valaddr_reg:x3; val_offset:45084*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45084*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797ffc00; valaddr_reg:x3; val_offset:45087*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45087*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797ffe00; valaddr_reg:x3; val_offset:45090*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45090*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797fff00; valaddr_reg:x3; val_offset:45093*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45093*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797fff80; valaddr_reg:x3; val_offset:45096*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45096*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797fffc0; valaddr_reg:x3; val_offset:45099*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45099*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797fffe0; valaddr_reg:x3; val_offset:45102*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45102*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797ffff0; valaddr_reg:x3; val_offset:45105*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45105*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797ffff8; valaddr_reg:x3; val_offset:45108*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45108*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797ffffc; valaddr_reg:x3; val_offset:45111*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45111*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797ffffe; valaddr_reg:x3; val_offset:45114*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45114*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xf2 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x797fffff; valaddr_reg:x3; val_offset:45117*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45117*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f000001; valaddr_reg:x3; val_offset:45120*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45120*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f000003; valaddr_reg:x3; val_offset:45123*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45123*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f000007; valaddr_reg:x3; val_offset:45126*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45126*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f199999; valaddr_reg:x3; val_offset:45129*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45129*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f249249; valaddr_reg:x3; val_offset:45132*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45132*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f333333; valaddr_reg:x3; val_offset:45135*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45135*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:45138*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45138*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:45141*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45141*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f444444; valaddr_reg:x3; val_offset:45144*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45144*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:45147*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45147*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:45150*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45150*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f666666; valaddr_reg:x3; val_offset:45153*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45153*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:45156*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45156*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:45159*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45159*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:45162*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45162*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1c49a0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x51aa2b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9c49a0; op2val:0x4051aa2b;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:45165*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45165*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e000000; valaddr_reg:x3; val_offset:45168*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45168*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e000001; valaddr_reg:x3; val_offset:45171*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45171*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e000003; valaddr_reg:x3; val_offset:45174*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45174*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e000007; valaddr_reg:x3; val_offset:45177*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45177*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e00000f; valaddr_reg:x3; val_offset:45180*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45180*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e00001f; valaddr_reg:x3; val_offset:45183*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45183*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e00003f; valaddr_reg:x3; val_offset:45186*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45186*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e00007f; valaddr_reg:x3; val_offset:45189*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45189*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e0000ff; valaddr_reg:x3; val_offset:45192*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45192*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e0001ff; valaddr_reg:x3; val_offset:45195*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45195*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e0003ff; valaddr_reg:x3; val_offset:45198*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45198*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e0007ff; valaddr_reg:x3; val_offset:45201*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45201*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e000fff; valaddr_reg:x3; val_offset:45204*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45204*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e001fff; valaddr_reg:x3; val_offset:45207*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45207*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e003fff; valaddr_reg:x3; val_offset:45210*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45210*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e007fff; valaddr_reg:x3; val_offset:45213*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45213*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e00ffff; valaddr_reg:x3; val_offset:45216*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45216*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e01ffff; valaddr_reg:x3; val_offset:45219*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45219*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e03ffff; valaddr_reg:x3; val_offset:45222*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45222*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e07ffff; valaddr_reg:x3; val_offset:45225*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45225*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e0fffff; valaddr_reg:x3; val_offset:45228*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45228*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e1fffff; valaddr_reg:x3; val_offset:45231*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45231*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e3fffff; valaddr_reg:x3; val_offset:45234*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45234*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e400000; valaddr_reg:x3; val_offset:45237*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45237*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e600000; valaddr_reg:x3; val_offset:45240*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45240*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e700000; valaddr_reg:x3; val_offset:45243*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45243*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e780000; valaddr_reg:x3; val_offset:45246*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45246*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7c0000; valaddr_reg:x3; val_offset:45249*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45249*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7e0000; valaddr_reg:x3; val_offset:45252*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45252*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7f0000; valaddr_reg:x3; val_offset:45255*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45255*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7f8000; valaddr_reg:x3; val_offset:45258*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45258*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7fc000; valaddr_reg:x3; val_offset:45261*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45261*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7fe000; valaddr_reg:x3; val_offset:45264*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45264*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7ff000; valaddr_reg:x3; val_offset:45267*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45267*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7ff800; valaddr_reg:x3; val_offset:45270*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45270*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7ffc00; valaddr_reg:x3; val_offset:45273*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45273*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7ffe00; valaddr_reg:x3; val_offset:45276*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45276*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7fff00; valaddr_reg:x3; val_offset:45279*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45279*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7fff80; valaddr_reg:x3; val_offset:45282*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45282*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7fffc0; valaddr_reg:x3; val_offset:45285*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45285*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7fffe0; valaddr_reg:x3; val_offset:45288*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45288*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7ffff0; valaddr_reg:x3; val_offset:45291*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45291*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7ffff8; valaddr_reg:x3; val_offset:45294*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45294*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7ffffc; valaddr_reg:x3; val_offset:45297*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45297*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7ffffe; valaddr_reg:x3; val_offset:45300*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45300*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xdc and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x6e7fffff; valaddr_reg:x3; val_offset:45303*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45303*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x7f000001; valaddr_reg:x3; val_offset:45306*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45306*0 + 3*117*FLEN/8, x4, x1, x2)

inst_15103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d0aed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50a819 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9d0aed; op2val:0x4050a819;
op3val:0x7f000003; valaddr_reg:x3; val_offset:45309*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 45309*0 + 3*117*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3196059646,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3196059647,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2124161612,32,FLEN)
NAN_BOXED(2154360702,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043136,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043137,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043139,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043143,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043151,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043167,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043199,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043263,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043391,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030043647,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030044159,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030045183,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030047231,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030051327,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030059519,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030075903,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030108671,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030174207,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030305279,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2030567423,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2031091711,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2032140287,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2034237439,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2034237440,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2036334592,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2037383168,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2037907456,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038169600,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038300672,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038366208,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038398976,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038415360,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038423552,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038427648,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038429696,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038430720,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431232,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431488,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431616,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431680,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431712,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431728,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431736,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431740,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431742,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2038431743,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2124171680,32,FLEN)
NAN_BOXED(1079093803,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845493760,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845493761,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845493763,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845493767,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845493775,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845493791,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845493823,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845493887,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845494015,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845494271,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845494783,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845495807,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845497855,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845501951,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845510143,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845526527,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845559295,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845624831,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1845755903,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1846018047,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1846542335,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1847590911,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1849688063,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1849688064,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1851785216,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1852833792,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853358080,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853620224,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853751296,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853816832,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853849600,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853865984,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853874176,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853878272,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853880320,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853881344,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853881856,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882112,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882240,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882304,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882336,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882352,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882360,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882364,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882366,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(1853882367,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2124221165,32,FLEN)
NAN_BOXED(1079027737,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
