

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_100_1'
================================================================
* Date:           Thu Oct  2 22:20:42 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.611 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_1  |      768|      768|         2|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [llama_layer.cpp:100]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln100_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln100"   --->   Operation 6 'read' 'sext_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln100_cast = sext i62 %sext_ln100_read"   --->   Operation 7 'sext' 'sext_ln100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_52, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.39ns)   --->   "%store_ln100 = store i10 0, i10 %i" [llama_layer.cpp:100]   --->   Operation 25 'store' 'store_ln100' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_14 = load i10 %i" [llama_layer.cpp:100]   --->   Operation 27 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%add_ln100 = add i10 %i_14, i10 1" [llama_layer.cpp:100]   --->   Operation 28 'add' 'add_ln100' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "%icmp_ln100 = icmp_eq  i10 %i_14, i10 768" [llama_layer.cpp:100]   --->   Operation 30 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.split, void %LAYER_LOOP.exitStub" [llama_layer.cpp:100]   --->   Operation 31 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i10 %i_14" [llama_layer.cpp:100]   --->   Operation 32 'trunc' 'trunc_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_14, i32 4, i32 9" [llama_layer.cpp:100]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.43ns)   --->   "%switch_ln102 = switch i4 %trunc_ln100, void %arrayidx2.case.15, i4 0, void %arrayidx2.case.0, i4 1, void %arrayidx2.case.1, i4 2, void %arrayidx2.case.2, i4 3, void %arrayidx2.case.3, i4 4, void %arrayidx2.case.4, i4 5, void %arrayidx2.case.5, i4 6, void %arrayidx2.case.6, i4 7, void %arrayidx2.case.7, i4 8, void %arrayidx2.case.8, i4 9, void %arrayidx2.case.9, i4 10, void %arrayidx2.case.10, i4 11, void %arrayidx2.case.11, i4 12, void %arrayidx2.case.12, i4 13, void %arrayidx2.case.13, i4 14, void %arrayidx2.case.14" [llama_layer.cpp:102]   --->   Operation 34 'switch' 'switch_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.43>
ST_1 : Operation 35 [1/1] (0.39ns)   --->   "%store_ln100 = store i10 %add_ln100, i10 %i" [llama_layer.cpp:100]   --->   Operation 35 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.39>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc" [llama_layer.cpp:100]   --->   Operation 36 'br' 'br_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln100_cast" [llama_layer.cpp:100]   --->   Operation 37 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [llama_layer.cpp:101]   --->   Operation 38 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [llama_layer.cpp:100]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_78" [llama_layer.cpp:100]   --->   Operation 40 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i6 %lshr_ln" [llama_layer.cpp:100]   --->   Operation 41 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicAXIMCE_to_gmem0_addr_read = muxlogic"   --->   Operation 42 'muxlogic' 'muxLogicAXIMCE_to_gmem0_addr_read' <Predicate = true> <Delay = 0.28>
ST_2 : Operation 43 [1/1] (0.99ns) (share mux size 2)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [llama_layer.cpp:102]   --->   Operation 43 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i32 %gmem0_addr_read" [llama_layer.cpp:102]   --->   Operation 44 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 45 'getelementptr' 'current_token_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 46 'getelementptr' 'current_token_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 47 'getelementptr' 'current_token_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 48 'getelementptr' 'current_token_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 49 'getelementptr' 'current_token_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 50 'getelementptr' 'current_token_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 51 'getelementptr' 'current_token_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 52 'getelementptr' 'current_token_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 53 'getelementptr' 'current_token_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 54 'getelementptr' 'current_token_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 55 'getelementptr' 'p_ZZ11llama_layerE13current_token_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 56 'getelementptr' 'p_ZZ11llama_layerE13current_token_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 57 'getelementptr' 'p_ZZ11llama_layerE13current_token_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 58 'getelementptr' 'p_ZZ11llama_layerE13current_token_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 59 'getelementptr' 'p_ZZ11llama_layerE13current_token_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln100" [llama_layer.cpp:102]   --->   Operation 60 'getelementptr' 'llama_layer_current_token' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 61 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 14)> <Delay = 0.70>
ST_2 : Operation 62 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 14)> <Delay = 0.70>
ST_2 : Operation 63 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %p_ZZ11llama_layerE13current_token_14_addr" [llama_layer.cpp:102]   --->   Operation 63 'store' 'store_ln102' <Predicate = (trunc_ln100 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 64 'br' 'br_ln102' <Predicate = (trunc_ln100 == 14)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 65 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 13)> <Delay = 0.70>
ST_2 : Operation 66 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr"   --->   Operation 66 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 13)> <Delay = 0.70>
ST_2 : Operation 67 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %p_ZZ11llama_layerE13current_token_13_addr" [llama_layer.cpp:102]   --->   Operation 67 'store' 'store_ln102' <Predicate = (trunc_ln100 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 68 'br' 'br_ln102' <Predicate = (trunc_ln100 == 13)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 69 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 12)> <Delay = 0.70>
ST_2 : Operation 70 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 12)> <Delay = 0.70>
ST_2 : Operation 71 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %p_ZZ11llama_layerE13current_token_12_addr" [llama_layer.cpp:102]   --->   Operation 71 'store' 'store_ln102' <Predicate = (trunc_ln100 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 72 'br' 'br_ln102' <Predicate = (trunc_ln100 == 12)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 73 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 11)> <Delay = 0.70>
ST_2 : Operation 74 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 11)> <Delay = 0.70>
ST_2 : Operation 75 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %p_ZZ11llama_layerE13current_token_11_addr" [llama_layer.cpp:102]   --->   Operation 75 'store' 'store_ln102' <Predicate = (trunc_ln100 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 76 'br' 'br_ln102' <Predicate = (trunc_ln100 == 11)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 77 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 10)> <Delay = 0.70>
ST_2 : Operation 78 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 10)> <Delay = 0.70>
ST_2 : Operation 79 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %p_ZZ11llama_layerE13current_token_10_addr" [llama_layer.cpp:102]   --->   Operation 79 'store' 'store_ln102' <Predicate = (trunc_ln100 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 80 'br' 'br_ln102' <Predicate = (trunc_ln100 == 10)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 81 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 9)> <Delay = 0.70>
ST_2 : Operation 82 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_27_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 9)> <Delay = 0.70>
ST_2 : Operation 83 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_27_addr" [llama_layer.cpp:102]   --->   Operation 83 'store' 'store_ln102' <Predicate = (trunc_ln100 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 84 'br' 'br_ln102' <Predicate = (trunc_ln100 == 9)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 85 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 8)> <Delay = 0.70>
ST_2 : Operation 86 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_26_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 8)> <Delay = 0.70>
ST_2 : Operation 87 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_26_addr" [llama_layer.cpp:102]   --->   Operation 87 'store' 'store_ln102' <Predicate = (trunc_ln100 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 88 'br' 'br_ln102' <Predicate = (trunc_ln100 == 8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 89 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 7)> <Delay = 0.70>
ST_2 : Operation 90 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_25_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 7)> <Delay = 0.70>
ST_2 : Operation 91 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_25_addr" [llama_layer.cpp:102]   --->   Operation 91 'store' 'store_ln102' <Predicate = (trunc_ln100 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 92 'br' 'br_ln102' <Predicate = (trunc_ln100 == 7)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 93 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 6)> <Delay = 0.70>
ST_2 : Operation 94 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_24_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 6)> <Delay = 0.70>
ST_2 : Operation 95 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_24_addr" [llama_layer.cpp:102]   --->   Operation 95 'store' 'store_ln102' <Predicate = (trunc_ln100 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 96 'br' 'br_ln102' <Predicate = (trunc_ln100 == 6)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 97 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 5)> <Delay = 0.70>
ST_2 : Operation 98 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_23_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 5)> <Delay = 0.70>
ST_2 : Operation 99 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_23_addr" [llama_layer.cpp:102]   --->   Operation 99 'store' 'store_ln102' <Predicate = (trunc_ln100 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 100 'br' 'br_ln102' <Predicate = (trunc_ln100 == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 4)> <Delay = 0.70>
ST_2 : Operation 102 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_22_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 4)> <Delay = 0.70>
ST_2 : Operation 103 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_22_addr" [llama_layer.cpp:102]   --->   Operation 103 'store' 'store_ln102' <Predicate = (trunc_ln100 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 104 'br' 'br_ln102' <Predicate = (trunc_ln100 == 4)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 105 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 3)> <Delay = 0.70>
ST_2 : Operation 106 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_21_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 3)> <Delay = 0.70>
ST_2 : Operation 107 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_21_addr" [llama_layer.cpp:102]   --->   Operation 107 'store' 'store_ln102' <Predicate = (trunc_ln100 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 108 'br' 'br_ln102' <Predicate = (trunc_ln100 == 3)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 109 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 2)> <Delay = 0.70>
ST_2 : Operation 110 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_20_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 2)> <Delay = 0.70>
ST_2 : Operation 111 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_20_addr" [llama_layer.cpp:102]   --->   Operation 111 'store' 'store_ln102' <Predicate = (trunc_ln100 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 112 'br' 'br_ln102' <Predicate = (trunc_ln100 == 2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 113 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 1)> <Delay = 0.70>
ST_2 : Operation 114 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_19_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 1)> <Delay = 0.70>
ST_2 : Operation 115 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_19_addr" [llama_layer.cpp:102]   --->   Operation 115 'store' 'store_ln102' <Predicate = (trunc_ln100 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 116 'br' 'br_ln102' <Predicate = (trunc_ln100 == 1)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 117 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 0)> <Delay = 0.70>
ST_2 : Operation 118 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %current_token_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 0)> <Delay = 0.70>
ST_2 : Operation 119 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %current_token_addr" [llama_layer.cpp:102]   --->   Operation 119 'store' 'store_ln102' <Predicate = (trunc_ln100 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 120 'br' 'br_ln102' <Predicate = (trunc_ln100 == 0)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln102 = muxlogic i32 %bitcast_ln102"   --->   Operation 121 'muxlogic' 'muxLogicRAMData_to_store_ln102' <Predicate = (trunc_ln100 == 15)> <Delay = 0.70>
ST_2 : Operation 122 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln102 = muxlogic i6 %llama_layer_current_token"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_store_ln102' <Predicate = (trunc_ln100 == 15)> <Delay = 0.70>
ST_2 : Operation 123 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln102 = store i32 %bitcast_ln102, i6 %llama_layer_current_token" [llama_layer.cpp:102]   --->   Operation 123 'store' 'store_ln102' <Predicate = (trunc_ln100 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx2.exit" [llama_layer.cpp:102]   --->   Operation 124 'br' 'br_ln102' <Predicate = (trunc_ln100 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln100]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_token]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                         (alloca           ) [ 010]
sext_ln100_read                           (read             ) [ 000]
sext_ln100_cast                           (sext             ) [ 011]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specmemcore_ln0                           (specmemcore      ) [ 000]
specinterface_ln0                         (specinterface    ) [ 000]
store_ln100                               (store            ) [ 000]
br_ln0                                    (br               ) [ 000]
i_14                                      (load             ) [ 000]
add_ln100                                 (add              ) [ 000]
specbitsmap_ln0                           (specbitsmap      ) [ 000]
icmp_ln100                                (icmp             ) [ 010]
br_ln100                                  (br               ) [ 000]
trunc_ln100                               (trunc            ) [ 011]
lshr_ln                                   (partselect       ) [ 011]
switch_ln102                              (switch           ) [ 000]
store_ln100                               (store            ) [ 000]
br_ln100                                  (br               ) [ 000]
gmem0_addr                                (getelementptr    ) [ 000]
specpipeline_ln101                        (specpipeline     ) [ 000]
speclooptripcount_ln100                   (speclooptripcount) [ 000]
specloopname_ln100                        (specloopname     ) [ 000]
zext_ln100                                (zext             ) [ 000]
muxLogicAXIMCE_to_gmem0_addr_read         (muxlogic         ) [ 000]
gmem0_addr_read                           (read             ) [ 000]
bitcast_ln102                             (bitcast          ) [ 000]
current_token_addr                        (getelementptr    ) [ 000]
current_token_19_addr                     (getelementptr    ) [ 000]
current_token_20_addr                     (getelementptr    ) [ 000]
current_token_21_addr                     (getelementptr    ) [ 000]
current_token_22_addr                     (getelementptr    ) [ 000]
current_token_23_addr                     (getelementptr    ) [ 000]
current_token_24_addr                     (getelementptr    ) [ 000]
current_token_25_addr                     (getelementptr    ) [ 000]
current_token_26_addr                     (getelementptr    ) [ 000]
current_token_27_addr                     (getelementptr    ) [ 000]
p_ZZ11llama_layerE13current_token_10_addr (getelementptr    ) [ 000]
p_ZZ11llama_layerE13current_token_11_addr (getelementptr    ) [ 000]
p_ZZ11llama_layerE13current_token_12_addr (getelementptr    ) [ 000]
p_ZZ11llama_layerE13current_token_13_addr (getelementptr    ) [ 000]
p_ZZ11llama_layerE13current_token_14_addr (getelementptr    ) [ 000]
llama_layer_current_token                 (getelementptr    ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
muxLogicRAMData_to_store_ln102            (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln102            (muxlogic         ) [ 000]
store_ln102                               (store            ) [ 000]
br_ln102                                  (br               ) [ 000]
ret_ln0                                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln100">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_token">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="current_token_19">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_token_20">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_token_21">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_token_22">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_token_23">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="current_token_24">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="current_token_25">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_25"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="current_token_26">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_26"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="current_token_27">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_27"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ11llama_layerE13current_token_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ11llama_layerE13current_token_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ11llama_layerE13current_token_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11llama_layerE13current_token_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11llama_layerE13current_token_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ11llama_layerE13current_token_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_78"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln100_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="62" slack="0"/>
<pin id="130" dir="0" index="1" bw="62" slack="0"/>
<pin id="131" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln100_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="current_token_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="current_token_19_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_19_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="current_token_20_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_20_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="current_token_21_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_21_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="current_token_22_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_22_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="current_token_23_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_23_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="current_token_24_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_24_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="current_token_25_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_25_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="current_token_26_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_26_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="current_token_27_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_27_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_ZZ11llama_layerE13current_token_10_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_10_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_ZZ11llama_layerE13current_token_11_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_11_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_ZZ11llama_layerE13current_token_12_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_12_addr/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_ZZ11llama_layerE13current_token_13_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_13_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_ZZ11llama_layerE13current_token_14_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_14_addr/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="llama_layer_current_token_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_current_token/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln102_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="6" slack="0"/>
<pin id="252" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="254" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln102_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="0"/>
<pin id="261" dir="0" index="4" bw="6" slack="0"/>
<pin id="262" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="264" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln102_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="0"/>
<pin id="271" dir="0" index="4" bw="6" slack="0"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="274" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln102_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="0"/>
<pin id="281" dir="0" index="4" bw="6" slack="0"/>
<pin id="282" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="284" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln102_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="0"/>
<pin id="291" dir="0" index="4" bw="6" slack="0"/>
<pin id="292" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="294" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln102_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="0"/>
<pin id="301" dir="0" index="4" bw="6" slack="0"/>
<pin id="302" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="304" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln102_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="0"/>
<pin id="311" dir="0" index="4" bw="6" slack="0"/>
<pin id="312" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="314" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln102_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="0"/>
<pin id="321" dir="0" index="4" bw="6" slack="0"/>
<pin id="322" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="324" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln102_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="0"/>
<pin id="331" dir="0" index="4" bw="6" slack="0"/>
<pin id="332" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="334" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln102_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="0"/>
<pin id="341" dir="0" index="4" bw="6" slack="0"/>
<pin id="342" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln102_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="0"/>
<pin id="351" dir="0" index="4" bw="6" slack="0"/>
<pin id="352" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="354" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln102_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="358" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="0"/>
<pin id="361" dir="0" index="4" bw="6" slack="0"/>
<pin id="362" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="364" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln102_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="0"/>
<pin id="371" dir="0" index="4" bw="6" slack="0"/>
<pin id="372" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="374" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln102_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="0" slack="0"/>
<pin id="381" dir="0" index="4" bw="6" slack="0"/>
<pin id="382" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="384" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln102_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="0" slack="0"/>
<pin id="391" dir="0" index="4" bw="6" slack="0"/>
<pin id="392" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="394" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln102_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="0"/>
<pin id="401" dir="0" index="4" bw="6" slack="0"/>
<pin id="402" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="404" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="gmem0_addr_read_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 muxLogicRAMData_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln100_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="62" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_cast/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln100_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_14_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln100_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln100_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="9" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln100_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="lshr_ln_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="10" slack="0"/>
<pin id="445" dir="0" index="2" bw="4" slack="0"/>
<pin id="446" dir="0" index="3" bw="5" slack="0"/>
<pin id="447" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="switch_ln102_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="3" slack="0"/>
<pin id="457" dir="0" index="4" bw="3" slack="0"/>
<pin id="458" dir="0" index="5" bw="4" slack="0"/>
<pin id="459" dir="0" index="6" bw="4" slack="0"/>
<pin id="460" dir="0" index="7" bw="4" slack="0"/>
<pin id="461" dir="0" index="8" bw="4" slack="0"/>
<pin id="462" dir="0" index="9" bw="4" slack="0"/>
<pin id="463" dir="0" index="10" bw="4" slack="0"/>
<pin id="464" dir="0" index="11" bw="4" slack="0"/>
<pin id="465" dir="0" index="12" bw="4" slack="0"/>
<pin id="466" dir="0" index="13" bw="3" slack="0"/>
<pin id="467" dir="0" index="14" bw="3" slack="0"/>
<pin id="468" dir="0" index="15" bw="2" slack="0"/>
<pin id="469" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln102/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln100_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="gmem0_addr_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="62" slack="1"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln100_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="muxLogicAXIMCE_to_gmem0_addr_read_fu_516">
<pin_list>
<pin id="517" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="bitcast_ln102_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln102/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="0"/>
<pin id="565" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="0"/>
<pin id="593" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="muxLogicRAMAddr_to_store_ln102_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="0"/>
<pin id="601" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="i_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="610" class="1005" name="sext_ln100_cast_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="1"/>
<pin id="612" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100_cast "/>
</bind>
</comp>

<comp id="618" class="1005" name="trunc_ln100_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="1"/>
<pin id="620" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="622" class="1005" name="lshr_ln_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="1"/>
<pin id="624" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="122" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="122" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="122" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="122" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="122" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="122" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="122" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="122" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="122" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="122" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="122" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="122" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="122" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="122" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="122" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="122" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="255"><net_src comp="232" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="265"><net_src comp="225" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="275"><net_src comp="218" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="285"><net_src comp="211" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="295"><net_src comp="204" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="305"><net_src comp="197" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="315"><net_src comp="190" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="325"><net_src comp="183" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="335"><net_src comp="176" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="345"><net_src comp="169" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="355"><net_src comp="162" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="365"><net_src comp="155" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="375"><net_src comp="148" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="385"><net_src comp="141" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="395"><net_src comp="134" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="405"><net_src comp="239" pin="3"/><net_sink comp="396" pin=2"/></net>

<net id="410"><net_src comp="120" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="128" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="423" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="423" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="423" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="74" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="423" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="78" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="470"><net_src comp="438" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="471"><net_src comp="80" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="472"><net_src comp="82" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="473"><net_src comp="84" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="474"><net_src comp="86" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="452" pin=5"/></net>

<net id="476"><net_src comp="90" pin="0"/><net_sink comp="452" pin=6"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="452" pin=7"/></net>

<net id="478"><net_src comp="94" pin="0"/><net_sink comp="452" pin=8"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="452" pin=9"/></net>

<net id="480"><net_src comp="98" pin="0"/><net_sink comp="452" pin=10"/></net>

<net id="481"><net_src comp="100" pin="0"/><net_sink comp="452" pin=11"/></net>

<net id="482"><net_src comp="102" pin="0"/><net_sink comp="452" pin=12"/></net>

<net id="483"><net_src comp="104" pin="0"/><net_sink comp="452" pin=13"/></net>

<net id="484"><net_src comp="106" pin="0"/><net_sink comp="452" pin=14"/></net>

<net id="485"><net_src comp="108" pin="0"/><net_sink comp="452" pin=15"/></net>

<net id="490"><net_src comp="426" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="0" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="491" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="508"><net_src comp="497" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="510"><net_src comp="497" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="511"><net_src comp="497" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="512"><net_src comp="497" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="513"><net_src comp="497" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="514"><net_src comp="497" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="515"><net_src comp="497" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="521"><net_src comp="406" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="529"><net_src comp="518" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="530"><net_src comp="518" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="531"><net_src comp="518" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="532"><net_src comp="518" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="533"><net_src comp="518" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="534"><net_src comp="518" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="535"><net_src comp="518" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="536"><net_src comp="518" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="537"><net_src comp="518" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="538"><net_src comp="518" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="542"><net_src comp="232" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="225" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="218" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="211" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="204" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="197" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="190" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="183" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="176" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="169" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="162" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="155" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="148" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="141" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="134" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="239" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="124" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="613"><net_src comp="414" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="621"><net_src comp="438" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="442" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="497" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_token | {2 }
	Port: current_token_19 | {2 }
	Port: current_token_20 | {2 }
	Port: current_token_21 | {2 }
	Port: current_token_22 | {2 }
	Port: current_token_23 | {2 }
	Port: current_token_24 | {2 }
	Port: current_token_25 | {2 }
	Port: current_token_26 | {2 }
	Port: current_token_27 | {2 }
	Port: p_ZZ11llama_layerE13current_token_10 | {2 }
	Port: p_ZZ11llama_layerE13current_token_11 | {2 }
	Port: p_ZZ11llama_layerE13current_token_12 | {2 }
	Port: p_ZZ11llama_layerE13current_token_13 | {2 }
	Port: p_ZZ11llama_layerE13current_token_14 | {2 }
	Port: p_ZZ11llama_layerE13current_token_15 | {2 }
 - Input state : 
	Port: llama_layer_Pipeline_VITIS_LOOP_100_1 : gmem0 | {2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_100_1 : sext_ln100 | {1 }
  - Chain level:
	State 1
		store_ln100 : 1
		i_14 : 1
		add_ln100 : 2
		icmp_ln100 : 2
		br_ln100 : 3
		trunc_ln100 : 2
		lshr_ln : 2
		switch_ln102 : 3
		store_ln100 : 3
	State 2
		gmem0_addr_read : 1
		bitcast_ln102 : 1
		current_token_addr : 1
		current_token_19_addr : 1
		current_token_20_addr : 1
		current_token_21_addr : 1
		current_token_22_addr : 1
		current_token_23_addr : 1
		current_token_24_addr : 1
		current_token_25_addr : 1
		current_token_26_addr : 1
		current_token_27_addr : 1
		p_ZZ11llama_layerE13current_token_10_addr : 1
		p_ZZ11llama_layerE13current_token_11_addr : 1
		p_ZZ11llama_layerE13current_token_12_addr : 1
		p_ZZ11llama_layerE13current_token_13_addr : 1
		p_ZZ11llama_layerE13current_token_14_addr : 1
		llama_layer_current_token : 1
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2
		muxLogicRAMData_to_store_ln102 : 2
		muxLogicRAMAddr_to_store_ln102 : 2
		store_ln102 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |             add_ln100_fu_426             |    0    |    10   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln100_fu_432            |    0    |    4    |
|----------|------------------------------------------|---------|---------|
|   read   |        sext_ln100_read_read_fu_128       |    0    |    0    |
|          |        gmem0_addr_read_read_fu_406       |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                grp_fu_411                |    0    |    0    |
|          | muxLogicAXIMCE_to_gmem0_addr_read_fu_516 |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_539  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_543  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_547  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_551  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_555  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_559  |    0    |    0    |
| muxlogic |   muxLogicRAMAddr_to_store_ln102_fu_563  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_567  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_571  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_575  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_579  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_583  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_587  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_591  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_595  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln102_fu_599  |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |          sext_ln100_cast_fu_414          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |            trunc_ln100_fu_438            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|              lshr_ln_fu_442              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  switch  |            switch_ln102_fu_452           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln100_fu_497            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    14   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_603       |   10   |
|    lshr_ln_reg_622    |    6   |
|sext_ln100_cast_reg_610|   64   |
|  trunc_ln100_reg_618  |    4   |
+-----------------------+--------+
|         Total         |   84   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   84   |    -   |
+-----------+--------+--------+
|   Total   |   84   |   14   |
+-----------+--------+--------+
