{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1577933368644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1577933368644 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prj_q5 10CL025YU256C6G " "Selected device 10CL025YU256C6G for design \"prj_q5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577933368705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577933368762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577933368763 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577933368809 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577933368809 ""}  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1577933368809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577933368932 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C6G " "Device 10CL006YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577933369455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C6G " "Device 10CL010YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577933369455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C6G " "Device 10CL016YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577933369455 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577933369455 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 12077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577933369464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 12079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577933369464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 12081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577933369464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 12083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577933369464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 12085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577933369464 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577933369464 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577933369467 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1577933369612 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577933370615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577933370615 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1577933370615 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1577933370615 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prj_q5.sdc " "Synopsys Design Constraints File file not found: 'prj_q5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577933370640 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IFC_CLK " "Node: IFC_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg IFC_CLK " "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by IFC_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577933370660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577933370660 "|prj_q5|IFC_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C10_CLK50M " "Node: C10_CLK50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sys_resetn C10_CLK50M " "Register sys_resetn is being clocked by C10_CLK50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577933370660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577933370660 "|prj_q5|C10_CLK50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk5m_div\[2\] " "Node: clk5m_div\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] clk5m_div\[2\] " "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] is being clocked by clk5m_div\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577933370660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577933370660 "|prj_q5|clk5m_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ECAT_RXC_MII " "Node: ECAT_RXC_MII was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ecat_rxd\[1\] ECAT_RXC_MII " "Register ecat_rxd\[1\] is being clocked by ECAT_RXC_MII" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577933370660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577933370660 "|prj_q5|ECAT_RXC_MII"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577933370707 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577933370707 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1577933370707 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577933370708 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577933370708 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1577933370708 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1577933370720 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577933370720 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577933370720 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577933370720 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1577933370720 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C10_CLK50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node C10_CLK50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577933371019 ""}  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 12037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577933371019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577933371019 ""}  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577933371019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577933371019 ""}  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577933371019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577933371019 ""}  } { { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 4379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577933371019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk5m_div\[2\]  " "Automatically promoted node clk5m_div\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577933371019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk5m_div\[2\]~0 " "Destination node clk5m_div\[2\]~0" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 2373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577933371019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577933371019 ""}  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577933371019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577933371019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 8083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577933371019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 8108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577933371019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 5067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577933371019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577933371019 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 6476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577933371019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577933371540 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577933371547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577933371548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577933371556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577933371571 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577933371584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577933371584 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577933371590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577933371708 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1577933371714 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577933371714 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577933371970 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1577933371978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577933372763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577933373385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577933373425 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577933374214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577933374215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577933374842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1577933376540 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577933376540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1577933376782 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1577933376782 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577933376782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577933376785 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1577933376973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577933377013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577933377413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577933377414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577933377941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577933378829 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1577933379304 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "65 Cyclone 10 LP " "65 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_OUT 3.3-V LVCMOS N3 " "Pin RESET_OUT uses I/O standard 3.3-V LVCMOS at N3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { RESET_OUT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_OUT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HRESET 3.3-V LVCMOS P3 " "Pin HRESET uses I/O standard 3.3-V LVCMOS at P3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HRESET } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HRESET" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_REQ_OUT 3.3-V LVCMOS R3 " "Pin RESET_REQ_OUT uses I/O standard 3.3-V LVCMOS at R3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { RESET_REQ_OUT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_REQ_OUT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMC_PWR_STATUS 3.3-V LVCMOS N6 " "Pin PMC_PWR_STATUS uses I/O standard 3.3-V LVCMOS at N6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PMC_PWR_STATUS } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMC_PWR_STATUS" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "V5_DEC_INT 3.3-V LVCMOS T6 " "Pin V5_DEC_INT uses I/O standard 3.3-V LVCMOS at T6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { V5_DEC_INT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V5_DEC_INT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "V24_DEC_INT 3.3-V LVCMOS L7 " "Pin V24_DEC_INT uses I/O standard 3.3-V LVCMOS at L7" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { V24_DEC_INT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V24_DEC_INT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2_14 3.3-V LVCMOS R6 " "Pin GPIO2_14 uses I/O standard 3.3-V LVCMOS at R6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO2_14 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO2_14" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_CLK25M_OUT 3.3-V LVCMOS B11 " "Pin FPGA_CLK25M_OUT uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK25M_OUT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK25M_OUT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXER_MII 3.3-V LVCMOS B6 " "Pin ECAT_RXER_MII uses I/O standard 3.3-V LVCMOS at B6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXER_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXER_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEMP_ALERT 3.3-V LVCMOS M6 " "Pin TEMP_ALERT uses I/O standard 3.3-V LVCMOS at M6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TEMP_ALERT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_ALERT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEMP_CRIT_OUT 3.3-V LVCMOS P6 " "Pin TEMP_CRIT_OUT uses I/O standard 3.3-V LVCMOS at P6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TEMP_CRIT_OUT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_CRIT_OUT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C1_LED_INT 3.3-V LVCMOS D1 " "Pin FPGA_I2C1_LED_INT uses I/O standard 3.3-V LVCMOS at D1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C1_LED_INT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C1_LED_INT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C1_SDA 3.3-V LVCMOS M10 " "Pin FPGA_I2C1_SDA uses I/O standard 3.3-V LVCMOS at M10" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C1_SDA } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C1_SDA" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[0\] 3.3-V LVCMOS J2 " "Pin IFC_DATA\[0\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[0] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[0\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[1\] 3.3-V LVCMOS J1 " "Pin IFC_DATA\[1\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[1] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[1\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[2\] 3.3-V LVCMOS K2 " "Pin IFC_DATA\[2\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[2] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[2\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[3\] 3.3-V LVCMOS K1 " "Pin IFC_DATA\[3\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[3] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[3\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[4\] 3.3-V LVCMOS L2 " "Pin IFC_DATA\[4\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[4] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[4\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[5\] 3.3-V LVCMOS L1 " "Pin IFC_DATA\[5\] uses I/O standard 3.3-V LVCMOS at L1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[5] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[5\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[6\] 3.3-V LVCMOS N9 " "Pin IFC_DATA\[6\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[6] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[6\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[7\] 3.3-V LVCMOS R10 " "Pin IFC_DATA\[7\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[7] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[7\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[8\] 3.3-V LVCMOS T10 " "Pin IFC_DATA\[8\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[8] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[8\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[9\] 3.3-V LVCMOS R11 " "Pin IFC_DATA\[9\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[9] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[9\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[10\] 3.3-V LVCMOS T11 " "Pin IFC_DATA\[10\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[10] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[10\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[11\] 3.3-V LVCMOS R12 " "Pin IFC_DATA\[11\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[11] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[11\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[12\] 3.3-V LVCMOS T12 " "Pin IFC_DATA\[12\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[12] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[12\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[13\] 3.3-V LVCMOS P9 " "Pin IFC_DATA\[13\] uses I/O standard 3.3-V LVCMOS at P9" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[13] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[13\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[14\] 3.3-V LVCMOS P1 " "Pin IFC_DATA\[14\] uses I/O standard 3.3-V LVCMOS at P1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[14] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[14\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[15\] 3.3-V LVCMOS P2 " "Pin IFC_DATA\[15\] uses I/O standard 3.3-V LVCMOS at P2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[15] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[15\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_BE\[0\] 3.3-V LVCMOS R1 " "Pin IFC_BE\[0\] uses I/O standard 3.3-V LVCMOS at R1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_BE[0] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_BE\[0\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_BE\[1\] 3.3-V LVCMOS L4 " "Pin IFC_BE\[1\] uses I/O standard 3.3-V LVCMOS at L4" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_BE[1] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_BE\[1\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_MDIO 3.3-V LVCMOS J14 " "Pin FPGA_MDIO uses I/O standard 3.3-V LVCMOS at J14" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_MDIO } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_MDIO" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_TXC_MII 3.3-V LVCMOS N14 " "Pin ECAT_TXC_MII uses I/O standard 3.3-V LVCMOS at N14" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_TXC_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_TXC_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_CLK 3.3-V LVCMOS L3 " "Pin IFC_CLK uses I/O standard 3.3-V LVCMOS at L3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_CLK } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_CLK" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_RXF_N 3.3-V LVCMOS N1 " "Pin IFC_RXF_N uses I/O standard 3.3-V LVCMOS at N1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_RXF_N } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_RXF_N" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_TXE_N 3.3-V LVCMOS N2 " "Pin IFC_TXE_N uses I/O standard 3.3-V LVCMOS at N2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_TXE_N } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_TXE_N" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "C10_CLK50M 3.3-V LVCMOS E1 " "Pin C10_CLK50M uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { C10_CLK50M } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C10_CLK50M" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXD1_MII 3.3-V LVCMOS K16 " "Pin ECAT_RXD1_MII uses I/O standard 3.3-V LVCMOS at K16" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXD1_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXD1_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXC_MII 3.3-V LVCMOS L14 " "Pin ECAT_RXC_MII uses I/O standard 3.3-V LVCMOS at L14" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXC_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXC_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXDV_MII 3.3-V LVCMOS L13 " "Pin ECAT_RXDV_MII uses I/O standard 3.3-V LVCMOS at L13" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXDV_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXDV_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXD3_MII 3.3-V LVCMOS L16 " "Pin ECAT_RXD3_MII uses I/O standard 3.3-V LVCMOS at L16" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXD3_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXD3_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXD0_MII 3.3-V LVCMOS K15 " "Pin ECAT_RXD0_MII uses I/O standard 3.3-V LVCMOS at K15" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXD0_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXD0_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXD2_MII 3.3-V LVCMOS L15 " "Pin ECAT_RXD2_MII uses I/O standard 3.3-V LVCMOS at L15" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXD2_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXD2_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[0\] 3.3-V LVCMOS C8 " "Pin FPGA_XIN\[0\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[0] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[0\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[10\] 3.3-V LVCMOS B3 " "Pin FPGA_XIN\[10\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[10] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[10\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[11\] 3.3-V LVCMOS A3 " "Pin FPGA_XIN\[11\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[11] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[11\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[12\] 3.3-V LVCMOS A2 " "Pin FPGA_XIN\[12\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[12] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[12\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[13\] 3.3-V LVCMOS B4 " "Pin FPGA_XIN\[13\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[13] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[13\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[14\] 3.3-V LVCMOS A4 " "Pin FPGA_XIN\[14\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[14] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[14\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[15\] 3.3-V LVCMOS D6 " "Pin FPGA_XIN\[15\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[15] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[15\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[1\] 3.3-V LVCMOS D8 " "Pin FPGA_XIN\[1\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[1] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[1\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[2\] 3.3-V LVCMOS E8 " "Pin FPGA_XIN\[2\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[2] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[2\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[3\] 3.3-V LVCMOS F8 " "Pin FPGA_XIN\[3\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[3] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[3\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[4\] 3.3-V LVCMOS A7 " "Pin FPGA_XIN\[4\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[4] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[4\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[5\] 3.3-V LVCMOS B7 " "Pin FPGA_XIN\[5\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[5] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[5\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[6\] 3.3-V LVCMOS C6 " "Pin FPGA_XIN\[6\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[6] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[6\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[7\] 3.3-V LVCMOS A6 " "Pin FPGA_XIN\[7\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[7] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[7\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[8\] 3.3-V LVCMOS D3 " "Pin FPGA_XIN\[8\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[8] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[8\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[9\] 3.3-V LVCMOS C3 " "Pin FPGA_XIN\[9\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[9] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[9\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BCD_2 3.3-V LVCMOS A15 " "Pin FPGA_BCD_2 uses I/O standard 3.3-V LVCMOS at A15" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_BCD_2 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BCD_2" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BCD_1 3.3-V LVCMOS C11 " "Pin FPGA_BCD_1 uses I/O standard 3.3-V LVCMOS at C11" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_BCD_1 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BCD_1" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BCD_4 3.3-V LVCMOS F9 " "Pin FPGA_BCD_4 uses I/O standard 3.3-V LVCMOS at F9" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_BCD_4 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BCD_4" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BCD_8 3.3-V LVCMOS A10 " "Pin FPGA_BCD_8 uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_BCD_8 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BCD_8" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FAN_Feedback 3.3-V LVCMOS G1 " "Pin FAN_Feedback uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FAN_Feedback } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_Feedback" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_nRST 3.3-V LVCMOS J15 " "Pin FPGA_nRST uses I/O standard 3.3-V LVCMOS at J15" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_nRST } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_nRST" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577933379342 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1577933379342 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C1_SDA a permanently disabled " "Pin FPGA_I2C1_SDA has a permanently disabled output enable" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C1_SDA } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C1_SDA" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577933379346 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1577933379346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.fit.smsg " "Generated suppressed messages file E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577933379609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1323 " "Peak virtual memory: 1323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577933380813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 02 10:49:40 2020 " "Processing ended: Thu Jan 02 10:49:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577933380813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577933380813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577933380813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577933380813 ""}
