Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 30 15:27:48 2023
| Host         : insa-20142 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file ethernet_controller_timing_summary_routed.rpt -pb ethernet_controller_timing_summary_routed.pb -rpx ethernet_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.438        0.000                      0                  450        0.208        0.000                      0                  450        7.500        0.000                       0                   255  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK10I  {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK10I              0.438        0.000                      0                  450        0.208        0.000                      0                  450        7.500        0.000                       0                   255  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK10I
  To Clock:  CLK10I

Setup :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        15.126ns  (logic 7.178ns (47.454%)  route 7.948ns (52.546%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.307    19.049    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.124    19.173 r  TDATAO[7]_i_1/O
                         net (fo=4, routed)           0.528    19.701    TDATAO[7]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[1]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X3Y8           FDSE (Setup_fdse_C_S)       -0.429    20.140    TDATAO_reg[1]
  -------------------------------------------------------------------
                         required time                         20.140    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        15.126ns  (logic 7.178ns (47.454%)  route 7.948ns (52.546%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.307    19.049    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.124    19.173 r  TDATAO[7]_i_1/O
                         net (fo=4, routed)           0.528    19.701    TDATAO[7]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[3]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X3Y8           FDSE (Setup_fdse_C_S)       -0.429    20.140    TDATAO_reg[3]
  -------------------------------------------------------------------
                         required time                         20.140    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        15.126ns  (logic 7.178ns (47.454%)  route 7.948ns (52.546%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.307    19.049    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.124    19.173 r  TDATAO[7]_i_1/O
                         net (fo=4, routed)           0.528    19.701    TDATAO[7]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[5]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X3Y8           FDSE (Setup_fdse_C_S)       -0.429    20.140    TDATAO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.140    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        15.126ns  (logic 7.178ns (47.454%)  route 7.948ns (52.546%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.307    19.049    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.124    19.173 r  TDATAO[7]_i_1/O
                         net (fo=4, routed)           0.528    19.701    TDATAO[7]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[7]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X3Y8           FDSE (Setup_fdse_C_S)       -0.429    20.140    TDATAO_reg[7]
  -------------------------------------------------------------------
                         required time                         20.140    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        15.075ns  (logic 7.178ns (47.615%)  route 7.897ns (52.385%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.308    19.050    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.124    19.174 r  TDATAO[6]_i_1/O
                         net (fo=8, routed)           0.476    19.650    TDATAO[6]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  TDATAO_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  TDATAO_reg[0]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X1Y8           FDRE (Setup_fdre_C_CE)      -0.205    20.364    TDATAO_reg[0]
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -19.650    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        15.075ns  (logic 7.178ns (47.615%)  route 7.897ns (52.385%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.308    19.050    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.124    19.174 r  TDATAO[6]_i_1/O
                         net (fo=8, routed)           0.476    19.650    TDATAO[6]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  TDATAO_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  TDATAO_reg[6]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X1Y8           FDRE (Setup_fdre_C_CE)      -0.205    20.364    TDATAO_reg[6]
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -19.650    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        14.950ns  (logic 7.178ns (48.013%)  route 7.772ns (51.987%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.308    19.050    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.124    19.174 r  TDATAO[6]_i_1/O
                         net (fo=8, routed)           0.351    19.525    TDATAO[6]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[1]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X3Y8           FDSE (Setup_fdse_C_CE)      -0.205    20.364    TDATAO_reg[1]
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -19.525    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        14.950ns  (logic 7.178ns (48.013%)  route 7.772ns (51.987%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.308    19.050    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.124    19.174 r  TDATAO[6]_i_1/O
                         net (fo=8, routed)           0.351    19.525    TDATAO[6]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[3]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X3Y8           FDSE (Setup_fdse_C_CE)      -0.205    20.364    TDATAO_reg[3]
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -19.525    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        14.950ns  (logic 7.178ns (48.013%)  route 7.772ns (51.987%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.308    19.050    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.124    19.174 r  TDATAO[6]_i_1/O
                         net (fo=8, routed)           0.351    19.525    TDATAO[6]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[5]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X3Y8           FDSE (Setup_fdse_C_CE)      -0.205    20.364    TDATAO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -19.525    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 AbortNbBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            TDATAO_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK10I rise@16.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        14.950ns  (logic 7.178ns (48.013%)  route 7.772ns (51.987%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 20.282 - 16.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.569     4.575    CLK10I_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  AbortNbBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.093 r  AbortNbBits_reg[0]/Q
                         net (fo=15, routed)          0.445     5.538    AbortNbBits_reg_n_0_[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.662 r  AbortNbBits[0]_i_4/O
                         net (fo=10, routed)          0.236     5.898    AbortNbBits[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.408 f  AbortNbBits_reg[4]_i_2/O[0]
                         net (fo=14, routed)          0.752     7.160    AbortNbBits_reg[4]_i_2_n_7
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.295     7.455 r  TDATAO[6]_i_20/O
                         net (fo=1, routed)           0.000     7.455    TDATAO[6]_i_20_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.061 r  TDATAO_reg[6]_i_15/O[3]
                         net (fo=10, routed)          0.880     8.941    TDATAO6[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.332     9.273 r  TDATAO[6]_i_48/O
                         net (fo=7, routed)           0.865    10.138    TDATAO5[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.326    10.464 r  TDATAO[6]_i_78/O
                         net (fo=6, routed)           0.756    11.220    TDATAO[6]_i_78_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.727 r  TDATAO_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.727    TDATAO_reg[6]_i_239_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.040 r  TDATAO_reg[6]_i_198/O[3]
                         net (fo=2, routed)           0.802    12.842    TDATAO_reg[6]_i_198_n_4
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.334    13.176 r  TDATAO[6]_i_121/O
                         net (fo=2, routed)           0.397    13.573    TDATAO[6]_i_121_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.282 r  TDATAO_reg[6]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.282    TDATAO_reg[6]_i_65_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  TDATAO_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.396    TDATAO_reg[6]_i_36_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  TDATAO_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.510    TDATAO_reg[6]_i_26_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.844 r  TDATAO_reg[6]_i_24/O[1]
                         net (fo=2, routed)           0.616    15.460    TDATAO_reg[6]_i_24_n_6
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.190 r  TDATAO_reg[6]_i_16/O[1]
                         net (fo=1, routed)           0.552    16.743    TDATAO_reg[6]_i_16_n_6
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.306    17.049 r  TDATAO[6]_i_13/O
                         net (fo=1, routed)           0.000    17.049    TDATAO[6]_i_13_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.629 r  TDATAO_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.812    18.440    TDATAO_reg[6]_i_7_n_5
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.302    18.742 r  TDATAO[6]_i_4/O
                         net (fo=2, routed)           0.308    19.050    TDATAO[6]_i_4_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.124    19.174 r  TDATAO[6]_i_1/O
                         net (fo=8, routed)           0.351    19.525    TDATAO[6]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    16.000    16.000 r  
    M18                                               0.000    16.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    16.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    16.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.518    20.282    CLK10I_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  TDATAO_reg[7]/C
                         clock pessimism              0.322    20.604    
                         clock uncertainty           -0.035    20.569    
    SLICE_X3Y8           FDSE (Setup_fdse_C_CE)      -0.205    20.364    TDATAO_reg[7]
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -19.525    
  -------------------------------------------------------------------
                         slack                                  0.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 collisionDetected_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            isTransmitting_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.224%)  route 0.157ns (45.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.589     1.416    CLK10I_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  collisionDetected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.557 f  collisionDetected_reg/Q
                         net (fo=4, routed)           0.157     1.714    collisionDetected_reg_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.759 r  isTransmitting_i_1/O
                         net (fo=1, routed)           0.000     1.759    isTransmitting_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  isTransmitting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.859     1.932    CLK10I_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  isTransmitting_reg/C
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.120     1.551    isTransmitting_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 NbBytesAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            NbBytesAddress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.588     1.415    CLK10I_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  NbBytesAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  NbBytesAddress_reg[1]/Q
                         net (fo=3, routed)           0.134     1.690    NbBytesAddress_reg_n_0_[1]
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.045     1.735 r  NbBytesAddress[1]_i_1/O
                         net (fo=1, routed)           0.000     1.735    NbBytesAddress[1]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  NbBytesAddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.857     1.930    CLK10I_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  NbBytesAddress_reg[1]/C
                         clock pessimism             -0.515     1.415    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.092     1.507    NbBytesAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 NbBitsReceived_reg[20]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            NbBitsReceived_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.565     1.392    CLK10I_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  NbBitsReceived_reg[20]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.556 r  NbBitsReceived_reg[20]__0/Q
                         net (fo=3, routed)           0.149     1.705    NbBitsReceived_reg[20]__0_n_0
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.045     1.750 r  NbBitsReceived[20]__0_i_1/O
                         net (fo=1, routed)           0.000     1.750    NbBitsReceived[20]__0_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  NbBitsReceived_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.835     1.908    CLK10I_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  NbBitsReceived_reg[20]__0/C
                         clock pessimism             -0.516     1.392    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.121     1.513    NbBitsReceived_reg[20]__0
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 NbBytesAddress_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            NbBytesAddress_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.586     1.413    CLK10I_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  NbBytesAddress_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.577 r  NbBytesAddress_reg[9]/Q
                         net (fo=2, routed)           0.149     1.726    NbBytesAddress_reg_n_0_[9]
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.045     1.771 r  NbBytesAddress[9]_i_1/O
                         net (fo=1, routed)           0.000     1.771    NbBytesAddress[9]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  NbBytesAddress_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.855     1.928    CLK10I_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  NbBytesAddress_reg[9]/C
                         clock pessimism             -0.515     1.413    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.534    NbBytesAddress_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 AbortNbBits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AbortNbBits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.566     1.393    CLK10I_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  AbortNbBits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  AbortNbBits_reg[5]/Q
                         net (fo=4, routed)           0.149     1.706    AbortNbBits_reg_n_0_[5]
    SLICE_X10Y4          LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  AbortNbBits[5]_i_1/O
                         net (fo=1, routed)           0.000     1.751    AbortNbBits[5]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  AbortNbBits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.836     1.909    CLK10I_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  AbortNbBits_reg[5]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.121     1.514    AbortNbBits_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 NbBitsReceived_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            NbBitsReceived_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.566     1.393    CLK10I_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  NbBitsReceived_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  NbBitsReceived_reg[9]__0/Q
                         net (fo=3, routed)           0.149     1.706    NbBitsReceived_reg[9]__0_n_0
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.045     1.751 r  NbBitsReceived[9]__0_i_1/O
                         net (fo=1, routed)           0.000     1.751    NbBitsReceived[9]__0_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  NbBitsReceived_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.836     1.909    CLK10I_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  NbBitsReceived_reg[9]__0/C
                         clock pessimism             -0.516     1.393    
    SLICE_X14Y5          FDRE (Hold_fdre_C_D)         0.121     1.514    NbBitsReceived_reg[9]__0
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 AbortNbBits_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AbortNbBits_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.562     1.389    CLK10I_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  AbortNbBits_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.553 r  AbortNbBits_reg[29]/Q
                         net (fo=4, routed)           0.149     1.702    AbortNbBits_reg_n_0_[29]
    SLICE_X10Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.747 r  AbortNbBits[29]_i_1/O
                         net (fo=1, routed)           0.000     1.747    AbortNbBits[29]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  AbortNbBits_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.831     1.904    CLK10I_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  AbortNbBits_reg[29]/C
                         clock pessimism             -0.515     1.389    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.121     1.510    AbortNbBits_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 NbClkBackOff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            NbClkBackOff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.586     1.413    CLK10I_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  NbClkBackOff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.577 r  NbClkBackOff_reg[11]/Q
                         net (fo=5, routed)           0.079     1.656    NbClkBackOff[11]
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.785 r  NbClkBackOff_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.785    NbClkBackOff_reg[12]_i_1_n_4
    SLICE_X6Y18          FDRE                                         r  NbClkBackOff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.855     1.928    CLK10I_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  NbClkBackOff_reg[12]/C
                         clock pessimism             -0.515     1.413    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.134     1.547    NbClkBackOff_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 NbClkBackOff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            NbClkBackOff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.583     1.410    CLK10I_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  NbClkBackOff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.574 r  NbClkBackOff_reg[27]/Q
                         net (fo=5, routed)           0.079     1.653    NbClkBackOff[27]
    SLICE_X6Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.782 r  NbClkBackOff_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.782    NbClkBackOff_reg[28]_i_1_n_4
    SLICE_X6Y22          FDRE                                         r  NbClkBackOff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.851     1.924    CLK10I_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  NbClkBackOff_reg[28]/C
                         clock pessimism             -0.514     1.410    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.134     1.544    NbClkBackOff_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 NbClkBackOff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            NbClkBackOff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.581     1.408    CLK10I_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  NbClkBackOff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.572 r  NbClkBackOff_reg[29]/Q
                         net (fo=5, routed)           0.079     1.651    NbClkBackOff[29]
    SLICE_X6Y23          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.780 r  NbClkBackOff_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.780    NbClkBackOff_reg[31]_i_1_n_6
    SLICE_X6Y23          FDRE                                         r  NbClkBackOff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.849     1.922    CLK10I_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  NbClkBackOff_reg[30]/C
                         clock pessimism             -0.514     1.408    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.134     1.542    NbClkBackOff_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK10I
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { CLK10I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0  CLK10I_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X11Y5    AbortNbBits_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X11Y4    AbortNbBits_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X9Y4     AbortNbBits_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X11Y4    AbortNbBits_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X11Y5    AbortNbBits_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X10Y3    AbortNbBits_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X11Y12   AbortNbBits_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X11Y13   AbortNbBits_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X13Y9    AbortNbBits_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y12   AbortNbBits_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y13   AbortNbBits_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y13   AbortNbBits_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y13   AbortNbBits_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y13   AbortNbBits_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X0Y23    NbBitsReceived_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X0Y23    NbBitsReceived_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X0Y23    NbBitsReceived_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X0Y23    NbBitsReceived_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X0Y23    NbBitsReceived_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y5    AbortNbBits_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y4    AbortNbBits_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X9Y4     AbortNbBits_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y4    AbortNbBits_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y5    AbortNbBits_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X10Y3    AbortNbBits_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y12   AbortNbBits_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X13Y9    AbortNbBits_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X13Y9    AbortNbBits_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X11Y5    AbortNbBits_reg[9]/C



