module ID_Stage (input clk, input rst, input [31:0] Instuction, input [31:0] reg1, input [31:0] reg2,
                output [4:0] src1, output [4:0] src2, output IF_Flush, output[4:0] Dest, output[31:0] Reg2, output[31:0] Val2,
                output [31:0]Val1, output Br_taken, output[3:0] EXE_CMD, output MEM_R_EN, output MEM_W_EN, output WB_EN);


endmodule