Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu May 17 18:29:19 2018
| Host         : legolas running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 42183 |     0 |    274080 | 15.39 |
|   LUT as Logic             | 40621 |     0 |    274080 | 14.82 |
|   LUT as Memory            |  1562 |     0 |    144000 |  1.08 |
|     LUT as Distributed RAM |   584 |     0 |           |       |
|     LUT as Shift Register  |   978 |     0 |           |       |
| CLB Registers              | 58762 |     0 |    548160 | 10.72 |
|   Register as Flip Flop    | 58762 |     0 |    548160 | 10.72 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |  1895 |     0 |     34260 |  5.53 |
| F7 Muxes                   |   936 |     0 |    137040 |  0.68 |
| F8 Muxes                   |    32 |     0 |     68520 |  0.05 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 232   |          Yes |         Set |            - |
| 58428 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  9089 |     0 |     34260 | 26.53 |
|   CLBL                                    |  4176 |     0 |           |       |
|   CLBM                                    |  4913 |     0 |           |       |
| LUT as Logic                              | 40621 |     0 |    274080 | 14.82 |
|   using O5 output only                    |   521 |       |           |       |
|   using O6 output only                    | 30973 |       |           |       |
|   using O5 and O6                         |  9127 |       |           |       |
| LUT as Memory                             |  1562 |     0 |    144000 |  1.08 |
|   LUT as Distributed RAM                  |   584 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |   584 |       |           |       |
|   LUT as Shift Register                   |   978 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   496 |       |           |       |
|     using O5 and O6                       |   482 |       |           |       |
| LUT Flip Flop Pairs                       | 23804 |     0 |    274080 |  8.69 |
|   fully used LUT-FF pairs                 |  5330 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 17304 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 13314 |       |           |       |
| Unique Control Sets                       |  1728 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 12.5 |     0 |       912 |  1.37 |
|   RAMB36/FIFO*    |    3 |     0 |       912 |  0.33 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |   19 |     0 |      1824 |  1.04 |
|     RAMB18E2 only |   19 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  252 |     0 |      2520 | 10.00 |
|   DSP48E2 only |  252 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |       404 |  2.23 |
|   BUFGCE             |    8 |     0 |       116 |  6.90 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 58428 |            Register |
| LUT3     | 16267 |                 CLB |
| LUT6     | 10250 |                 CLB |
| LUT2     |  8423 |                 CLB |
| LUT4     |  6227 |                 CLB |
| LUT5     |  6164 |                 CLB |
| LUT1     |  2417 |                 CLB |
| CARRY8   |  1895 |                 CLB |
| SRL16E   |  1083 |                 CLB |
| RAMD32   |   994 |                 CLB |
| MUXF7    |   936 |                 CLB |
| SRLC32E  |   377 |                 CLB |
| DSP48E2  |   252 |          Arithmetic |
| FDSE     |   232 |            Register |
| RAMS32   |   174 |                 CLB |
| FDCE     |    69 |            Register |
| FDPE     |    33 |            Register |
| MUXF8    |    32 |                 CLB |
| RAMB18E2 |    19 |           Block Ram |
| BUFGCE   |     8 |               Clock |
| RAMB36E2 |     3 |           Block Ram |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------------------------------+------+
|                            Ref Name                           | Used |
+---------------------------------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0                                  |    1 |
| design_1_xlconcat_0_0                                         |    1 |
| design_1_xbar_1                                               |    1 |
| design_1_xbar_0                                               |    1 |
| design_1_s10_mmu_0                                            |    1 |
| design_1_s09_mmu_0                                            |    1 |
| design_1_s08_mmu_0                                            |    1 |
| design_1_s07_mmu_0                                            |    1 |
| design_1_s06_mmu_0                                            |    1 |
| design_1_s05_mmu_0                                            |    1 |
| design_1_s04_mmu_0                                            |    1 |
| design_1_s03_mmu_0                                            |    1 |
| design_1_s02_mmu_0                                            |    1 |
| design_1_s01_mmu_0                                            |    1 |
| design_1_s00_mmu_0                                            |    1 |
| design_1_proc_sys_reset_0_0                                   |    1 |
| design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_1_0 |    1 |
| design_1_auto_us_9                                            |    1 |
| design_1_auto_us_8                                            |    1 |
| design_1_auto_us_7                                            |    1 |
| design_1_auto_us_6                                            |    1 |
| design_1_auto_us_5                                            |    1 |
| design_1_auto_us_4                                            |    1 |
| design_1_auto_us_3                                            |    1 |
| design_1_auto_us_2                                            |    1 |
| design_1_auto_us_10                                           |    1 |
| design_1_auto_us_1                                            |    1 |
| design_1_auto_us_0                                            |    1 |
| design_1_auto_pc_0                                            |    1 |
| design_1_auto_ds_0                                            |    1 |
| design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0             |    1 |
| design_1_IZigzagMatrix_f2r_forBody_s2e_forEnd_0_1             |    1 |
| design_1_IQuantize_0_1                                        |    1 |
| design_1_ChenIDct_f2r_vectorBody_s2e_forEnd212_0_1            |    1 |
| design_1_ChenIDct_0_1                                         |    1 |
| design_1_BoundIDctMatrix_0_1                                  |    1 |
+---------------------------------------------------------------+------+


