# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../digital-electronics-1/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd" \
"../../../../../../digital-electronics-1/labs_2023/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd" \

# Do not sort compile order
nosort
