ARM Linker, RVCT2.2 [Build 686]

================================================================================

Image Symbol Table

    Local Symbols

    Symbol Name                              Value     Ov Type        Size  Object(Section)

    ../../basic.s                            0x00000000   Number         0  basic.o ABSOLUTE
    ../../dcheck.s                           0x00000000   Number         0  dcheck.o ABSOLUTE
    ../../dcheck1.s                          0x00000000   Number         0  dcheck1.o ABSOLUTE
    ../../dcmp.s                             0x00000000   Number         0  dcmp.o ABSOLUTE
    ../../dcmp4.s                            0x00000000   Number         0  dcmp4.o ABSOLUTE
    ../../dcmpin.s                           0x00000000   Number         0  dcmpin.o ABSOLUTE
    ../../ddiv.s                             0x00000000   Number         0  ddiv.o ABSOLUTE
    ../../deqf.s                             0x00000000   Number         0  deqf.o ABSOLUTE
    ../../dfix.s                             0x00000000   Number         0  dfix.o ABSOLUTE
    ../../dfixll.s                           0x00000000   Number         0  dfixll.o ABSOLUTE
    ../../dfixu.s                            0x00000000   Number         0  dfixu.o ABSOLUTE
    ../../dfixull.s                          0x00000000   Number         0  dfixull.o ABSOLUTE
    ../../dflt.s                             0x00000000   Number         0  dflt.o ABSOLUTE
    ../../dfltll.s                           0x00000000   Number         0  dfltll.o ABSOLUTE
    ../../dgeqf.s                            0x00000000   Number         0  dgeqf.o ABSOLUTE
    ../../dleqf.s                            0x00000000   Number         0  dleqf.o ABSOLUTE
    ../../drem.s                             0x00000000   Number         0  drem.o ABSOLUTE
    ../../drnd.s                             0x00000000   Number         0  drnd.o ABSOLUTE
    ../../dsqrt.s                            0x00000000   Number         0  dsqrt.o ABSOLUTE
    ../../dunder.s                           0x00000000   Number         0  dunder.o ABSOLUTE
    ../../except.s                           0x00000000   Number         0  except.o ABSOLUTE
    ../../fcheck.s                           0x00000000   Number         0  fcheck.o ABSOLUTE
    ../../fcheck1.s                          0x00000000   Number         0  fcheck1.o ABSOLUTE
    ../../fcmp.s                             0x00000000   Number         0  fcmp.o ABSOLUTE
    ../../fcmp4.s                            0x00000000   Number         0  fcmp4.o ABSOLUTE
    ../../fcmpin.s                           0x00000000   Number         0  fcmpin.o ABSOLUTE
    ../../fdiv.s                             0x00000000   Number         0  fdiv.o ABSOLUTE
    ../../fenv.c                             0x00000000   Number         0  _fptrap.o ABSOLUTE
    ../../feqf.s                             0x00000000   Number         0  feqf.o ABSOLUTE
    ../../ffix.s                             0x00000000   Number         0  ffix.o ABSOLUTE
    ../../ffixll.s                           0x00000000   Number         0  ffixll.o ABSOLUTE
    ../../ffixu.s                            0x00000000   Number         0  ffixu.o ABSOLUTE
    ../../ffixull.s                          0x00000000   Number         0  ffixull.o ABSOLUTE
    ../../fflt.s                             0x00000000   Number         0  fflt.o ABSOLUTE
    ../../ffltll.s                           0x00000000   Number         0  ffltll.o ABSOLUTE
    ../../fgeqf.s                            0x00000000   Number         0  fgeqf.o ABSOLUTE
    ../../fleqf.s                            0x00000000   Number         0  fleqf.o ABSOLUTE
    ../../fnorm2.s                           0x00000000   Number         0  fnorm2.o ABSOLUTE
    ../../frem.s                             0x00000000   Number         0  frem.o ABSOLUTE
    ../../frnd.s                             0x00000000   Number         0  frnd.o ABSOLUTE
    ../../fsqrt.s                            0x00000000   Number         0  fsqrt.o ABSOLUTE
    ../../funder.s                           0x00000000   Number         0  funder.o ABSOLUTE
    ../../heapalloc.c                        0x00000000   Number         0  hguard.o ABSOLUTE
    ../../retnan.s                           0x00000000   Number         0  retnan.o ABSOLUTE
    ../../scalbn.s                           0x00000000   Number         0  scalbn_clz.o ABSOLUTE
    ../../scalbnf.s                          0x00000000   Number         0  scalbnf_clz.o ABSOLUTE
    ../../trapv.s                            0x00000000   Number         0  trapv.o ABSOLUTE
    E:/build_e/MSF00428_Symbian_OS_vTB101SF/epoc32/build/compsupp/c_e6d93ac3ff59be8b/dfprvct2_2_dll/armv5/dfprvct2_2{000a0000}.s 0x00000000   Number         0  dfprvct2_2{000a0000}.exp ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\compsupp\rvct\dfprvct.cpp 0x00000000   Number         0  dfprvct.o ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\compsupp\rvct\dllexp.cpp 0x00000000   Number         0  dllexp.o ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\compsupp\rvct\no_extras.cpp 0x00000000   Number         0  no_extras.o ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\compsupp\rvct\ucppinit.cpp 0x00000000   Number         0  ucppinit.o ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\euser\epoc\arm\uc_dll.cpp 0x00000000   Number         0  uc_dll.o ABSOLUTE
    E:\\Synergy\\kernelhwsrv\\kernel\\eka\\compsupp\\rvct\\ucppinit.cpp 0x00000000   Number         0  ucppinit.o ABSOLUTE
    E:\\build_e\\MSF00428_Symbian_OS_vTB101SF\\epoc32\\build\\euser\\c_ccca38e4f8558738\\edll_lib\\armv5\\urel\\uc_dll_.cpp 0x00000000   Number         0  uc_dll_.o ABSOLUTE
    E:\build_e\MSF00428_Symbian_OS_vTB101SF\epoc32\build\euser\c_ccca38e4f8558738\edll_lib\armv5\urel\uc_dll_.cpp 0x00000000   Number         0  uc_dll_.o ABSOLUTE
    .emb_text                                0x00008000   Section       40  uc_dll_.o(.emb_text)
    .emb_text                                0x00008028   Section       52  ucppinit.o(.emb_text)
    loop                                     0x0000803c   ARM Code       0  ucppinit.o(.emb_text)
    base                                     0x00008054   Data           0  ucppinit.o(.emb_text)
    limit                                    0x00008058   Data           0  ucppinit.o(.emb_text)
    .text                                    0x0000806c   Section       60  uc_dll.o(.text)
    .text                                    0x000080a8   Section        4  hguard.o(.text)
    .text                                    0x000080ac   Section        4  dllexp.o(.text)
    .text                                    0x000080b0   Section       60  _fptrap.o(.text)
    x$fpl$basic                              0x000080ec   Section       32  basic.o(x$fpl$basic)
    x$fpl$dcheck                             0x0000810c   Section       64  dcheck.o(x$fpl$dcheck)
    dcheck_except                            0x00008144   ARM Code       0  dcheck.o(x$fpl$dcheck)
    x$fpl$dcheck1                            0x0000814c   Section       24  dcheck1.o(x$fpl$dcheck1)
    x$fpl$dcmp4                              0x00008164   Section      312  dcmp4.o(x$fpl$dcmp4)
    __dcmp4_check_NaNInf_pos                 0x00008184   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    __dcmp4_negative                         0x00008198   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    __dcmp4_check_NaNInf_neg                 0x000081b8   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    dcmp4_InfNaN                             0x000081f0   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    __dcmp4e_check_NaNInf_pos                0x00008220   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    __dcmp4e_negative                        0x00008234   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    __dcmp4e_check_NaNInf_neg                0x00008254   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    dcmp4e_InfNaN                            0x0000828c   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    x$fpl$dcmpinfnan                         0x0000829c   Section      128  dcmpin.o(x$fpl$dcmpinfnan)
    dcmp_neg                                 0x000082dc   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    dcmp_clear_v                             0x000082f8   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    dcmp_found_NaN                           0x0000830c   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    x$fpl$dcmpinfnan                         0x0000831c   Section      100  fcmpin.o(x$fpl$dcmpinfnan)
    fcmp_neg                                 0x00008348   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    fcmp_clear_v                             0x00008360   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    fcmp_found_NaN                           0x00008374   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    x$fpl$ddiv                               0x00008380   Section     1436  ddiv.o(x$fpl$ddiv)
    ddiv_entry                               0x00008384   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_normalised                          0x000083ac   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_exact                               0x00008424   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_rounded                             0x00008424   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_outflow                             0x00008464   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_zerodenorm                          0x00008484   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_done_op2                            0x0000849c   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_azero                               0x000084a8   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_divbyzero                           0x000084c0   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_renorm_op1                          0x000084cc   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_renorm_op2                          0x00008548   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_naninf                              0x000085c4   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_xoverinf                            0x00008610   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_ivo_pop                             0x00008620   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_ivo                                 0x00008624   ARM Code       0  ddiv.o(x$fpl$ddiv)
    ddiv_reciptbl                            0x0000888c   Data           0  ddiv.o(x$fpl$ddiv)
    x$fpl$deqf                               0x0000891c   Section      120  deqf.o(x$fpl$deqf)
    _dcmpeq_check_NaNInf_pos                 0x0000893c   ARM Code       0  deqf.o(x$fpl$deqf)
    _dcmpeq_negative                         0x00008950   ARM Code       0  deqf.o(x$fpl$deqf)
    _dcmpeq_check_NaNInf_neg                 0x00008970   ARM Code       0  deqf.o(x$fpl$deqf)
    dcmpeq_InfNaN                            0x00008988   ARM Code       0  deqf.o(x$fpl$deqf)
    x$fpl$dfix                               0x00008994   Section      164  dfix.o(x$fpl$dfix)
    dfix_negative                            0x000089d0   ARM Code       0  dfix.o(x$fpl$dfix)
    dfix_ivo                                 0x00008a08   ARM Code       0  dfix.o(x$fpl$dfix)
    x$fpl$dfixr                              0x00008a38   Section      276  dfix.o(x$fpl$dfixr)
    dfix_r_negative                          0x00008aa8   ARM Code       0  dfix.o(x$fpl$dfixr)
    dfix_r_ivo                               0x00008b1c   ARM Code       0  dfix.o(x$fpl$dfixr)
    x$fpl$dfixu                              0x00008b4c   Section      132  dfixu.o(x$fpl$dfixu)
    dfixu_negative                           0x00008b88   ARM Code       0  dfixu.o(x$fpl$dfixu)
    dfixu_ivo                                0x00008ba0   ARM Code       0  dfixu.o(x$fpl$dfixu)
    x$fpl$dfixur                             0x00008bd0   Section      208  dfixu.o(x$fpl$dfixur)
    dfixu_r_negative                         0x00008c48   ARM Code       0  dfixu.o(x$fpl$dfixur)
    dfixu_r_ivo                              0x00008c6c   ARM Code       0  dfixu.o(x$fpl$dfixur)
    x$fpl$dflt                               0x00008ca0   Section       48  dflt.o(x$fpl$dflt)
    x$fpl$dfltll                             0x00008cd0   Section      168  dfltll.o(x$fpl$dfltll)
    dfltll_normalise                         0x00008cec   ARM Code       0  dfltll.o(x$fpl$dfltll)
    x$fpl$dfltu                              0x00008d78   Section       12  dflt.o(x$fpl$dfltu)
    x$fpl$dgeqf                              0x00008d84   Section      120  dgeqf.o(x$fpl$dgeqf)
    _dcmpge_check_NaNInf_pos                 0x00008da4   ARM Code       0  dgeqf.o(x$fpl$dgeqf)
    _dcmpge_negative                         0x00008db8   ARM Code       0  dgeqf.o(x$fpl$dgeqf)
    _dcmpge_check_NaNInf_neg                 0x00008dd8   ARM Code       0  dgeqf.o(x$fpl$dgeqf)
    dcmpge_InfNaN                            0x00008df0   ARM Code       0  dgeqf.o(x$fpl$dgeqf)
    x$fpl$dleqf                              0x00008dfc   Section      120  dleqf.o(x$fpl$dleqf)
    _dcmple_check_NaNInf_pos                 0x00008e1c   ARM Code       0  dleqf.o(x$fpl$dleqf)
    _dcmple_negative                         0x00008e30   ARM Code       0  dleqf.o(x$fpl$dleqf)
    _dcmple_check_NaNInf_neg                 0x00008e50   ARM Code       0  dleqf.o(x$fpl$dleqf)
    dcmple_InfNaN                            0x00008e68   ARM Code       0  dleqf.o(x$fpl$dleqf)
    x$fpl$drdiv                              0x00008e74   Section       32  ddiv.o(x$fpl$drdiv)
    x$fpl$drem                               0x00008e94   Section      756  drem.o(x$fpl$drem)
    drem_normalised                          0x00008ec0   ARM Code       0  drem.o(x$fpl$drem)
    drem_loop                                0x00008ed8   ARM Code       0  drem.o(x$fpl$drem)
    drem_subtract                            0x00008ee0   ARM Code       0  drem.o(x$fpl$drem)
    drem_nonegate                            0x00008efc   ARM Code       0  drem.o(x$fpl$drem)
    drem_renormsmall                         0x00008f04   ARM Code       0  drem.o(x$fpl$drem)
    drem_renormbig                           0x00008f1c   ARM Code       0  drem.o(x$fpl$drem)
    drem_loopdone                            0x00008f94   ARM Code       0  drem.o(x$fpl$drem)
    drem_roundeven                           0x00008fc4   ARM Code       0  drem.o(x$fpl$drem)
    drem_done                                0x00008fd0   ARM Code       0  drem.o(x$fpl$drem)
    drem_zero                                0x00008ff4   ARM Code       0  drem.o(x$fpl$drem)
    drem_zerodenorm                          0x00009008   ARM Code       0  drem.o(x$fpl$drem)
    drem_done_op2                            0x00009024   ARM Code       0  drem.o(x$fpl$drem)
    drem_renorm_op1                          0x00009030   ARM Code       0  drem.o(x$fpl$drem)
    drem_renorm_op2                          0x000090ac   ARM Code       0  drem.o(x$fpl$drem)
    drem_naninf                              0x00009128   ARM Code       0  drem.o(x$fpl$drem)
    drem_ivo_pop                             0x00009174   ARM Code       0  drem.o(x$fpl$drem)
    drem_ivo                                 0x00009178   ARM Code       0  drem.o(x$fpl$drem)
    x$fpl$drnd                               0x00009188   Section      300  drnd.o(x$fpl$drnd)
    drnd_round_top                           0x000091e0   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_round_top_nocarry                   0x000091f8   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_mediumsmall                         0x000091fc   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_smallish                            0x00009210   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_round_bot                           0x0000922c   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_round_bot_nocarry                   0x00009248   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_half                                0x0000924c   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_uncommon                            0x00009260   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_small                               0x00009270   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_roundz                              0x00009280   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_biguncommon                         0x00009294   ARM Code       0  drnd.o(x$fpl$drnd)
    x$fpl$dsqrt                              0x000092b4   Section      496  dsqrt.o(x$fpl$dsqrt)
    dsqrt_dosqrt                             0x000092e4   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_ready                              0x000092fc   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_toploop                            0x00009318   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_mid_shortcut                       0x00009354   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_botloop                            0x00009360   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_botloop_shortcut                   0x00009380   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_zerodenorm                         0x000093e8   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_naninf                             0x00009474   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_ivo_pop                            0x00009494   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    dsqrt_ivo                                0x00009498   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    x$fpl$dunder                             0x000094a4   Section      564  dunder.o(x$fpl$dunder)
    dunder_hiloword                          0x00009534   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_hiword                            0x00009554   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_roundbit                          0x00009578   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_stickyonly                        0x00009590   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_round                             0x0000959c   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_roundup                           0x000095bc   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_rerounded                         0x000095c4   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_roundeven                         0x000095ec   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_trap                              0x000096d0   ARM Code       0  dunder.o(x$fpl$dunder)
    x$fpl$exception                          0x000096d8   Section      380  except.o(x$fpl$exception)
    overflow                                 0x00009770   ARM Code       0  except.o(x$fpl$exception)
    underflow                                0x00009780   ARM Code       0  except.o(x$fpl$exception)
    divide_by_zero                           0x00009790   ARM Code       0  except.o(x$fpl$exception)
    inexact                                  0x000097c4   ARM Code       0  except.o(x$fpl$exception)
    return_result                            0x000097d4   ARM Code       0  except.o(x$fpl$exception)
    ovf_return                               0x000097dc   ARM Code       0  except.o(x$fpl$exception)
    return_Inf                               0x000097e8   ARM Code       0  except.o(x$fpl$exception)
    return_NaN                               0x00009808   ARM Code       0  except.o(x$fpl$exception)
    prototype_double_Inf                     0x00009830   Data           0  except.o(x$fpl$exception)
    prototype_single_Inf                     0x00009840   Data           0  except.o(x$fpl$exception)
    prototype_double_NaN                     0x00009848   Data           0  except.o(x$fpl$exception)
    prototype_single_NaN                     0x00009850   Data           0  except.o(x$fpl$exception)
    x$fpl$fcheck                             0x00009854   Section       36  fcheck.o(x$fpl$fcheck)
    x$fpl$fcheck1                            0x00009878   Section       24  fcheck1.o(x$fpl$fcheck1)
    x$fpl$fcmp                               0x00009890   Section      144  dcmp.o(x$fpl$fcmp)
    x$fpl$fcmp                               0x00009920   Section      144  fcmp.o(x$fpl$fcmp)
    x$fpl$fcmp4                              0x000099b0   Section      136  fcmp4.o(x$fpl$fcmp4)
    __fcmp4_NaNInf_check_pos                 0x000099c8   ARM Code       0  fcmp4.o(x$fpl$fcmp4)
    __fcmp4_negative                         0x000099dc   ARM Code       0  fcmp4.o(x$fpl$fcmp4)
    __fcmp4_NaNInf_check_neg                 0x000099f0   ARM Code       0  fcmp4.o(x$fpl$fcmp4)
    fcmp4_InfNaN                             0x00009a28   ARM Code       0  fcmp4.o(x$fpl$fcmp4)
    x$fpl$fcmp4e                             0x00009a38   Section      136  fcmp4.o(x$fpl$fcmp4e)
    __fcmp4e_NaNInf_check_pos                0x00009a50   ARM Code       0  fcmp4.o(x$fpl$fcmp4e)
    __fcmp4e_negative                        0x00009a64   ARM Code       0  fcmp4.o(x$fpl$fcmp4e)
    __fcmp4e_NaNInf_check_neg                0x00009a78   ARM Code       0  fcmp4.o(x$fpl$fcmp4e)
    fcmp4e_InfNaN                            0x00009ab0   ARM Code       0  fcmp4.o(x$fpl$fcmp4e)
    _fdiv1                                   0x00009ac0   ARM Code       0  fdiv.o(x$fpl$fdiv)
    x$fpl$fdiv                               0x00009ac0   Section      540  fdiv.o(x$fpl$fdiv)
    fdiv_div                                 0x00009af0   ARM Code       0  fdiv.o(x$fpl$fdiv)
    fdiv_tab                                 0x00009c15   Data           0  fdiv.o(x$fpl$fdiv)
    fdiv_overflow                            0x00009c18   ARM Code       0  fdiv.o(x$fpl$fdiv)
    fdiv_uncommon                            0x00009c3c   ARM Code       0  fdiv.o(x$fpl$fdiv)
    fdiv_div1                                0x00009c70   ARM Code       0  fdiv.o(x$fpl$fdiv)
    fdiv_inf_NaN                             0x00009c80   ARM Code       0  fdiv.o(x$fpl$fdiv)
    fdiv_divbyzero                           0x00009cc4   ARM Code       0  fdiv.o(x$fpl$fdiv)
    x$fpl$feqf                               0x00009cdc   Section      100  feqf.o(x$fpl$feqf)
    _fcmpeq_NaNInf_check_pos                 0x00009cf4   ARM Code       0  feqf.o(x$fpl$feqf)
    _fcmpeq_negative                         0x00009d08   ARM Code       0  feqf.o(x$fpl$feqf)
    _fcmpeq_NaNInf_check_neg                 0x00009d1c   ARM Code       0  feqf.o(x$fpl$feqf)
    fcmpeq_InfNaN                            0x00009d34   ARM Code       0  feqf.o(x$fpl$feqf)
    x$fpl$ffix                               0x00009d40   Section      104  ffix.o(x$fpl$ffix)
    ffix_negative                            0x00009d60   ARM Code       0  ffix.o(x$fpl$ffix)
    ffix_ivo                                 0x00009d80   ARM Code       0  ffix.o(x$fpl$ffix)
    x$fpl$ffixr                              0x00009da8   Section      168  ffix.o(x$fpl$ffixr)
    ffix_r_negative                          0x00009de8   ARM Code       0  ffix.o(x$fpl$ffixr)
    ffix_r_ivo                               0x00009e28   ARM Code       0  ffix.o(x$fpl$ffixr)
    x$fpl$ffixu                              0x00009e50   Section       92  ffixu.o(x$fpl$ffixu)
    ffixu_negative                           0x00009e70   ARM Code       0  ffixu.o(x$fpl$ffixu)
    ffixu_ivo                                0x00009e84   ARM Code       0  ffixu.o(x$fpl$ffixu)
    x$fpl$ffixur                             0x00009eac   Section      128  ffixu.o(x$fpl$ffixur)
    ffixu_r_negative                         0x00009eec   ARM Code       0  ffixu.o(x$fpl$ffixur)
    ffixu_r_ivo                              0x00009f04   ARM Code       0  ffixu.o(x$fpl$ffixur)
    x$fpl$fflt                               0x00009f2c   Section       52  fflt.o(x$fpl$fflt)
    x$fpl$ffltll                             0x00009f60   Section      140  ffltll.o(x$fpl$ffltll)
    fltll_normalise                          0x00009f7c   ARM Code       0  ffltll.o(x$fpl$ffltll)
    x$fpl$ffltu                              0x00009fec   Section        8  fflt.o(x$fpl$ffltu)
    x$fpl$fgeqf                              0x00009ff4   Section      100  fgeqf.o(x$fpl$fgeqf)
    _fcmpge_NaNInf_check_pos                 0x0000a00c   ARM Code       0  fgeqf.o(x$fpl$fgeqf)
    _fcmpge_negative                         0x0000a020   ARM Code       0  fgeqf.o(x$fpl$fgeqf)
    _fcmpge_NaNInf_check_neg                 0x0000a034   ARM Code       0  fgeqf.o(x$fpl$fgeqf)
    fcmpge_InfNaN                            0x0000a04c   ARM Code       0  fgeqf.o(x$fpl$fgeqf)
    x$fpl$fleqf                              0x0000a058   Section      100  fleqf.o(x$fpl$fleqf)
    _fcmple_NaNInf_check_pos                 0x0000a070   ARM Code       0  fleqf.o(x$fpl$fleqf)
    _fcmple_negative                         0x0000a084   ARM Code       0  fleqf.o(x$fpl$fleqf)
    _fcmple_NaNInf_check_neg                 0x0000a098   ARM Code       0  fleqf.o(x$fpl$fleqf)
    fcmple_InfNaN                            0x0000a0b0   ARM Code       0  fleqf.o(x$fpl$fleqf)
    x$fpl$fnorm2                             0x0000a0bc   Section       80  fnorm2.o(x$fpl$fnorm2)
    fnorm_b                                  0x0000a0f0   ARM Code       0  fnorm2.o(x$fpl$fnorm2)
    x$fpl$frdiv                              0x0000a10c   Section       16  fdiv.o(x$fpl$frdiv)
    x$fpl$frem                               0x0000a11c   Section      408  frem.o(x$fpl$frem)
    frem_dorem                               0x0000a154   ARM Code       0  frem.o(x$fpl$frem)
    frem_loop                                0x0000a158   ARM Code       0  frem.o(x$fpl$frem)
    frem_nosub                               0x0000a17c   ARM Code       0  frem.o(x$fpl$frem)
    frem_nearlydone                          0x0000a188   ARM Code       0  frem.o(x$fpl$frem)
    frem_lastsub                             0x0000a1a0   ARM Code       0  frem.o(x$fpl$frem)
    frem_reconstruct                         0x0000a1ac   ARM Code       0  frem.o(x$fpl$frem)
    frem_check_denormal                      0x0000a1fc   ARM Code       0  frem.o(x$fpl$frem)
    frem_iszero                              0x0000a21c   ARM Code       0  frem.o(x$fpl$frem)
    frem_roundeven                           0x0000a228   ARM Code       0  frem.o(x$fpl$frem)
    frem_renorm_1                            0x0000a234   ARM Code       0  frem.o(x$fpl$frem)
    frem_renorm_topbit                       0x0000a240   ARM Code       0  frem.o(x$fpl$frem)
    frem_renorm_done                         0x0000a248   ARM Code       0  frem.o(x$fpl$frem)
    frem_naninf                              0x0000a258   ARM Code       0  frem.o(x$fpl$frem)
    frem_denorm0                             0x0000a290   ARM Code       0  frem.o(x$fpl$frem)
    frem_ivo                                 0x0000a2a8   ARM Code       0  frem.o(x$fpl$frem)
    x$fpl$frnd                               0x0000a2b4   Section      176  frnd.o(x$fpl$frnd)
    frnd_round                               0x0000a2f4   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_round_nocarry                       0x0000a308   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_half                                0x0000a30c   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_uncommon                            0x0000a320   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_small                               0x0000a330   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_roundz                              0x0000a340   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_biguncommon                         0x0000a34c   ARM Code       0  frnd.o(x$fpl$frnd)
    x$fpl$fsqrt                              0x0000a364   Section      216  fsqrt.o(x$fpl$fsqrt)
    fsqrt_dosqrt                             0x0000a388   ARM Code       0  fsqrt.o(x$fpl$fsqrt)
    fsqrt_loop                               0x0000a3a8   ARM Code       0  fsqrt.o(x$fpl$fsqrt)
    fsqrt_noround                            0x0000a3d8   ARM Code       0  fsqrt.o(x$fpl$fsqrt)
    fsqrt_uncommon                           0x0000a3ec   ARM Code       0  fsqrt.o(x$fpl$fsqrt)
    fsqrt_ivo                                0x0000a40c   ARM Code       0  fsqrt.o(x$fpl$fsqrt)
    fsqrt_denorm0                            0x0000a414   ARM Code       0  fsqrt.o(x$fpl$fsqrt)
    x$fpl$funder                             0x0000a43c   Section      344  funder.o(x$fpl$funder)
    _funder_rerounded                        0x0000a4d8   ARM Code       0  funder.o(x$fpl$funder)
    _funder_exact                            0x0000a4dc   ARM Code       0  funder.o(x$fpl$funder)
    _funder_lostmant                         0x0000a4e0   ARM Code       0  funder.o(x$fpl$funder)
    _funder_returninx                        0x0000a50c   ARM Code       0  funder.o(x$fpl$funder)
    funder_trap                              0x0000a58c   ARM Code       0  funder.o(x$fpl$funder)
    x$fpl$llsfromd                           0x0000a594   Section      196  dfixll.o(x$fpl$llsfromd)
    ll_sfrom_d_neg                           0x0000a5dc   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    ll_sfrom_d_neg_noovf                     0x0000a5f4   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    ll_sfrom_d_minint                        0x0000a620   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    ll_sfrom_d_ivo                           0x0000a62c   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    x$fpl$llsfromdr                          0x0000a658   Section      316  dfixll.o(x$fpl$llsfromdr)
    ll_sfrom_d_r_neg                         0x0000a6dc   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    ll_sfrom_d_r_neg_noovf                   0x0000a6f4   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    ll_sfrom_d_r_minint                      0x0000a75c   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    ll_sfrom_d_r_ivo                         0x0000a768   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    x$fpl$llsfromf                           0x0000a794   Section      140  ffixll.o(x$fpl$llsfromf)
    ll_sfrom_fnegative                       0x0000a7c4   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    ll_sfrom_fivo                            0x0000a7f8   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    x$fpl$llsfromfr                          0x0000a820   Section      216  ffixll.o(x$fpl$llsfromfr)
    ll_sfrom_f_rnegative                     0x0000a874   ARM Code       0  ffixll.o(x$fpl$llsfromfr)
    ll_sfrom_f_rivo                          0x0000a8d0   ARM Code       0  ffixll.o(x$fpl$llsfromfr)
    x$fpl$llufromd                           0x0000a8f8   Section      172  dfixull.o(x$fpl$llufromd)
    ll_ufrom_d_neg                           0x0000a960   ARM Code       0  dfixull.o(x$fpl$llufromd)
    ll_ufrom_d_ivo                           0x0000a978   ARM Code       0  dfixull.o(x$fpl$llufromd)
    x$fpl$llufromdr                          0x0000a9a4   Section      256  dfixull.o(x$fpl$llufromdr)
    ll_ufrom_d_r_neg                         0x0000aa48   ARM Code       0  dfixull.o(x$fpl$llufromdr)
    ll_ufrom_d_r_ivo                         0x0000aa74   ARM Code       0  dfixull.o(x$fpl$llufromdr)
    x$fpl$llufromf                           0x0000aaa4   Section      128  ffixull.o(x$fpl$llufromf)
    ll_ufrom_f_negative                      0x0000aae4   ARM Code       0  ffixull.o(x$fpl$llufromf)
    ll_ufrom_f_ivo                           0x0000aafc   ARM Code       0  ffixull.o(x$fpl$llufromf)
    x$fpl$llufromfr                          0x0000ab24   Section      168  ffixull.o(x$fpl$llufromfr)
    ll_ufrom_f_r_negative                    0x0000ab88   ARM Code       0  ffixull.o(x$fpl$llufromfr)
    ll_ufrom_f_r_ivo                         0x0000aba4   ARM Code       0  ffixull.o(x$fpl$llufromfr)
    x$fpl$retnan                             0x0000abcc   Section      172  retnan.o(x$fpl$retnan)
    return_umaxint                           0x0000ac2c   ARM Code       0  retnan.o(x$fpl$retnan)
    return_zero                              0x0000ac44   ARM Code       0  retnan.o(x$fpl$retnan)
    return_lognan                            0x0000ac50   ARM Code       0  retnan.o(x$fpl$retnan)
    return_fpnan                             0x0000ac5c   ARM Code       0  retnan.o(x$fpl$retnan)
    x$fpl$scalbn                             0x0000ac78   Section      268  scalbn_clz.o(x$fpl$scalbn)
    scalbn_normalised                        0x0000acac   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn_underflow                         0x0000acd8   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn_overflow                          0x0000ace8   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scanbn_denorm                            0x0000ad08   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn_verysmalldenormal                 0x0000ad48   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn_infnan                            0x0000ad68   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    x$fpl$scalbnf                            0x0000ad84   Section      188  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_normalised                       0x0000adb4   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_underflow                        0x0000ade4   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_overflow                         0x0000adf4   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_denorm                           0x0000ae0c   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_infnan                           0x0000ae28   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    x$fpl$trapveneer                         0x0000ae40   Section      164  trapv.o(x$fpl$trapveneer)
    cmp_specflags_unordered                  0x0000ae84   ARM Code       0  trapv.o(x$fpl$trapveneer)
    cmp_generic                              0x0000ae90   ARM Code       0  trapv.o(x$fpl$trapveneer)
    cmp_boolean                              0x0000aed8   ARM Code       0  trapv.o(x$fpl$trapveneer)
    .ARM.exidx                               0x0000aee4   Section        8  ucppinit.o(.ARM.exidx)

    Global Symbols

    Symbol Name                              Value     Ov Type        Size  Object(Section)

    BuildAttributes$$THUMB_ISAv2$ARM_ISAv5$M$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$ROPI$IEEEJ$EBA8$UX$REQ8$PRES8$EABIv2 0x00000000   Number         0  anon$$obj.o ABSOLUTE
    dfprvct2_2{000a0000}.dll                 0x00000000   Data           0  anon$$obj.o ABSOLUTE
    drtrvct2_2{000a0000}.dll                 0x00000000   Data           0  anon$$obj.o ABSOLUTE
    SHT$$INIT_ARRAY$$Base                     - Undefined Weak Reference
    SHT$$INIT_ARRAY$$Limit                    - Undefined Weak Reference
    __fpl_infinity                            - Undefined Weak Reference
    __rt_fp_status_addr                       - Undefined Reference
    __rt_fp_status_addr@drtrvct2_2{000a0000}.dll  - Undefined Reference
    __rt_raise                                - Undefined Reference
    __rt_raise@drtrvct2_2{000a0000}.dll       - Undefined Reference
    _fp_trap_big                              - Undefined Weak Reference
    run_static_dtors                          - Undefined Weak Reference
    Image$$ER_RO$$Base                       0x00008000   Number         0  anon$$obj.o(linker$$defined$$symbols)
    _E32Dll                                  0x00008000   ARM Code      40  uc_dll_.o(.emb_text)
    Symbian$$CPP$$Exception$$Descriptor      0x00008014   Data           0  uc_dll_.o(.emb_text)
    __cpp_initialize__aeabi_                 0x00008028   ARM Code      52  ucppinit.o(.emb_text)
    std::nothrow                             0x0000805c   ARM Code       0  ucppinit.o(.emb_text)
    __PLT                                    0x0000805c   ARM Code       0  anon$$obj.o(.plt)
    _E32Dll_Body                             0x0000806c   ARM Code      56  uc_dll.o(.text)
    __use_no_heap                            0x000080a9   Thumb Code     2  hguard.o(.text)
    __I_use_heap                             0x000080ab   Thumb Code     2  hguard.o(.text)
    __DLL_Export_Table__                     0x000080ac   ARM Code       4  dllexp.o(.text)
    _fp_trap                                 0x000080b1   Thumb Code    60  _fptrap.o(.text)
    __aeabi_dneg                             0x000080ec   ARM Code       0  basic.o(x$fpl$basic)
    _dneg                                    0x000080ec   ARM Code       8  basic.o(x$fpl$basic)
    __aeabi_fneg                             0x000080f4   ARM Code       0  basic.o(x$fpl$basic)
    _fneg                                    0x000080f4   ARM Code       8  basic.o(x$fpl$basic)
    _dabs                                    0x000080fc   ARM Code       8  basic.o(x$fpl$basic)
    _fabs                                    0x00008104   ARM Code       8  basic.o(x$fpl$basic)
    __fpl_dcheck_NaN2                        0x0000810c   ARM Code      64  dcheck.o(x$fpl$dcheck)
    __fpl_dcheck_NaN1                        0x0000814c   ARM Code      24  dcheck1.o(x$fpl$dcheck1)
    __dcmp4                                  0x00008164   ARM Code     108  dcmp4.o(x$fpl$dcmp4)
    __ARM_dcmp4                              0x000081d0   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    _dcmp4                                   0x000081d0   ARM Code      44  dcmp4.o(x$fpl$dcmp4)
    __dcmp4e                                 0x00008200   ARM Code     108  dcmp4.o(x$fpl$dcmp4)
    __ARM_dcmp4e                             0x0000826c   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    _dcmp4e                                  0x0000826c   ARM Code      44  dcmp4.o(x$fpl$dcmp4)
    __fpl_dcmp_InfNaN                        0x0000829c   ARM Code     128  dcmpin.o(x$fpl$dcmpinfnan)
    __fpl_inf_dcmp                           0x000082c0   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    __fpl_fcmp_InfNaN                        0x0000831c   ARM Code     100  fcmpin.o(x$fpl$dcmpinfnan)
    __fpl_inf_fcmp                           0x00008330   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    __aeabi_ddiv                             0x00008380   ARM Code       0  ddiv.o(x$fpl$ddiv)
    _ddiv                                    0x00008380   ARM Code     684  ddiv.o(x$fpl$ddiv)
    __fpl_inf_ddiv                           0x000085ec   ARM Code       0  ddiv.o(x$fpl$ddiv)
    _ddiv_mantissas                          0x0000862c   ARM Code     608  ddiv.o(x$fpl$ddiv)
    __aeabi_cdcmpeq                          0x0000891c   ARM Code       0  deqf.o(x$fpl$deqf)
    _dcmpeq                                  0x0000891c   ARM Code     116  deqf.o(x$fpl$deqf)
    __aeabi_d2iz                             0x00008994   ARM Code       0  dfix.o(x$fpl$dfix)
    _dfix                                    0x00008994   ARM Code     160  dfix.o(x$fpl$dfix)
    __fpl_inf_dfix                           0x00008a2c   ARM Code       0  dfix.o(x$fpl$dfix)
    _dfix_r                                  0x00008a38   ARM Code     272  dfix.o(x$fpl$dfixr)
    __fpl_inf_dfix_r                         0x00008b40   ARM Code       0  dfix.o(x$fpl$dfixr)
    __aeabi_d2uiz                            0x00008b4c   ARM Code       0  dfixu.o(x$fpl$dfixu)
    _dfixu                                   0x00008b4c   ARM Code     128  dfixu.o(x$fpl$dfixu)
    __fpl_inf_dfixu                          0x00008bc4   ARM Code       0  dfixu.o(x$fpl$dfixu)
    _dfixu_r                                 0x00008bd0   ARM Code     200  dfixu.o(x$fpl$dfixur)
    __fpl_inf_dfixu_r                        0x00008c90   ARM Code       0  dfixu.o(x$fpl$dfixur)
    __aeabi_i2d                              0x00008ca0   ARM Code       0  dflt.o(x$fpl$dflt)
    _dflt                                    0x00008ca0   ARM Code      48  dflt.o(x$fpl$dflt)
    __dflt_normalise                         0x00008cb0   ARM Code       0  dflt.o(x$fpl$dflt)
    __aeabi_ul2d                             0x00008cd0   ARM Code       0  dfltll.o(x$fpl$dfltll)
    _ll_uto_d                                0x00008cd0   ARM Code       8  dfltll.o(x$fpl$dfltll)
    __aeabi_l2d                              0x00008cd8   ARM Code       0  dfltll.o(x$fpl$dfltll)
    _ll_sto_d                                0x00008cd8   ARM Code     160  dfltll.o(x$fpl$dfltll)
    __aeabi_ui2d                             0x00008d78   ARM Code       0  dflt.o(x$fpl$dfltu)
    _dfltu                                   0x00008d78   ARM Code      12  dflt.o(x$fpl$dfltu)
    _dcmpge                                  0x00008d84   ARM Code     116  dgeqf.o(x$fpl$dgeqf)
    __aeabi_cdcmple                          0x00008dfc   ARM Code       0  dleqf.o(x$fpl$dleqf)
    _dcmple                                  0x00008dfc   ARM Code     116  dleqf.o(x$fpl$dleqf)
    _drdiv                                   0x00008e74   ARM Code      32  ddiv.o(x$fpl$drdiv)
    _drem                                    0x00008e94   ARM Code     748  drem.o(x$fpl$drem)
    __fpl_inf_drem                           0x00009150   ARM Code       0  drem.o(x$fpl$drem)
    _drnd                                    0x00009188   ARM Code     292  drnd.o(x$fpl$drnd)
    __fpl_inf_drnd                           0x000092a8   ARM Code       0  drnd.o(x$fpl$drnd)
    _dsqrt                                   0x000092b4   ARM Code     492  dsqrt.o(x$fpl$dsqrt)
    __fpl_inf_dsqrt                          0x00009488   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    __dunder                                 0x000094a4   ARM Code     360  dunder.o(x$fpl$dunder)
    __dunder_d                               0x0000960c   ARM Code     204  dunder.o(x$fpl$dunder)
    __fpl_exception                          0x000096d8   ARM Code     344  except.o(x$fpl$exception)
    __fpl_fcheck_NaN2                        0x00009854   ARM Code      36  fcheck.o(x$fpl$fcheck)
    __fpl_fcheck_NaN1                        0x00009878   ARM Code      24  fcheck1.o(x$fpl$fcheck1)
    __aeabi_dcmpeq                           0x00009890   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _deq                                     0x00009890   ARM Code      24  dcmp.o(x$fpl$fcmp)
    _dneq                                    0x000098a8   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_dcmpgt                           0x000098c0   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _dgr                                     0x000098c0   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_dcmpge                           0x000098d8   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _dgeq                                    0x000098d8   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_dcmple                           0x000098f0   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _dleq                                    0x000098f0   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_dcmplt                           0x00009908   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _dls                                     0x00009908   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_fcmpeq                           0x00009920   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _feq                                     0x00009920   ARM Code      24  fcmp.o(x$fpl$fcmp)
    _fneq                                    0x00009938   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __aeabi_fcmpgt                           0x00009950   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _fgr                                     0x00009950   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __aeabi_fcmpge                           0x00009968   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _fgeq                                    0x00009968   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __aeabi_fcmple                           0x00009980   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _fleq                                    0x00009980   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __aeabi_fcmplt                           0x00009998   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _fls                                     0x00009998   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __fcmp4                                  0x000099b0   ARM Code      88  fcmp4.o(x$fpl$fcmp4)
    __ARM_fcmp4                              0x00009a08   ARM Code       0  fcmp4.o(x$fpl$fcmp4)
    _fcmp4                                   0x00009a08   ARM Code      44  fcmp4.o(x$fpl$fcmp4)
    __fcmp4e                                 0x00009a38   ARM Code      88  fcmp4.o(x$fpl$fcmp4e)
    __ARM_fcmp4e                             0x00009a90   ARM Code       0  fcmp4.o(x$fpl$fcmp4e)
    _fcmp4e                                  0x00009a90   ARM Code      44  fcmp4.o(x$fpl$fcmp4e)
    __aeabi_fdiv                             0x00009ac0   ARM Code       0  fdiv.o(x$fpl$fdiv)
    _fdiv                                    0x00009ac0   ARM Code     532  fdiv.o(x$fpl$fdiv)
    __fpl_inf_fdiv                           0x00009c98   ARM Code       0  fdiv.o(x$fpl$fdiv)
    __aeabi_cfcmpeq                          0x00009cdc   ARM Code       0  feqf.o(x$fpl$feqf)
    _fcmpeq                                  0x00009cdc   ARM Code      96  feqf.o(x$fpl$feqf)
    __aeabi_f2iz                             0x00009d40   ARM Code       0  ffix.o(x$fpl$ffix)
    _ffix                                    0x00009d40   ARM Code     100  ffix.o(x$fpl$ffix)
    __fpl_inf_ffix                           0x00009d9c   ARM Code       0  ffix.o(x$fpl$ffix)
    _ffix_r                                  0x00009da8   ARM Code     164  ffix.o(x$fpl$ffixr)
    __fpl_inf_ffix_r                         0x00009e44   ARM Code       0  ffix.o(x$fpl$ffixr)
    __aeabi_f2uiz                            0x00009e50   ARM Code       0  ffixu.o(x$fpl$ffixu)
    _ffixu                                   0x00009e50   ARM Code      88  ffixu.o(x$fpl$ffixu)
    __fpl_inf_ffixu                          0x00009ea0   ARM Code       0  ffixu.o(x$fpl$ffixu)
    _ffixu_r                                 0x00009eac   ARM Code     124  ffixu.o(x$fpl$ffixur)
    __fpl_inf_ffixu_r                        0x00009f20   ARM Code       0  ffixu.o(x$fpl$ffixur)
    __aeabi_i2f                              0x00009f2c   ARM Code       0  fflt.o(x$fpl$fflt)
    _fflt                                    0x00009f2c   ARM Code      52  fflt.o(x$fpl$fflt)
    __fflt_normalise                         0x00009f38   ARM Code       0  fflt.o(x$fpl$fflt)
    __aeabi_ul2f                             0x00009f60   ARM Code       0  ffltll.o(x$fpl$ffltll)
    _ll_uto_f                                0x00009f60   ARM Code       8  ffltll.o(x$fpl$ffltll)
    __aeabi_l2f                              0x00009f68   ARM Code       0  ffltll.o(x$fpl$ffltll)
    _ll_sto_f                                0x00009f68   ARM Code     132  ffltll.o(x$fpl$ffltll)
    __aeabi_ui2f                             0x00009fec   ARM Code       0  fflt.o(x$fpl$ffltu)
    _ffltu                                   0x00009fec   ARM Code       8  fflt.o(x$fpl$ffltu)
    _fcmpge                                  0x00009ff4   ARM Code      96  fgeqf.o(x$fpl$fgeqf)
    __aeabi_cfcmple                          0x0000a058   ARM Code       0  fleqf.o(x$fpl$fleqf)
    _fcmple                                  0x0000a058   ARM Code      96  fleqf.o(x$fpl$fleqf)
    __fpl_normalise2                         0x0000a0bc   ARM Code      80  fnorm2.o(x$fpl$fnorm2)
    _frdiv                                   0x0000a10c   ARM Code      16  fdiv.o(x$fpl$frdiv)
    _frem                                    0x0000a11c   ARM Code     404  frem.o(x$fpl$frem)
    __fpl_inf_frem                           0x0000a274   ARM Code       0  frem.o(x$fpl$frem)
    _frnd                                    0x0000a2b4   ARM Code     172  frnd.o(x$fpl$frnd)
    __fpl_inf_frnd                           0x0000a35c   ARM Code       0  frnd.o(x$fpl$frnd)
    _fsqrt                                   0x0000a364   ARM Code     212  fsqrt.o(x$fpl$fsqrt)
    __fpl_inf_fsqrt                          0x0000a404   ARM Code       0  fsqrt.o(x$fpl$fsqrt)
    __funder                                 0x0000a43c   ARM Code     212  funder.o(x$fpl$funder)
    __funder_d                               0x0000a510   ARM Code     132  funder.o(x$fpl$funder)
    __aeabi_d2lz                             0x0000a594   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    _ll_sfrom_d                              0x0000a594   ARM Code     192  dfixll.o(x$fpl$llsfromd)
    __fpl_inf_ll_sfrom_d                     0x0000a64c   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    _ll_sfrom_d_r                            0x0000a658   ARM Code     312  dfixll.o(x$fpl$llsfromdr)
    __fpl_inf_ll_sfrom_d_r                   0x0000a788   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    __aeabi_f2lz                             0x0000a794   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    _ll_sfrom_f                              0x0000a794   ARM Code     136  ffixll.o(x$fpl$llsfromf)
    __fpl_inf_ll_sfrom_f                     0x0000a814   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    _ll_sfrom_f_r                            0x0000a820   ARM Code     212  ffixll.o(x$fpl$llsfromfr)
    __fpl_inf_ll_sfrom_f_r                   0x0000a8ec   ARM Code       0  ffixll.o(x$fpl$llsfromfr)
    __aeabi_d2ulz                            0x0000a8f8   ARM Code       0  dfixull.o(x$fpl$llufromd)
    _ll_ufrom_d                              0x0000a8f8   ARM Code     168  dfixull.o(x$fpl$llufromd)
    __fpl_inf_ll_ufrom_d                     0x0000a998   ARM Code       0  dfixull.o(x$fpl$llufromd)
    _ll_ufrom_d_r                            0x0000a9a4   ARM Code     248  dfixull.o(x$fpl$llufromdr)
    __fpl_inf_ll_ufrom_d_r                   0x0000aa94   ARM Code       0  dfixull.o(x$fpl$llufromdr)
    __aeabi_f2ulz                            0x0000aab4   ARM Code       0  ffixull.o(x$fpl$llufromf)
    _ll_ufrom_f                              0x0000aab4   ARM Code     108  ffixull.o(x$fpl$llufromf)
    __fpl_inf_ll_ufrom_f                     0x0000ab18   ARM Code       0  ffixull.o(x$fpl$llufromf)
    _ll_ufrom_f_r                            0x0000ab34   ARM Code     148  ffixull.o(x$fpl$llufromfr)
    __fpl_inf_ll_ufrom_f_r                   0x0000abc0   ARM Code       0  ffixull.o(x$fpl$llufromfr)
    __fpl_return_NaN                         0x0000abcc   ARM Code     164  retnan.o(x$fpl$retnan)
    __ARM_scalbn                             0x0000ac78   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbln                                  0x0000ac78   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalblnl                                 0x0000ac78   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn                                   0x0000ac78   ARM Code     264  scalbn_clz.o(x$fpl$scalbn)
    scalbnl                                  0x0000ac78   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    __fpl_inf_scalbn                         0x0000ad7c   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    __ARM_scalbnf                            0x0000ad84   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalblnf                                 0x0000ad84   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf                                  0x0000ad84   ARM Code     188  scalbnf_clz.o(x$fpl$scalbnf)
    __fpl_inf_scalbnf                        0x0000ae3c   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    _fp_trapveneer                           0x0000ae40   ARM Code      36  trapv.o(x$fpl$trapveneer)
    __fpl_cmpreturn                          0x0000ae64   ARM Code     128  trapv.o(x$fpl$trapveneer)
    .ARM.exidx$$Base                         0x0000aee4   Number         0  ucppinit.o(.ARM.exidx)
    .ARM.exidx$$Limit                        0x0000aeec   Number         0  ucppinit.o(.ARM.exidx)
    Image$$ER_RO$$Limit                      0x0000aeec   Number         0  anon$$obj.o(linker$$defined$$symbols)

