@W: MT530 :"c:\users\lu121lin\documents\libro\digitalesysteme\vorlesungsskripte\aufgabe_2\sync_buffer.vhd":61:8:61:9|Found inferred clock aufgabe2|clk which controls 80 sequential elements including u1.buf1.cnt[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
