INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/ip/inst_memory/sim/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
