# ğŸ“˜ ç¬¬5ç« ï½œSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«  
# ğŸ“˜ Chapter 5 | SoC Design Flows and EDA Tools

---

### ğŸ“ å‰ç« ã¸ã®ãƒªãƒ³ã‚¯ï½œBack to Previous Chapter  
â¡ï¸ [ğŸ“˜ **ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤**](../chapter4_mos_basics/README.md) ã«æˆ»ã‚‹  
â¡ï¸ [ğŸ“˜ **Chapter 4: MOS Characteristics and Design Infrastructure**](../chapter4_mos_basics/README.md) (EN)

---

## ğŸ¯ ç« ã®ã­ã‚‰ã„ï½œChapter Objectives

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                   | ğŸ‡ºğŸ‡¸ English                                                                                      |
|--------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|
| - SoCé–‹ç™ºã®**å…¨ä½“ãƒ•ãƒ­ãƒ¼ã¨å„è¨­è¨ˆè¦ç´ **ã®å½¹å‰²ã‚’ä½“ç³»çš„ã«ç†è§£ã™ã‚‹                                     | - Understand the **overall SoC development flow** and the role of each design stage.         |
| - æ¨™æº–ã‚»ãƒ«è¨­è¨ˆã¨ç‰©ç†è¨­è¨ˆã®**æ¥ç¶šç‚¹ãƒ»åˆ¶ç´„æ¡ä»¶**ã‚’å®Ÿå‹™çš„ã«æŠŠæ¡ã™ã‚‹                                    | - Learn how **standard-cell-based design links** to physical design in real-world scenarios. |
| - STAã‚„DFTãªã©**ç¾ä»£SoCã«ä¸å¯æ¬ ãªæ¤œè¨¼æŠ€è¡“ã®åŸºç¤**ã‚’ç¿’å¾—ã™ã‚‹                                       | - Acquire a foundation in **essential SoC verification techniques**, such as STA and DFT.    |

---

## ğŸ“š ç¯€æ§‹æˆï½œChapter Structure

| No. | ã‚»ã‚¯ã‚·ãƒ§ãƒ³åï¼ˆæ—¥æœ¬èªï¼‰                                                             | Section Title (English)                                       | ãƒªãƒ³ã‚¯ |
|-----|-------------------------------------------------------------------------------------|----------------------------------------------------------------|--------|
| 5.1 | SoCè¨­è¨ˆå…¨ä½“ãƒ•ãƒ­ãƒ¼ã¨é–‹ç™ºè¦–ç‚¹<br>_Overview of SoC Design Flow and Development Cycle_ | RTL to GDS: flow overview and project lifecycle               | [ğŸ“](5.1_soc_design_flow.md) |
| 5.2 | æ¨™æº–ã‚»ãƒ«ã¨ã‚»ãƒ«ãƒ™ãƒ¼ã‚¹è¨­è¨ˆ<br>_Standard Cell and Cell-Based Design_                  | Standard cell libraries, logic synthesis, cell structure       | [ğŸ“](5.2_standard_cell_based_design.md) |
| 5.3 | ã‚¯ãƒ­ãƒƒã‚¯ã¨ã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨­è¨ˆï¼ˆSTAå…¥é–€ï¼‰<br>_Clock and Timing Design (Intro to STA)_     | Setup/hold, clock tree design, static timing analysis basics   | [ğŸ“](5.3_clock_and_sta.md) |
| 5.4 | é›»æºãƒ»ãƒªã‚»ãƒƒãƒˆãƒ»I/Oè¨­è¨ˆã®åŸºç¤<br>_Power, Reset, and I/O Design Basics_              | Power schemes, reset circuits, pad ring, I/O considerations    | [ğŸ“](5.4_power_io_design.md) |
| 5.5 | ãƒ†ã‚¹ãƒˆæ§‹é€ ï¼ˆã‚¹ã‚­ãƒ£ãƒ³ã€JTAGã€BISTï¼‰<br>_Test Structures (Scan, JTAG, BIST)_          | DFT basics, scan chain, boundary scan, BIST introduction       | [ğŸ“](5.5_test_structures.md) |

---

## ğŸ”„ å‰ç« ã¨ã®æ¥ç¶šï½œConnection to Previous Chapter

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                                     | ğŸ‡ºğŸ‡¸ English                                                                                                        |
|--------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|
| ç¬¬4ç« ã§ã¯ã€MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®**å‹•ä½œãƒ»å¯¸æ³•ãƒ«ãƒ¼ãƒ«ãƒ»PDK**ã‚’é€šã—ã¦ã€Œè£½é€ å¯èƒ½ãªè¨­è¨ˆåŸºç›¤ã€ã‚’æ§‹ç¯‰ã—ã¾ã—ãŸã€‚                      | Chapter 4 established a **manufacturable design base** via MOS characteristics, rules, and PDKs.                |
| æœ¬ç« ã§ã¯ã€ãã‚Œã‚’æ´»ç”¨ã—ã¦**SoCã¨ã—ã¦æ©Ÿèƒ½ã™ã‚‹å›è·¯è¨­è¨ˆãƒ»æ¤œè¨¼ãƒ—ãƒ­ã‚»ã‚¹**ã¸ã¨é€²ã¿ã¾ã™ã€‚                                 | In this chapter, we apply that foundation to the **design and verification flow of a functional SoC**.          |

---

## ğŸ”œ æ¬¡ç« ã¸ã®å°å…¥ï½œLead-in to Next Chapter

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                                   | ğŸ‡ºğŸ‡¸ English                                                                                              |
|------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|
| ç¬¬6ç« ã§ã¯ã€å®Œæˆã—ãŸSoCãŒ**ã‚¦ã‚¨ãƒä¸Šã§ã®ãƒ†ã‚¹ãƒˆã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°ã€è£½å“åŒ–**ã‚’çµŒã¦å¸‚å ´ã«å‡ºã‚‹ã¾ã§ã®å·¥ç¨‹ã‚’å­¦ã³ã¾ã™ã€‚           | Chapter 6 will cover how a completed SoC is **tested, packaged, and finalized** for production on wafer. |

ğŸ“ [ğŸ“˜ **ç¬¬6ç« ï¼šSoCãƒ†ã‚¹ãƒˆã¨ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å·¥ç¨‹ã®ç†è§£**](../chapter6_test_and_package/README.md) ã«é€²ã‚€  
ğŸ“ [ğŸ“˜ **Chapter 6: SoC Test and Packaging Process**](../chapter6_test_and_package/README.md) (EN)

---

## ğŸ§© ç« ã®ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ï½œKeywords

```
RTL, GDSII, Standard Cell, Logic Synthesis, STA, Clock Tree, Power Grid, Reset, Pad Ring, Scan Chain, JTAG, BIST, DFT
```

---

## ğŸ“Œ è£œè¶³æƒ…å ±ï½œSupplement

- **Open-source EDA Tools**:  
  OpenROAD, Yosys, KLayout, Magic, Verilator, OpenSTA

- **é–¢é€£æ•™æãƒªãƒ³ã‚¯ï½œRelated Material Links**:  
  - [Sky130 PDK Docs](https://skywater-pdk.readthedocs.io)  
  - [The OpenROAD Project](https://theopenroadproject.org)  
  - [EDA Playground](https://www.edaplayground.com/)  

---
