$date
	Sun Oct 23 07:26:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#613125
b1110 !
1"
#613126
b1110 &
b1110 %
1$
#613127
0"
#613130
b111 &
b111 %
#613134
b10110 &
b10110 %
#613138
b1011 &
b1011 %
#613142
b100010 &
b100010 %
#613146
b10001 &
b10001 %
#613150
b110100 &
b110100 %
#613154
b11010 &
b11010 %
#613158
b1101 &
b1101 %
#613162
b101000 &
b101000 %
#613166
b10100 &
b10100 %
#613170
b1010 &
b1010 %
#613174
b101 &
b101 %
#613178
b10000 &
b10000 %
#613182
b1000 &
b1000 %
#613186
b100 &
b100 %
#613190
b10 &
b10 %
#613194
b1 &
b1 %
1#
#613198
b0 &
0#
b0 %
0$
#1561721
b1 !
1"
#1561722
b1 &
b1 %
1$
#1561723
0"
#1561726
1#
#1561730
b0 &
b0 %
0#
0$
#2554892
b1110 !
1"
#2554894
b1110 &
b1110 %
1$
#2554895
0"
#2554898
b111 &
b111 %
#2554902
b10110 &
b10110 %
#2554906
b1011 &
b1011 %
#2554910
b100010 &
b100010 %
#2554914
b10001 &
b10001 %
#2554918
b110100 &
b110100 %
#2554922
b11010 &
b11010 %
#2554926
b1101 &
b1101 %
#2554930
b101000 &
b101000 %
#2554934
b10100 &
b10100 %
#2554938
b1010 &
b1010 %
#2554942
b101 &
b101 %
#2554946
b10000 &
b10000 %
#2554950
b1000 &
b1000 %
#2554954
b100 &
b100 %
#2554958
b10 &
b10 %
#2554962
b1 &
b1 %
1#
#2554966
b0 &
0#
b0 %
0$
#4500012
