//[File]            : bn0_wf_rmac_top.h
//[Revision time]   : Mon Dec 13 14:23:34 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __BN0_WF_RMAC_TOP_REGS_H__
#define __BN0_WF_RMAC_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif



#define BN0_WF_RMAC_TOP_BASE                                   0x820e5000

#define BN0_WF_RMAC_TOP_RFCR_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x0) // 5000
#define BN0_WF_RMAC_TOP_RFCR1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x4) // 5004
#define BN0_WF_RMAC_TOP_BCNF0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x10) // 5010
#define BN0_WF_RMAC_TOP_BCNF1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x14) // 5014
#define BN0_WF_RMAC_TOP_BCNF2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x18) // 5018
#define BN0_WF_RMAC_TOP_BCNF3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x1c) // 501C
#define BN0_WF_RMAC_TOP_BCN_EXTEID_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x20) // 5020
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_ADDR                (BN0_WF_RMAC_TOP_BASE + 0x24) // 5024
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_ADDR                (BN0_WF_RMAC_TOP_BASE + 0x28) // 5028
#define BN0_WF_RMAC_TOP_BTIM_BR_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x2c) // 502C
#define BN0_WF_RMAC_TOP_BIPN_DBG_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x30) // 5030
#define BN0_WF_RMAC_TOP_BCN_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x34) // 5034
#define BN0_WF_RMAC_TOP_BSCR0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x38) // 5038
#define BN0_WF_RMAC_TOP_BSCR1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3C) // 503C
#define BN0_WF_RMAC_TOP_NSUR_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x40) // 5040
#define BN0_WF_RMAC_TOP_LUNVR_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x44) // 5044
#define BN0_WF_RMAC_TOP_INSUR_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x48) // 5048
#define BN0_WF_RMAC_TOP_LUINVR_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x4c) // 504C
#define BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x50) // 5050
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x54) // 5054
#define BN0_WF_RMAC_TOP_TMR3_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x58) // 5058
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x5C) // 505C
#define BN0_WF_RMAC_TOP_TMR_PA_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x60) // 5060
#define BN0_WF_RMAC_TOP_TMR0_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x64) // 5064
#define BN0_WF_RMAC_TOP_TMR1_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x68) // 5068
#define BN0_WF_RMAC_TOP_TMR2_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x6c) // 506C
#define BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x70) // 5070
#define BN0_WF_RMAC_TOP_OPPOPS_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x74) // 5074
#define BN0_WF_RMAC_TOP_SMESH_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x78) // 5078
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x7C) // 507C
#define BN0_WF_RMAC_TOP_PMSRC0_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x80) // 5080
#define BN0_WF_RMAC_TOP_PMCTL0_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x84) // 5084
#define BN0_WF_RMAC_TOP_BTENCR_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x88) // 5088
#define BN0_WF_RMAC_TOP_SCON_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x8c) // 508C
#define BN0_WF_RMAC_TOP_CHFREQ_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x90) // 5090
#define BN0_WF_RMAC_TOP_PHY_DELAY_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x94) // 5094
#define BN0_WF_RMAC_TOP_RCPI_OFST_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x9C) // 509C
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0xA0) // 50A0
#define BN0_WF_RMAC_TOP_RXICSRPT_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0xD0) // 50D0
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0xD4) // 50D4
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0xD8) // 50D8
#define BN0_WF_RMAC_TOP_BSR_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0xE0) // 50E0
#define BN0_WF_RMAC_TOP_RXRSPCR_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0xE4) // 50E4
#define BN0_WF_RMAC_TOP_RXMBACR_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0xE8) // 50E8
#define BN0_WF_RMAC_TOP_TFPARCR0_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x100) // 5100
#define BN0_WF_RMAC_TOP_TFCSD_INFO0_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x104) // 5104
#define BN0_WF_RMAC_TOP_TFCSD_INFO1_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x108) // 5108
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x10c) // 510C
#define BN0_WF_RMAC_TOP_TFFILTER_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x110) // 5110
#define BN0_WF_RMAC_TOP_TFRXV_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x114) // 5114
#define BN0_WF_RMAC_TOP_TF_USERTONE0_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x118) // 5118
#define BN0_WF_RMAC_TOP_TF_USERTONE1_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x11c) // 511C
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x120) // 5120
#define BN0_WF_RMAC_TOP_TFPARCR1_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x124) // 5124
#define BN0_WF_RMAC_TOP_NAN0_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x130) // 5130
#define BN0_WF_RMAC_TOP_NAN1_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x134) // 5134
#define BN0_WF_RMAC_TOP_NAN2_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x138) // 5138
#define BN0_WF_RMAC_TOP_NAN3_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x13c) // 513C
#define BN0_WF_RMAC_TOP_NAN4_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x140) // 5140
#define BN0_WF_RMAC_TOP_NAN5_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x144) // 5144
#define BN0_WF_RMAC_TOP_NANBR0_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x148) // 5148
#define BN0_WF_RMAC_TOP_NANBR1_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x14c) // 514C
#define BN0_WF_RMAC_TOP_NANBR2_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x150) // 5150
#define BN0_WF_RMAC_TOP_NANBR3_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x154) // 5154
#define BN0_WF_RMAC_TOP_NANBR4_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x158) // 5158
#define BN0_WF_RMAC_TOP_RXSR0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x160) // 5160
#define BN0_WF_RMAC_TOP_RXSR1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x164) // 5164
#define BN0_WF_RMAC_TOP_RXSR2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x168) // 5168
#define BN0_WF_RMAC_TOP_RXSR3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x16C) // 516C
#define BN0_WF_RMAC_TOP_RXSR4_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x170) // 5170
#define BN0_WF_RMAC_TOP_RXSR5_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x174) // 5174
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x198) // 5198
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x19C) // 519C
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1A0) // 51A0
#define BN0_WF_RMAC_TOP_SRT_CTRL0_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x1A4) // 51A4
#define BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x1A8) // 51A8
#define BN0_WF_RMAC_TOP_SRT_RCNT_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x1AC) // 51AC
#define BN0_WF_RMAC_TOP_SRT_PEER_DATA_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1B0) // 51B0
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1B4) // 51B4
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1B8) // 51B8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1BC) // 51BC
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1C0) // 51C0
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1C4) // 51C4
#define BN0_WF_RMAC_TOP_SR_FNQ_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x1C8) // 51C8
#define BN0_WF_RMAC_TOP_SR_FRM_FILT_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x1CC) // 51CC
#define BN0_WF_RMAC_TOP_SRT_CTRL2_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x1D0) // 51D0
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR                   (BN0_WF_RMAC_TOP_BASE + 0x1D4) // 51D4
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR                    (BN0_WF_RMAC_TOP_BASE + 0x1D8) // 51D8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1DC) // 51DC
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1E0) // 51E0
#define BN0_WF_RMAC_TOP_COSR_CTRL_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x1F0) // 51F0
#define BN0_WF_RMAC_TOP_COSR_DUR_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x1F4) // 51F4
#define BN0_WF_RMAC_TOP_COSR_STS_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x1F8) // 51F8
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x200) // 5200
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x204) // 5204
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x208) // 5208
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x20C) // 520C
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x210) // 5210
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x214) // 5214
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x218) // 5218
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x21C) // 521C
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_ADDR                 (BN0_WF_RMAC_TOP_BASE + 0x220) // 5220
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_ADDR                 (BN0_WF_RMAC_TOP_BASE + 0x224) // 5224
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x228) // 5228
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR                    (BN0_WF_RMAC_TOP_BASE + 0x22C) // 522C
#define BN0_WF_RMAC_TOP_B01AR_B1AR_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x290) // 5290
#define BN0_WF_RMAC_TOP_B23AR_B1AR_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x294) // 5294
#define BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x298) // 5298
#define BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x29C) // 529C
#define BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x2A0) // 52A0
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x2A4) // 52A4
#define BN0_WF_RMAC_TOP_PQC_OPT_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x2B0) // 52B0
#define BN0_WF_RMAC_TOP_CFOBSS0_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x300) // 5300
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x304) // 5304
#define BN0_WF_RMAC_TOP_CFOBSS1_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x310) // 5310
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x314) // 5314
#define BN0_WF_RMAC_TOP_CFOBSS2_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x320) // 5320
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x324) // 5324
#define BN0_WF_RMAC_TOP_CFOBSS3_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x330) // 5330
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x334) // 5334
#define BN0_WF_RMAC_TOP_AIRTIME0_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x380) // 5380
#define BN0_WF_RMAC_TOP_AIRTIME1_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x384) // 5384
#define BN0_WF_RMAC_TOP_AIRTIME2_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x388) // 5388
#define BN0_WF_RMAC_TOP_AIRTIME3_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x38C) // 538C
#define BN0_WF_RMAC_TOP_AIRTIME4_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x390) // 5390
#define BN0_WF_RMAC_TOP_AIRTIME13_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x394) // 5394
#define BN0_WF_RMAC_TOP_AIRTIME14_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x398) // 5398
#define BN0_WF_RMAC_TOP_FS0CR_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3A0) // 53A0
#define BN0_WF_RMAC_TOP_RSVD0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3E0) // 53E0
#define BN0_WF_RMAC_TOP_RSVD1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3E4) // 53E4
#define BN0_WF_RMAC_TOP_RCPI0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x400) // 5400
#define BN0_WF_RMAC_TOP_RCPI3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x404) // 5404
#define BN0_WF_RMAC_TOP_RCPI2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x410) // 5410
#define BN0_WF_RMAC_TOP_RCPI9_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0X414) // 5414
#define BN0_WF_RMAC_TOP_RCPI4_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x420) // 5420
#define BN0_WF_RMAC_TOP_RCPI7_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x424) // 5424
#define BN0_WF_RMAC_TOP_RCPI6_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x430) // 5430
#define BN0_WF_RMAC_TOP_RCPI11_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0X434) // 5434
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x588) // 5588
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x58C) // 558C
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x590) // 5590
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x594) // 5594
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x598) // 5598
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x59C) // 559C
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x5A0) // 55A0
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x5A4) // 55A4
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x5A8) // 55A8
#define BN0_WF_RMAC_TOP_RMACDR_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x600) // 5600
#define BN0_WF_RMAC_TOP_RMCR_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x604) // 5604
#define BN0_WF_RMAC_TOP_MORE_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x608) // 5608
#define BN0_WF_RMAC_TOP_MISC_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x610) // 5610
#define BN0_WF_RMAC_TOP_MISC2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x614) // 5614
#define BN0_WF_RMAC_TOP_MISC3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x618) // 5618
#define BN0_WF_RMAC_TOP_MISC4_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x61C) // 561C
#define BN0_WF_RMAC_TOP_MISC5_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x620) // 5620
#define BN0_WF_RMAC_TOP_PCIL1SS_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x62c) // 562C
#define BN0_WF_RMAC_TOP_RXCOEX_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x630) // 5630
#define BN0_WF_RMAC_TOP_MAXMINLEN_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x634) // 5634
#define BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x638) // 5638
#define BN0_WF_RMAC_TOP_RBB_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x650) // 5650
#define BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x654) // 5654
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x658) // 5658
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x65C) // 565C
#define BN0_WF_RMAC_TOP_MLO_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x660) // 5660
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x670) // 5670
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x674) // 5674
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x678) // 5678
#define BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x67C) // 567C
#define BN0_WF_RMAC_TOP_DBGCTRL_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6A0) // 56A0
#define BN0_WF_RMAC_TOP_DBGMIB_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x6A4) // 56A4
#define BN0_WF_RMAC_TOP_DBGMIB_RD_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x6A8) // 56A8
#define BN0_WF_RMAC_TOP_SER_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x6AC) // 56AC
#define BN0_WF_RMAC_TOP_RXV_DUMP0_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x6B0) // 56B0
#define BN0_WF_RMAC_TOP_RXV_DUMP1_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x6B4) // 56B4
#define BN0_WF_RMAC_TOP_RX_STS0_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6C0) // 56C0
#define BN0_WF_RMAC_TOP_RX_STS2_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6C4) // 56C4
#define BN0_WF_RMAC_TOP_RX_STS3_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6C8) // 56C8
#define BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x6CC) // 56CC




#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFFBSSIDMGT_CTRL_ADDR       BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFFBSSIDMGT_CTRL_MASK       0x80000000                // DROP_DIFFBSSIDMGT_CTRL[31]
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFFBSSIDMGT_CTRL_SHFT       31
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDNULL_CTRL_ADDR        BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDNULL_CTRL_MASK        0x40000000                // RX_DIFFBSSIDNULL_CTRL[30]
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDNULL_CTRL_SHFT        30
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDNULL_CTRL_ADDR        BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDNULL_CTRL_MASK        0x20000000                // RX_SAMEBSSIDNULL_CTRL[29]
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDNULL_CTRL_SHFT        29
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDBCN_CTRL_ADDR         BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDBCN_CTRL_MASK         0x10000000                // RX_SAMEBSSIDBCN_CTRL[28]
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDBCN_CTRL_SHFT         28
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDPRORESP_CTRL_ADDR     BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDPRORESP_CTRL_MASK     0x08000000                // RX_DIFFBSSIDPRORESP_CTRL[27]
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDPRORESP_CTRL_SHFT     27
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDPRORESP_CTRL_ADDR     BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDPRORESP_CTRL_MASK     0x04000000                // RX_SAMEBSSIDPRORESP_CTRL[26]
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDPRORESP_CTRL_SHFT     26
#define BN0_WF_RMAC_TOP_RFCR_RX_DATA_FRAME_CTRL_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_DATA_FRAME_CTRL_MASK           0x02000000                // RX_DATA_FRAME_CTRL[25]
#define BN0_WF_RMAC_TOP_RFCR_RX_DATA_FRAME_CTRL_SHFT           25
#define BN0_WF_RMAC_TOP_RFCR_RX_MGMT_FRAME_CTRL_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_MGMT_FRAME_CTRL_MASK           0x01000000                // RX_MGMT_FRAME_CTRL[24]
#define BN0_WF_RMAC_TOP_RFCR_RX_MGMT_FRAME_CTRL_SHFT           24
#define BN0_WF_RMAC_TOP_RFCR_SECOND_BCN_EN_ADDR                BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_SECOND_BCN_EN_MASK                0x00800000                // SECOND_BCN_EN[23]
#define BN0_WF_RMAC_TOP_RFCR_SECOND_BCN_EN_SHFT                23
#define BN0_WF_RMAC_TOP_RFCR_IND_FILTER_EN_OF_31_23_BIT_ADDR   BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_IND_FILTER_EN_OF_31_23_BIT_MASK   0x00400000                // IND_FILTER_EN_OF_31_23_BIT[22]
#define BN0_WF_RMAC_TOP_RFCR_IND_FILTER_EN_OF_31_23_BIT_SHFT   22
#define BN0_WF_RMAC_TOP_RFCR_RX_UNWANTED_CTL_FRM_ADDR          BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_UNWANTED_CTL_FRM_MASK          0x00200000                // RX_UNWANTED_CTL_FRM[21]
#define BN0_WF_RMAC_TOP_RFCR_RX_UNWANTED_CTL_FRM_SHFT          21
#define BN0_WF_RMAC_TOP_RFCR_DROP_NDPA_ADDR                    BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_NDPA_MASK                    0x00100000                // DROP_NDPA[20]
#define BN0_WF_RMAC_TOP_RFCR_DROP_NDPA_SHFT                    20
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BTIM_ADDR         BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BTIM_MASK         0x00080000                // DROP_DIFF_BSSID_BTIM[19]
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BTIM_SHFT         19
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_UC2ME_ADDR               BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_UC2ME_MASK               0x00040000                // DROP_NOT_UC2ME[18]
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_UC2ME_SHFT               18
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_MY_BSSID_ADDR            BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_MY_BSSID_MASK            0x00020000                // DROP_NOT_MY_BSSID[17]
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_MY_BSSID_SHFT            17
#define BN0_WF_RMAC_TOP_RFCR_DROP_DUPLICATE_ADDR               BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DUPLICATE_MASK               0x00010000                // DROP_DUPLICATE[16]
#define BN0_WF_RMAC_TOP_RFCR_DROP_DUPLICATE_SHFT               16
#define BN0_WF_RMAC_TOP_RFCR_DROP_RTS_ADDR                     BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_RTS_MASK                     0x00008000                // DROP_RTS[15]
#define BN0_WF_RMAC_TOP_RFCR_DROP_RTS_SHFT                     15
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTS_ADDR                     BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTS_MASK                     0x00004000                // DROP_CTS[14]
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTS_SHFT                     14
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTRL_RSV_ADDR                BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTRL_RSV_MASK                0x00002000                // DROP_CTRL_RSV[13]
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTRL_RSV_SHFT                13
#define BN0_WF_RMAC_TOP_RFCR_RM_FRAME_REPORT_EN_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RM_FRAME_REPORT_EN_MASK           0x00001000                // RM_FRAME_REPORT_EN[12]
#define BN0_WF_RMAC_TOP_RFCR_RM_FRAME_REPORT_EN_SHFT           12
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BCN_ADDR          BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BCN_MASK          0x00000800                // DROP_DIFF_BSSID_BCN[11]
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BCN_SHFT          11
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A2_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A2_MASK           0x00000400                // DROP_DIFF_BSSID_A2[10]
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A2_SHFT           10
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A3_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A3_MASK           0x00000200                // DROP_DIFF_BSSID_A3[9]
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A3_SHFT           9
#define BN0_WF_RMAC_TOP_RFCR_DROP_ADDR3_OWN_MAC_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_ADDR3_OWN_MAC_MASK           0x00000100                // DROP_ADDR3_OWN_MAC[8]
#define BN0_WF_RMAC_TOP_RFCR_DROP_ADDR3_OWN_MAC_SHFT           8
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_IN_MC_TABLE_BSSID0_ADDR  BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_IN_MC_TABLE_BSSID0_MASK  0x00000080                // DROP_NOT_IN_MC_TABLE_BSSID0[7]
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_IN_MC_TABLE_BSSID0_SHFT  7
#define BN0_WF_RMAC_TOP_RFCR_DROP_BC_FRAME_ADDR                BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_BC_FRAME_MASK                0x00000040                // DROP_BC_FRAME[6]
#define BN0_WF_RMAC_TOP_RFCR_DROP_BC_FRAME_SHFT                6
#define BN0_WF_RMAC_TOP_RFCR_DROP_MC_FRAME_ADDR                BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_MC_FRAME_MASK                0x00000020                // DROP_MC_FRAME[5]
#define BN0_WF_RMAC_TOP_RFCR_DROP_MC_FRAME_SHFT                5
#define BN0_WF_RMAC_TOP_RFCR_DROP_PROBE_REQ_ADDR               BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_PROBE_REQ_MASK               0x00000010                // DROP_PROBE_REQ[4]
#define BN0_WF_RMAC_TOP_RFCR_DROP_PROBE_REQ_SHFT               4
#define BN0_WF_RMAC_TOP_RFCR_DROP_VERSION_NO_0_ADDR            BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_VERSION_NO_0_MASK            0x00000008                // DROP_VERSION_NO_0[3]
#define BN0_WF_RMAC_TOP_RFCR_DROP_VERSION_NO_0_SHFT            3
#define BN0_WF_RMAC_TOP_RFCR_DROP_INVLD_MPDU_HDR_LEN_ADDR      BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_INVLD_MPDU_HDR_LEN_MASK      0x00000004                // DROP_INVLD_MPDU_HDR_LEN[2]
#define BN0_WF_RMAC_TOP_RFCR_DROP_INVLD_MPDU_HDR_LEN_SHFT      2
#define BN0_WF_RMAC_TOP_RFCR_DROP_FCS_ERROR_FRAME_ADDR         BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_FCS_ERROR_FRAME_MASK         0x00000002                // DROP_FCS_ERROR_FRAME[1]
#define BN0_WF_RMAC_TOP_RFCR_DROP_FCS_ERROR_FRAME_SHFT         1
#define BN0_WF_RMAC_TOP_RFCR_DROP_STBC_BCN_BC_MC_ADDR          BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_STBC_BCN_BC_MC_MASK          0x00000001                // DROP_STBC_BCN_BC_MC[0]
#define BN0_WF_RMAC_TOP_RFCR_DROP_STBC_BCN_BC_MC_SHFT          0

#define BN0_WF_RMAC_TOP_RFCR1_DROP_TF_BFRP_ADDR                BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_TF_BFRP_MASK                0x40000000                // DROP_TF_BFRP[30]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_TF_BFRP_SHFT                30
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_NON_SUPPORT_ADDR   BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_NON_SUPPORT_MASK   0x20000000                // RX_TF_FOR_RXS_NON_SUPPORT[29]
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_NON_SUPPORT_SHFT   29
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BQRP_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BQRP_MASK          0x10000000                // RX_TF_FOR_RXS_BQRP[28]
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BQRP_SHFT          28
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BSRP_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BSRP_MASK          0x08000000                // RX_TF_FOR_RXS_BSRP[27]
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BSRP_SHFT          27
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_MURTS_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_MURTS_MASK         0x04000000                // RX_TF_FOR_RXS_MURTS[26]
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_MURTS_SHFT         26
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BRP_ADDR           BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BRP_MASK           0x02000000                // RX_TF_FOR_RXS_BRP[25]
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BRP_SHFT           25
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BASIC_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BASIC_MASK         0x01000000                // RX_TF_FOR_RXS_BASIC[24]
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BASIC_SHFT         24
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NON_MUBAR_TF_ADDR           BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NON_MUBAR_TF_MASK           0x00800000                // DROP_NON_MUBAR_TF[23]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NON_MUBAR_TF_SHFT           23
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NO2ME_TF_ADDR               BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NO2ME_TF_MASK               0x00400000                // DROP_NO2ME_TF[22]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NO2ME_TF_SHFT               22
#define BN0_WF_RMAC_TOP_RFCR1_DROP_RCPI_LT_THR_ADDR            BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_RCPI_LT_THR_MASK            0x00200000                // DROP_RCPI_LT_THR[21]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_RCPI_LT_THR_SHFT            21
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_A2_COMP_EN_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_A2_COMP_EN_MASK 0x00100000                // RX_SMART_CONN_NEW_A2_COMP_EN[20]
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_A2_COMP_EN_SHFT 20
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_MODE_EN_ADDR   BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_MODE_EN_MASK   0x00080000                // RX_SMART_CONN_NEW_MODE_EN[19]
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_MODE_EN_SHFT   19
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONNECTION_EN_ADDR      BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONNECTION_EN_MASK      0x00040000                // RX_SMART_CONNECTION_EN[18]
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONNECTION_EN_SHFT      18
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RTS_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RTS_MASK          0x00020000                // RX_CTRL_FOR_PS_RTS[17]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RTS_SHFT          17
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CTS_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CTS_MASK          0x00010000                // RX_CTRL_FOR_PS_CTS[16]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CTS_SHFT          16
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_ACK_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_ACK_MASK          0x00008000                // RX_CTRL_FOR_PS_ACK[15]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_ACK_SHFT          15
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BA_ADDR           BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BA_MASK           0x00004000                // RX_CTRL_FOR_PS_BA[14]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BA_SHFT           14
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RSVD_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RSVD_MASK         0x00002000                // RX_CTRL_FOR_PS_RSVD[13]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RSVD_SHFT         13
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_NDPA_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_NDPA_MASK         0x00001000                // RX_CTRL_FOR_PS_NDPA[12]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_NDPA_SHFT         12
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BFRPOL_ADDR       BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BFRPOL_MASK       0x00000800                // RX_CTRL_FOR_PS_BFRPOL[11]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BFRPOL_SHFT       11
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_ADDR        BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_MASK        0x00000400                // RX_CTRL_FOR_PS_CFEND[10]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_SHFT        10
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_CFACK_ADDR  BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_CFACK_MASK  0x00000200                // RX_CTRL_FOR_PS_CFEND_CFACK[9]
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_CFACK_SHFT  9
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_CFACK_FRAME_ADDR      BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_CFACK_FRAME_MASK      0x00000100                // DROP_CFEND_CFACK_FRAME[8]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_CFACK_FRAME_SHFT      8
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_FRAME_ADDR            BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_FRAME_MASK            0x00000080                // DROP_CFEND_FRAME[7]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_FRAME_SHFT            7
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BA_FRAME_ADDR               BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BA_FRAME_MASK               0x00000040                // DROP_BA_FRAME[6]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BA_FRAME_SHFT               6
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BFR_POLL_FRAME_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BFR_POLL_FRAME_MASK         0x00000020                // DROP_BFR_POLL_FRAME[5]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BFR_POLL_FRAME_SHFT         5
#define BN0_WF_RMAC_TOP_RFCR1_DROP_ACK_FRAME_ADDR              BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_ACK_FRAME_MASK              0x00000010                // DROP_ACK_FRAME[4]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_ACK_FRAME_SHFT              4
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSIDX_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSIDX_MASK 0x00000008                // DROP_NOT_IN_MC_TABLE_BSSIDX[3]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSIDX_SHFT 3
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID3_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID3_MASK 0x00000004                // DROP_NOT_IN_MC_TABLE_BSSID3[2]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID3_SHFT 2
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID2_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID2_MASK 0x00000002                // DROP_NOT_IN_MC_TABLE_BSSID2[1]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID2_SHFT 1
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID1_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID1_MASK 0x00000001                // DROP_NOT_IN_MC_TABLE_BSSID1[0]
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID1_SHFT 0

#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EXTEID_EN_MASK             0x02000000                // BCNF1_EXTEID_EN[25]
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EXTEID_EN_SHFT             25
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EN_MASK                    0x01000000                // BCNF1_EN[24]
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EN_SHFT                    24
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_NUM_MASK                   0x00FF0000                // BCNF1_NUM[23..16]
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_NUM_SHFT                   16
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EXTEID_EN_MASK             0x00000200                // BCNF0_EXTEID_EN[9]
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EXTEID_EN_SHFT             9
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EN_MASK                    0x00000100                // BCNF0_EN[8]
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EN_SHFT                    8
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_NUM_MASK                   0x000000FF                // BCNF0_NUM[7..0]
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_NUM_SHFT                   0

#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EXTEID_EN_MASK             0x02000000                // BCNF3_EXTEID_EN[25]
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EXTEID_EN_SHFT             25
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EN_MASK                    0x01000000                // BCNF3_EN[24]
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EN_SHFT                    24
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_NUM_MASK                   0x00FF0000                // BCNF3_NUM[23..16]
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_NUM_SHFT                   16
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EXTEID_EN_MASK             0x00000200                // BCNF2_EXTEID_EN[9]
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EXTEID_EN_SHFT             9
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EN_MASK                    0x00000100                // BCNF2_EN[8]
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EN_SHFT                    8
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_NUM_MASK                   0x000000FF                // BCNF2_NUM[7..0]
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_NUM_SHFT                   0

#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EXTEID_EN_MASK             0x02000000                // BCNF5_EXTEID_EN[25]
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EXTEID_EN_SHFT             25
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EN_MASK                    0x01000000                // BCNF5_EN[24]
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EN_SHFT                    24
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_NUM_MASK                   0x00FF0000                // BCNF5_NUM[23..16]
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_NUM_SHFT                   16
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EXTEID_EN_MASK             0x00000200                // BCNF4_EXTEID_EN[9]
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EXTEID_EN_SHFT             9
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EN_MASK                    0x00000100                // BCNF4_EN[8]
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EN_SHFT                    8
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_NUM_MASK                   0x000000FF                // BCNF4_NUM[7..0]
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_NUM_SHFT                   0

#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EXTEID_EN_MASK             0x02000000                // BCNF7_EXTEID_EN[25]
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EXTEID_EN_SHFT             25
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EN_MASK                    0x01000000                // BCNF7_EN[24]
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EN_SHFT                    24
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_NUM_MASK                   0x00FF0000                // BCNF7_NUM[23..16]
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_NUM_SHFT                   16
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EXTEID_EN_MASK             0x00000200                // BCNF6_EXTEID_EN[9]
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EXTEID_EN_SHFT             9
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EN_MASK                    0x00000100                // BCNF6_EN[8]
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EN_SHFT                    8
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_NUM_MASK                   0x000000FF                // BCNF6_NUM[7..0]
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_NUM_SHFT                   0

#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EL2_EN_ADDR    BN0_WF_RMAC_TOP_BCN_EXTEID_ADDR
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EL2_EN_MASK    0x00FF0000                // RMAC_BCN_CHK_EL2_EN[23..16]
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EL2_EN_SHFT    16
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EXTEL_EN_ADDR  BN0_WF_RMAC_TOP_BCN_EXTEID_ADDR
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EXTEL_EN_MASK  0x0000FFFF                // RMAC_BCN_CHK_EXTEL_EN[15..0]
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EXTEL_EN_SHFT  0

#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID1_ADDR  BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_ADDR
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID1_MASK  0xFFFF0000                // HASH16_BSSID1[31..16]
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID1_SHFT  16
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID0_ADDR  BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_ADDR
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID0_MASK  0x0000FFFF                // HASH16_BSSID0[15..0]
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID0_SHFT  0

#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID3_ADDR  BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_ADDR
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID3_MASK  0xFFFF0000                // HASH16_BSSID3[31..16]
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID3_SHFT  16
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID2_ADDR  BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_ADDR
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID2_MASK  0x0000FFFF                // HASH16_BSSID2[15..0]
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID2_SHFT  0

#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS0_ADDR        BN0_WF_RMAC_TOP_BTIM_BR_ADDR
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS0_MASK        0xFF000000                // BTIM_BR_VALUE_BSS0[31..24]
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS0_SHFT        24
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS1_ADDR        BN0_WF_RMAC_TOP_BTIM_BR_ADDR
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS1_MASK        0x00FF0000                // BTIM_BR_VALUE_BSS1[23..16]
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS1_SHFT        16
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS2_ADDR        BN0_WF_RMAC_TOP_BTIM_BR_ADDR
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS2_MASK        0x0000FF00                // BTIM_BR_VALUE_BSS2[15..8]
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS2_SHFT        8
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS3_ADDR        BN0_WF_RMAC_TOP_BTIM_BR_ADDR
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS3_MASK        0x000000FF                // BTIM_BR_VALUE_BSS3[7..0]
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS3_SHFT        0

#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_FAIL_CNT_ADDR        BN0_WF_RMAC_TOP_BIPN_DBG_ADDR
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_FAIL_CNT_MASK        0xFF000000                // BIPN_CHK_FAIL_CNT[31..24]
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_FAIL_CNT_SHFT        24
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_PASS_CNT_ADDR        BN0_WF_RMAC_TOP_BIPN_DBG_ADDR
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_PASS_CNT_MASK        0x00FF0000                // BIPN_CHK_PASS_CNT[23..16]
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_PASS_CNT_SHFT        16
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_OVERLAP_CNT_ADDR         BN0_WF_RMAC_TOP_BIPN_DBG_ADDR
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_OVERLAP_CNT_MASK         0x0000FF00                // BIPN_OVERLAP_CNT[15..8]
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_OVERLAP_CNT_SHFT         8
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_TRIG_CNT_ADDR            BN0_WF_RMAC_TOP_BIPN_DBG_ADDR
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_TRIG_CNT_MASK            0x000000FF                // BIPN_TRIG_CNT[7..0]
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_TRIG_CNT_SHFT            0

#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CFP_IE_RST_EN_ADDR         BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CFP_IE_RST_EN_MASK         0x00400000                // RX_CFP_IE_RST_EN[22]
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CFP_IE_RST_EN_SHFT         22
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CTRITICAL_UPT_DIS_ADDR     BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CTRITICAL_UPT_DIS_MASK     0x00200000                // RX_CTRITICAL_UPT_DIS[21]
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CTRITICAL_UPT_DIS_SHFT     21
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_BIPN_NON_STBC_DIS_ADDR    BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_BIPN_NON_STBC_DIS_MASK    0x00100000                // BCN_BIPN_NON_STBC_DIS[20]
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_BIPN_NON_STBC_DIS_SHFT    20
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BCN_DIS_ADDR  BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BCN_DIS_MASK  0x00080000                // RMAC_CR_LP_DROP_BCN_DIS[19]
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BCN_DIS_SHFT  19
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BTIM_DIS_ADDR BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BTIM_DIS_MASK 0x00040000                // RMAC_CR_LP_DROP_BTIM_DIS[18]
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BTIM_DIS_SHFT 18
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BCC_DROP_BCN_DIS_ADDR BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BCC_DROP_BCN_DIS_MASK 0x00020000                // RMAC_CR_BCC_DROP_BCN_DIS[17]
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BCC_DROP_BCN_DIS_SHFT 17
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BIPN_TSF_DLY_EN_ADDR  BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BIPN_TSF_DLY_EN_MASK  0x00010000                // RMAC_CR_BIPN_TSF_DLY_EN[16]
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BIPN_TSF_DLY_EN_SHFT  16
#define BN0_WF_RMAC_TOP_BCN_CTRL_BIPN_CHK_BSSID_EN_ADDR        BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_BIPN_CHK_BSSID_EN_MASK        0x0000F000                // BIPN_CHK_BSSID_EN[15..12]
#define BN0_WF_RMAC_TOP_BCN_CTRL_BIPN_CHK_BSSID_EN_SHFT        12
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_MLT_IOT_EN_ADDR           BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_MLT_IOT_EN_MASK           0x00000800                // BCN_MLT_IOT_EN[11]
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_MLT_IOT_EN_SHFT           11
#define BN0_WF_RMAC_TOP_BCN_CTRL_DIS_BTIM_TSF_SET_ADDR         BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_DIS_BTIM_TSF_SET_MASK         0x00000400                // DIS_BTIM_TSF_SET[10]
#define BN0_WF_RMAC_TOP_BCN_CTRL_DIS_BTIM_TSF_SET_SHFT         10
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_BCNBTIM_FORCE_EN_ADDR BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_BCNBTIM_FORCE_EN_MASK 0x00000200                // RX_HOLD_BCNBTIM_FORCE_EN[9]
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_BCNBTIM_FORCE_EN_SHFT 9
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_FOR_BCN_BTIM_CHK_ADDR BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_FOR_BCN_BTIM_CHK_MASK 0x00000100                // RX_HOLD_FOR_BCN_BTIM_CHK[8]
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_FOR_BCN_BTIM_CHK_SHFT 8
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCNBTIM_MIN_LEN_ADDR          BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCNBTIM_MIN_LEN_MASK          0x000000FF                // BCNBTIM_MIN_LEN[7..0]
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCNBTIM_MIN_LEN_SHFT          0

#define BN0_WF_RMAC_TOP_BSCR0_BA_MAC_ADDR_31_0_ADDR            BN0_WF_RMAC_TOP_BSCR0_ADDR
#define BN0_WF_RMAC_TOP_BSCR0_BA_MAC_ADDR_31_0_MASK            0xFFFFFFFF                // BA_MAC_ADDR_31_0[31..0]
#define BN0_WF_RMAC_TOP_BSCR0_BA_MAC_ADDR_31_0_SHFT            0

#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SCRBD_ID_ADDR             BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SCRBD_ID_MASK             0xF0000000                // RST_BA_SCRBD_ID[31..28]
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SCRBD_ID_SHFT             28
#define BN0_WF_RMAC_TOP_BSCR1_START_RST_BA_SB_ADDR             BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_START_RST_BA_SB_MASK             0x00400000                // START_RST_BA_SB[22]
#define BN0_WF_RMAC_TOP_BSCR1_START_RST_BA_SB_SHFT             22
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SEL_ADDR                  BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SEL_MASK                  0x00300000                // RST_BA_SEL[21..20]
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SEL_SHFT                  20
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_TID_ADDR                  BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_TID_MASK                  0x000F0000                // RST_BA_TID[19..16]
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_TID_SHFT                  16
#define BN0_WF_RMAC_TOP_BSCR1_BA_MAC_ADDR_47_32_ADDR           BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_BA_MAC_ADDR_47_32_MASK           0x0000FFFF                // BA_MAC_ADDR_47_32[15..0]
#define BN0_WF_RMAC_TOP_BSCR1_BA_MAC_ADDR_47_32_SHFT           0

#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATE_ADDR                    BN0_WF_RMAC_TOP_NSUR_ADDR
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATE_MASK                    0x80000000                // NAVUPDATE[31]
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATE_SHFT                    31
#define BN0_WF_RMAC_TOP_NSUR_EDCA_CTS_RESP_ADDR                BN0_WF_RMAC_TOP_NSUR_ADDR
#define BN0_WF_RMAC_TOP_NSUR_EDCA_CTS_RESP_MASK                0x40000000                // EDCA_CTS_RESP[30]
#define BN0_WF_RMAC_TOP_NSUR_EDCA_CTS_RESP_SHFT                30
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATEVALUE_25_0_ADDR          BN0_WF_RMAC_TOP_NSUR_ADDR
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATEVALUE_25_0_MASK          0x03FFFFFF                // NAVUPDATEVALUE_25_0[25..0]
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATEVALUE_25_0_SHFT          0

#define BN0_WF_RMAC_TOP_LUNVR_RESET_ADDR                       BN0_WF_RMAC_TOP_LUNVR_ADDR
#define BN0_WF_RMAC_TOP_LUNVR_RESET_MASK                       0x80000000                // RESET[31]
#define BN0_WF_RMAC_TOP_LUNVR_RESET_SHFT                       31
#define BN0_WF_RMAC_TOP_LUNVR_NAV_VALUE_ADDR                   BN0_WF_RMAC_TOP_LUNVR_ADDR
#define BN0_WF_RMAC_TOP_LUNVR_NAV_VALUE_MASK                   0x03FFFFFF                // NAV_VALUE[25..0]
#define BN0_WF_RMAC_TOP_LUNVR_NAV_VALUE_SHFT                   0

#define BN0_WF_RMAC_TOP_INSUR_INAVUPDATEVALUE_25_0_ADDR        BN0_WF_RMAC_TOP_INSUR_ADDR
#define BN0_WF_RMAC_TOP_INSUR_INAVUPDATEVALUE_25_0_MASK        0x03FFFFFF                // INAVUPDATEVALUE_25_0[25..0]
#define BN0_WF_RMAC_TOP_INSUR_INAVUPDATEVALUE_25_0_SHFT        0

#define BN0_WF_RMAC_TOP_LUINVR_INAV_VALUE_ADDR                 BN0_WF_RMAC_TOP_LUINVR_ADDR
#define BN0_WF_RMAC_TOP_LUINVR_INAV_VALUE_MASK                 0x03FFFFFF                // INAV_VALUE[25..0]
#define BN0_WF_RMAC_TOP_LUINVR_INAV_VALUE_SHFT                 0

#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_RST_ADDR     BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_RST_MASK     0x80000000                // INTRA_NAV_TIMER_RST[31]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_RST_SHFT     31
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_UPD_EN_ADDR      BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_UPD_EN_MASK      0x40000000                // NAV_TXOPDUR_UPD_EN[30]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_UPD_EN_SHFT      30
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_HOLDER_SEL_BASIC_ADDR    BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_HOLDER_SEL_BASIC_MASK    0x20000000                // NAV_HOLDER_SEL_BASIC[29]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_HOLDER_SEL_BASIC_SHFT    29
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_CHK_LSIG_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_CHK_LSIG_EN_MASK 0x10000000                // NAV_TXOPDUR_CHK_LSIG_EN[28]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_CHK_LSIG_EN_SHFT 28
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_TXOPDUR_UPT_ADDR   BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_TXOPDUR_UPT_MASK   0x0C000000                // INTER_BSS_TXOPDUR_UPT[27..26]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_TXOPDUR_UPT_SHFT   26
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_TXOPDUR_UPT_ADDR   BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_TXOPDUR_UPT_MASK   0x03000000                // INTRA_BSS_TXOPDUR_UPT[25..24]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_TXOPDUR_UPT_SHFT   24
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_CTL_HOLDER_MBSS_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_CTL_HOLDER_MBSS_EN_MASK 0x00800000                // INTRA_BSS_CTL_HOLDER_MBSS_EN[23]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_CTL_HOLDER_MBSS_EN_SHFT 23
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_MBSS_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_MBSS_EN_MASK 0x00400000                // INTRA_BSS_UPD_BY_MBSS_EN[22]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_MBSS_EN_SHFT 22
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_CTL_HOLDER_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_CTL_HOLDER_EN_MASK 0x00200000                // INTRA_BSS_UPD_BY_CTL_HOLDER_EN[21]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_CTL_HOLDER_EN_SHFT 21
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_HDR_BSSID_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_HDR_BSSID_EN_MASK 0x00100000                // INTRA_BSS_UPD_BY_HDR_BSSID_EN[20]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_HDR_BSSID_EN_SHFT 20
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PBSS_COLOR_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PBSS_COLOR_EN_MASK 0x00080000                // INTRA_BSS_UPD_BY_PBSS_COLOR_EN[19]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PBSS_COLOR_EN_SHFT 19
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PAID_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PAID_EN_MASK 0x00040000                // INTRA_BSS_UPD_BY_PAID_EN[18]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PAID_EN_SHFT 18
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_BSS_COLOR_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_BSS_COLOR_EN_MASK 0x00020000                // INTRA_BSS_UPD_BY_BSS_COLOR_EN[17]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_BSS_COLOR_EN_SHFT 17
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_EN_ADDR      BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_EN_MASK      0x00010000                // INTRA_NAV_TIMER_EN[16]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_EN_SHFT      16
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_TIME_UNIT_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_TIME_UNIT_MASK 0x0000FF00                // DAWN_IGNORE_NAV_TIME_UNIT[15..8]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_TIME_UNIT_SHFT 8
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_NAV_CFEND_RST_ADDR     BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_NAV_CFEND_RST_MASK     0x00000080                // INTER_NAV_CFEND_RST[7]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_NAV_CFEND_RST_SHFT     7
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_HDR_BSSID_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_HDR_BSSID_EN_MASK 0x00000040                // INTER_BSS_UPD_BY_HDR_BSSID_EN[6]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_HDR_BSSID_EN_SHFT 6
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_MU_EN_ADDR  BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_MU_EN_MASK  0x00000020                // INTER_BSS_UPD_BY_MU_EN[5]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_MU_EN_SHFT  5
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PBSS_COLOR_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PBSS_COLOR_EN_MASK 0x00000010                // INTER_BSS_UPD_BY_PBSS_COLOR_EN[4]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PBSS_COLOR_EN_SHFT 4
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PAID_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PAID_EN_MASK 0x00000008                // INTER_BSS_UPD_BY_PAID_EN[3]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PAID_EN_SHFT 3
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_BSS_COLOR_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_BSS_COLOR_EN_MASK 0x00000004                // INTER_BSS_UPD_BY_BSS_COLOR_EN[2]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_BSS_COLOR_EN_SHFT 2
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_EN_ADDR      BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_EN_MASK      0x00000002                // DAWN_IGNORE_NAV_EN[1]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_EN_SHFT      1
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_VIOLATE_NAV_EN_ADDR     BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_VIOLATE_NAV_EN_MASK     0x00000001                // DAWN_VIOLATE_NAV_EN[0]
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_VIOLATE_NAV_EN_SHFT     0

#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_BSSID_ADDR_SEL_ADDR        BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_BSSID_ADDR_SEL_MASK        0x80000000                // BSSID_ADDR_SEL[31]
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_BSSID_ADDR_SEL_SHFT        31
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_END_UPD_ADDR      BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_END_UPD_MASK      0x40000000                // NAV_PPDU_END_UPD[30]
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_END_UPD_SHFT      30
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTRA_HE_MU_BYPASS_ADDR    BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTRA_HE_MU_BYPASS_MASK    0x00010000                // INTRA_HE_MU_BYPASS[16]
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTRA_HE_MU_BYPASS_SHFT    16
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_HE_MU_BYPASS_ADDR    BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_HE_MU_BYPASS_MASK    0x00000010                // INTER_HE_MU_BYPASS[4]
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_HE_MU_BYPASS_SHFT    4
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_A2_EXIST_EN_ADDR     BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_A2_EXIST_EN_MASK     0x00000008                // INTER_A2_EXIST_EN[3]
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_A2_EXIST_EN_SHFT     3
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_NO_BSSID_EN_ADDR     BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_NO_BSSID_EN_MASK     0x00000004                // INTER_NO_BSSID_EN[2]
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_NO_BSSID_EN_SHFT     2
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_WILDBSS_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_WILDBSS_EN_MASK 0x00000002                // INTER_BSSID_WILDBSS_EN[1]
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_WILDBSS_EN_SHFT 1
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_EXIST_EN_ADDR  BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_EXIST_EN_MASK  0x00000001                // INTER_BSSID_EXIST_EN[0]
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_EXIST_EN_SHFT  0

#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_PHYMODE_EN_ADDR           BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_PHYMODE_EN_MASK           0x80000000                // TMR_ACK_PHYMODE_EN[31]
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_PHYMODE_EN_SHFT           31
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_MGNT_TYPE_ADDR            BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_MGNT_TYPE_MASK            0x00800000                // TMR_ACK_MGNT_TYPE[23]
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_MGNT_TYPE_SHFT            23
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_DATA_TYPE_ADDR            BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_DATA_TYPE_MASK            0x00400000                // TMR_ACK_DATA_TYPE[22]
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_DATA_TYPE_SHFT            22
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_FRTYPE_ADDR               BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_FRTYPE_MASK               0x003F0000                // TMR_ACK_FRTYPE[21..16]
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_FRTYPE_SHFT               16
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_SC_FIELD_ADDR             BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_SC_FIELD_MASK             0x0000FFFF                // TMR_ACK_SC_FIELD[15..0]
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_SC_FIELD_SHFT             0

#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_DUR_ADJ_ADDR     BN0_WF_RMAC_TOP_INTRAPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_DUR_ADJ_MASK     0x00FF0000                // INTRA_PS_DUR_ADJ[23..16]
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_DUR_ADJ_SHFT     16
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_CHKDIS_EN_ADDR   BN0_WF_RMAC_TOP_INTRAPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_CHKDIS_EN_MASK   0x000003FE                // INTRA_PS_CHKDIS_EN[9..1]
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_CHKDIS_EN_SHFT   1
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_EN_ADDR          BN0_WF_RMAC_TOP_INTRAPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_EN_MASK          0x00000001                // INTRA_PS_EN[0]
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_EN_SHFT          0

#define BN0_WF_RMAC_TOP_TMR_PA_TMR_EN_ADDR                     BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_EN_MASK                     0x80000000                // TMR_EN[31]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_EN_SHFT                     31
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_ROLE_ADDR                   BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_ROLE_MASK                   0x40000000                // TMR_ROLE[30]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_ROLE_SHFT                   30
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_LOCK_EN_ADDR                BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_LOCK_EN_MASK                0x20000000                // TMR_LOCK_EN[29]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_LOCK_EN_SHFT                29
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_UNLOCK_CTL_ADDR             BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_UNLOCK_CTL_MASK             0x10000000                // TMR_UNLOCK_CTL[28]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_UNLOCK_CTL_SHFT             28
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY3_EN_ADDR           BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY3_EN_MASK           0x08000000                // TMR_CATEGORY3_EN[27]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY3_EN_SHFT           27
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY2_EN_ADDR           BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY2_EN_MASK           0x04000000                // TMR_CATEGORY2_EN[26]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY2_EN_SHFT           26
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY1_EN_ADDR           BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY1_EN_MASK           0x02000000                // TMR_CATEGORY1_EN[25]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY1_EN_SHFT           25
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY0_EN_ADDR           BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY0_EN_MASK           0x01000000                // TMR_CATEGORY0_EN[24]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY0_EN_SHFT           24
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE3_ADDR          BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE3_MASK          0x00FC0000                // TMR_TYPE_SUBTYPE3[23..18]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE3_SHFT          18
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE2_ADDR          BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE2_MASK          0x0003F000                // TMR_TYPE_SUBTYPE2[17..12]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE2_SHFT          12
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE1_ADDR          BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE1_MASK          0x00000FC0                // TMR_TYPE_SUBTYPE1[11..6]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE1_SHFT          6
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE0_ADDR          BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE0_MASK          0x0000003F                // TMR_TYPE_SUBTYPE0[5..0]
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE0_SHFT          0

#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY3_ADDR                BN0_WF_RMAC_TOP_TMR0_ADDR
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY3_MASK                0xFFFF0000                // TMR_CATEGORY3[31..16]
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY3_SHFT                16
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY2_ADDR                BN0_WF_RMAC_TOP_TMR0_ADDR
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY2_MASK                0x0000FFFF                // TMR_CATEGORY2[15..0]
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY2_SHFT                0

#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY1_ADDR                BN0_WF_RMAC_TOP_TMR1_ADDR
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY1_MASK                0xFFFF0000                // TMR_CATEGORY1[31..16]
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY1_SHFT                16
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY0_ADDR                BN0_WF_RMAC_TOP_TMR1_ADDR
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY0_MASK                0x0000FFFF                // TMR_CATEGORY0[15..0]
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY0_SHFT                0

#define BN0_WF_RMAC_TOP_TMR2_TMR_TOD_END_STS_ADDR              BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOD_END_STS_MASK              0xFF000000                // TMR_TOD_END_STS[31..24]
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOD_END_STS_SHFT              24
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOA_END_STS_ADDR              BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOA_END_STS_MASK              0x00FF0000                // TMR_TOA_END_STS[23..16]
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOA_END_STS_SHFT              16
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_ISR_STS_ADDR              BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_ISR_STS_MASK              0x00008000                // TMR_NDP_ISR_STS[15]
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_ISR_STS_SHFT              15
#define BN0_WF_RMAC_TOP_TMR2_TMR_CTRL_TYPE_ADDR                BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_CTRL_TYPE_MASK                0x00000400                // TMR_CTRL_TYPE[10]
#define BN0_WF_RMAC_TOP_TMR2_TMR_CTRL_TYPE_SHFT                10
#define BN0_WF_RMAC_TOP_TMR2_TMR_MGNT_TYPE_ADDR                BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_MGNT_TYPE_MASK                0x00000200                // TMR_MGNT_TYPE[9]
#define BN0_WF_RMAC_TOP_TMR2_TMR_MGNT_TYPE_SHFT                9
#define BN0_WF_RMAC_TOP_TMR2_TMR_DATA_TYPE_ADDR                BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_DATA_TYPE_MASK                0x00000100                // TMR_DATA_TYPE[8]
#define BN0_WF_RMAC_TOP_TMR2_TMR_DATA_TYPE_SHFT                8
#define BN0_WF_RMAC_TOP_TMR2_TMR_ISR_CTRL_ADDR                 BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_ISR_CTRL_MASK                 0x00000080                // TMR_ISR_CTRL[7]
#define BN0_WF_RMAC_TOP_TMR2_TMR_ISR_CTRL_SHFT                 7
#define BN0_WF_RMAC_TOP_TMR2_TMR_RXV_SEL_ADDR                  BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_RXV_SEL_MASK                  0x0000003F                // TMR_RXV_SEL[5..0]
#define BN0_WF_RMAC_TOP_TMR2_TMR_RXV_SEL_SHFT                  0

#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_BCN_CHK_EL_EN_ADDR      BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_BCN_CHK_EL_EN_MASK      0xFFFFF000                // RMAC_BCN_CHK_EL_EN[31..12]
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_BCN_CHK_EL_EN_SHFT      12
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_EN_ADDR   BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_EN_MASK   0x00000800                // RMAC_CR_TXOP_PS_RX_EN[11]
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_EN_SHFT   11
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_LSIG_EN_ADDR BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_LSIG_EN_MASK 0x00000400                // RMAC_CR_TXOP_PS_LSIG_EN[10]
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_LSIG_EN_SHFT 10
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_TIMEOUT_ADDR BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_TIMEOUT_MASK 0x00000200                // RMAC_CR_TXOP_PS_RX_TIMEOUT[9]
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_TIMEOUT_SHFT 9
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_PARTIAL_AID_ADDR     BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_PARTIAL_AID_MASK     0x000001FF                // RMAC_CR_PARTIAL_AID[8..0]
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_PARTIAL_AID_SHFT     0

#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_EN_ADDR                  BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_EN_MASK                  0x80000000                // OPPOPS_EN[31]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_EN_SHFT                  31
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_CCK_VLD_ADDR             BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_CCK_VLD_MASK             0x40000000                // OPPOPS_CCK_VLD[30]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_CCK_VLD_SHFT             30
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VLD_ADDR              BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VLD_MASK              0x20000000                // OPPOPS_HT_VLD[29]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VLD_SHFT              29
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_VLD_ADDR             BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_VLD_MASK             0x10000000                // OPPOPS_VHT_VLD[28]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_VLD_SHFT             28
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_OFDM_RATE_ADDR           BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_OFDM_RATE_MASK           0x0C000000                // OPPOPS_OFDM_RATE[27..26]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_OFDM_RATE_SHFT           26
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_BW_ADDR           BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_BW_MASK           0x03C00000                // OPPOPS_HT_VHT_BW[25..22]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_BW_SHFT           22
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_STBC_ADDR         BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_STBC_MASK         0x00200000                // OPPOPS_HT_VHT_STBC[21]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_STBC_SHFT         21
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_LDPC_ADDR         BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_LDPC_MASK         0x00100000                // OPPOPS_HT_VHT_LDPC[20]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_LDPC_SHFT         20
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_RATE_ADDR             BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_RATE_MASK             0x000C0000                // OPPOPS_HT_RATE[19..18]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_RATE_SHFT             18
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_GID_EN_ADDR          BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_GID_EN_MASK          0x00020000                // OPPOPS_VHT_GID_EN[17]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_GID_EN_SHFT          17
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_PAID_EN_ADDR         BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_PAID_EN_MASK         0x00010000                // OPPOPS_VHT_PAID_EN[16]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_PAID_EN_SHFT         16
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_NSTS_ADDR            BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_NSTS_MASK            0x0000E000                // OPPOPS_VHT_NSTS[15..13]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_NSTS_SHFT            13
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_RCPI_TH_ADDR             BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_RCPI_TH_MASK             0x000000FF                // OPPOPS_RCPI_TH[7..0]
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_RCPI_TH_SHFT             0

#define BN0_WF_RMAC_TOP_SMESH_SMESH_BYPSS_MLO_A1_SRCH_ADDR     BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_BYPSS_MLO_A1_SRCH_MASK     0x00400000                // SMESH_BYPSS_MLO_A1_SRCH[22]
#define BN0_WF_RMAC_TOP_SMESH_SMESH_BYPSS_MLO_A1_SRCH_SHFT     22
#define BN0_WF_RMAC_TOP_SMESH_SMESH_FWD_EN_ADDR                BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_FWD_EN_MASK                0x00200000                // SMESH_FWD_EN[21]
#define BN0_WF_RMAC_TOP_SMESH_SMESH_FWD_EN_SHFT                21
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_CTL_ADDR                BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_CTL_MASK                0x00100000                // SMESH_RX_CTL[20]
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_CTL_SHFT                20
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_MGT_ADDR                BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_MGT_MASK                0x00080000                // SMESH_RX_MGT[19]
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_MGT_SHFT                19
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_DATA_ADDR               BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_DATA_MASK               0x00040000                // SMESH_RX_DATA[18]
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_DATA_SHFT               18
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A1_ADDR                 BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A1_MASK                 0x00020000                // SMESH_RX_A1[17]
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A1_SHFT                 17
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A2_ADDR                 BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A2_MASK                 0x00010000                // SMESH_RX_A2[16]
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A2_SHFT                 16

#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_ENTRY_POINT_ADDR   BN0_WF_RMAC_TOP_INTRAPS_CNT_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_ENTRY_POINT_MASK   0xF0000000                // INTRAPS_ENTRY_POINT[31..28]
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_ENTRY_POINT_SHFT   28
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_CNT_DWN_ADDR       BN0_WF_RMAC_TOP_INTRAPS_CNT_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_CNT_DWN_MASK       0x0FFF0000                // INTRAPS_CNT_DWN[27..16]
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_CNT_DWN_SHFT       16
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_TRI_CNT_ADDR       BN0_WF_RMAC_TOP_INTRAPS_CNT_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_TRI_CNT_MASK       0x0000FFFF                // INTRAPS_TRI_CNT[15..0]
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_TRI_CNT_SHFT       0

#define BN0_WF_RMAC_TOP_PMSRC0_STBC_ADDR                       BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_STBC_MASK                       0xC0000000                // STBC[31..30]
#define BN0_WF_RMAC_TOP_PMSRC0_STBC_SHFT                       30
#define BN0_WF_RMAC_TOP_PMSRC0_PMSRC0_RSVD_ADDR                BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_PMSRC0_RSVD_MASK                0x20000000                // PMSRC0_RSVD[29]
#define BN0_WF_RMAC_TOP_PMSRC0_PMSRC0_RSVD_SHFT                29
#define BN0_WF_RMAC_TOP_PMSRC0_RX_FRMODE_ADDR                  BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_RX_FRMODE_MASK                  0x18000000                // RX_FRMODE[28..27]
#define BN0_WF_RMAC_TOP_PMSRC0_RX_FRMODE_SHFT                  27
#define BN0_WF_RMAC_TOP_PMSRC0_RX_RXRATE_ADDR                  BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_RX_RXRATE_MASK                  0x07F00000                // RX_RXRATE[26..20]
#define BN0_WF_RMAC_TOP_PMSRC0_RX_RXRATE_SHFT                  20
#define BN0_WF_RMAC_TOP_PMSRC0_RX_MODE_ADDR                    BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_RX_MODE_MASK                    0x000F0000                // RX_MODE[19..16]
#define BN0_WF_RMAC_TOP_PMSRC0_RX_MODE_SHFT                    16
#define BN0_WF_RMAC_TOP_PMSRC0_RX_HE_TRIG_TYPE_ADDR            BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_RX_HE_TRIG_TYPE_MASK            0x0000F000                // RX_HE_TRIG_TYPE[15..12]
#define BN0_WF_RMAC_TOP_PMSRC0_RX_HE_TRIG_TYPE_SHFT            12
#define BN0_WF_RMAC_TOP_PMSRC0_LEN_COMPARE_ADDR                BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_LEN_COMPARE_MASK                0x00000FFF                // LEN_COMPARE[11..0]
#define BN0_WF_RMAC_TOP_PMSRC0_LEN_COMPARE_SHFT                0

#define BN0_WF_RMAC_TOP_PMCTL0_OVF_MSBA_ADDR                   BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_OVF_MSBA_MASK                   0x80000000                // OVF_MSBA[31]
#define BN0_WF_RMAC_TOP_PMCTL0_OVF_MSBA_SHFT                   31
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSVD_ADDR                BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSVD_MASK                0x70000000                // PMCTL0_RSVD[30..28]
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSVD_SHFT                28
#define BN0_WF_RMAC_TOP_PMCTL0_BCN_BTIM_DROP_ADDR              BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_BCN_BTIM_DROP_MASK              0x0C000000                // BCN_BTIM_DROP[27..26]
#define BN0_WF_RMAC_TOP_PMCTL0_BCN_BTIM_DROP_SHFT              26
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_MPDU_ADDR                  BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_MPDU_MASK                  0x02000000                // PPDU_MPDU[25]
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_MPDU_SHFT                  25
#define BN0_WF_RMAC_TOP_PMCTL0_AND_OR_ADDR                     BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_AND_OR_MASK                     0x01000000                // AND_OR[24]
#define BN0_WF_RMAC_TOP_PMCTL0_AND_OR_SHFT                     24
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_LAR_HIT_ADDR           BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_LAR_HIT_MASK           0x00C00000                // MPDU_LEN_LAR_HIT[23..22]
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_LAR_HIT_SHFT           22
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_EQ_HIT_ADDR            BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_EQ_HIT_MASK            0x00300000                // MPDU_LEN_EQ_HIT[21..20]
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_EQ_HIT_SHFT            20
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_LAR_HIT_ADDR           BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_LAR_HIT_MASK           0x000C0000                // PPDU_LEN_LAR_HIT[19..18]
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_LAR_HIT_SHFT           18
#define BN0_WF_RMAC_TOP_PMCTL0_UC2MAC_HIT_ADDR                 BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_UC2MAC_HIT_MASK                 0x00030000                // UC2MAC_HIT[17..16]
#define BN0_WF_RMAC_TOP_PMCTL0_UC2MAC_HIT_SHFT                 16
#define BN0_WF_RMAC_TOP_PMCTL0_FCSOK_HIT_ADDR                  BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_FCSOK_HIT_MASK                  0x0000C000                // FCSOK_HIT[15..14]
#define BN0_WF_RMAC_TOP_PMCTL0_FCSOK_HIT_SHFT                  14
#define BN0_WF_RMAC_TOP_PMCTL0_STBC_HIT_ADDR                   BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_STBC_HIT_MASK                   0x00003000                // STBC_HIT[13..12]
#define BN0_WF_RMAC_TOP_PMCTL0_STBC_HIT_SHFT                   12
#define BN0_WF_RMAC_TOP_PMCTL0_FRMODE_HIT_ADDR                 BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_FRMODE_HIT_MASK                 0x00000C00                // FRMODE_HIT[11..10]
#define BN0_WF_RMAC_TOP_PMCTL0_FRMODE_HIT_SHFT                 10
#define BN0_WF_RMAC_TOP_PMCTL0_RXRATE_HIT_ADDR                 BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_RXRATE_HIT_MASK                 0x00000300                // RXRATE_HIT[9..8]
#define BN0_WF_RMAC_TOP_PMCTL0_RXRATE_HIT_SHFT                 8
#define BN0_WF_RMAC_TOP_PMCTL0_AGG_HIT_ADDR                    BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_AGG_HIT_MASK                    0x000000C0                // AGG_HIT[7..6]
#define BN0_WF_RMAC_TOP_PMCTL0_AGG_HIT_SHFT                    6
#define BN0_WF_RMAC_TOP_PMCTL0_Mode_HIT_ADDR                   BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_Mode_HIT_MASK                   0x00000030                // Mode_HIT[5..4]
#define BN0_WF_RMAC_TOP_PMCTL0_Mode_HIT_SHFT                   4
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSV_ADDR                 BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSV_MASK                 0x0000000C                // PMCTL0_RSV[3..2]
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSV_SHFT                 2
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_EQ_HIT_ADDR            BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_EQ_HIT_MASK            0x00000003                // PPDU_LEN_EQ_HIT[1..0]
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_EQ_HIT_SHFT            0

#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_COMP_ADDR                 BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_COMP_MASK                 0xFC000000                // PTYPE_COMP[31..26]
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_COMP_SHFT                 26
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_HIT_ADDR                  BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_HIT_MASK                  0x03000000                // PTYPE_HIT[25..24]
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_HIT_SHFT                  24
#define BN0_WF_RMAC_TOP_BTENCR_BT_env_ADDR                     BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_BT_env_MASK                     0x00010000                // BT_env[16]
#define BN0_WF_RMAC_TOP_BTENCR_BT_env_SHFT                     16
#define BN0_WF_RMAC_TOP_BTENCR_BT_ENV_THRESHOLD_ADDR           BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_BT_ENV_THRESHOLD_MASK           0x00007F00                // BT_ENV_THRESHOLD[14..8]
#define BN0_WF_RMAC_TOP_BTENCR_BT_ENV_THRESHOLD_SHFT           8
#define BN0_WF_RMAC_TOP_BTENCR_BT_COL_OBS_TIME_ADDR            BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_BT_COL_OBS_TIME_MASK            0x0000007F                // BT_COL_OBS_TIME[6..0]
#define BN0_WF_RMAC_TOP_BTENCR_BT_COL_OBS_TIME_SHFT            0

#define BN0_WF_RMAC_TOP_SCON_RCPI_DROP_THRESHOLD_ADDR          BN0_WF_RMAC_TOP_SCON_ADDR
#define BN0_WF_RMAC_TOP_SCON_RCPI_DROP_THRESHOLD_MASK          0xFF000000                // RCPI_DROP_THRESHOLD[31..24]
#define BN0_WF_RMAC_TOP_SCON_RCPI_DROP_THRESHOLD_SHFT          24
#define BN0_WF_RMAC_TOP_SCON_SCONN_DA_COMP_PAT_ADDR            BN0_WF_RMAC_TOP_SCON_ADDR
#define BN0_WF_RMAC_TOP_SCON_SCONN_DA_COMP_PAT_MASK            0x00FFFFFF                // SCONN_DA_COMP_PAT[23..0]
#define BN0_WF_RMAC_TOP_SCON_SCONN_DA_COMP_PAT_SHFT            0

#define BN0_WF_RMAC_TOP_CHFREQ_A3_COMP_PAT_B47_24_ADDR         BN0_WF_RMAC_TOP_CHFREQ_ADDR
#define BN0_WF_RMAC_TOP_CHFREQ_A3_COMP_PAT_B47_24_MASK         0xFFFFFF00                // A3_COMP_PAT_B47_24[31..8]
#define BN0_WF_RMAC_TOP_CHFREQ_A3_COMP_PAT_B47_24_SHFT         8
#define BN0_WF_RMAC_TOP_CHFREQ_ChFREQ_ADDR                     BN0_WF_RMAC_TOP_CHFREQ_ADDR
#define BN0_WF_RMAC_TOP_CHFREQ_ChFREQ_MASK                     0x000000FF                // ChFREQ[7..0]
#define BN0_WF_RMAC_TOP_CHFREQ_ChFREQ_SHFT                     0

#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_192US_ADDR           BN0_WF_RMAC_TOP_PHY_DELAY_ADDR
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_192US_MASK           0xFF000000                // RMAC_CR_192US[31..24]
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_192US_SHFT           24
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_96US_ADDR            BN0_WF_RMAC_TOP_PHY_DELAY_ADDR
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_96US_MASK            0x00FF0000                // RMAC_CR_96US[23..16]
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_96US_SHFT            16
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_FAGC_NS_ADDR         BN0_WF_RMAC_TOP_PHY_DELAY_ADDR
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_FAGC_NS_MASK         0x0000FFFF                // RMAC_CR_FAGC_NS[15..0]
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_FAGC_NS_SHFT         0

#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI3_OFST_ADDR              BN0_WF_RMAC_TOP_RCPI_OFST_ADDR
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI3_OFST_MASK              0xFF000000                // RCPI3_OFST[31..24]
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI3_OFST_SHFT              24
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI2_OFST_ADDR              BN0_WF_RMAC_TOP_RCPI_OFST_ADDR
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI2_OFST_MASK              0x00FF0000                // RCPI2_OFST[23..16]
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI2_OFST_SHFT              16
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI1_OFST_ADDR              BN0_WF_RMAC_TOP_RCPI_OFST_ADDR
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI1_OFST_MASK              0x0000FF00                // RCPI1_OFST[15..8]
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI1_OFST_SHFT              8
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI0_OFST_ADDR              BN0_WF_RMAC_TOP_RCPI_OFST_ADDR
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI0_OFST_MASK              0x000000FF                // RCPI0_OFST[7..0]
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI0_OFST_SHFT              0

#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_SIZE_TEST_ADDR      BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_SIZE_TEST_MASK      0x00000FFF                // SRAM_SIZE_TEST[11..0]
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_SIZE_TEST_SHFT      0

#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_HDR_BYPASS_ADDR     BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_HDR_BYPASS_MASK     0x00000100                // RX_ICSRPT_HDR_BYPASS[8]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_HDR_BYPASS_SHFT     8
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_FCSERR_DIS_ADDR BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_FCSERR_DIS_MASK 0x00000080                // RX_ICSRPT_FRM_FCSERR_DIS[7]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_FCSERR_DIS_SHFT 7
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_NO2ME_DIS_ADDR  BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_NO2ME_DIS_MASK  0x00000040                // RX_ICSRPT_FRM_NO2ME_DIS[6]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_NO2ME_DIS_SHFT  6
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_RTSCTS_DIS_ADDR BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_RTSCTS_DIS_MASK 0x00000020                // RX_ICSRPT_FRM_CTRL_RTSCTS_DIS[5]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_RTSCTS_DIS_SHFT 5
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_ACK_DIS_ADDR BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_ACK_DIS_MASK 0x00000010                // RX_ICSRPT_FRM_CTRL_ACK_DIS[4]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_ACK_DIS_SHFT 4
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_DIS_ADDR   BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_DIS_MASK   0x00000008                // RX_ICSRPT_FRM_CTRL_DIS[3]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_DIS_SHFT   3
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_MGMT_DIS_ADDR   BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_MGMT_DIS_MASK   0x00000004                // RX_ICSRPT_FRM_MGMT_DIS[2]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_MGMT_DIS_SHFT   2
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_DATA_DIS_ADDR   BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_DATA_DIS_MASK   0x00000002                // RX_ICSRPT_FRM_DATA_DIS[1]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_DATA_DIS_SHFT   1
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_EN_ADDR             BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_EN_MASK             0x00000001                // RX_ICSRPT_EN[0]
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_EN_SHFT             0

#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_SN_NUM_ADDR BN0_WF_RMAC_TOP_RXICSRPT_CNT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_SN_NUM_MASK 0x3F000000                // RX_ICSRPT_PPDU_SN_NUM[29..24]
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_SN_NUM_SHFT 24
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_DROP_CNT_ADDR BN0_WF_RMAC_TOP_RXICSRPT_CNT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_DROP_CNT_MASK 0x00FF0000                // RX_ICSRPT_PPDU_DROP_CNT[23..16]
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_DROP_CNT_SHFT 16
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_TRIG_CNT_ADDR   BN0_WF_RMAC_TOP_RXICSRPT_CNT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_TRIG_CNT_MASK   0x0000FFFF                // RX_ICSRPT_TRIG_CNT[15..0]
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_TRIG_CNT_SHFT   0

#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_FILTER_CNT_ADDR BN0_WF_RMAC_TOP_RXICSRPT_CNT2_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_FILTER_CNT_MASK 0xFFFF0000                // RX_ICSRPT_FILTER_CNT[31..16]
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_FILTER_CNT_SHFT 16
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_ABORT_CNT_ADDR BN0_WF_RMAC_TOP_RXICSRPT_CNT2_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_ABORT_CNT_MASK 0x0000FFFF                // RX_ICSRPT_ABORT_CNT[15..0]
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_ABORT_CNT_SHFT 0

#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_MUCOP_RST_ADDR            BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_MUCOP_RST_MASK            0x80000000                // BSR_MUCOP_RST[31]
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_MUCOP_RST_SHFT            31
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSRUPT_SEC_WLAN_EN_ADDR       BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSRUPT_SEC_WLAN_EN_MASK       0x00001000                // BSRUPT_SEC_WLAN_EN[12]
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSRUPT_SEC_WLAN_EN_SHFT       12
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF3_ADDR               BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF3_MASK               0x000000C0                // BSR_TF_SF3[7..6]
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF3_SHFT               6
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF2_ADDR               BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF2_MASK               0x00000030                // BSR_TF_SF2[5..4]
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF2_SHFT               4
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF1_ADDR               BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF1_MASK               0x0000000C                // BSR_TF_SF1[3..2]
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF1_SHFT               2
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF0_ADDR               BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF0_MASK               0x00000003                // BSR_TF_SF0[1..0]
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF0_SHFT               0

#define BN0_WF_RMAC_TOP_RXRSPCR_TF_MAX_MPDU_LEN_ADDR           BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_TF_MAX_MPDU_LEN_MASK           0xFF000000                // TF_MAX_MPDU_LEN[31..24]
#define BN0_WF_RMAC_TOP_RXRSPCR_TF_MAX_MPDU_LEN_SHFT           24
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CNTRPT_TO_ADDR           BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CNTRPT_TO_MASK           0x000F0000                // RXRPT_CNTRPT_TO[19..16]
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CNTRPT_TO_SHFT           16
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CTNRPT_EN_ADDR           BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CTNRPT_EN_MASK           0x00002000                // RXRPT_CTNRPT_EN[13]
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CTNRPT_EN_SHFT           13
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_MGMT_EN_ADDR         BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_MGMT_EN_MASK         0x00001000                // RXRPT_FRM_MGMT_EN[12]
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_MGMT_EN_SHFT         12
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_CTRL_EN_ADDR         BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_CTRL_EN_MASK         0x00000800                // RXRPT_FRM_CTRL_EN[11]
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_CTRL_EN_SHFT         11
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSNULL_EN_ADDR      BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSNULL_EN_MASK      0x00000400                // RXRPT_FRM_QOSNULL_EN[10]
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSNULL_EN_SHFT      10
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSD_EN_ADDR         BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSD_EN_MASK         0x00000200                // RXRPT_FRM_QOSD_EN[9]
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSD_EN_SHFT         9
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_DATA_EN_ADDR         BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_DATA_EN_MASK         0x00000100                // RXRPT_FRM_DATA_EN[8]
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_DATA_EN_SHFT         8
#define BN0_WF_RMAC_TOP_RXRSPCR_RX_HETB_SMPDU_RSP_MSBA_EN_ADDR BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RX_HETB_SMPDU_RSP_MSBA_EN_MASK 0x00000002                // RX_HETB_SMPDU_RSP_MSBA_EN[1]
#define BN0_WF_RMAC_TOP_RXRSPCR_RX_HETB_SMPDU_RSP_MSBA_EN_SHFT 1
#define BN0_WF_RMAC_TOP_RXRSPCR_RESP_ACKALL_EN_ADDR            BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RESP_ACKALL_EN_MASK            0x00000001                // RESP_ACKALL_EN[0]
#define BN0_WF_RMAC_TOP_RXRSPCR_RESP_ACKALL_EN_SHFT            0

#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_ACT_ADDR               BN0_WF_RMAC_TOP_RXMBACR_ADDR
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_ACT_MASK               0xFF000000                // EHT_BFR_ACT[31..24]
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_ACT_SHFT               24
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_CAT_ADDR               BN0_WF_RMAC_TOP_RXMBACR_ADDR
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_CAT_MASK               0x00FF0000                // EHT_BFR_CAT[23..16]
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_CAT_SHFT               16
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_UC_AID_CHK_EN_ADDR        BN0_WF_RMAC_TOP_RXMBACR_ADDR
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_UC_AID_CHK_EN_MASK        0x00000001                // MSBA_UC_AID_CHK_EN[0]
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_UC_AID_CHK_EN_SHFT        0

#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID3_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID3_MASK   0x80000000                // No_RESP_TRIG_EN_BSSID3[31]
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID3_SHFT   31
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID2_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID2_MASK   0x40000000                // No_RESP_TRIG_EN_BSSID2[30]
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID2_SHFT   30
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID1_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID1_MASK   0x20000000                // No_RESP_TRIG_EN_BSSID1[29]
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID1_SHFT   29
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID0_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID0_MASK   0x10000000                // No_RESP_TRIG_EN_BSSID0[28]
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID0_SHFT   28
#define BN0_WF_RMAC_TOP_TFPARCR0_DLON_RXV_EN_ADDR              BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_DLON_RXV_EN_MASK              0x0F000000                // DLON_RXV_EN[27..24]
#define BN0_WF_RMAC_TOP_TFPARCR0_DLON_RXV_EN_SHFT              24
#define BN0_WF_RMAC_TOP_TFPARCR0_HETB_RXV_EN_ADDR              BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_HETB_RXV_EN_MASK              0x00F00000                // HETB_RXV_EN[23..20]
#define BN0_WF_RMAC_TOP_TFPARCR0_HETB_RXV_EN_SHFT              20
#define BN0_WF_RMAC_TOP_TFPARCR0_CTEN_RXV_EN_ADDR              BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_CTEN_RXV_EN_MASK              0x000F0000                // CTEN_RXV_EN[19..16]
#define BN0_WF_RMAC_TOP_TFPARCR0_CTEN_RXV_EN_SHFT              16
#define BN0_WF_RMAC_TOP_TFPARCR0_NOCHK_RX_MTF_ADDR             BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_NOCHK_RX_MTF_MASK             0x00008000                // NOCHK_RX_MTF[15]
#define BN0_WF_RMAC_TOP_TFPARCR0_NOCHK_RX_MTF_SHFT             15
#define BN0_WF_RMAC_TOP_TFPARCR0_TAR_RSSI_RPT_EN_ADDR          BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_TAR_RSSI_RPT_EN_MASK          0x00004000                // TAR_RSSI_RPT_EN[14]
#define BN0_WF_RMAC_TOP_TFPARCR0_TAR_RSSI_RPT_EN_SHFT          14
#define BN0_WF_RMAC_TOP_TFPARCR0_NDP_RPT_EN_ADDR               BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_NDP_RPT_EN_MASK               0x00002000                // NDP_RPT_EN[13]
#define BN0_WF_RMAC_TOP_TFPARCR0_NDP_RPT_EN_SHFT               13
#define BN0_WF_RMAC_TOP_TFPARCR0_TF_TRIG_SNIFFER_EN_ADDR       BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_TF_TRIG_SNIFFER_EN_MASK       0x00001000                // TF_TRIG_SNIFFER_EN[12]
#define BN0_WF_RMAC_TOP_TFPARCR0_TF_TRIG_SNIFFER_EN_SHFT       12
#define BN0_WF_RMAC_TOP_TFPARCR0_GEN_RX_RPT_EN_ADDR            BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_GEN_RX_RPT_EN_MASK            0x00000800                // GEN_RX_RPT_EN[11]
#define BN0_WF_RMAC_TOP_TFPARCR0_GEN_RX_RPT_EN_SHFT            11
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PSR_ALL_INFO_EN_ADDR    BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PSR_ALL_INFO_EN_MASK    0x00000400                // RX_TF_PSR_ALL_INFO_EN[10]
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PSR_ALL_INFO_EN_SHFT    10
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_ERR_CNT_EN_ADDR     BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_ERR_CNT_EN_MASK     0x00000200                // TX_TF_PSR_ERR_CNT_EN[9]
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_ERR_CNT_EN_SHFT     9
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_EN_ADDR             BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_EN_MASK             0x00000100                // TX_TF_PSR_EN[8]
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_EN_SHFT             8
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PAD_AID_CHK_EN_ADDR     BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PAD_AID_CHK_EN_MASK     0x00000002                // RX_TF_PAD_AID_CHK_EN[1]
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PAD_AID_CHK_EN_SHFT     1
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_UC2ME_AID_CHK_EN_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_UC2ME_AID_CHK_EN_MASK   0x00000001                // RX_TF_UC2ME_AID_CHK_EN[0]
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_UC2ME_AID_CHK_EN_SHFT   0

#define BN0_WF_RMAC_TOP_TFCSD_INFO0_RX_TFCSD_INFO0_ADDR        BN0_WF_RMAC_TOP_TFCSD_INFO0_ADDR
#define BN0_WF_RMAC_TOP_TFCSD_INFO0_RX_TFCSD_INFO0_MASK        0xFFFFFFFF                // RX_TFCSD_INFO0[31..0]
#define BN0_WF_RMAC_TOP_TFCSD_INFO0_RX_TFCSD_INFO0_SHFT        0

#define BN0_WF_RMAC_TOP_TFCSD_INFO1_RX_TFCSD_INFO1_ADDR        BN0_WF_RMAC_TOP_TFCSD_INFO1_ADDR
#define BN0_WF_RMAC_TOP_TFCSD_INFO1_RX_TFCSD_INFO1_MASK        0xFFFFFFFF                // RX_TFCSD_INFO1[31..0]
#define BN0_WF_RMAC_TOP_TFCSD_INFO1_RX_TFCSD_INFO1_SHFT        0

#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_DUMMY_CHK_DIS_ADDR      BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_DUMMY_CHK_DIS_MASK      0x80000000                // TF_DUMMY_CHK_DIS[31]
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_DUMMY_CHK_DIS_SHFT      31
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_0_2045_CHK_DIS_ADDR BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_0_2045_CHK_DIS_MASK 0x40000000                // TF_AID_0_2045_CHK_DIS[30]
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_0_2045_CHK_DIS_SHFT 30
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_INV_MATCH_ADDR      BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_INV_MATCH_MASK      0x20000000                // TF_AID_INV_MATCH[29]
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_INV_MATCH_SHFT      29
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_FILTER_DIS_ADDR         BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_FILTER_DIS_MASK         0x10000000                // TF_FILTER_DIS[28]
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_FILTER_DIS_SHFT         28
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_SNIFFER_RX_USER_CNT_ADDR   BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_SNIFFER_RX_USER_CNT_MASK   0x001F0000                // SNIFFER_RX_USER_CNT[20..16]
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_SNIFFER_RX_USER_CNT_SHFT   16
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_PUSR_SF_ENB_ADDR           BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_PUSR_SF_ENB_MASK           0x0000FFFF                // PUSR_SF_ENB[15..0]
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_PUSR_SF_ENB_SHFT           0

#define BN0_WF_RMAC_TOP_TFFILTER_TF_RX_WAIT_RESP_TO_ADDR       BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RX_WAIT_RESP_TO_MASK       0xFF000000                // TF_RX_WAIT_RESP_TO[31..24]
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RX_WAIT_RESP_TO_SHFT       24
#define BN0_WF_RMAC_TOP_TFFILTER_RESP_NONTRAIN_RA_ADDR         BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_RESP_NONTRAIN_RA_MASK         0x00800000                // RESP_NONTRAIN_RA[23]
#define BN0_WF_RMAC_TOP_TFFILTER_RESP_NONTRAIN_RA_SHFT         23
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RXTF_RST_RX_ADDR           BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RXTF_RST_RX_MASK           0x00400000                // TF_RXTF_RST_RX[22]
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RXTF_RST_RX_SHFT           22
#define BN0_WF_RMAC_TOP_TFFILTER_TF_NO_TRIG_RX_DONE_ADDR       BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_NO_TRIG_RX_DONE_MASK       0x00200000                // TF_NO_TRIG_RX_DONE[21]
#define BN0_WF_RMAC_TOP_TFFILTER_TF_NO_TRIG_RX_DONE_SHFT       21
#define BN0_WF_RMAC_TOP_TFFILTER_TF_AID_CHK_EN_ADDR            BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_AID_CHK_EN_MASK            0x00100000                // TF_AID_CHK_EN[20]
#define BN0_WF_RMAC_TOP_TFFILTER_TF_AID_CHK_EN_SHFT            20
#define BN0_WF_RMAC_TOP_TFFILTER_TF_TOTAL_NSS_ADDR             BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_TOTAL_NSS_MASK             0x000F0000                // TF_TOTAL_NSS[19..16]
#define BN0_WF_RMAC_TOP_TFFILTER_TF_TOTAL_NSS_SHFT             16
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_NSS_ADDR              BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_NSS_MASK              0x0000FF00                // TF_SPRT_NSS[15..8]
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_NSS_SHFT              8
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_SSS_ADDR              BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_SSS_MASK              0x000000FF                // TF_SPRT_SSS[7..0]
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_SSS_SHFT              0

#define BN0_WF_RMAC_TOP_TFRXV_RXV_BYPASS_EN_ADDR               BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BYPASS_EN_MASK               0x80000000                // RXV_BYPASS_EN[31]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BYPASS_EN_SHFT               31
#define BN0_WF_RMAC_TOP_TFRXV_RXV_320M_MERGE_EN_ADDR           BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_320M_MERGE_EN_MASK           0x40000000                // RXV_320M_MERGE_EN[30]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_320M_MERGE_EN_SHFT           30
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_SEL_ADDR                 BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_SEL_MASK                 0x20000000                // RXV_EHT_SEL[29]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_SEL_SHFT                 29
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MODE_EN_ADDR             BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MODE_EN_MASK             0x10000000                // RXV_EHT_MODE_EN[28]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MODE_EN_SHFT             28
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_ER_EN_ADDR               BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_ER_EN_MASK               0x08000000                // RXV_EHT_ER_EN[27]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_ER_EN_SHFT               27
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_TRI_EN_ADDR              BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_TRI_EN_MASK              0x04000000                // RXV_EHT_TRI_EN[26]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_TRI_EN_SHFT              26
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MU_EN_ADDR               BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MU_EN_MASK               0x02000000                // RXV_EHT_MU_EN[25]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MU_EN_SHFT               25
#define BN0_WF_RMAC_TOP_TFRXV_RXV_TXOP_DUR_ADDR                BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_TXOP_DUR_MASK                0x00007F00                // RXV_TXOP_DUR[14..8]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_TXOP_DUR_SHFT                8
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BSS_COLOR_ADDR               BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BSS_COLOR_MASK               0x0000003F                // RXV_BSS_COLOR[5..0]
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BSS_COLOR_SHFT               0

#define BN0_WF_RMAC_TOP_TF_USERTONE0_USR_TONE_31_0_ADDR        BN0_WF_RMAC_TOP_TF_USERTONE0_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE0_USR_TONE_31_0_MASK        0xFFFFFFFF                // USR_TONE_31_0[31..0]
#define BN0_WF_RMAC_TOP_TF_USERTONE0_USR_TONE_31_0_SHFT        0

#define BN0_WF_RMAC_TOP_TF_USERTONE1_USR_TONE_63_32_ADDR       BN0_WF_RMAC_TOP_TF_USERTONE1_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE1_USR_TONE_63_32_MASK       0xFFFFFFFF                // USR_TONE_63_32[31..0]
#define BN0_WF_RMAC_TOP_TF_USERTONE1_USR_TONE_63_32_SHFT       0

#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_EN_ADDR          BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_EN_MASK          0x80000000                // USR_TONE_EN[31]
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_EN_SHFT          31
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_FULL_TH_ADDR     BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_FULL_TH_MASK     0x00F00000                // ULMU_NSS_FULL_TH[23..20]
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_FULL_TH_SHFT     20
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_HALF_TH_ADDR     BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_HALF_TH_MASK     0x000F0000                // ULMU_NSS_HALF_TH[19..16]
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_HALF_TH_SHFT     16
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_79_64_ADDR       BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_79_64_MASK       0x0000FFFF                // USR_TONE_79_64[15..0]
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_79_64_SHFT       0

#define BN0_WF_RMAC_TOP_TFPARCR1_TF_EHT_AID2007_ADDR           BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_EHT_AID2007_MASK           0x00000400                // TF_EHT_AID2007[10]
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_EHT_AID2007_SHFT           10
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_U_INFO_PRI160_ADDR         BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_U_INFO_PRI160_MASK         0x00000200                // TF_U_INFO_PRI160[9]
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_U_INFO_PRI160_SHFT         9
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_C_INFO_PRI160_ADDR         BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_C_INFO_PRI160_MASK         0x00000100                // TF_C_INFO_PRI160[8]
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_C_INFO_PRI160_SHFT         8
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_DIS_ADDR               BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_DIS_MASK               0x000000F0                // EHT_TB_DIS[7..4]
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_DIS_SHFT               4
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_EN_ADDR                BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_EN_MASK                0x0000000F                // EHT_TB_EN[3..0]
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_EN_SHFT                0

#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_EN_ADDR                   BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_EN_MASK                   0x80000000                // NAN_TSF_EN[31]
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_EN_SHFT                   31
#define BN0_WF_RMAC_TOP_NAN0_NAN_FILTER_EN_ADDR                BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_FILTER_EN_MASK                0x40000000                // NAN_FILTER_EN[30]
#define BN0_WF_RMAC_TOP_NAN0_NAN_FILTER_EN_SHFT                30
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_33BIT_SEL_ADDR          BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_33BIT_SEL_MASK          0x20000000                // NAN_AMBTT_33BIT_SEL[29]
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_33BIT_SEL_SHFT          29
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_ORDER_SEL_ADDR          BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_ORDER_SEL_MASK          0x10000000                // NAN_AMBTT_ORDER_SEL[28]
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_ORDER_SEL_SHFT          28
#define BN0_WF_RMAC_TOP_NAN0_NAN_BSSID_SEL_ADDR                BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_BSSID_SEL_MASK                0x0F000000                // NAN_BSSID_SEL[27..24]
#define BN0_WF_RMAC_TOP_NAN0_NAN_BSSID_SEL_SHFT                24
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_DROP_BCN_SEL_ADDR         BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_DROP_BCN_SEL_MASK         0x00800000                // NAN_TSF_DROP_BCN_SEL[23]
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_DROP_BCN_SEL_SHFT         23
#define BN0_WF_RMAC_TOP_NAN0_NAN_BCN_RX_ALL_ADDR               BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_BCN_RX_ALL_MASK               0x00400000                // NAN_BCN_RX_ALL[22]
#define BN0_WF_RMAC_TOP_NAN0_NAN_BCN_RX_ALL_SHFT               22
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_COMP_SW_ADDR              BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_COMP_SW_MASK              0x00200000                // NAN_TSF_COMP_SW[21]
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_COMP_SW_SHFT              21
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_CHECK_A2_ADDR             BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_CHECK_A2_MASK             0x00100000                // NAN_TSF_CHECK_A2[20]
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_CHECK_A2_SHFT             20
#define BN0_WF_RMAC_TOP_NAN0_NAN_ADDR2_47_32_ADDR              BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_ADDR2_47_32_MASK              0x0000FFFF                // NAN_ADDR2_47_32[15..0]
#define BN0_WF_RMAC_TOP_NAN0_NAN_ADDR2_47_32_SHFT              0

#define BN0_WF_RMAC_TOP_NAN1_NAN_ADDR2_31_0_ADDR               BN0_WF_RMAC_TOP_NAN1_ADDR
#define BN0_WF_RMAC_TOP_NAN1_NAN_ADDR2_31_0_MASK               0xFFFFFFFF                // NAN_ADDR2_31_0[31..0]
#define BN0_WF_RMAC_TOP_NAN1_NAN_ADDR2_31_0_SHFT               0

#define BN0_WF_RMAC_TOP_NAN2_NAN_HOP_CNT_THR_ADDR              BN0_WF_RMAC_TOP_NAN2_ADDR
#define BN0_WF_RMAC_TOP_NAN2_NAN_HOP_CNT_THR_MASK              0xFF000000                // NAN_HOP_CNT_THR[31..24]
#define BN0_WF_RMAC_TOP_NAN2_NAN_HOP_CNT_THR_SHFT              24
#define BN0_WF_RMAC_TOP_NAN2_NAN_AMBTT_THR_ADDR                BN0_WF_RMAC_TOP_NAN2_ADDR
#define BN0_WF_RMAC_TOP_NAN2_NAN_AMBTT_THR_MASK                0x00FFFFFF                // NAN_AMBTT_THR[23..0]
#define BN0_WF_RMAC_TOP_NAN2_NAN_AMBTT_THR_SHFT                0

#define BN0_WF_RMAC_TOP_NAN3_NAN_TSF_COMPENSATION_ADDR         BN0_WF_RMAC_TOP_NAN3_ADDR
#define BN0_WF_RMAC_TOP_NAN3_NAN_TSF_COMPENSATION_MASK         0x00003FFF                // NAN_TSF_COMPENSATION[13..0]
#define BN0_WF_RMAC_TOP_NAN3_NAN_TSF_COMPENSATION_SHFT         0

#define BN0_WF_RMAC_TOP_NAN4_NAN_OUI_ADDR                      BN0_WF_RMAC_TOP_NAN4_ADDR
#define BN0_WF_RMAC_TOP_NAN4_NAN_OUI_MASK                      0xFFFFFFFF                // NAN_OUI[31..0]
#define BN0_WF_RMAC_TOP_NAN4_NAN_OUI_SHFT                      0

#define BN0_WF_RMAC_TOP_NAN5_NAN_ADDR3_31_0_ADDR               BN0_WF_RMAC_TOP_NAN5_ADDR
#define BN0_WF_RMAC_TOP_NAN5_NAN_ADDR3_31_0_MASK               0xFFFFFFFF                // NAN_ADDR3_31_0[31..0]
#define BN0_WF_RMAC_TOP_NAN5_NAN_ADDR3_31_0_SHFT               0

#define BN0_WF_RMAC_TOP_NANBR0_NAN_HASH_CONT_31_0_ADDR         BN0_WF_RMAC_TOP_NANBR0_ADDR
#define BN0_WF_RMAC_TOP_NANBR0_NAN_HASH_CONT_31_0_MASK         0xFFFFFFFF                // NAN_HASH_CONT_31_0[31..0]
#define BN0_WF_RMAC_TOP_NANBR0_NAN_HASH_CONT_31_0_SHFT         0

#define BN0_WF_RMAC_TOP_NANBR1_NAN_HASH_CONT_63_32_ADDR        BN0_WF_RMAC_TOP_NANBR1_ADDR
#define BN0_WF_RMAC_TOP_NANBR1_NAN_HASH_CONT_63_32_MASK        0xFFFFFFFF                // NAN_HASH_CONT_63_32[31..0]
#define BN0_WF_RMAC_TOP_NANBR1_NAN_HASH_CONT_63_32_SHFT        0

#define BN0_WF_RMAC_TOP_NANBR2_NAN_HASH_CONT_95_64_ADDR        BN0_WF_RMAC_TOP_NANBR2_ADDR
#define BN0_WF_RMAC_TOP_NANBR2_NAN_HASH_CONT_95_64_MASK        0xFFFFFFFF                // NAN_HASH_CONT_95_64[31..0]
#define BN0_WF_RMAC_TOP_NANBR2_NAN_HASH_CONT_95_64_SHFT        0

#define BN0_WF_RMAC_TOP_NANBR3_NAN_HASH_CONT_127_96_ADDR       BN0_WF_RMAC_TOP_NANBR3_ADDR
#define BN0_WF_RMAC_TOP_NANBR3_NAN_HASH_CONT_127_96_MASK       0xFFFFFFFF                // NAN_HASH_CONT_127_96[31..0]
#define BN0_WF_RMAC_TOP_NANBR3_NAN_HASH_CONT_127_96_SHFT       0

#define BN0_WF_RMAC_TOP_NANBR4_NAN_HASH_CONT_135_128_ADDR      BN0_WF_RMAC_TOP_NANBR4_ADDR
#define BN0_WF_RMAC_TOP_NANBR4_NAN_HASH_CONT_135_128_MASK      0x000000FF                // NAN_HASH_CONT_135_128[7..0]
#define BN0_WF_RMAC_TOP_NANBR4_NAN_HASH_CONT_135_128_SHFT      0

#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_INTERPPDU_PRESV_ADDR   BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_INTERPPDU_PRESV_MASK   0x80000000                // SR_NONSRG_INTERPPDU_PRESV[31]
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_INTERPPDU_PRESV_SHFT   31
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_INTERPPDU_PRESV_ADDR      BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_INTERPPDU_PRESV_MASK      0x40000000                // SR_SRG_INTERPPDU_PRESV[30]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_INTERPPDU_PRESV_SHFT      30
#define BN0_WF_RMAC_TOP_RXSR0_SR_TXOP_DUR_EN_ADDR              BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_TXOP_DUR_EN_MASK              0x20000000                // SR_TXOP_DUR_EN[29]
#define BN0_WF_RMAC_TOP_RXSR0_SR_TXOP_DUR_EN_SHFT              29
#define BN0_WF_RMAC_TOP_RXSR0_SR_HDR_DUR_EN_ADDR               BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_HDR_DUR_EN_MASK               0x10000000                // SR_HDR_DUR_EN[28]
#define BN0_WF_RMAC_TOP_RXSR0_SR_HDR_DUR_EN_SHFT               28
#define BN0_WF_RMAC_TOP_RXSR0_SR_SINGLE_MDPU_RTSCTS_EN_ADDR    BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SINGLE_MDPU_RTSCTS_EN_MASK    0x08000000                // SR_SINGLE_MDPU_RTSCTS_EN[27]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SINGLE_MDPU_RTSCTS_EN_SHFT    27
#define BN0_WF_RMAC_TOP_RXSR0_SR_EN_ADDR                       BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_EN_MASK                       0x04000000                // SR_EN[26]
#define BN0_WF_RMAC_TOP_RXSR0_SR_EN_SHFT                       26
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_EN_ADDR                   BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_EN_MASK                   0x02000000                // SR_SRG_EN[25]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_EN_SHFT                   25
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_EN_ADDR                BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_EN_MASK                0x01000000                // SR_NONSRG_EN[24]
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_EN_SHFT                24
#define BN0_WF_RMAC_TOP_RXSR0_SR_RCPI_SOURCE_SEL_ADDR          BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_RCPI_SOURCE_SEL_MASK          0x00C00000                // SR_RCPI_SOURCE_SEL[23..22]
#define BN0_WF_RMAC_TOP_RXSR0_SR_RCPI_SOURCE_SEL_SHFT          22
#define BN0_WF_RMAC_TOP_RXSR0_SR_SMPDU_NO_TRIG_EN_ADDR         BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SMPDU_NO_TRIG_EN_MASK         0x00200000                // SR_SMPDU_NO_TRIG_EN[21]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SMPDU_NO_TRIG_EN_SHFT         21
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_BSSID_ORDER_ADDR          BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_BSSID_ORDER_MASK          0x00100000                // SR_SRG_BSSID_ORDER[20]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_BSSID_ORDER_SHFT          20
#define BN0_WF_RMAC_TOP_RXSR0_SR_CTS_AFTER_RTS_ADDR            BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_CTS_AFTER_RTS_MASK            0x00080000                // SR_CTS_AFTER_RTS[19]
#define BN0_WF_RMAC_TOP_RXSR0_SR_CTS_AFTER_RTS_SHFT            19
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_OLD_RXV_EN_ADDR           BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_OLD_RXV_EN_MASK           0x00040000                // SR_SRP_OLD_RXV_EN[18]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_OLD_RXV_EN_SHFT           18
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_NEW_RXV_EN_ADDR           BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_NEW_RXV_EN_MASK           0x00020000                // SR_SRP_NEW_RXV_EN[17]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_NEW_RXV_EN_SHFT           17
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_DATA_ONLY_EN_ADDR         BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_DATA_ONLY_EN_MASK         0x00010000                // SR_SRP_DATA_ONLY_EN[16]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_DATA_ONLY_EN_SHFT         16
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_PD_THR_ADDR               BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_PD_THR_MASK               0x0000FF00                // SR_SRG_PD_THR[15..8]
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_PD_THR_SHFT               8
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_PD_THR_ADDR            BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_PD_THR_MASK            0x000000FF                // SR_NONSRG_PD_THR[7..0]
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_PD_THR_SHFT            0

#define BN0_WF_RMAC_TOP_RXSR1_PBSSID_BITMAP_31_0_ADDR          BN0_WF_RMAC_TOP_RXSR1_ADDR
#define BN0_WF_RMAC_TOP_RXSR1_PBSSID_BITMAP_31_0_MASK          0xFFFFFFFF                // PBSSID_BITMAP_31_0[31..0]
#define BN0_WF_RMAC_TOP_RXSR1_PBSSID_BITMAP_31_0_SHFT          0

#define BN0_WF_RMAC_TOP_RXSR2_PBSSID_BITMAP_63_32_ADDR         BN0_WF_RMAC_TOP_RXSR2_ADDR
#define BN0_WF_RMAC_TOP_RXSR2_PBSSID_BITMAP_63_32_MASK         0xFFFFFFFF                // PBSSID_BITMAP_63_32[31..0]
#define BN0_WF_RMAC_TOP_RXSR2_PBSSID_BITMAP_63_32_SHFT         0

#define BN0_WF_RMAC_TOP_RXSR3_PCOLOR_BITMAP_31_0_ADDR          BN0_WF_RMAC_TOP_RXSR3_ADDR
#define BN0_WF_RMAC_TOP_RXSR3_PCOLOR_BITMAP_31_0_MASK          0xFFFFFFFF                // PCOLOR_BITMAP_31_0[31..0]
#define BN0_WF_RMAC_TOP_RXSR3_PCOLOR_BITMAP_31_0_SHFT          0

#define BN0_WF_RMAC_TOP_RXSR4_PCOLOR_BITMAP_63_32_ADDR         BN0_WF_RMAC_TOP_RXSR4_ADDR
#define BN0_WF_RMAC_TOP_RXSR4_PCOLOR_BITMAP_63_32_MASK         0xFFFFFFFF                // PCOLOR_BITMAP_63_32[31..0]
#define BN0_WF_RMAC_TOP_RXSR4_PCOLOR_BITMAP_63_32_SHFT         0

#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_SEL_ADDR                 BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_SEL_MASK                 0x08000000                // SR_RCPI_SEL[27]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_SEL_SHFT                 27
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_CCK_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_CCK_RATE_EN_MASK         0x04000000                // SR_RCPI_CCK_RATE_EN[26]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_CCK_RATE_EN_SHFT         26
#define BN0_WF_RMAC_TOP_RXSR5_SR_MAC_RCPI_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_MAC_RCPI_RATE_EN_MASK         0x02000000                // SR_MAC_RCPI_RATE_EN[25]
#define BN0_WF_RMAC_TOP_RXSR5_SR_MAC_RCPI_RATE_EN_SHFT         25
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_RCPI_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_RCPI_RATE_EN_MASK         0x01000000                // SR_RXV_RCPI_RATE_EN[24]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_RCPI_RATE_EN_SHFT         24
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HE_RATE_EN_ADDR          BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HE_RATE_EN_MASK          0x00800000                // SR_RCPI_HE_RATE_EN[23]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HE_RATE_EN_SHFT          23
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_VHT_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_VHT_RATE_EN_MASK         0x00400000                // SR_RCPI_VHT_RATE_EN[22]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_VHT_RATE_EN_SHFT         22
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HT_RATE_EN_ADDR          BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HT_RATE_EN_MASK          0x00200000                // SR_RCPI_HT_RATE_EN[21]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HT_RATE_EN_SHFT          21
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_LG_RATE_EN_ADDR          BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_LG_RATE_EN_MASK          0x00100000                // SR_RCPI_LG_RATE_EN[20]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_LG_RATE_EN_SHFT          20
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_EHT_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_EHT_RATE_EN_MASK         0x00080000                // SR_RCPI_EHT_RATE_EN[19]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_EHT_RATE_EN_SHFT         19
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXRPT_EN_ADDR                 BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXRPT_EN_MASK                 0x00040000                // SR_RXRPT_EN[18]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXRPT_EN_SHFT                 18
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_ENTRY_ADDR                BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_ENTRY_MASK                0x00020000                // SR_RXV_ENTRY[17]
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_ENTRY_SHFT                17
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_EN_ADDR          BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_EN_MASK          0x00010000                // SR_PERIOD_LIMIT_EN[16]
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_EN_SHFT          16
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_ADDR             BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_MASK             0x0000FF00                // SR_PERIOD_LIMIT[15..8]
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_SHFT             8
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_OFST_ADDR              BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_OFST_MASK              0x000000FF                // SR_PERIOD_OFST[7..0]
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_OFST_SHFT              0

#define BN0_WF_RMAC_TOP_SRG_VLDCNT_SRG_VLD_CNT_ADDR            BN0_WF_RMAC_TOP_SRG_VLDCNT_ADDR
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_SRG_VLD_CNT_MASK            0xFFFF0000                // SRG_VLD_CNT[31..16]
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_SRG_VLD_CNT_SHFT            16
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_NONSRG_VLD_CNT_ADDR         BN0_WF_RMAC_TOP_SRG_VLDCNT_ADDR
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_NONSRG_VLD_CNT_MASK         0x0000FFFF                // NONSRG_VLD_CNT[15..0]
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_NONSRG_VLD_CNT_SHFT         0

#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTRABSS_PPDUCNT_ADDR       BN0_WF_RMAC_TOP_SR_PPDUCNT_ADDR
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTRABSS_PPDUCNT_MASK       0xFFFF0000                // INTRABSS_PPDUCNT[31..16]
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTRABSS_PPDUCNT_SHFT       16
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTERBSS_PPDUCNT_ADDR       BN0_WF_RMAC_TOP_SR_PPDUCNT_ADDR
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTERBSS_PPDUCNT_MASK       0x0000FFFF                // INTERBSS_PPDUCNT[15..0]
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTERBSS_PPDUCNT_SHFT       0

#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_SRG_PPDUVLDCNT_ADDR      BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_ADDR
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_SRG_PPDUVLDCNT_MASK      0xFFFF0000                // SRG_PPDUVLDCNT[31..16]
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_SRG_PPDUVLDCNT_SHFT      16
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_NONSRG_PPDUVLDCNT_ADDR   BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_ADDR
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_NONSRG_PPDUVLDCNT_MASK   0x0000FFFF                // NONSRG_PPDUVLDCNT[15..0]
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_NONSRG_PPDUVLDCNT_SHFT   0

#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_USED_CNT_TH_ADDR         BN0_WF_RMAC_TOP_SRT_CTRL0_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_USED_CNT_TH_MASK         0x7FFF0000                // SRT_USED_CNT_TH[30..16]
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_USED_CNT_TH_SHFT         16
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_OUT_RCPI_TH_ADDR         BN0_WF_RMAC_TOP_SRT_CTRL0_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_OUT_RCPI_TH_MASK         0x0000FF00                // SRT_OUT_RCPI_TH[15..8]
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_OUT_RCPI_TH_SHFT         8
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_IN_RCPI_TH_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL0_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_IN_RCPI_TH_MASK          0x000000FF                // SRT_IN_RCPI_TH[7..0]
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_IN_RCPI_TH_SHFT          0

#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SW_PROTECT_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SW_PROTECT_MASK          0xFFFF0000                // SRT_SW_PROTECT[31..16]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SW_PROTECT_SHFT          16
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RX_HOLD_EN_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RX_HOLD_EN_MASK          0x00002000                // SRT_RX_HOLD_EN[13]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RX_HOLD_EN_SHFT          13
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_BYPASS_CTS_ACK_ADDR      BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_BYPASS_CTS_ACK_MASK      0x00001000                // SRT_BYPASS_CTS_ACK[12]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_BYPASS_CTS_ACK_SHFT      12
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ADDR_ORDER_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ADDR_ORDER_MASK          0x00000800                // SRT_ADDR_ORDER[11]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ADDR_ORDER_SHFT          11
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RESET_ADDR               BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RESET_MASK               0x00000400                // SRT_RESET[10]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RESET_SHFT               10
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SRP_ENABLE_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SRP_ENABLE_MASK          0x00000200                // SRT_SRP_ENABLE[9]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SRP_ENABLE_SHFT          9
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ENABLE_ADDR              BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ENABLE_MASK              0x00000100                // SRT_ENABLE[8]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ENABLE_SHFT              8
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_WR_ADDR             BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_WR_MASK             0x00000080                // SRT_PEER_WR[7]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_WR_SHFT             7
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_IDX_ADDR            BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_IDX_MASK            0x0000000F                // SRT_PEER_IDX[3..0]
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_IDX_SHFT            0

#define BN0_WF_RMAC_TOP_SRT_RCNT_SRT_RCNT_ADDR                 BN0_WF_RMAC_TOP_SRT_RCNT_ADDR
#define BN0_WF_RMAC_TOP_SRT_RCNT_SRT_RCNT_MASK                 0x0000FFFF                // SRT_RCNT[15..0]
#define BN0_WF_RMAC_TOP_SRT_RCNT_SRT_RCNT_SHFT                 0

#define BN0_WF_RMAC_TOP_SRT_PEER_DATA_SRT_PEER_DATA_ADDR       BN0_WF_RMAC_TOP_SRT_PEER_DATA_ADDR
#define BN0_WF_RMAC_TOP_SRT_PEER_DATA_SRT_PEER_DATA_MASK       0xFFFFFFFF                // SRT_PEER_DATA[31..0]
#define BN0_WF_RMAC_TOP_SRT_PEER_DATA_SRT_PEER_DATA_SHFT       0

#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS3_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS3_MASK        0xFF000000                // SR_RCPI_MCS3[31..24]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS3_SHFT        24
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS2_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS2_MASK        0x00FF0000                // SR_RCPI_MCS2[23..16]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS2_SHFT        16
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS1_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS1_MASK        0x0000FF00                // SR_RCPI_MCS1[15..8]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS1_SHFT        8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS0_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS0_MASK        0x000000FF                // SR_RCPI_MCS0[7..0]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS0_SHFT        0

#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS7_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS7_MASK        0xFF000000                // SR_RCPI_MCS7[31..24]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS7_SHFT        24
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS6_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS6_MASK        0x00FF0000                // SR_RCPI_MCS6[23..16]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS6_SHFT        16
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS5_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS5_MASK        0x0000FF00                // SR_RCPI_MCS5[15..8]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS5_SHFT        8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS4_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS4_MASK        0x000000FF                // SR_RCPI_MCS4[7..0]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS4_SHFT        0

#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS11_ADDR       BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS11_MASK       0xFF000000                // SR_RCPI_MCS11[31..24]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS11_SHFT       24
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS10_ADDR       BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS10_MASK       0x00FF0000                // SR_RCPI_MCS10[23..16]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS10_SHFT       16
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS9_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS9_MASK        0x0000FF00                // SR_RCPI_MCS9[15..8]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS9_SHFT        8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS8_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS8_MASK        0x000000FF                // SR_RCPI_MCS8[7..0]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS8_SHFT        0

#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_LDPC_OFST_ADDR           BN0_WF_RMAC_TOP_SR_RCPI_OFST0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_LDPC_OFST_MASK           0xF0000000                // LDPC_OFST[31..28]
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_LDPC_OFST_SHFT           28
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_STBC_OFST_ADDR           BN0_WF_RMAC_TOP_SR_RCPI_OFST0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_STBC_OFST_MASK           0x0F000000                // STBC_OFST[27..24]
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_STBC_OFST_SHFT           24
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_RXBW_OFST_ADDR           BN0_WF_RMAC_TOP_SR_RCPI_OFST0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_RXBW_OFST_MASK           0x0000FFFF                // RXBW_OFST[15..0]
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_RXBW_OFST_SHFT           0

#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_BF_OFST_ADDR             BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_BF_OFST_MASK             0x1F000000                // BF_OFST[28..24]
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_BF_OFST_SHFT             24
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_SIG_OFST_ADDR            BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_SIG_OFST_MASK            0x00FF0000                // SIG_OFST[23..16]
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_SIG_OFST_SHFT            16
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_MAC_OFST_ADDR            BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_MAC_OFST_MASK            0x0000FF00                // MAC_OFST[15..8]
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_MAC_OFST_SHFT            8
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_DCM_OFST_ADDR            BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_DCM_OFST_MASK            0x000000FF                // DCM_OFST[7..0]
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_DCM_OFST_SHFT            0

#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_ADDR        BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_MASK        0xFFFF0000                // SR_FNQ_SRP_COND_DIS[31..16]
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_SHFT        16
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_2_ADDR      BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_2_MASK      0x0000F000                // SR_FNQ_SRP_COND_DIS_2[15..12]
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_2_SHFT      12
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_NAV_TOUT_RST_ADDR    BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_NAV_TOUT_RST_MASK    0x00000800                // SR_FNQ_SRP_NAV_TOUT_RST[11]
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_NAV_TOUT_RST_SHFT    11
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_CFEND_RST_ADDR       BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_CFEND_RST_MASK       0x00000400                // SR_FNQ_SRP_CFEND_RST[10]
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_CFEND_RST_SHFT       10
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_TXOP_DUR_EN_ADDR         BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_TXOP_DUR_EN_MASK         0x00000200                // SR_FNQ_TXOP_DUR_EN[9]
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_TXOP_DUR_EN_SHFT         9
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_HDR_DUR_EN_ADDR          BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_HDR_DUR_EN_MASK          0x00000100                // SR_FNQ_HDR_DUR_EN[8]
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_HDR_DUR_EN_SHFT          8
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_PERIOD_OFST_ADDR         BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_PERIOD_OFST_MASK         0x000000FF                // SR_FNQ_PERIOD_OFST[7..0]
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_PERIOD_OFST_SHFT         0

#define BN0_WF_RMAC_TOP_SR_FRM_FILT_SR_FRM_FILT_ADDR           BN0_WF_RMAC_TOP_SR_FRM_FILT_ADDR
#define BN0_WF_RMAC_TOP_SR_FRM_FILT_SR_FRM_FILT_MASK           0xFFFFFFFF                // SR_FRM_FILT[31..0]
#define BN0_WF_RMAC_TOP_SR_FRM_FILT_SR_FRM_FILT_SHFT           0

#define BN0_WF_RMAC_TOP_SRT_CTRL2_SRT_SRCH_RA_SEL_ADDR         BN0_WF_RMAC_TOP_SRT_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL2_SRT_SRCH_RA_SEL_MASK         0xFFFFFFFF                // SRT_SRCH_RA_SEL[31..0]
#define BN0_WF_RMAC_TOP_SRT_CTRL2_SRT_SRCH_RA_SEL_SHFT         0

#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_EN_ADDR     BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_EN_MASK     0x80000000                // SR_INTERPS_EN[31]
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_EN_SHFT     31
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_EN_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_EN_MASK 0x40000000                // SR_INTERPS_DUR_LMT_EN[30]
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_EN_SHFT 30
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_ENTRY_EN_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_ENTRY_EN_MASK 0x0F000000                // SR_INTERPS_ENTRY_EN[27..24]
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_ENTRY_EN_SHFT 24
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_MASK 0x00FF0000                // SR_INTERPS_DUR_LMT[23..16]
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_SHFT 16
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_ADJ_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_ADJ_MASK 0x0000FF00                // SR_INTERPS_DUR_ADJ[15..8]
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_ADJ_SHFT 8
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_COND_DIS_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_COND_DIS_MASK 0x000000FF                // SR_INTERPS_COND_DIS[7..0]
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_COND_DIS_SHFT 0

#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY_LAT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY_LAT_MASK 0x03000000                // SR_INTERPS_ENTRY_LAT[25..24]
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY_LAT_SHFT 24
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY2_CNT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY2_CNT_MASK 0x00FF0000                // SR_INTERPS_ENTRY2_CNT[23..16]
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY2_CNT_SHFT 16
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY1_CNT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY1_CNT_MASK 0x0000FF00                // SR_INTERPS_ENTRY1_CNT[15..8]
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY1_CNT_SHFT 8
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY0_CNT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY0_CNT_MASK 0x000000FF                // SR_INTERPS_ENTRY0_CNT[7..0]
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY0_CNT_SHFT 0

#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS13_ADDR       BN0_WF_RMAC_TOP_SR_RCPI_RATE3_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS13_MASK       0x0000FF00                // SR_RCPI_MCS13[15..8]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS13_SHFT       8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS12_ADDR       BN0_WF_RMAC_TOP_SR_RCPI_RATE3_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS12_MASK       0x000000FF                // SR_RCPI_MCS12[7..0]
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS12_SHFT       0

#define BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ANTNUM_OFST_ADDR         BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ANTNUM_OFST_MASK         0xFFFFFFFF                // ANTNUM_OFST[31..0]
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ANTNUM_OFST_SHFT         0

#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_EN_ADDR                 BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_EN_MASK                 0x80000000                // COSR_EN[31]
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_EN_SHFT                 31
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_VLD_ADDR          BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_VLD_MASK          0x40000000                // COSR_FORCE_VLD[30]
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_VLD_SHFT          30
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_DUR_ADDR          BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_DUR_MASK          0x20000000                // COSR_FORCE_DUR[29]
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_DUR_SHFT          29
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_DUR_OFST_ADDR           BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_DUR_OFST_MASK           0x0000FF00                // COSR_DUR_OFST[15..8]
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_DUR_OFST_SHFT           8
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_CAT_ADDR                BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_CAT_MASK                0x000000FF                // COSR_CAT[7..0]
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_CAT_SHFT                0

#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_REMIAIN_ADDR             BN0_WF_RMAC_TOP_COSR_DUR_ADDR
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_REMIAIN_MASK             0xFFFF0000                // COSR_REMIAIN[31..16]
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_REMIAIN_SHFT             16
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_DURATION_ADDR            BN0_WF_RMAC_TOP_COSR_DUR_ADDR
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_DURATION_MASK            0x0000FFFF                // COSR_DURATION[15..0]
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_DURATION_SHFT            0

#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_DUR_SNAP_ADDR         BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_DUR_SNAP_MASK         0xFFFF0000                // RX_COSR_DUR_SNAP[31..16]
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_DUR_SNAP_SHFT         16
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_VLD_ADDR              BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_VLD_MASK              0x00008000                // RX_COSR_VLD[15]
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_VLD_SHFT              15
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_CNT_VLD_ADDR          BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_CNT_VLD_MASK          0x00004000                // RX_COSR_CNT_VLD[14]
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_CNT_VLD_SHFT          14
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_SN_ADDR               BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_SN_MASK               0x00000FF0                // RX_COSR_SN[11..4]
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_SN_SHFT               4
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_FLAG_ADDR             BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_FLAG_MASK             0x00000004                // RX_COSR_FLAG[2]
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_FLAG_SHFT             2
#define BN0_WF_RMAC_TOP_COSR_STS_RX_INTRA_BSS_PKT_ADDR         BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_INTRA_BSS_PKT_MASK         0x00000002                // RX_INTRA_BSS_PKT[1]
#define BN0_WF_RMAC_TOP_COSR_STS_RX_INTRA_BSS_PKT_SHFT         1
#define BN0_WF_RMAC_TOP_COSR_STS_COSR_OVERLAP_SR_PERIOD_ADDR   BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_COSR_OVERLAP_SR_PERIOD_MASK   0x00000001                // COSR_OVERLAP_SR_PERIOD[0]
#define BN0_WF_RMAC_TOP_COSR_STS_COSR_OVERLAP_SR_PERIOD_SHFT   0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_OMAC_31_0_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_OMAC_31_0_MASK        0xFFFFFFFF                // OMAC_31_0[31..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_OMAC_31_0_SHFT        0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_BSSID_IDX_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_BSSID_IDX_MASK        0xC0000000                // BSSID_IDX[31..30]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_BSSID_IDX_SHFT        30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_EN_ADDR          BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_EN_MASK          0x00010000                // OMAC_EN[16]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_EN_SHFT          16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_47_16_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_47_16_MASK       0x0000FFFF                // OMAC_47_16[15..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_47_16_SHFT       0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_BSSID_31_0_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_BSSID_31_0_MASK       0xFFFFFFFF                // BSSID_31_0[31..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_BSSID_31_0_SHFT       0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_EN_ADDR     BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_EN_MASK     0x80000000                // BSS_COLOR_EN[31]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_EN_SHFT     31
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_PCOLOR_EN_ADDR    BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_PCOLOR_EN_MASK    0x40000000                // BSS_PCOLOR_EN[30]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_PCOLOR_EN_SHFT    30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_MASK        0x3F000000                // BSS_COLOR[29..24]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_SHFT        24
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_EN_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_EN_MASK        0x00800000                // MBSSID_EN[23]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_EN_SHFT        23
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_BIT_MASK_ADDR  BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_BIT_MASK_MASK  0x00700000                // MBSSID_BIT_MASK[22..20]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_BIT_MASK_SHFT  20
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MODE_ADDR             BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MODE_MASK             0x000E0000                // MODE[19..17]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MODE_SHFT             17
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_EN_ADDR         BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_EN_MASK         0x00010000                // BSSID_EN[16]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_EN_SHFT         16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_47_16_ADDR      BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_47_16_MASK      0x0000FFFF                // BSSID_47_16[15..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_47_16_SHFT      0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_OMAC_31_0_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_OMAC_31_0_MASK        0xFFFFFFFF                // OMAC_31_0[31..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_OMAC_31_0_SHFT        0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_BSSID_IDX_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_BSSID_IDX_MASK        0xC0000000                // BSSID_IDX[31..30]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_BSSID_IDX_SHFT        30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_EN_ADDR          BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_EN_MASK          0x00010000                // OMAC_EN[16]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_EN_SHFT          16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_47_32_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_47_32_MASK       0x0000FFFF                // OMAC_47_32[15..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_47_32_SHFT       0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_BSSID_31_0_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_BSSID_31_0_MASK       0xFFFFFFFF                // BSSID_31_0[31..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_BSSID_31_0_SHFT       0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_EN_ADDR     BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_EN_MASK     0x80000000                // BSS_COLOR_EN[31]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_EN_SHFT     31
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_PCOLOR_EN_ADDR    BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_PCOLOR_EN_MASK    0x40000000                // BSS_PCOLOR_EN[30]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_PCOLOR_EN_SHFT    30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_MASK        0x3F000000                // BSS_COLOR[29..24]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_SHFT        24
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_EN_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_EN_MASK        0x00800000                // MBSSID_EN[23]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_EN_SHFT        23
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_BIT_MASK_ADDR  BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_BIT_MASK_MASK  0x00700000                // MBSSID_BIT_MASK[22..20]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_BIT_MASK_SHFT  20
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MODE_ADDR             BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MODE_MASK             0x000E0000                // MODE[19..17]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MODE_SHFT             17
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_EN_ADDR         BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_EN_MASK         0x00010000                // BSSID_EN[16]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_EN_SHFT         16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_47_32_ADDR      BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_47_32_MASK      0x0000FFFF                // BSSID_47_32[15..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_47_32_SHFT      0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_BITMAP_31_0_ADDR     BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_BITMAP_31_0_MASK     0xFFFFFFFF                // BITMAP_31_0[31..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_BITMAP_31_0_SHFT     0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_BITMAP_63_32_ADDR    BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_BITMAP_63_32_MASK    0xFFFFFFFF                // BITMAP_63_32[31..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_BITMAP_63_32_SHFT    0

#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_TRI_ADDR            BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_TRI_MASK            0x80000000                // ADDR_TRI[31]
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_TRI_SHFT            31
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_RD_WR_ADDR          BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_RD_WR_MASK          0x40000000                // ADDR_RD_WR[30]
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_RD_WR_SHFT          30
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_BK_RS_ADDR          BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_BK_RS_MASK          0x20000000                // ADDR_BK_RS[29]
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_BK_RS_SHFT          29
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_IDX_ADDR            BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_IDX_MASK            0x000000FF                // ADDR_IDX[7..0]
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_IDX_SHFT            0

#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR_SRAM_ARB_CLR_ADDR  BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR_SRAM_ARB_CLR_MASK  0x80000000                // ADDR_SRAM_ARB_CLR[31]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR_SRAM_ARB_CLR_SHFT  31
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_VLD_MASK_ADDR      BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_VLD_MASK_MASK      0x40000000                // SRAM_VLD_MASK[30]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_VLD_MASK_SHFT      30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SRCH_EN_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SRCH_EN_MASK       0x00000F00                // SRAM_SRCH_EN[11..8]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SRCH_EN_SHFT       8
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SIZE_TEST_ADDR     BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SIZE_TEST_MASK     0x000000FF                // SRAM_SIZE_TEST[7..0]
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SIZE_TEST_SHFT     0

#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID1_ADDR             BN0_WF_RMAC_TOP_B01AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID1_MASK             0x0FFF0000                // AID_BSSID1[27..16]
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID1_SHFT             16
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID0_ADDR             BN0_WF_RMAC_TOP_B01AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID0_MASK             0x00000FFF                // AID_BSSID0[11..0]
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID0_SHFT             0

#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID3_ADDR             BN0_WF_RMAC_TOP_B23AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID3_MASK             0x0FFF0000                // AID_BSSID3[27..16]
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID3_SHFT             16
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID2_ADDR             BN0_WF_RMAC_TOP_B23AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID2_MASK             0x00000FFF                // AID_BSSID2[11..0]
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID2_SHFT             0

#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID1_ADDR BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID1_MASK 0x01000000                // TIM_METHOD_B_EN_BSSID1[24]
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID1_SHFT 24
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID1_ADDR BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID1_MASK 0x00FF0000                // TIM_METHOD_B_N0_BSSID1[23..16]
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID1_SHFT 16
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID0_ADDR BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID0_MASK 0x00000100                // TIM_METHOD_B_EN_BSSID0[8]
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID0_SHFT 8
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID0_ADDR BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID0_MASK 0x000000FF                // TIM_METHOD_B_N0_BSSID0[7..0]
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID0_SHFT 0

#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID3_ADDR BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID3_MASK 0x01000000                // TIM_METHOD_B_EN_BSSID3[24]
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID3_SHFT 24
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID3_ADDR BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID3_MASK 0x00FF0000                // TIM_METHOD_B_N0_BSSID3[23..16]
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID3_SHFT 16
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID2_ADDR BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID2_MASK 0x00000100                // TIM_METHOD_B_EN_BSSID2[8]
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID2_SHFT 8
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID2_ADDR BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID2_MASK 0x000000FF                // TIM_METHOD_B_N0_BSSID2[7..0]
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID2_SHFT 0

#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID3_ADDR      BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID3_MASK      0xFF000000                // MBSSID_IDX_BSSID3[31..24]
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID3_SHFT      24
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID2_ADDR      BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID2_MASK      0x00FF0000                // MBSSID_IDX_BSSID2[23..16]
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID2_SHFT      16
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID1_ADDR      BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID1_MASK      0x0000FF00                // MBSSID_IDX_BSSID1[15..8]
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID1_SHFT      8
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID0_ADDR      BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID0_MASK      0x000000FF                // MBSSID_IDX_BSSID0[7..0]
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID0_SHFT      0

#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR_BSS_MBSS_SEL_ADDR   BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR_BSS_MBSS_SEL_MASK   0xFF000000                // ADDR_BSS_MBSS_SEL[31..24]
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR_BSS_MBSS_SEL_SHFT   24
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_CTRL_ADDR           BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_CTRL_MASK           0x00FF0000                // MBSS_CTRL[23..16]
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_CTRL_SHFT           16
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_VLD_MGNT_ADDR       BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_VLD_MGNT_MASK       0x0000FF00                // MBSS_VLD_MGNT[15..8]
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_VLD_MGNT_SHFT       8
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_MGNT_ADDR           BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_MGNT_MASK           0x000000FF                // MBSS_MGNT[7..0]
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_MGNT_SHFT           0

#define BN0_WF_RMAC_TOP_PQC_OPT_A3_MATCH_BAND_SEL_ADDR         BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_A3_MATCH_BAND_SEL_MASK         0x80000000                // A3_MATCH_BAND_SEL[31]
#define BN0_WF_RMAC_TOP_PQC_OPT_A3_MATCH_BAND_SEL_SHFT         31
#define BN0_WF_RMAC_TOP_PQC_OPT_BSSID_ADDR_CMP_ORDER_ADDR      BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_BSSID_ADDR_CMP_ORDER_MASK      0x40000000                // BSSID_ADDR_CMP_ORDER[30]
#define BN0_WF_RMAC_TOP_PQC_OPT_BSSID_ADDR_CMP_ORDER_SHFT      30
#define BN0_WF_RMAC_TOP_PQC_OPT_BSS_COLOR_CHK_LSIG_EN_ADDR     BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_BSS_COLOR_CHK_LSIG_EN_MASK     0x20000000                // BSS_COLOR_CHK_LSIG_EN[29]
#define BN0_WF_RMAC_TOP_PQC_OPT_BSS_COLOR_CHK_LSIG_EN_SHFT     29
#define BN0_WF_RMAC_TOP_PQC_OPT_TRIG_RX_UPD_EN_ADDR            BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_TRIG_RX_UPD_EN_MASK            0x10000000                // TRIG_RX_UPD_EN[28]
#define BN0_WF_RMAC_TOP_PQC_OPT_TRIG_RX_UPD_EN_SHFT            28
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RDP_MISC_UPD_ADDR          BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RDP_MISC_UPD_MASK          0x00000008                // PQC_RDP_MISC_UPD[3]
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RDP_MISC_UPD_SHFT          3
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RXSTREAM_UPD_ADDR          BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RXSTREAM_UPD_MASK          0x00000002                // PQC_RXSTREAM_UPD[1]
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RXSTREAM_UPD_SHFT          1
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_TSF_OSFT_UPD_ADDR          BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_TSF_OSFT_UPD_MASK          0x00000001                // PQC_TSF_OSFT_UPD[0]
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_TSF_OSFT_UPD_SHFT          0

#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VLD_BSS0_ADDR              BN0_WF_RMAC_TOP_CFOBSS0_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VLD_BSS0_MASK              0x80000000                // CFO_VLD_BSS0[31]
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VLD_BSS0_SHFT              31
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VALUE_BSS0_ADDR            BN0_WF_RMAC_TOP_CFOBSS0_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VALUE_BSS0_MASK            0x001FFFFF                // CFO_VALUE_BSS0[20..0]
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VALUE_BSS0_SHFT            0

#define BN0_WF_RMAC_TOP_TFINFO_BSS0_SS_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_SS_ALLOC_MASK              0x03F00000                // SS_ALLOC[25..20]
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_SS_ALLOC_SHFT              20
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_STBC_ADDR                  BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_STBC_MASK                  0x00080000                // STBC[19]
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_STBC_SHFT                  19
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_BW_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_BW_MASK                    0x00070000                // BW[18..16]
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_BW_SHFT                    16
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_GI_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_GI_MASK                    0x0000C000                // GI[15..14]
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_GI_SHFT                    14
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_RU_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_RU_ALLOC_MASK              0x00003FE0                // RU_ALLOC[13..5]
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_RU_ALLOC_SHFT              5
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_DCM_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_DCM_MASK                   0x00000010                // DCM[4]
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_DCM_SHFT                   4
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_MCS_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_MCS_MASK                   0x0000000F                // MCS[3..0]
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_MCS_SHFT                   0

#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VLD_BSS1_ADDR              BN0_WF_RMAC_TOP_CFOBSS1_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VLD_BSS1_MASK              0x80000000                // CFO_VLD_BSS1[31]
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VLD_BSS1_SHFT              31
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VALUE_BSS1_ADDR            BN0_WF_RMAC_TOP_CFOBSS1_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VALUE_BSS1_MASK            0x001FFFFF                // CFO_VALUE_BSS1[20..0]
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VALUE_BSS1_SHFT            0

#define BN0_WF_RMAC_TOP_TFINFO_BSS1_SS_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_SS_ALLOC_MASK              0x03F00000                // SS_ALLOC[25..20]
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_SS_ALLOC_SHFT              20
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_STBC_ADDR                  BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_STBC_MASK                  0x00080000                // STBC[19]
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_STBC_SHFT                  19
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_BW_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_BW_MASK                    0x00070000                // BW[18..16]
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_BW_SHFT                    16
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_GI_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_GI_MASK                    0x0000C000                // GI[15..14]
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_GI_SHFT                    14
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_RU_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_RU_ALLOC_MASK              0x00003FE0                // RU_ALLOC[13..5]
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_RU_ALLOC_SHFT              5
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_DCM_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_DCM_MASK                   0x00000010                // DCM[4]
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_DCM_SHFT                   4
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_MCS_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_MCS_MASK                   0x0000000F                // MCS[3..0]
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_MCS_SHFT                   0

#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VLD_BSS2_ADDR              BN0_WF_RMAC_TOP_CFOBSS2_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VLD_BSS2_MASK              0x80000000                // CFO_VLD_BSS2[31]
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VLD_BSS2_SHFT              31
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VALUE_BSS2_ADDR            BN0_WF_RMAC_TOP_CFOBSS2_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VALUE_BSS2_MASK            0x001FFFFF                // CFO_VALUE_BSS2[20..0]
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VALUE_BSS2_SHFT            0

#define BN0_WF_RMAC_TOP_TFINFO_BSS2_SS_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_SS_ALLOC_MASK              0x03F00000                // SS_ALLOC[25..20]
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_SS_ALLOC_SHFT              20
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_STBC_ADDR                  BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_STBC_MASK                  0x00080000                // STBC[19]
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_STBC_SHFT                  19
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_BW_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_BW_MASK                    0x00070000                // BW[18..16]
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_BW_SHFT                    16
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_GI_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_GI_MASK                    0x0000C000                // GI[15..14]
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_GI_SHFT                    14
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_RU_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_RU_ALLOC_MASK              0x00003FE0                // RU_ALLOC[13..5]
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_RU_ALLOC_SHFT              5
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_DCM_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_DCM_MASK                   0x00000010                // DCM[4]
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_DCM_SHFT                   4
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_MCS_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_MCS_MASK                   0x0000000F                // MCS[3..0]
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_MCS_SHFT                   0

#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VLD_BSS3_ADDR              BN0_WF_RMAC_TOP_CFOBSS3_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VLD_BSS3_MASK              0x80000000                // CFO_VLD_BSS3[31]
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VLD_BSS3_SHFT              31
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VALUE_BSS3_ADDR            BN0_WF_RMAC_TOP_CFOBSS3_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VALUE_BSS3_MASK            0x001FFFFF                // CFO_VALUE_BSS3[20..0]
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VALUE_BSS3_SHFT            0

#define BN0_WF_RMAC_TOP_TFINFO_BSS3_SS_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_SS_ALLOC_MASK              0x03F00000                // SS_ALLOC[25..20]
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_SS_ALLOC_SHFT              20
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_STBC_ADDR                  BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_STBC_MASK                  0x00080000                // STBC[19]
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_STBC_SHFT                  19
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_BW_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_BW_MASK                    0x00070000                // BW[18..16]
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_BW_SHFT                    16
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_GI_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_GI_MASK                    0x0000C000                // GI[15..14]
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_GI_SHFT                    14
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_RU_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_RU_ALLOC_MASK              0x00003FE0                // RU_ALLOC[13..5]
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_RU_ALLOC_SHFT              5
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_DCM_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_DCM_MASK                   0x00000010                // DCM[4]
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_DCM_SHFT                   4
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_MCS_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_MCS_MASK                   0x0000000F                // MCS[3..0]
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_MCS_SHFT                   0

#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_CLR_ADDR           BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_CLR_MASK           0x80000000                // RX_AIRTIME_CLR[31]
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_CLR_SHFT           31
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_EN_ADDR            BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_EN_MASK            0x40000000                // RX_AIRTIME_EN[30]
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_EN_SHFT            30
#define BN0_WF_RMAC_TOP_AIRTIME0_N2ME_CTS_RSV_OBSS_EN_ADDR     BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_N2ME_CTS_RSV_OBSS_EN_MASK     0x00200000                // N2ME_CTS_RSV_OBSS_EN[21]
#define BN0_WF_RMAC_TOP_AIRTIME0_N2ME_CTS_RSV_OBSS_EN_SHFT     21
#define BN0_WF_RMAC_TOP_AIRTIME0_ED_OFFSET_ADDR                BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_ED_OFFSET_MASK                0x001F0000                // ED_OFFSET[20..16]
#define BN0_WF_RMAC_TOP_AIRTIME0_ED_OFFSET_SHFT                16
#define BN0_WF_RMAC_TOP_AIRTIME0_OBSS_BACKOFF_ADDR             BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_OBSS_BACKOFF_MASK             0x0000FFFF                // OBSS_BACKOFF[15..0]
#define BN0_WF_RMAC_TOP_AIRTIME0_OBSS_BACKOFF_SHFT             0

#define BN0_WF_RMAC_TOP_AIRTIME1_NONQOSD_BACKOFF_ADDR          BN0_WF_RMAC_TOP_AIRTIME1_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME1_NONQOSD_BACKOFF_MASK          0xFFFF0000                // NONQOSD_BACKOFF[31..16]
#define BN0_WF_RMAC_TOP_AIRTIME1_NONQOSD_BACKOFF_SHFT          16
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_EN_ADDR         BN0_WF_RMAC_TOP_AIRTIME1_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_EN_MASK         0x00000100                // SW_OBSS_BAND0_EN[8]
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_EN_SHFT         8
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_ADDR            BN0_WF_RMAC_TOP_AIRTIME1_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_MASK            0x000000FF                // SW_OBSS_BAND0[7..0]
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_SHFT            0

#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_EN_ADDR      BN0_WF_RMAC_TOP_AIRTIME2_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_EN_MASK      0x00000100                // SW_NONWIFI_BAND0_EN[8]
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_EN_SHFT      8
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_ADDR         BN0_WF_RMAC_TOP_AIRTIME2_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_MASK         0x000000FF                // SW_NONWIFI_BAND0[7..0]
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_SHFT         0

#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID1_BACKOFF_ADDR         BN0_WF_RMAC_TOP_AIRTIME3_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID1_BACKOFF_MASK         0xFFFF0000                // WMM_QID1_BACKOFF[31..16]
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID1_BACKOFF_SHFT         16
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID0_BACKOFF_ADDR         BN0_WF_RMAC_TOP_AIRTIME3_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID0_BACKOFF_MASK         0x0000FFFF                // WMM_QID0_BACKOFF[15..0]
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID0_BACKOFF_SHFT         0

#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID3_BACKOFF_ADDR         BN0_WF_RMAC_TOP_AIRTIME4_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID3_BACKOFF_MASK         0xFFFF0000                // WMM_QID3_BACKOFF[31..16]
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID3_BACKOFF_SHFT         16
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID2_BACKOFF_ADDR         BN0_WF_RMAC_TOP_AIRTIME4_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID2_BACKOFF_MASK         0x0000FFFF                // WMM_QID2_BACKOFF[15..0]
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID2_BACKOFF_SHFT         0

#define BN0_WF_RMAC_TOP_AIRTIME13_RX0_AIRTIME_NONWIFI_ADDR     BN0_WF_RMAC_TOP_AIRTIME13_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME13_RX0_AIRTIME_NONWIFI_MASK     0x001FFFFF                // RX0_AIRTIME_NONWIFI[20..0]
#define BN0_WF_RMAC_TOP_AIRTIME13_RX0_AIRTIME_NONWIFI_SHFT     0

#define BN0_WF_RMAC_TOP_AIRTIME14_RX0_AIRTIME_OBSS_ADDR        BN0_WF_RMAC_TOP_AIRTIME14_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME14_RX0_AIRTIME_OBSS_MASK        0x001FFFFF                // RX0_AIRTIME_OBSS[20..0]
#define BN0_WF_RMAC_TOP_AIRTIME14_RX0_AIRTIME_OBSS_SHFT        0

#define BN0_WF_RMAC_TOP_FS0CR_SC_0_EN_ADDR                     BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_EN_MASK                     0x80000000                // SC_0_EN[31]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_EN_SHFT                     31
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_AMPDU_GT_64_BLK_EN_ADDR     BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_AMPDU_GT_64_BLK_EN_MASK     0x40000000                // SC_0_AMPDU_GT_64_BLK_EN[30]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_AMPDU_GT_64_BLK_EN_SHFT     30
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_RPTR_AUTO_DIS_ADDR BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_RPTR_AUTO_DIS_MASK 0x20000000                // SC_0_BA_CLR_BY_A1_RPTR_AUTO_DIS[29]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_RPTR_AUTO_DIS_SHFT 29
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_COMP_EN_ADDR   BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_COMP_EN_MASK   0x10000000                // SC_0_BA_CLR_BY_A1_COMP_EN[28]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_COMP_EN_SHFT   28
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_SKIP_POLICY_CHK_EN_ADDR  BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_SKIP_POLICY_CHK_EN_MASK  0x08000000                // SC_0_BA_SKIP_POLICY_CHK_EN[27]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_SKIP_POLICY_CHK_EN_SHFT  27
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_TMP_CREATE_DIS_ADDR      BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_TMP_CREATE_DIS_MASK      0x04000000                // SC_0_BA_TMP_CREATE_DIS[26]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_TMP_CREATE_DIS_SHFT      26
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_COND3_EN_ADDR            BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_COND3_EN_MASK            0x02000000                // SC_0_BA_COND3_EN[25]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_COND3_EN_SHFT            25
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_QOSDNULL_BA_BYPASS_ADDR     BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_QOSDNULL_BA_BYPASS_MASK     0x01000000                // SC_0_QOSDNULL_BA_BYPASS[24]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_QOSDNULL_BA_BYPASS_SHFT     24
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_HEMU_RST_BA_EN_ADDR         BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_HEMU_RST_BA_EN_MASK         0x00800000                // SC_0_HEMU_RST_BA_EN[23]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_HEMU_RST_BA_EN_SHFT         23
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_NOACK_BA_BYPASS_ADDR        BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_NOACK_BA_BYPASS_MASK        0x00400000                // SC_0_NOACK_BA_BYPASS[22]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_NOACK_BA_BYPASS_SHFT        22
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_MSBA_BA128_DIS_ADDR         BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_MSBA_BA128_DIS_MASK         0x00200000                // SC_0_MSBA_BA128_DIS[21]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_MSBA_BA128_DIS_SHFT         21
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_DATA_RST_EN_ADDR         BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_DATA_RST_EN_MASK         0x00100000                // SC_0_BA_DATA_RST_EN[20]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_DATA_RST_EN_SHFT         20
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_MLO_RST_EN_ADDR          BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_MLO_RST_EN_MASK          0x00080000                // SC_0_BA_MLO_RST_EN[19]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_MLO_RST_EN_SHFT          19
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_REPT_MODE_ADDR           BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_REPT_MODE_MASK           0x00040000                // SC_0_BA_REPT_MODE[18]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_REPT_MODE_SHFT           18
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_RSVD_ADDR                   BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_RSVD_MASK                   0x000000FF                // SC_0_RSVD[7..0]
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_RSVD_SHFT                   0

#define BN0_WF_RMAC_TOP_RSVD0_RSVD0_ADDR                       BN0_WF_RMAC_TOP_RSVD0_ADDR
#define BN0_WF_RMAC_TOP_RSVD0_RSVD0_MASK                       0xFFFFFFFF                // RSVD0[31..0]
#define BN0_WF_RMAC_TOP_RSVD0_RSVD0_SHFT                       0

#define BN0_WF_RMAC_TOP_RSVD1_RSVD1_ADDR                       BN0_WF_RMAC_TOP_RSVD1_ADDR
#define BN0_WF_RMAC_TOP_RSVD1_RSVD1_MASK                       0xFFFFFFFF                // RSVD1[31..0]
#define BN0_WF_RMAC_TOP_RSVD1_RSVD1_SHFT                       0

#define BN0_WF_RMAC_TOP_RCPI0_MOVING_AVERAGE_ENABLE0_ADDR      BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_MOVING_AVERAGE_ENABLE0_MASK      0x80000000                // MOVING_AVERAGE_ENABLE0[31]
#define BN0_WF_RMAC_TOP_RCPI0_MOVING_AVERAGE_ENABLE0_SHFT      31
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_SOURCE0_ADDR                BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_SOURCE0_MASK                0x70000000                // RCPI_SOURCE0[30..28]
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_SOURCE0_SHFT                28
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_BSS_SOURCE0_ADDR            BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_BSS_SOURCE0_MASK            0x0C000000                // RCPI_BSS_SOURCE0[27..26]
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_BSS_SOURCE0_SHFT            26
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_HIGH_THRESHOLD0_ADDR    BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_HIGH_THRESHOLD0_MASK    0x03FF0000                // RCPI_CCK_HIGH_THRESHOLD0[25..16]
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_HIGH_THRESHOLD0_SHFT    16
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MOVING_AVERAGE_PARAMETER0_ADDR BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MOVING_AVERAGE_PARAMETER0_MASK 0x0000C000                // RCPI_MOVING_AVERAGE_PARAMETER0[15..14]
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MOVING_AVERAGE_PARAMETER0_SHFT 14
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MODE_BSS0_ADDR              BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MODE_BSS0_MASK              0x00003800                // RCPI_MODE_BSS0[13..11]
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MODE_BSS0_SHFT              11
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_VIOLATE_STS_BSS0_ADDR       BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_VIOLATE_STS_BSS0_MASK       0x00000400                // RCPI_VIOLATE_STS_BSS0[10]
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_VIOLATE_STS_BSS0_SHFT       10
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_LOW_THRESHOLD0_ADDR     BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_LOW_THRESHOLD0_MASK     0x000003FF                // RCPI_CCK_LOW_THRESHOLD0[9..0]
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_LOW_THRESHOLD0_SHFT     0

#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD0_VLD0_HIGH_ADDR   BN0_WF_RMAC_TOP_RCPI3_ADDR
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD0_VLD0_HIGH_MASK   0x0C000000                // RCPI_THRESHOLD0_VLD0_HIGH[27..26]
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD0_VLD0_HIGH_SHFT   26
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_HIGH_THRESHOLD0_OFDM_ADDR   BN0_WF_RMAC_TOP_RCPI3_ADDR
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_HIGH_THRESHOLD0_OFDM_MASK   0x03FF0000                // RCPI_HIGH_THRESHOLD0_OFDM[25..16]
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_HIGH_THRESHOLD0_OFDM_SHFT   16
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD_VLD0_LOW_ADDR     BN0_WF_RMAC_TOP_RCPI3_ADDR
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD_VLD0_LOW_MASK     0x0000FC00                // RCPI_THRESHOLD_VLD0_LOW[15..10]
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD_VLD0_LOW_SHFT     10
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_LOW_THRESHOLD0_OFDM_ADDR    BN0_WF_RMAC_TOP_RCPI3_ADDR
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_LOW_THRESHOLD0_OFDM_MASK    0x000003FF                // RCPI_LOW_THRESHOLD0_OFDM[9..0]
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_LOW_THRESHOLD0_OFDM_SHFT    0

#define BN0_WF_RMAC_TOP_RCPI2_MOVING_AVERAGE_ENABLE1_ADDR      BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_MOVING_AVERAGE_ENABLE1_MASK      0x80000000                // MOVING_AVERAGE_ENABLE1[31]
#define BN0_WF_RMAC_TOP_RCPI2_MOVING_AVERAGE_ENABLE1_SHFT      31
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_SOURCE1_ADDR                BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_SOURCE1_MASK                0x70000000                // RCPI_SOURCE1[30..28]
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_SOURCE1_SHFT                28
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_BSS_SOURCE1_ADDR            BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_BSS_SOURCE1_MASK            0x0C000000                // RCPI_BSS_SOURCE1[27..26]
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_BSS_SOURCE1_SHFT            26
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_HIGH_THRESHOLD1_ADDR    BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_HIGH_THRESHOLD1_MASK    0x03FF0000                // RCPI_CCK_HIGH_THRESHOLD1[25..16]
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_HIGH_THRESHOLD1_SHFT    16
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MOVING_AVERAGE_PARAMETER1_ADDR BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MOVING_AVERAGE_PARAMETER1_MASK 0x0000C000                // RCPI_MOVING_AVERAGE_PARAMETER1[15..14]
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MOVING_AVERAGE_PARAMETER1_SHFT 14
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MODE_BSS1_ADDR              BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MODE_BSS1_MASK              0x00003800                // RCPI_MODE_BSS1[13..11]
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MODE_BSS1_SHFT              11
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_VIOLATE_STS_BSS1_ADDR       BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_VIOLATE_STS_BSS1_MASK       0x00000400                // RCPI_VIOLATE_STS_BSS1[10]
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_VIOLATE_STS_BSS1_SHFT       10
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_LOW_THRESHOLD1_ADDR     BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_LOW_THRESHOLD1_MASK     0x000003FF                // RCPI_CCK_LOW_THRESHOLD1[9..0]
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_LOW_THRESHOLD1_SHFT     0

#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_HIGH_ADDR    BN0_WF_RMAC_TOP_RCPI9_ADDR
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_HIGH_MASK    0x0C000000                // RCPI_THRESHOLD_VLD1_HIGH[27..26]
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_HIGH_SHFT    26
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_HIGH_THRESHOLD1_OFDM_ADDR   BN0_WF_RMAC_TOP_RCPI9_ADDR
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_HIGH_THRESHOLD1_OFDM_MASK   0x03FF0000                // RCPI_HIGH_THRESHOLD1_OFDM[25..16]
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_HIGH_THRESHOLD1_OFDM_SHFT   16
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_LOW_ADDR     BN0_WF_RMAC_TOP_RCPI9_ADDR
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_LOW_MASK     0x0000FC00                // RCPI_THRESHOLD_VLD1_LOW[15..10]
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_LOW_SHFT     10
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_LOW_THRESHOLD1_OFDM_ADDR    BN0_WF_RMAC_TOP_RCPI9_ADDR
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_LOW_THRESHOLD1_OFDM_MASK    0x000003FF                // RCPI_LOW_THRESHOLD1_OFDM[9..0]
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_LOW_THRESHOLD1_OFDM_SHFT    0

#define BN0_WF_RMAC_TOP_RCPI4_MOVING_AVERAGE_ENABLE2_ADDR      BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_MOVING_AVERAGE_ENABLE2_MASK      0x80000000                // MOVING_AVERAGE_ENABLE2[31]
#define BN0_WF_RMAC_TOP_RCPI4_MOVING_AVERAGE_ENABLE2_SHFT      31
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_SOURCE2_ADDR                BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_SOURCE2_MASK                0x70000000                // RCPI_SOURCE2[30..28]
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_SOURCE2_SHFT                28
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_BSS_SOURCE2_ADDR            BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_BSS_SOURCE2_MASK            0x0C000000                // RCPI_BSS_SOURCE2[27..26]
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_BSS_SOURCE2_SHFT            26
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_HIGH_THRESHOLD2_ADDR    BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_HIGH_THRESHOLD2_MASK    0x03FF0000                // RCPI_CCK_HIGH_THRESHOLD2[25..16]
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_HIGH_THRESHOLD2_SHFT    16
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MOVING_AVERAGE_PARAMETER2_ADDR BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MOVING_AVERAGE_PARAMETER2_MASK 0x0000C000                // RCPI_MOVING_AVERAGE_PARAMETER2[15..14]
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MOVING_AVERAGE_PARAMETER2_SHFT 14
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MODE_BSS2_ADDR              BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MODE_BSS2_MASK              0x00003800                // RCPI_MODE_BSS2[13..11]
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MODE_BSS2_SHFT              11
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_VIOLATE_STS_BSS2_ADDR       BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_VIOLATE_STS_BSS2_MASK       0x00000400                // RCPI_VIOLATE_STS_BSS2[10]
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_VIOLATE_STS_BSS2_SHFT       10
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_LOW_THRESHOLD2_ADDR     BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_LOW_THRESHOLD2_MASK     0x000003FF                // RCPI_CCK_LOW_THRESHOLD2[9..0]
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_LOW_THRESHOLD2_SHFT     0

#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_HIGH_ADDR    BN0_WF_RMAC_TOP_RCPI7_ADDR
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_HIGH_MASK    0x0C000000                // RCPI_THRESHOLD_VLD2_HIGH[27..26]
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_HIGH_SHFT    26
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_HIGH_THRESHOLD2_OFDM_ADDR   BN0_WF_RMAC_TOP_RCPI7_ADDR
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_HIGH_THRESHOLD2_OFDM_MASK   0x03FF0000                // RCPI_HIGH_THRESHOLD2_OFDM[25..16]
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_HIGH_THRESHOLD2_OFDM_SHFT   16
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_LOW_ADDR     BN0_WF_RMAC_TOP_RCPI7_ADDR
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_LOW_MASK     0x0000FC00                // RCPI_THRESHOLD_VLD2_LOW[15..10]
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_LOW_SHFT     10
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_LOW_THRESHOLD2_OFDM_ADDR    BN0_WF_RMAC_TOP_RCPI7_ADDR
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_LOW_THRESHOLD2_OFDM_MASK    0x000003FF                // RCPI_LOW_THRESHOLD2_OFDM[9..0]
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_LOW_THRESHOLD2_OFDM_SHFT    0

#define BN0_WF_RMAC_TOP_RCPI6_MOVING_AVERAGE_ENABLE3_ADDR      BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_MOVING_AVERAGE_ENABLE3_MASK      0x80000000                // MOVING_AVERAGE_ENABLE3[31]
#define BN0_WF_RMAC_TOP_RCPI6_MOVING_AVERAGE_ENABLE3_SHFT      31
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_SOURCE3_ADDR                BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_SOURCE3_MASK                0x70000000                // RCPI_SOURCE3[30..28]
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_SOURCE3_SHFT                28
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_BSS_SOURCE3_ADDR            BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_BSS_SOURCE3_MASK            0x0C000000                // RCPI_BSS_SOURCE3[27..26]
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_BSS_SOURCE3_SHFT            26
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_HIGH_THRESHOLD3_ADDR    BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_HIGH_THRESHOLD3_MASK    0x03FF0000                // RCPI_CCK_HIGH_THRESHOLD3[25..16]
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_HIGH_THRESHOLD3_SHFT    16
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MOVING_AVERAGE_PARAMETER3_ADDR BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MOVING_AVERAGE_PARAMETER3_MASK 0x0000C000                // RCPI_MOVING_AVERAGE_PARAMETER3[15..14]
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MOVING_AVERAGE_PARAMETER3_SHFT 14
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MODE_BSS3_ADDR              BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MODE_BSS3_MASK              0x00003800                // RCPI_MODE_BSS3[13..11]
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MODE_BSS3_SHFT              11
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_VIOLATE_STS_BSS3_ADDR       BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_VIOLATE_STS_BSS3_MASK       0x00000400                // RCPI_VIOLATE_STS_BSS3[10]
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_VIOLATE_STS_BSS3_SHFT       10
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_LOW_THRESHOLD3_ADDR     BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_LOW_THRESHOLD3_MASK     0x000003FF                // RCPI_CCK_LOW_THRESHOLD3[9..0]
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_LOW_THRESHOLD3_SHFT     0

#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_HIGH_ADDR   BN0_WF_RMAC_TOP_RCPI11_ADDR
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_HIGH_MASK   0x0C000000                // RCPI_THRESHOLD_VLD3_HIGH[27..26]
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_HIGH_SHFT   26
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_HIGH_THRESHOLD3_OFDM_ADDR  BN0_WF_RMAC_TOP_RCPI11_ADDR
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_HIGH_THRESHOLD3_OFDM_MASK  0x03FF0000                // RCPI_HIGH_THRESHOLD3_OFDM[25..16]
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_HIGH_THRESHOLD3_OFDM_SHFT  16
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_LOW_ADDR    BN0_WF_RMAC_TOP_RCPI11_ADDR
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_LOW_MASK    0x0000FC00                // RCPI_THRESHOLD_VLD3_LOW[15..10]
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_LOW_SHFT    10
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_LOW_THRESHOLD3_OFDM_ADDR   BN0_WF_RMAC_TOP_RCPI11_ADDR
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_LOW_THRESHOLD3_OFDM_MASK   0x000003FF                // RCPI_LOW_THRESHOLD3_OFDM[9..0]
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_LOW_THRESHOLD3_OFDM_SHFT   0

#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_YN_ADDR   BN0_WF_RMAC_TOP_LRCPITMPCCK0_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_YN_MASK   0x7FFF0000                // BSSID0_CCK_RCPI_YN[30..16]
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_YN_SHFT   16
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPCCK0_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_VALUE_MASK 0x000003FF                // BSSID0_CCK_RCPI_VALUE[9..0]
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_VALUE_SHFT 0

#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_YN_ADDR   BN0_WF_RMAC_TOP_LRCPITMPCCK1_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_YN_MASK   0x7FFF0000                // BSSID1_CCK_RCPI_YN[30..16]
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_YN_SHFT   16
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPCCK1_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_VALUE_MASK 0x000003FF                // BSSID1_CCK_RCPI_VALUE[9..0]
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_VALUE_SHFT 0

#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_YN_ADDR   BN0_WF_RMAC_TOP_LRCPITMPCCK2_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_YN_MASK   0x7FFF0000                // BSSID2_CCK_RCPI_YN[30..16]
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_YN_SHFT   16
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPCCK2_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_VALUE_MASK 0x000003FF                // BSSID2_CCK_RCPI_VALUE[9..0]
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_VALUE_SHFT 0

#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_YN_ADDR   BN0_WF_RMAC_TOP_LRCPITMPCCK3_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_YN_MASK   0x7FFF0000                // BSSID3_CCK_RCPI_YN[30..16]
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_YN_SHFT   16
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPCCK3_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_VALUE_MASK 0x000003FF                // BSSID3_CCK_RCPI_VALUE[9..0]
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_VALUE_SHFT 0

#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_YN_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM0_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_YN_MASK 0x7FFF0000                // BSSID0_OFDM_RCPI_YN[30..16]
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_YN_SHFT 16
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM0_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_VALUE_MASK 0x000003FF                // BSSID0_OFDM_RCPI_VALUE[9..0]
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_VALUE_SHFT 0

#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_YN_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM1_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_YN_MASK 0x7FFF0000                // BSSID1_OFDM_RCPI_YN[30..16]
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_YN_SHFT 16
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM1_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_VALUE_MASK 0x000003FF                // BSSID1_OFDM_RCPI_VALUE[9..0]
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_VALUE_SHFT 0

#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_YN_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM2_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_YN_MASK 0x7FFF0000                // BSSID2_OFDM_RCPI_YN[30..16]
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_YN_SHFT 16
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM2_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_VALUE_MASK 0x000003FF                // BSSID2_OFDM_RCPI_VALUE[9..0]
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_VALUE_SHFT 0

#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_YN_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM3_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_YN_MASK 0x7FFF0000                // BSSID3_OFDM_RCPI_YN[30..16]
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_YN_SHFT 16
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM3_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_VALUE_MASK 0x000003FF                // BSSID3_OFDM_RCPI_VALUE[9..0]
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_VALUE_SHFT 0

#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_CFG_RCPI_DBDC_EN_ADDR     BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_CFG_RCPI_DBDC_EN_MASK     0x80000000                // CFG_RCPI_DBDC_EN[31]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_CFG_RCPI_DBDC_EN_SHFT     31
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_FORCE_RCPI_ANT_VLD_ADDR   BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_FORCE_RCPI_ANT_VLD_MASK   0x0F000000                // FORCE_RCPI_ANT_VLD[27..24]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_FORCE_RCPI_ANT_VLD_SHFT   24
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_RCPI_ANT_VLD_MASK_ADDR    BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_RCPI_ANT_VLD_MASK_MASK    0x000F0000                // RCPI_ANT_VLD_MASK[19..16]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_RCPI_ANT_VLD_MASK_SHFT    16
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_REQ_MASK 0x00008000                // BSSID0_OFDM_IND_RCPI_REQ[15]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_REQ_SHFT 15
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_REQ_MASK 0x00004000                // BSSID0_CCK_IND_RCPI_REQ[14]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_REQ_SHFT 14
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_REQ_MASK 0x00002000                // BSSID1_OFDM_IND_RCPI_REQ[13]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_REQ_SHFT 13
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_REQ_MASK 0x00001000                // BSSID1_CCK_IND_RCPI_REQ[12]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_REQ_SHFT 12
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_REQ_MASK 0x00000800                // BSSID2_OFDM_IND_RCPI_REQ[11]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_REQ_SHFT 11
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_REQ_MASK 0x00000400                // BSSID2_CCK_IND_RCPI_REQ[10]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_REQ_SHFT 10
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_REQ_MASK 0x00000200                // BSSID3_OFDM_IND_RCPI_REQ[9]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_REQ_SHFT 9
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_REQ_MASK 0x00000100                // BSSID3_CCK_IND_RCPI_REQ[8]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_REQ_SHFT 8
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_MA_VLD_MASK 0x00000080                // BSSID0_OFDM_IND_RCPI_MA_VLD[7]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_MA_VLD_SHFT 7
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_MA_VLD_MASK 0x00000040                // BSSID0_CCK_IND_RCPI_MA_VLD[6]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_MA_VLD_SHFT 6
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_MA_VLD_MASK 0x00000020                // BSSID1_OFDM_IND_RCPI_MA_VLD[5]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_MA_VLD_SHFT 5
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_MA_VLD_MASK 0x00000010                // BSSID1_CCK_IND_RCPI_MA_VLD[4]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_MA_VLD_SHFT 4
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_MA_VLD_MASK 0x00000008                // BSSID2_OFDM_IND_RCPI_MA_VLD[3]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_MA_VLD_SHFT 3
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_MA_VLD_MASK 0x00000004                // BSSID2_CCK_IND_RCPI_MA_VLD[2]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_MA_VLD_SHFT 2
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_MA_VLD_MASK 0x00000002                // BSSID3_OFDM_IND_RCPI_MA_VLD[1]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_MA_VLD_SHFT 1
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_MA_VLD_MASK 0x00000001                // BSSID3_CCK_IND_RCPI_MA_VLD[0]
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_MA_VLD_SHFT 0

#define BN0_WF_RMAC_TOP_RMACDR_RMAC_DMY_31_0_ADDR              BN0_WF_RMAC_TOP_RMACDR_ADDR
#define BN0_WF_RMAC_TOP_RMACDR_RMAC_DMY_31_0_MASK              0xFFFFFFFF                // RMAC_DMY_31_0[31..0]
#define BN0_WF_RMAC_TOP_RMACDR_RMAC_DMY_31_0_SHFT              0

#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_MODE_ADDR      BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_MODE_MASK      0xC0000000                // RX_EARLY_TERMINATE_MODE[31..30]
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_MODE_SHFT      30
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_TIME_3_0_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_TIME_3_0_MASK  0x38000000                // RX_EARLY_TERMINATE_TIME_3_0[29..27]
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_TIME_3_0_SHFT  27
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID3_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID3_MASK  0x00080000                // HT_PCO_PHASE_SKIP_EN_BSSID3[19]
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID3_SHFT  19
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID3_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID3_MASK    0x00040000                // BCN_CONTENT_CHK_EN_BSSID3[18]
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID3_SHFT    18
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID2_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID2_MASK  0x00020000                // HT_PCO_PHASE_SKIP_EN_BSSID2[17]
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID2_SHFT  17
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID2_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID2_MASK    0x00010000                // BCN_CONTENT_CHK_EN_BSSID2[16]
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID2_SHFT    16
#define BN0_WF_RMAC_TOP_RMCR_P2P_OUI_TYPE_7_0_ADDR             BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_P2P_OUI_TYPE_7_0_MASK             0x0000FF00                // P2P_OUI_TYPE_7_0[15..8]
#define BN0_WF_RMAC_TOP_RMCR_P2P_OUI_TYPE_7_0_SHFT             8
#define BN0_WF_RMAC_TOP_RMCR_BCN_WO_TIM_IE_SEL_ADDR            BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_WO_TIM_IE_SEL_MASK            0x00000080                // BCN_WO_TIM_IE_SEL[7]
#define BN0_WF_RMAC_TOP_RMCR_BCN_WO_TIM_IE_SEL_SHFT            7
#define BN0_WF_RMAC_TOP_RMCR_RESP_BA_IF_RX_BAR_W_NOACK_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_RESP_BA_IF_RX_BAR_W_NOACK_MASK    0x00000040                // RESP_BA_IF_RX_BAR_W_NOACK[6]
#define BN0_WF_RMAC_TOP_RMCR_RESP_BA_IF_RX_BAR_W_NOACK_SHFT    6
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID1_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID1_MASK  0x00000020                // HT_PCO_PHASE_SKIP_EN_BSSID1[5]
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID1_SHFT  5
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID1_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID1_MASK    0x00000010                // BCN_CONTENT_CHK_EN_BSSID1[4]
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID1_SHFT    4
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID0_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID0_MASK  0x00000008                // HT_PCO_PHASE_SKIP_EN_BSSID0[3]
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID0_SHFT  3
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID0_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID0_MASK    0x00000004                // BCN_CONTENT_CHK_EN_BSSID0[2]
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID0_SHFT    2
#define BN0_WF_RMAC_TOP_RMCR_RX_NOACK_CTRL_ADDR                BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_RX_NOACK_CTRL_MASK                0x00000001                // RX_NOACK_CTRL[0]
#define BN0_WF_RMAC_TOP_RMCR_RX_NOACK_CTRL_SHFT                0

#define BN0_WF_RMAC_TOP_MORE_BSR_FIRST_LAT_EN_ADDR             BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_BSR_FIRST_LAT_EN_MASK             0x20000000                // BSR_FIRST_LAT_EN[29]
#define BN0_WF_RMAC_TOP_MORE_BSR_FIRST_LAT_EN_SHFT             29
#define BN0_WF_RMAC_TOP_MORE_DROP_UC2ME_BSSID_UNMATCH_ADDR     BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_DROP_UC2ME_BSSID_UNMATCH_MASK     0x08000000                // DROP_UC2ME_BSSID_UNMATCH[27]
#define BN0_WF_RMAC_TOP_MORE_DROP_UC2ME_BSSID_UNMATCH_SHFT     27
#define BN0_WF_RMAC_TOP_MORE_DROP_NDP_ADDR                     BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_DROP_NDP_MASK                     0x04000000                // DROP_NDP[26]
#define BN0_WF_RMAC_TOP_MORE_DROP_NDP_SHFT                     26
#define BN0_WF_RMAC_TOP_MORE_Freerun_40MCK_en_ADDR             BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_Freerun_40MCK_en_MASK             0x01000000                // Freerun_40MCK_en[24]
#define BN0_WF_RMAC_TOP_MORE_Freerun_40MCK_en_SHFT             24
#define BN0_WF_RMAC_TOP_MORE_MAC2PHY_RXD_ACK_BEHAVIOR_ADDR     BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_MAC2PHY_RXD_ACK_BEHAVIOR_MASK     0x00800000                // MAC2PHY_RXD_ACK_BEHAVIOR[23]
#define BN0_WF_RMAC_TOP_MORE_MAC2PHY_RXD_ACK_BEHAVIOR_SHFT     23
#define BN0_WF_RMAC_TOP_MORE_DIS_RMAC_FAKE_MDRDY_ADDR          BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_DIS_RMAC_FAKE_MDRDY_MASK          0x00400000                // DIS_RMAC_FAKE_MDRDY[22]
#define BN0_WF_RMAC_TOP_MORE_DIS_RMAC_FAKE_MDRDY_SHFT          22
#define BN0_WF_RMAC_TOP_MORE_RMAC_BTEN_RESULT_SEL_ADDR         BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_RMAC_BTEN_RESULT_SEL_MASK         0x00200000                // RMAC_BTEN_RESULT_SEL[21]
#define BN0_WF_RMAC_TOP_MORE_RMAC_BTEN_RESULT_SEL_SHFT         21
#define BN0_WF_RMAC_TOP_MORE_RMAC_CR_NO_VEC2_ADDR              BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_RMAC_CR_NO_VEC2_MASK              0x00100000                // RMAC_CR_NO_VEC2[20]
#define BN0_WF_RMAC_TOP_MORE_RMAC_CR_NO_VEC2_SHFT              20
#define BN0_WF_RMAC_TOP_MORE_RX_NDP_CNT_OUTOFLEN_EN_ADDR       BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_RX_NDP_CNT_OUTOFLEN_EN_MASK       0x00008000                // RX_NDP_CNT_OUTOFLEN_EN[15]
#define BN0_WF_RMAC_TOP_MORE_RX_NDP_CNT_OUTOFLEN_EN_SHFT       15
#define BN0_WF_RMAC_TOP_MORE_RX_OUTOFLEN_CNT_FIFOFULL_EN_ADDR  BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_RX_OUTOFLEN_CNT_FIFOFULL_EN_MASK  0x00004000                // RX_OUTOFLEN_CNT_FIFOFULL_EN[14]
#define BN0_WF_RMAC_TOP_MORE_RX_OUTOFLEN_CNT_FIFOFULL_EN_SHFT  14
#define BN0_WF_RMAC_TOP_MORE_MPDU_LEN_COMPARE_13_0_ADDR        BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_MPDU_LEN_COMPARE_13_0_MASK        0x00003FFF                // MPDU_LEN_COMPARE_13_0[13..0]
#define BN0_WF_RMAC_TOP_MORE_MPDU_LEN_COMPARE_13_0_SHFT        0

#define BN0_WF_RMAC_TOP_MISC_RMAC_CR_RX_HOLD_VALUE_ADDR        BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_RMAC_CR_RX_HOLD_VALUE_MASK        0xF0000000                // RMAC_CR_RX_HOLD_VALUE[31..28]
#define BN0_WF_RMAC_TOP_MISC_RMAC_CR_RX_HOLD_VALUE_SHFT        28
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT1_SEL_ADDR           BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT1_SEL_MASK           0x08000000                // SIGNALING_PKT1_SEL[27]
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT1_SEL_SHFT           27
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT0_SEL_ADDR           BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT0_SEL_MASK           0x04000000                // SIGNALING_PKT0_SEL[26]
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT0_SEL_SHFT           26
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA1_SEL_ADDR            BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA1_SEL_MASK            0x02000000                // SIGNALING_TA1_SEL[25]
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA1_SEL_SHFT            25
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA0_SEL_ADDR            BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA0_SEL_MASK            0x01000000                // SIGNALING_TA0_SEL[24]
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA0_SEL_SHFT            24
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_SW_ADDR BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_SW_MASK 0x00F00000                // TSF_HDREND_TO_PLDEND_OFST_SW[23..20]
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_SW_SHFT 20
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_EN_ADDR BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_EN_MASK 0x00080000                // TSF_HDREND_TO_PLDEND_OFST_EN[19]
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_EN_SHFT 19
#define BN0_WF_RMAC_TOP_MISC_BA_TMP_CREATE_DIS_ADDR            BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_BA_TMP_CREATE_DIS_MASK            0x00020000                // BA_TMP_CREATE_DIS[17]
#define BN0_WF_RMAC_TOP_MISC_BA_TMP_CREATE_DIS_SHFT            17
#define BN0_WF_RMAC_TOP_MISC_PSMP_DUR_SEL_ADDR                 BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_PSMP_DUR_SEL_MASK                 0x00010000                // PSMP_DUR_SEL[16]
#define BN0_WF_RMAC_TOP_MISC_PSMP_DUR_SEL_SHFT                 16
#define BN0_WF_RMAC_TOP_MISC_DROP_THRESHOLD_ADDR               BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_DROP_THRESHOLD_MASK               0x0000FFFF                // DROP_THRESHOLD[15..0]
#define BN0_WF_RMAC_TOP_MISC_DROP_THRESHOLD_SHFT               0

#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MORE_BIT_BSSID_SET_ADDR   BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MORE_BIT_BSSID_SET_MASK   0xF0000000                // INDIUM_MORE_BIT_BSSID_SET[31..28]
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MORE_BIT_BSSID_SET_SHFT   28
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MGNT_PKT_BSSID_SET_ADDR   BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MGNT_PKT_BSSID_SET_MASK   0x0F000000                // INDIUM_MGNT_PKT_BSSID_SET[27..24]
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MGNT_PKT_BSSID_SET_SHFT   24
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_DATA_PKT_BSSID_SET_ADDR   BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_DATA_PKT_BSSID_SET_MASK   0x00F00000                // INDIUM_DATA_PKT_BSSID_SET[23..20]
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_DATA_PKT_BSSID_SET_SHFT   20
#define BN0_WF_RMAC_TOP_MISC2_PARTIAL_BCN_RCPI_EN_ADDR         BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_PARTIAL_BCN_RCPI_EN_MASK         0x00080000                // PARTIAL_BCN_RCPI_EN[19]
#define BN0_WF_RMAC_TOP_MISC2_PARTIAL_BCN_RCPI_EN_SHFT         19
#define BN0_WF_RMAC_TOP_MISC2_RXPHY_DLAY_FOR_TXOPPS_DIS_ADDR   BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_RXPHY_DLAY_FOR_TXOPPS_DIS_MASK   0x00020000                // RXPHY_DLAY_FOR_TXOPPS_DIS[17]
#define BN0_WF_RMAC_TOP_MISC2_RXPHY_DLAY_FOR_TXOPPS_DIS_SHFT   17
#define BN0_WF_RMAC_TOP_MISC2_SMPS_TYPE_MGMT_EN_ADDR           BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_SMPS_TYPE_MGMT_EN_MASK           0x00010000                // SMPS_TYPE_MGMT_EN[16]
#define BN0_WF_RMAC_TOP_MISC2_SMPS_TYPE_MGMT_EN_SHFT           16
#define BN0_WF_RMAC_TOP_MISC2_ZHF_SUPPORT_ADDR                 BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_ZHF_SUPPORT_MASK                 0x00004000                // ZHF_SUPPORT[14]
#define BN0_WF_RMAC_TOP_MISC2_ZHF_SUPPORT_SHFT                 14
#define BN0_WF_RMAC_TOP_MISC2_DOT11VHTPROBEDELAY_ADDR          BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_DOT11VHTPROBEDELAY_MASK          0x000003FF                // DOT11VHTPROBEDELAY[9..0]
#define BN0_WF_RMAC_TOP_MISC2_DOT11VHTPROBEDELAY_SHFT          0

#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_WIDX_OFST_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_WIDX_OFST_MASK        0xFFF00000                // A3_PAT_CMP_WIDX_OFST[31..20]
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_WIDX_OFST_SHFT        20
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_B47_24_EN_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_B47_24_EN_MASK        0x00080000                // A3_PAT_CMP_B47_24_EN[19]
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_B47_24_EN_SHFT        19
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_TRI_EN_ADDR               BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_TRI_EN_MASK               0x00040000                // A3_PAT_TRI_EN[18]
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_TRI_EN_SHFT               18
#define BN0_WF_RMAC_TOP_MISC3_RCPI_CMP_SEL_MAX_EN_ADDR         BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_RCPI_CMP_SEL_MAX_EN_MASK         0x00020000                // RCPI_CMP_SEL_MAX_EN[17]
#define BN0_WF_RMAC_TOP_MISC3_RCPI_CMP_SEL_MAX_EN_SHFT         17
#define BN0_WF_RMAC_TOP_MISC3_TMR_PHY_ABORT_TOD_EN_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_TMR_PHY_ABORT_TOD_EN_MASK        0x00010000                // TMR_PHY_ABORT_TOD_EN[16]
#define BN0_WF_RMAC_TOP_MISC3_TMR_PHY_ABORT_TOD_EN_SHFT        16
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_EN_ADDR         BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_EN_MASK         0x00008000                // VLD_DLMT_MPDULEN_EN[15]
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_EN_SHFT         15
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_ADDR            BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_MASK            0x00007F00                // VLD_DLMT_MPDULEN[14..8]
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_SHFT            8
#define BN0_WF_RMAC_TOP_MISC3_CTS_RESP_TXHOLDER_EN_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_CTS_RESP_TXHOLDER_EN_MASK        0x00000080                // CTS_RESP_TXHOLDER_EN[7]
#define BN0_WF_RMAC_TOP_MISC3_CTS_RESP_TXHOLDER_EN_SHFT        7
#define BN0_WF_RMAC_TOP_MISC3_NDPA_UC_AID_MATCH_EN_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_NDPA_UC_AID_MATCH_EN_MASK        0x00000040                // NDPA_UC_AID_MATCH_EN[6]
#define BN0_WF_RMAC_TOP_MISC3_NDPA_UC_AID_MATCH_EN_SHFT        6
#define BN0_WF_RMAC_TOP_MISC3_RST_V1IDX_IF_NO_WAIT_RSP_ADDR    BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_RST_V1IDX_IF_NO_WAIT_RSP_MASK    0x00000010                // RST_V1IDX_IF_NO_WAIT_RSP[4]
#define BN0_WF_RMAC_TOP_MISC3_RST_V1IDX_IF_NO_WAIT_RSP_SHFT    4
#define BN0_WF_RMAC_TOP_MISC3_RXVEC1_SET_WIDX_EN_ADDR          BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_RXVEC1_SET_WIDX_EN_MASK          0x00000008                // RXVEC1_SET_WIDX_EN[3]
#define BN0_WF_RMAC_TOP_MISC3_RXVEC1_SET_WIDX_EN_SHFT          3
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_DATA_CNT_FCS_OK_ADDR      BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_DATA_CNT_FCS_OK_MASK      0x00000004                // DIS_RX_DATA_CNT_FCS_OK[2]
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_DATA_CNT_FCS_OK_SHFT      2
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_MGMT_CNT_FCS_OK_ADDR      BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_MGMT_CNT_FCS_OK_MASK      0x00000002                // DIS_RX_MGMT_CNT_FCS_OK[1]
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_MGMT_CNT_FCS_OK_SHFT      1
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_CTRL_CNT_FCS_OK_ADDR      BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_CTRL_CNT_FCS_OK_MASK      0x00000001                // DIS_RX_CTRL_CNT_FCS_OK[0]
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_CTRL_CNT_FCS_OK_SHFT      0

#define BN0_WF_RMAC_TOP_MISC4_PHY2MAC_RESET_ADDR               BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_PHY2MAC_RESET_MASK               0x80000000                // PHY2MAC_RESET[31]
#define BN0_WF_RMAC_TOP_MISC4_PHY2MAC_RESET_SHFT               31
#define BN0_WF_RMAC_TOP_MISC4_MDRDY_RXDIS_EN_ADDR              BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_MDRDY_RXDIS_EN_MASK              0x40000000                // MDRDY_RXDIS_EN[30]
#define BN0_WF_RMAC_TOP_MISC4_MDRDY_RXDIS_EN_SHFT              30
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_RST_ADDR               BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_RST_MASK               0x20000000                // TRBW_FIFO_RST[29]
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_RST_SHFT               29
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_STBC_ADDR         BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_STBC_MASK         0x10000000                // MIB_UC2ME_DATA_STBC[28]
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_STBC_SHFT         28
#define BN0_WF_RMAC_TOP_MISC4_PPDU_RECOV_RESP_DIS_ADDR         BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_PPDU_RECOV_RESP_DIS_MASK         0x08000000                // PPDU_RECOV_RESP_DIS[27]
#define BN0_WF_RMAC_TOP_MISC4_PPDU_RECOV_RESP_DIS_SHFT         27
#define BN0_WF_RMAC_TOP_MISC4_RXD_ACK_WAIT_EN_ADDR             BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_RXD_ACK_WAIT_EN_MASK             0x04000000                // RXD_ACK_WAIT_EN[26]
#define BN0_WF_RMAC_TOP_MISC4_RXD_ACK_WAIT_EN_SHFT             26
#define BN0_WF_RMAC_TOP_MISC4_BA_DIS_SMPDU_ADDR                BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_BA_DIS_SMPDU_MASK                0x02000000                // BA_DIS_SMPDU[25]
#define BN0_WF_RMAC_TOP_MISC4_BA_DIS_SMPDU_SHFT                25
#define BN0_WF_RMAC_TOP_MISC4_UL_MU_RXB_ALLC_AVG_ADDR          BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_UL_MU_RXB_ALLC_AVG_MASK          0x01000000                // UL_MU_RXB_ALLC_AVG[24]
#define BN0_WF_RMAC_TOP_MISC4_UL_MU_RXB_ALLC_AVG_SHFT          24
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_NSS_ADDR          BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_NSS_MASK          0x00E00000                // MIB_UC2ME_DATA_NSS[23..21]
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_NSS_SHFT          21
#define BN0_WF_RMAC_TOP_MISC4_RXD_MDRDY_FALL_TO_ADDR           BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_RXD_MDRDY_FALL_TO_MASK           0x001F0000                // RXD_MDRDY_FALL_TO[20..16]
#define BN0_WF_RMAC_TOP_MISC4_RXD_MDRDY_FALL_TO_SHFT           16
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_CLR_RB_ADDR            BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_CLR_RB_MASK            0x00008000                // TRBW_FIFO_CLR_RB[15]
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_CLR_RB_SHFT            15
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_WLEVEL_ADDR            BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_WLEVEL_MASK            0x00007000                // TRBW_FIFO_WLEVEL[14..12]
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_WLEVEL_SHFT            12
#define BN0_WF_RMAC_TOP_MISC4_DIS_MEM_WEP_ADDR                 BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_DIS_MEM_WEP_MASK                 0x00000800                // DIS_MEM_WEP[11]
#define BN0_WF_RMAC_TOP_MISC4_DIS_MEM_WEP_SHFT                 11
#define BN0_WF_RMAC_TOP_MISC4_FORCE_RXV_VLD_ADDR               BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_FORCE_RXV_VLD_MASK               0x00000400                // FORCE_RXV_VLD[10]
#define BN0_WF_RMAC_TOP_MISC4_FORCE_RXV_VLD_SHFT               10
#define BN0_WF_RMAC_TOP_MISC4_SR_RST_MAC2PHY_RX_ADDR           BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_SR_RST_MAC2PHY_RX_MASK           0x00000200                // SR_RST_MAC2PHY_RX[9]
#define BN0_WF_RMAC_TOP_MISC4_SR_RST_MAC2PHY_RX_SHFT           9
#define BN0_WF_RMAC_TOP_MISC4_RXV_NDP_IND_EN_ADDR              BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_RXV_NDP_IND_EN_MASK              0x00000100                // RXV_NDP_IND_EN[8]
#define BN0_WF_RMAC_TOP_MISC4_RXV_NDP_IND_EN_SHFT              8
#define BN0_WF_RMAC_TOP_MISC4_TRB_FULL_WLEVEL_ADDR             BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_TRB_FULL_WLEVEL_MASK             0x000000C0                // TRB_FULL_WLEVEL[7..6]
#define BN0_WF_RMAC_TOP_MISC4_TRB_FULL_WLEVEL_SHFT             6
#define BN0_WF_RMAC_TOP_MISC4_RXB_ALLOC_USR_CHK_DIS_ADDR       BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_RXB_ALLOC_USR_CHK_DIS_MASK       0x00000010                // RXB_ALLOC_USR_CHK_DIS[4]
#define BN0_WF_RMAC_TOP_MISC4_RXB_ALLOC_USR_CHK_DIS_SHFT       4
#define BN0_WF_RMAC_TOP_MISC4_MDP_MYADDR_SRCH_DLY_ADDR         BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_MDP_MYADDR_SRCH_DLY_MASK         0x0000000F                // MDP_MYADDR_SRCH_DLY[3..0]
#define BN0_WF_RMAC_TOP_MISC4_MDP_MYADDR_SRCH_DLY_SHFT         0

#define BN0_WF_RMAC_TOP_MISC5_HE_ACTRL_SRS_EN_ADDR             BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_HE_ACTRL_SRS_EN_MASK             0x04000000                // HE_ACTRL_SRS_EN[26]
#define BN0_WF_RMAC_TOP_MISC5_HE_ACTRL_SRS_EN_SHFT             26
#define BN0_WF_RMAC_TOP_MISC5_PPDU_QOSD_ACTRL_EN_ADDR          BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_PPDU_QOSD_ACTRL_EN_MASK          0x02000000                // PPDU_QOSD_ACTRL_EN[25]
#define BN0_WF_RMAC_TOP_MISC5_PPDU_QOSD_ACTRL_EN_SHFT          25
#define BN0_WF_RMAC_TOP_MISC5_BSSID_FOR_UNWANTRD_ADDR          BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BSSID_FOR_UNWANTRD_MASK          0x01000000                // BSSID_FOR_UNWANTRD[24]
#define BN0_WF_RMAC_TOP_MISC5_BSSID_FOR_UNWANTRD_SHFT          24
#define BN0_WF_RMAC_TOP_MISC5_TRB_RXB_ALLOC_RU_CHK_ADDR        BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_TRB_RXB_ALLOC_RU_CHK_MASK        0x00800000                // TRB_RXB_ALLOC_RU_CHK[23]
#define BN0_WF_RMAC_TOP_MISC5_TRB_RXB_ALLOC_RU_CHK_SHFT        23
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_TOME_FCSCHK_EN_ADDR     BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_TOME_FCSCHK_EN_MASK     0x00400000                // BBP_PPDU_TOME_FCSCHK_EN[22]
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_TOME_FCSCHK_EN_SHFT     22
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BSSID_SEL_ADDR          BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BSSID_SEL_MASK          0x003F0000                // BBP_PPDU_BSSID_SEL[21..16]
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BSSID_SEL_SHFT          16
#define BN0_WF_RMAC_TOP_MISC5_RX_PPDU_TOME_CHK_EN_ADDR         BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RX_PPDU_TOME_CHK_EN_MASK         0x0000F000                // RX_PPDU_TOME_CHK_EN[15..12]
#define BN0_WF_RMAC_TOP_MISC5_RX_PPDU_TOME_CHK_EN_SHFT         12
#define BN0_WF_RMAC_TOP_MISC5_RXV1_ERR_CHK_EN_ADDR             BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RXV1_ERR_CHK_EN_MASK             0x00000F00                // RXV1_ERR_CHK_EN[11..8]
#define BN0_WF_RMAC_TOP_MISC5_RXV1_ERR_CHK_EN_SHFT             8
#define BN0_WF_RMAC_TOP_MISC5_RX_EXTD_RESP_START_ADDR          BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RX_EXTD_RESP_START_MASK          0x00000080                // RX_EXTD_RESP_START[7]
#define BN0_WF_RMAC_TOP_MISC5_RX_EXTD_RESP_START_SHFT          7
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_COM_STS_EN_ADDR        BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_COM_STS_EN_MASK        0x00000040                // TRBW_SKIP_COM_STS_EN[6]
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_COM_STS_EN_SHFT        6
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BCMC_ADDR               BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BCMC_MASK               0x00000020                // BBP_PPDU_BCMC[5]
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BCMC_SHFT               5
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_UC2ME_ADDR              BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_UC2ME_MASK              0x00000010                // BBP_PPDU_UC2ME[4]
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_UC2ME_SHFT              4
#define BN0_WF_RMAC_TOP_MISC5_RECOVERY_PPDU_BLK_TRB_EN_ADDR    BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RECOVERY_PPDU_BLK_TRB_EN_MASK    0x00000008                // RECOVERY_PPDU_BLK_TRB_EN[3]
#define BN0_WF_RMAC_TOP_MISC5_RECOVERY_PPDU_BLK_TRB_EN_SHFT    3
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_USR_STS_EN_ADDR        BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_USR_STS_EN_MASK        0x00000004                // TRBW_SKIP_USR_STS_EN[2]
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_USR_STS_EN_SHFT        2
#define BN0_WF_RMAC_TOP_MISC5_PPDU_SN_CHG_EN_ADDR              BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_PPDU_SN_CHG_EN_MASK              0x00000002                // PPDU_SN_CHG_EN[1]
#define BN0_WF_RMAC_TOP_MISC5_PPDU_SN_CHG_EN_SHFT              1
#define BN0_WF_RMAC_TOP_MISC5_PPDU_ADDR_SRCH_EN_ADDR           BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_PPDU_ADDR_SRCH_EN_MASK           0x00000001                // PPDU_ADDR_SRCH_EN[0]
#define BN0_WF_RMAC_TOP_MISC5_PPDU_ADDR_SRCH_EN_SHFT           0

#define BN0_WF_RMAC_TOP_PCIL1SS_TOME_PPDULEN_TH_ADDR           BN0_WF_RMAC_TOP_PCIL1SS_ADDR
#define BN0_WF_RMAC_TOP_PCIL1SS_TOME_PPDULEN_TH_MASK           0x0FFF0000                // TOME_PPDULEN_TH[27..16]
#define BN0_WF_RMAC_TOP_PCIL1SS_TOME_PPDULEN_TH_SHFT           16
#define BN0_WF_RMAC_TOP_PCIL1SS_INTER_NAV_CNTDOWN_EN_ADDR      BN0_WF_RMAC_TOP_PCIL1SS_ADDR
#define BN0_WF_RMAC_TOP_PCIL1SS_INTER_NAV_CNTDOWN_EN_MASK      0x00008000                // INTER_NAV_CNTDOWN_EN[15]
#define BN0_WF_RMAC_TOP_PCIL1SS_INTER_NAV_CNTDOWN_EN_SHFT      15
#define BN0_WF_RMAC_TOP_PCIL1SS_INTRA_NAV_CNTDOWN_EN_ADDR      BN0_WF_RMAC_TOP_PCIL1SS_ADDR
#define BN0_WF_RMAC_TOP_PCIL1SS_INTRA_NAV_CNTDOWN_EN_MASK      0x00004000                // INTRA_NAV_CNTDOWN_EN[14]
#define BN0_WF_RMAC_TOP_PCIL1SS_INTRA_NAV_CNTDOWN_EN_SHFT      14
#define BN0_WF_RMAC_TOP_PCIL1SS_NAV_CNTDOWN_TH_ADDR            BN0_WF_RMAC_TOP_PCIL1SS_ADDR
#define BN0_WF_RMAC_TOP_PCIL1SS_NAV_CNTDOWN_TH_MASK            0x00000FFF                // NAV_CNTDOWN_TH[11..0]
#define BN0_WF_RMAC_TOP_PCIL1SS_NAV_CNTDOWN_TH_SHFT            0

#define BN0_WF_RMAC_TOP_RXCOEX_RX_COEX_STATE_VLD_SEL_ADDR      BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_COEX_STATE_VLD_SEL_MASK      0x20000000                // RX_COEX_STATE_VLD_SEL[29]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_COEX_STATE_VLD_SEL_SHFT      29
#define BN0_WF_RMAC_TOP_RXCOEX_RX_EX_TIME_VLD_SEL_ADDR         BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_EX_TIME_VLD_SEL_MASK         0x10000000                // RX_EX_TIME_VLD_SEL[28]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_EX_TIME_VLD_SEL_SHFT         28
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_INTRAPS_ADDR      BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_INTRAPS_MASK      0x00200000                // RX_DECODE_CHK_INTRAPS[21]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_INTRAPS_SHFT      21
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_RXVALID_ADDR      BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_RXVALID_MASK      0x00100000                // RX_DECODE_CHK_RXVALID[20]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_RXVALID_SHFT      20
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_OBSS_ADDR         BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_OBSS_MASK         0x00080000                // RX_DECODE_CHK_OBSS[19]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_OBSS_SHFT         19
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_BMC_ADDR          BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_BMC_MASK          0x00040000                // RX_DECODE_CHK_BMC[18]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_BMC_SHFT          18
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_DEASRT_AT_A1_ADDR     BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_DEASRT_AT_A1_MASK     0x00020000                // RX_DECODE_DEASRT_AT_A1[17]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_DEASRT_AT_A1_SHFT     17
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_MASK_EN_ADDR          BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_MASK_EN_MASK          0x00010000                // RX_DECODE_MASK_EN[16]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_MASK_EN_SHFT          16
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_CHK_ADDR           BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_CHK_MASK           0x00004000                // RX_DOZE_RCPI_CHK[14]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_CHK_SHFT           14
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_SEL_ADDR           BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_SEL_MASK           0x00003000                // RX_DOZE_RCPI_SEL[13..12]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_SEL_SHFT           12
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_THR_ADDR                BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_THR_MASK                0x000000FF                // RX_DOZE_THR[7..0]
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_THR_SHFT                0

#define BN0_WF_RMAC_TOP_MAXMINLEN_MINLEN_ADDR                  BN0_WF_RMAC_TOP_MAXMINLEN_ADDR
#define BN0_WF_RMAC_TOP_MAXMINLEN_MINLEN_MASK                  0xFF000000                // MINLEN[31..24]
#define BN0_WF_RMAC_TOP_MAXMINLEN_MINLEN_SHFT                  24
#define BN0_WF_RMAC_TOP_MAXMINLEN_MAXLEN_ADDR                  BN0_WF_RMAC_TOP_MAXMINLEN_ADDR
#define BN0_WF_RMAC_TOP_MAXMINLEN_MAXLEN_MASK                  0x00FFFFFF                // MAXLEN[23..0]
#define BN0_WF_RMAC_TOP_MAXMINLEN_MAXLEN_SHFT                  0

#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_RX_STREAM_ADDR          BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_RX_STREAM_MASK          0xFF000000                // SMPS_RX_STREAM[31..24]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_RX_STREAM_SHFT          24
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RX_STREAM_ADDR               BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RX_STREAM_MASK               0x00FF0000                // RX_STREAM[23..16]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RX_STREAM_SHFT               16
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_NOT_UC2ME_CLR_ADDR  BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_NOT_UC2ME_CLR_MASK  0x00001000                // SMPS_DIS_NOT_UC2ME_CLR[12]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_NOT_UC2ME_CLR_SHFT  12
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_RTS_ONLY_ADDR        BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_RTS_ONLY_MASK        0x00000800                // SMPS_BY_RTS_ONLY[11]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_RTS_ONLY_SHFT        11
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_TF_ADDR              BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_TF_MASK              0x00000400                // SMPS_BY_TF[10]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_TF_SHFT              10
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_ALL_TF_EN_ADDR          BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_ALL_TF_EN_MASK          0x00000200                // SMPS_ALL_TF_EN[9]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_ALL_TF_EN_SHFT          9
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_NDPA_EN_ADDR            BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_NDPA_EN_MASK            0x00000100                // SMPS_NDPA_EN[8]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_NDPA_EN_SHFT            8
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_MODE_ADDR               BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_MODE_MASK               0x00000030                // SMPS_MODE[5..4]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_MODE_SHFT               4
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RMAC_CR_SMPS_SLOT_IDLE_CNT_ADDR BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RMAC_CR_SMPS_SLOT_IDLE_CNT_MASK 0x0000000F                // RMAC_CR_SMPS_SLOT_IDLE_CNT[3..0]
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RMAC_CR_SMPS_SLOT_IDLE_CNT_SHFT 0

#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_COND_EN_ADDR          BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_COND_EN_MASK          0xFF000000                // RBB_DUR_COND_EN[31..24]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_COND_EN_SHFT          24
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_RST_BY_MLO_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_RST_BY_MLO_MASK       0x00800000                // RBB_DUR_RST_BY_MLO[23]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_RST_BY_MLO_SHFT       23
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_BSSID_ADDR     BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_BSSID_MASK     0x00200000                // RBB_RX2ME_BCMC_BSSID[21]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_BSSID_SHFT     21
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_ADDR           BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_MASK           0x00100000                // RBB_RX2ME_BCMC[20]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_SHFT           20
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_BSSID_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_BSSID_MASK       0x00080000                // RBB_RX2ME_UC_BSSID[19]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_BSSID_SHFT       19
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_ADDR             BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_MASK             0x00040000                // RBB_RX2ME_UC[18]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_SHFT             18
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_TRIG_ADDR           BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_TRIG_MASK           0x00020000                // RBB_RX2ME_TRIG[17]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_TRIG_SHFT           17
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_NDPA_ADDR           BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_NDPA_MASK           0x00010000                // RBB_RX2ME_NDPA[16]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_NDPA_SHFT           16
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PDT_TH_ADDR               BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PDT_TH_MASK               0x0000FF00                // RBB_PDT_TH[15..8]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PDT_TH_SHFT               8
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_START_WAIT_CNT_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_START_WAIT_CNT_MASK       0x000000C0                // RBB_START_WAIT_CNT[7..6]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_START_WAIT_CNT_SHFT       6
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_MPDU_UPD_EN_ADDR          BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_MPDU_UPD_EN_MASK          0x00000020                // RBB_MPDU_UPD_EN[5]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_MPDU_UPD_EN_SHFT          5
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_SP_EN_ADDR                BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_SP_EN_MASK                0x00000010                // RBB_SP_EN[4]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_SP_EN_SHFT                4
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_FES_EN_ADDR               BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_FES_EN_MASK               0x00000008                // RBB_FES_EN[3]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_FES_EN_SHFT               3
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_INTRA_NAV_EN_ADDR         BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_INTRA_NAV_EN_MASK         0x00000004                // RBB_INTRA_NAV_EN[2]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_INTRA_NAV_EN_SHFT         2
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_EN_ADDR               BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_EN_MASK               0x00000002                // RBB_DUR_EN[1]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_EN_SHFT               1
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_EN_ADDR                   BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_EN_MASK                   0x00000001                // RBB_EN[0]
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_EN_SHFT                   0

#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_CHANGE_TYPE_ADDR     BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_CHANGE_TYPE_MASK     0x00003F00                // RBB_FES_CHANGE_TYPE[13..8]
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_CHANGE_TYPE_SHFT     8
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_TOME_TYPE_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_TOME_TYPE_MASK       0x0000003F                // RBB_FES_TOME_TYPE[5..0]
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_TOME_TYPE_SHFT       0

#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_ENTRY_POINT_ADDR   BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_ENTRY_POINT_MASK   0xF0000000                // RBB_DUR_ENTRY_POINT[31..28]
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_ENTRY_POINT_SHFT   28
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_HOLDER_EXIST_ADDR  BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_HOLDER_EXIST_MASK  0x08000000                // RBB_DUR_HOLDER_EXIST[27]
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_HOLDER_EXIST_SHFT  27
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_CNT_CHANG_ADDR     BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_CNT_CHANG_MASK     0x04000000                // RBB_DUR_CNT_CHANG[26]
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_CNT_CHANG_SHFT     26
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_SNAP_SHOT_ADDR     BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_SNAP_SHOT_MASK     0x03FFFFFF                // RBB_DUR_SNAP_SHOT[25..0]
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_SNAP_SHOT_SHFT     0

#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_HW_DBG_INFO_ADDR          BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_HW_DBG_INFO_MASK          0xFFFF0000                // HW_DBG_INFO[31..16]
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_HW_DBG_INFO_SHFT          16
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_BLK_TYPE_ADDR         BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_BLK_TYPE_MASK         0x00000700                // RBB_BLK_TYPE[10..8]
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_BLK_TYPE_SHFT         8
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_TA_MLD_ID_ADDR        BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_TA_MLD_ID_MASK        0x000000F0                // RBB_TA_MLD_ID[7..4]
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_TA_MLD_ID_SHFT        4
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_RA_MLD_ID_ADDR        BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_RA_MLD_ID_MASK        0x0000000F                // RBB_RA_MLD_ID[3..0]
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_RA_MLD_ID_SHFT        0

#define BN0_WF_RMAC_TOP_MLO_CTRL_RX_PPDU_TOME_TYPE_DIS_ADDR    BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_RX_PPDU_TOME_TYPE_DIS_MASK    0x000F0000                // RX_PPDU_TOME_TYPE_DIS[19..16]
#define BN0_WF_RMAC_TOP_MLO_CTRL_RX_PPDU_TOME_TYPE_DIS_SHFT    16
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_RXRPT_EN_ADDR         BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_RXRPT_EN_MASK         0x00008000                // A1_SRCH_RXRPT_EN[15]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_RXRPT_EN_SHFT         15
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_FRM_TYPE_ADDR         BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_FRM_TYPE_MASK         0x00003F00                // A1_SRCH_FRM_TYPE[13..8]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_FRM_TYPE_SHFT         8
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DROP_DIS_ADDR         BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DROP_DIS_MASK         0x00000040                // A1_SRCH_DROP_DIS[6]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DROP_DIS_SHFT         6
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BCMC_EN_ADDR          BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BCMC_EN_MASK          0x00000020                // A1_SRCH_BCMC_EN[5]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BCMC_EN_SHFT          5
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BSSID_MATCH_ADDR      BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BSSID_MATCH_MASK      0x00000010                // A1_SRCH_BSSID_MATCH[4]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BSSID_MATCH_SHFT      4
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_CTRL_EN_ADDR          BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_CTRL_EN_MASK          0x00000008                // A1_SRCH_CTRL_EN[3]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_CTRL_EN_SHFT          3
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_MGNT_EN_ADDR          BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_MGNT_EN_MASK          0x00000004                // A1_SRCH_MGNT_EN[2]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_MGNT_EN_SHFT          2
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DATA_EN_ADDR          BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DATA_EN_MASK          0x00000002                // A1_SRCH_DATA_EN[1]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DATA_EN_SHFT          1
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_EN_ADDR               BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_EN_MASK               0x00000001                // A1_SRCH_EN[0]
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_EN_SHFT               0

#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_WAIT_TO_CNT_ADDR    BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_WAIT_TO_CNT_MASK    0x0000F000                // BF_RXD_WAIT_TO_CNT[15..12]
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_WAIT_TO_CNT_SHFT    12
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RXRPT_EN_ADDR       BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RXRPT_EN_MASK       0x00000020                // BF_RXD_RXRPT_EN[5]
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RXRPT_EN_SHFT       5
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_WAIT_EN_ADDR    BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_WAIT_EN_MASK    0x00000010                // BF_RXD_RPT_WAIT_EN[4]
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_WAIT_EN_SHFT    4
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_FCSERR_ABORT_EN_ADDR BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_FCSERR_ABORT_EN_MASK 0x00000008                // BF_RXD_FCSERR_ABORT_EN[3]
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_FCSERR_ABORT_EN_SHFT 3
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_DROP_EN_ADDR    BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_DROP_EN_MASK    0x00000004                // BF_RXD_RPT_DROP_EN[2]
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_DROP_EN_SHFT    2
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_BSSID_MATCH_EN_ADDR BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_BSSID_MATCH_EN_MASK 0x00000002                // BF_RXD_BSSID_MATCH_EN[1]
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_BSSID_MATCH_EN_SHFT 1
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_CTRL_EN_ADDR        BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_CTRL_EN_MASK        0x00000001                // BF_RXD_CTRL_EN[0]
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_CTRL_EN_SHFT        0

#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_RPT_VLD_ADDR       BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_RPT_VLD_MASK       0x80000000                // RMAC_RXD_RPT_VLD[31]
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_RPT_VLD_SHFT       31
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_STATUS_ADDR        BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_STATUS_MASK        0x70000000                // RMAC_RXD_STATUS[30..28]
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_STATUS_SHFT        28
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_STATUS_ADDR          BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_STATUS_MASK          0x07000000                // BF_RXD_STATUS[26..24]
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_STATUS_SHFT          24
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_FAIL_MPDU_CNT_ADDR   BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_FAIL_MPDU_CNT_MASK   0x00FF0000                // BF_RXD_FAIL_MPDU_CNT[23..16]
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_FAIL_MPDU_CNT_SHFT   16
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_SUCC_MPDU_CNT_ADDR   BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_SUCC_MPDU_CNT_MASK   0x0000FF00                // BF_RXD_SUCC_MPDU_CNT[15..8]
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_SUCC_MPDU_CNT_SHFT   8
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_TRIG_CNT_ADDR        BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_TRIG_CNT_MASK        0x000000FF                // BF_RXD_TRIG_CNT[7..0]
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_TRIG_CNT_SHFT        0

#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_LG_EN_ADDR            BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_LG_EN_MASK            0x00001000                // RXSMM_LG_EN[12]
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_LG_EN_SHFT            12
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BFED_DIS_ADDR         BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BFED_DIS_MASK         0x00000800                // RXSMM_BFED_DIS[11]
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BFED_DIS_SHFT         11
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BSS_SEL_ADDR          BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BSS_SEL_MASK          0x00000700                // RXSMM_BSS_SEL[10..8]
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BSS_SEL_SHFT          8
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_DATA_EN_ADDR          BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_DATA_EN_MASK          0x00000040                // RXSMM_DATA_EN[6]
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_DATA_EN_SHFT          6
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_FRTYPE_ADDR           BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_FRTYPE_MASK           0x0000003F                // RXSMM_FRTYPE[5..0]
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_FRTYPE_SHFT           0

#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_PPDU_CNT_ADDR         BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_PPDU_CNT_MASK         0xFF000000                // RXSMM_PPDU_CNT[31..24]
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_PPDU_CNT_SHFT         24
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_NSS_ADDR              BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_NSS_MASK              0x00000F00                // RXSMM_NSS[11..8]
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_NSS_SHFT              8
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_SU_ADDR               BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_SU_MASK               0x00000080                // RXSMM_SU[7]
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_SU_SHFT               7
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_MCS_ADDR              BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_MCS_MASK              0x0000007F                // RXSMM_MCS[6..0]
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_MCS_SHFT              0

#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_STS_CTRL_ADDR              BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_STS_CTRL_MASK              0xC0000000                // DBG_STS_CTRL[31..30]
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_STS_CTRL_SHFT              30
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_EN_ADDR          BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_EN_MASK          0x20000000                // RXD_PHYACK_TO_EN[29]
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_EN_SHFT          29
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_ADDR             BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_MASK             0x1F000000                // RXD_PHYACK_TO[28..24]
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_SHFT             24
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWAP_ADDR                  BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWAP_MASK                  0x00F00000                // DBG_SWAP[23..20]
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWAP_SHFT                  20
#define BN0_WF_RMAC_TOP_DBGCTRL_MIB_USR_ADDR                   BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_MIB_USR_MASK                   0x000F0000                // MIB_USR[19..16]
#define BN0_WF_RMAC_TOP_DBGCTRL_MIB_USR_SHFT                   16
#define BN0_WF_RMAC_TOP_DBGCTRL_RXV_DUMP_SEL_ADDR              BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_RXV_DUMP_SEL_MASK              0x0000FF00                // RXV_DUMP_SEL[15..8]
#define BN0_WF_RMAC_TOP_DBGCTRL_RXV_DUMP_SEL_SHFT              8
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWITCH_ADDR                BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWITCH_MASK                0x000000F0                // DBG_SWITCH[7..4]
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWITCH_SHFT                4
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_USR_ADDR                   BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_USR_MASK                   0x0000000F                // DBG_USR[3..0]
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_USR_SHFT                   0

#define BN0_WF_RMAC_TOP_DBGMIB_MIBCNT_BSSID_EN_ADDR            BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIBCNT_BSSID_EN_MASK            0xF0000000                // MIBCNT_BSSID_EN[31..28]
#define BN0_WF_RMAC_TOP_DBGMIB_MIBCNT_BSSID_EN_SHFT            28
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_BYPASS_BUSY_ADDR            BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_BYPASS_BUSY_MASK            0x00200000                // MIB_BYPASS_BUSY[21]
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_BYPASS_BUSY_SHFT            21
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_MODE_ADDR               BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_MODE_MASK               0x00100000                // MIB_DBG_MODE[20]
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_MODE_SHFT               20
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_SEL_ADDR                BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_SEL_MASK                0x000F0000                // MIB_DBG_SEL[19..16]
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_SEL_SHFT                16
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_USR_ENB_ADDR                BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_USR_ENB_MASK                0x0000FFFF                // MIB_USR_ENB[15..0]
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_USR_ENB_SHFT                0

#define BN0_WF_RMAC_TOP_DBGMIB_RD_DBGMIB_RD_ADDR               BN0_WF_RMAC_TOP_DBGMIB_RD_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_RD_DBGMIB_RD_MASK               0xFFFFFFFF                // DBGMIB_RD[31..0]
#define BN0_WF_RMAC_TOP_DBGMIB_RD_DBGMIB_RD_SHFT               0

#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_STS_ADDR              BN0_WF_RMAC_TOP_SER_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_STS_MASK              0xFF000000                // SER_SRC_STS[31..24]
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_STS_SHFT              24
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_EN_ADDR               BN0_WF_RMAC_TOP_SER_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_EN_MASK               0x00FF0000                // SER_SRC_EN[23..16]
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_EN_SHFT               16
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_PPDU_RCOV_CNT_ADDR        BN0_WF_RMAC_TOP_SER_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_PPDU_RCOV_CNT_MASK        0x0000FF00                // SER_PPDU_RCOV_CNT[15..8]
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_PPDU_RCOV_CNT_SHFT        8
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_WAIT_TIME_ADDR            BN0_WF_RMAC_TOP_SER_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_WAIT_TIME_MASK            0x000000FF                // SER_WAIT_TIME[7..0]
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_WAIT_TIME_SHFT            0

#define BN0_WF_RMAC_TOP_RXV_DUMP0_RXV_DW0_ADDR                 BN0_WF_RMAC_TOP_RXV_DUMP0_ADDR
#define BN0_WF_RMAC_TOP_RXV_DUMP0_RXV_DW0_MASK                 0xFFFFFFFF                // RXV_DW0[31..0]
#define BN0_WF_RMAC_TOP_RXV_DUMP0_RXV_DW0_SHFT                 0

#define BN0_WF_RMAC_TOP_RXV_DUMP1_RXV_DW1_ADDR                 BN0_WF_RMAC_TOP_RXV_DUMP1_ADDR
#define BN0_WF_RMAC_TOP_RXV_DUMP1_RXV_DW1_MASK                 0xFFFFFFFF                // RXV_DW1[31..0]
#define BN0_WF_RMAC_TOP_RXV_DUMP1_RXV_DW1_SHFT                 0

#define BN0_WF_RMAC_TOP_RX_STS0_RXD_STS_ADDR                   BN0_WF_RMAC_TOP_RX_STS0_ADDR
#define BN0_WF_RMAC_TOP_RX_STS0_RXD_STS_MASK                   0xFFFF0000                // RXD_STS[31..16]
#define BN0_WF_RMAC_TOP_RX_STS0_RXD_STS_SHFT                   16
#define BN0_WF_RMAC_TOP_RX_STS0_RXV_STS_ADDR                   BN0_WF_RMAC_TOP_RX_STS0_ADDR
#define BN0_WF_RMAC_TOP_RX_STS0_RXV_STS_MASK                   0x0000FFFF                // RXV_STS[15..0]
#define BN0_WF_RMAC_TOP_RX_STS0_RXV_STS_SHFT                   0

#define BN0_WF_RMAC_TOP_RX_STS2_TFP_STS_ADDR                   BN0_WF_RMAC_TOP_RX_STS2_ADDR
#define BN0_WF_RMAC_TOP_RX_STS2_TFP_STS_MASK                   0xFFFFFFFF                // TFP_STS[31..0]
#define BN0_WF_RMAC_TOP_RX_STS2_TFP_STS_SHFT                   0

#define BN0_WF_RMAC_TOP_RX_STS3_RDP_STS_ADDR                   BN0_WF_RMAC_TOP_RX_STS3_ADDR
#define BN0_WF_RMAC_TOP_RX_STS3_RDP_STS_MASK                   0xFFFFFFFF                // RDP_STS[31..0]
#define BN0_WF_RMAC_TOP_RX_STS3_RDP_STS_SHFT                   0

#define BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_RX_CMDRPT_DBG_ADDR       BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_ADDR
#define BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_RX_CMDRPT_DBG_MASK       0xFFFFFFFF                // RX_CMDRPT_DBG[31..0]
#define BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_RX_CMDRPT_DBG_SHFT       0

#ifdef __cplusplus
}
#endif

#endif // __BN0_WF_RMAC_TOP_REGS_H__
