5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate17.vcd) 2 -o (generate17.cdd) 2 -v (generate17.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate17.v 8 33 1 
1 b 1 12 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 12 70007 1 0 0 0 1 17 0 1 0 0 1 0
1 FOO 3 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
3 1 main.bar "main.bar" 0 generate17.v 15 17 1 
2 1 16 16 16 90009 0 1 1410 0 0 1 1 a
2 2 16 16 16 d000d 1 1 1008 0 0 1 1 b
2 3 16 16 16 110011 2 1 100c 0 0 1 1 c
2 4 16 16 16 d0011 2 8 130c 3 2 1 18 0 1 0 1 1 0
2 5 16 16 16 90011 3 36 e 4 1
1 a 4 16 60009 1 0 0 0 1 17 1 1 0 0 1 0
4 5 f 5 5 5
3 1 main.u$0 "main.u$0" 0 generate17.v 20 31 1 
