#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr  2 12:55:49 2025
# Process ID         : 24323
# Current directory  : /home/cesare/Uni/Progetto-ASDI-2025/test+
# Command line       : vivado
# Log file           : /home/cesare/Uni/Progetto-ASDI-2025/test+/vivado.log
# Journal file       : /home/cesare/Uni/Progetto-ASDI-2025/test+/vivado.jou
# Running On         : cesare-desktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency      : 5175.286 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 32792 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41382 MB
# Available Virtual  : 33690 MB
#-----------------------------------------------------------
start_gui
create_project project_1 . -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files {/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/switch_capture.vhd /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/riconoscitore_101_fpga.vhd /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/riconoscitore_101.vhd}
add_files -fileset constrs_1 -norecurse /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.srcs/sources_1/new
close [ open /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.srcs/sources_1/new/test_fpga.vhd w ]
add_files /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.srcs/sources_1/new/test_fpga.vhd
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
remove_files  /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/riconoscitore_101_fpga.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
remove_files  /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.srcs/sources_1/new/test_fpga.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.srcs/sources_1/new/button_test.vhd w ]
add_files /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.srcs/sources_1/new/button_test.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
remove_files  /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/riconoscitore_101.vhd
