This folder contains the hardware for systolic array with Eyeriss configuration from the HPCA2022 uSystolic paper.

1. Folder '''eyeriss_08b_bp_001c_uBrain_ddr3_w__spm''' contains the results by running [uSystolic-Sim](https://github.com/diwu1990/uSystolic-Sim).

2. Folder '''synthesis''' contains the hardware code and synthesis results.