ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_ipc_pipe.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	__NVIC_EnableIRQ, %function
  25              	__NVIC_EnableIRQ:
  26              	.LFB104:
  27              		.file 1 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 2


  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 3


  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 4


 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 5


 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 6


 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 7


 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 8


 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 9


 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 10


 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 11


 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 12


 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 13


 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 14


 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 15


 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 16


 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 17


 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 18


 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 19


1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 20


1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 21


1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 22


1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 23


1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 24


1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 25


1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 26


1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 27


1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 28


1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 29


1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 30


1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
  28              		.loc 1 1671 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 31


  40 0006 0346     		mov	r3, r0
  41 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  42              		.loc 1 1672 0
  43 000a B7F90630 		ldrsh	r3, [r7, #6]
  44 000e 002B     		cmp	r3, #0
  45 0010 0BDB     		blt	.L3
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  46              		.loc 1 1674 0
  47 0012 0949     		ldr	r1, .L4
  48 0014 B7F90630 		ldrsh	r3, [r7, #6]
  49 0018 5B09     		lsrs	r3, r3, #5
  50 001a FA88     		ldrh	r2, [r7, #6]
  51 001c 02F01F02 		and	r2, r2, #31
  52 0020 0120     		movs	r0, #1
  53 0022 00FA02F2 		lsl	r2, r0, r2
  54 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  55              	.L3:
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
  56              		.loc 1 1676 0
  57 002a 00BF     		nop
  58 002c 0C37     		adds	r7, r7, #12
  59              		.cfi_def_cfa_offset 4
  60 002e BD46     		mov	sp, r7
  61              		.cfi_def_cfa_register 13
  62              		@ sp needed
  63 0030 5DF8047B 		ldr	r7, [sp], #4
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 0034 7047     		bx	lr
  67              	.L5:
  68 0036 00BF     		.align	2
  69              	.L4:
  70 0038 00E100E0 		.word	-536813312
  71              		.cfi_endproc
  72              	.LFE104:
  73              		.size	__NVIC_EnableIRQ, .-__NVIC_EnableIRQ
  74              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  75              		.align	2
  76              		.thumb
  77              		.thumb_func
  78              		.type	__NVIC_DisableIRQ, %function
  79              	__NVIC_DisableIRQ:
  80              	.LFB106:
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 32


1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
  81              		.loc 1 1707 0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 8
  84              		@ frame_needed = 1, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86 0000 80B4     		push	{r7}
  87              		.cfi_def_cfa_offset 4
  88              		.cfi_offset 7, -4
  89 0002 83B0     		sub	sp, sp, #12
  90              		.cfi_def_cfa_offset 16
  91 0004 00AF     		add	r7, sp, #0
  92              		.cfi_def_cfa_register 7
  93 0006 0346     		mov	r3, r0
  94 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  95              		.loc 1 1708 0
  96 000a B7F90630 		ldrsh	r3, [r7, #6]
  97 000e 002B     		cmp	r3, #0
  98 0010 10DB     		blt	.L8
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  99              		.loc 1 1710 0
 100 0012 0B49     		ldr	r1, .L9
 101 0014 B7F90630 		ldrsh	r3, [r7, #6]
 102 0018 5B09     		lsrs	r3, r3, #5
 103 001a FA88     		ldrh	r2, [r7, #6]
 104 001c 02F01F02 		and	r2, r2, #31
 105 0020 0120     		movs	r0, #1
 106 0022 00FA02F2 		lsl	r2, r0, r2
 107 0026 2033     		adds	r3, r3, #32
 108 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 109              	.LBB6:
 110              	.LBB7:
 111              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 33


   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     02. February 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                  inline
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 34


  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 35


 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 36


 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 37


 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 38


 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 39


 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 40


 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 41


 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 42


 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 43


 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 44


 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****    return(0U);
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 45


 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //{
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //}
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //{
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //}
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //{
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //}
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //{
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //}
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 46


 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 112              		.loc 2 753 0
 113              		.syntax unified
 114              	@ 753 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 115 002c BFF34F8F 		dsb 0xF
 116              	@ 0 "" 2
 117              		.thumb
 118              		.syntax unified
 119              	.LBE7:
 120              	.LBE6:
 121              	.LBB8:
 122              	.LBB9:
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 123              		.loc 2 742 0
 124              		.syntax unified
 125              	@ 742 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 126 0030 BFF36F8F 		isb 0xF
 127              	@ 0 "" 2
 128              		.thumb
 129              		.syntax unified
 130              	.L8:
 131              	.LBE9:
 132              	.LBE8:
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 133              		.loc 1 1714 0
 134 0034 00BF     		nop
 135 0036 0C37     		adds	r7, r7, #12
 136              		.cfi_def_cfa_offset 4
 137 0038 BD46     		mov	sp, r7
 138              		.cfi_def_cfa_register 13
 139              		@ sp needed
 140 003a 5DF8047B 		ldr	r7, [sp], #4
 141              		.cfi_restore 7
 142              		.cfi_def_cfa_offset 0
 143 003e 7047     		bx	lr
 144              	.L10:
 145              		.align	2
 146              	.L9:
 147 0040 00E100E0 		.word	-536813312
 148              		.cfi_endproc
 149              	.LFE106:
 150              		.size	__NVIC_DisableIRQ, .-__NVIC_DisableIRQ
 151              		.section	.rodata
 152              		.align	2
 153              	.LC0:
 154 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers/peripheral/ip"
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 47


 154      72617465 
 154      645F536F 
 154      75726365 
 154      5C50536F 
 155 0030 632F6379 		.ascii	"c/cy_ipc_drv.h\000"
 155      5F697063 
 155      5F647276 
 155      2E6800
 156              		.section	.text.Cy_IPC_Drv_GetIpcBaseAddress,"ax",%progbits
 157              		.align	2
 158              		.thumb
 159              		.thumb_func
 160              		.type	Cy_IPC_Drv_GetIpcBaseAddress, %function
 161              	Cy_IPC_Drv_GetIpcBaseAddress:
 162              	.LFB125:
 163              		.file 3 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/ipc/cy_ipc_drv.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \file cy_ipc_drv.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Provides an API declaration of the IPC driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #ifndef CY_IPC_DRV_H
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_DRV_H
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /**
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \defgroup group_ipc Inter Process Communication (IPC)
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \{
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The inter-processor communication (IPC) driver provides a safe and reliable
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * method to transfer data between CPUs. Hardware locking ensures that only one
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * device can acquire and transfer data at a time so no data is lost or
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * overwritten by asynchronous processes or CPUs.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * There are three parts to the API:
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     - Driver-level (DRV) API - used internally by Semaphore and Pipe levels
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     - Pipe-level (PIPE) API - establishes a communication channel between
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *       processors
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     - Semaphore-level (SEMA) API - enables users to set and clear flags to
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *       synchronize operations.
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Firmware does not need to use the DRV API. It can implement IPC functionality
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * entirely with the PIPE and SEMA APIs.
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_background Background
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * IPC is implemented in hardware as a collection of individual communication
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * channels, each with a set of 32-bit registers. The IPC design implements a set
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of interrupts that enable each processor to notify the other that data is
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 48


  42:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * available, or has been processed. There is also a locking mechanism that
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * allows only one CPU to gain access at a time.
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The Driver-level API manages each channel's registers to implement IPC
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * functionality. For information on the IPC registers, see the IPC chapter of
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the Technical Reference Manual (TRM).
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * At the hardware level, communication is a five-step process.
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     -#  The sending processor acquires a channel
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     -#  It puts data into the channel
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     -#  The sender generates a notify event (interrupt)
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     -#  The receiving processor identifies the sender and retrieves the data
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     -#  The receiving processor generates a release event (interrupt)
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \image html ipc_driver.png
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * These transactions are handled transparently by the DRV-level API. Use the
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * PIPE and SEMA layers of the API to implement communication in your application.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The data transferred is limited to a single 32-bit value. As implemented by
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the PIPE API, that value is a pointer to a data structure of arbitrary size
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * and complexity.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_overview Overview
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The Pipe is the key element in the PDL design. A pipe is typically a
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * full-duplex communication channel between CPU cores. A pipe allows a single
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * conduit to transfer messages or data to and from multiple processes or CPUs.
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * A pipe has two endpoints, one on each core. Each endpoint contains a dedicated
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * IPC channel and an interrupt. IPC channels 0-7 and IPC interrupts 0-7 are
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * reserved for system use.
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The pipe also contains the number of clients it supports, and for each client
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * a callback function. So the pipe can service a number of clients, each with a
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * separate callback function, on either endpoint. The number of clients a pipe
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * supports is the sum of each endpoint's clients.
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This design enables any number of processes on the sending core to put
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * arbitrary data into a single pipe. The first element of that data is the
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * client ID of the client that should handle the data.
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * An interrupt notifies the receiving core that data is available. The receiving
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * core parses the data to identify the client, and then dispatches the event to
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the appropriate client via the client callback function. An interrupt notifies
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the sending core that the receiver is finished. In this way a single pipe can
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * manage arbitrary data transfers between cores with data flowing in either
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * direction.
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \image html ipc_ints.png
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The application can use semaphores to control access to shared resources, as
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * required by the application's logic.
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The PDL provides two specific files that set up default IPC functionality.
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * They are cy_ipc_config.h and cy_ipc_config.c. You can modify these files based
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * on the requirements of your design. If you use PSoC Creator as a development
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * environment, it will not overwrite your changes when you generate the
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 49


  99:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * application or build your code.
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_pipe_layer PIPE layer
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * A pipe is a communication channel between two endpoints. PSoC 6 devices support
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * 16 IPC channels, and 16 IPC interrupts, each numbered 0-15. IPC Channels 0-7
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * and IPC interrupts 0-7 are reserved for system use. Channels 8-15 and
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * interrupts 8-15 are available for application use.
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * A full duplex pipe uses two IPC channels, one per endpoint. Each endpoint
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * specifies all the information required to process a message (either sent or
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * received). Each endpoint is configured to use an IPC channel, and an IPC
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * interrupt. Common practice is to use the interrupt with the same number as
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the IPC channel. However, IPC Interrupts are not directly associated with the
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * IPC channels, so any channel can use any interrupt.  Any IPC channel can
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * trigger 0, 1 or all the IPC interrupts at once, depending on the Notify or
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Release masks used.
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * It is also possible to set up a one-directional pipe, using a single IPC
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * channel. In this design one processor is always the sender, and the other is
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * always the receiver. However, there are still two endpoints.
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * A pipe supports an arbitrary number of clients with an array of callback
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * functions, one per client. The client ID is the index number into the array
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * for the client. After a pipe is configured and initialized, the application
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * calls Cy_IPC_Pipe_RegisterCallback() once per client to register each client's
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * callback function. Multiple clients can use the same callback function. The
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * endpoints in a pipe share the callback array.
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Use Cy_IPC_Pipe_SendMessage() to send data. You specify both the "to" and
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * "from" endpoints, and a callback function to be used when the data transfer is
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * complete. The data is a 32-bit void pointer. The data pointed to is arbitrary,
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * and can be an array, a structure, or a location in memory. The only limitation
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * is that the first element of the data must be a 32-bit unsigned word containing
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * a client ID number. The ID number is the index into the callback array.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * When a message is sent, the receiving endpoint's interrupt handler is called.
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The ISR can perform any task required by the design. However, as part of its
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * function it calls \ref Cy_IPC_Pipe_ExecCallback. This function retrieves the
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * client ID from the data and calls the associated callback function.
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The user-supplied callback function handles the data in whatever way is
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * appropriate based on the application logic.
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * After the callback function is returned by the receiver, it invokes the release
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * callback function defined by the sender of the message.
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_sema_layer SEMA Layer
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * A semaphore is a flag the application uses to control access to a shared
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * resource. The SEMA-level API uses an IPC channel to implement
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * semaphores. Startup code sets up a default semaphore system. The
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * default system creates an array of 128 semaphores (four 32-bit values).
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Semaphores 0-15 are reserved for system use. See
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Configuration Considerations - SEMA.
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Functions are available to initialize the semaphore system, to set or
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * clear a semaphore, or to get the semaphore's current status. Application
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 50


 156:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * logic uses SEMA functions to relate a particular semaphore to a particular
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * shared resource, and set, clear, or check the flag when accessing the
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * shared resource.
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_configuration_cypipe Configuration Considerations - CYPIPE
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * There are none. The cy_ipc_config files set up the required CYPIPE for system
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * use. Do not modify the CYPIPE. It uses IPC channels 5 and 6 to implement full
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * duplex communication between cores. On the CM0+ the notify interrupt is
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * assigned to NVIC IRQn 27. See System Interrupt (SysInt) for background.
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * To create your own pipe (<b>USRPIPE</b>) you should edit cy_ipc_config files
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * and take 4 steps:
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   -# Define a pipe callbacks processing interrupt handler
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *      (similar to <b>Cy_IPC_SystemPipeIsr</b>)
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   -# Define a callbacks array (similar to <b>cy_ipc_pipe_sysCbArray</b>)
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   -# Define your pipe configuration with a cy_stc_ipc_pipe_config_t type structure
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *      (similar to <b>systemPipeConfig</b> and <b>CY_CYPIPE_DEFAULT_CONFIG</b>)
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   -# Call Cy_IPC_Pipe_Init() from each core to initialize your pipe (similar
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *      to call in the <b>Cy_IPC_SystemPipeInit</b>)
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_configuration_sema Configuration Considerations - SEMA
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Startup code calls Cy_IPC_SystemSemaInit() (in cy_ipc_config.c) to set up
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * semaphore functionality. This function calls the PDL init function
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Sema_Init() with default values. By default the semaphore system
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * uses IPC channel 4, and creates 128 semaphores. Do <b>not</b> change the IPC
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * channel. You can change the number of semaphores.
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * To change the number of semaphores, modify this line of code in cy_ipc_config.h.
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \code
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * #define CY_IPC_SEMA_COUNT               (uint32_t)(128u)
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \endcode
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The file cy_ipc_config.c declares array ipcSemaArray to hold the semaphore
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * flags based on the size defined for this symbol. Use increments of 32. You
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * must have at least 32 semaphores. Semaphores 0-15 are reserved for
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * system use. Your application can use semaphores greater than 15.
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_more_information More Information
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_SystemSemaInit() and Cy_IPC_SystemPipeInit() functions are called in the
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * SystemInit function. If the default startup file is not used, or SystemInit is
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * not called in your project, call the following three functions prior to
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * executing any flash or EmEEPROM write or erase operation. For example:
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *  -# Cy_IPC_SystemSemaInit()
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *  -# Cy_IPC_SystemPipeInit()
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *  -# Cy_Flash_Init()
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Also Cy_IPC_SystemPipeInit function is called to support BLE host/controller
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * communication.
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * See the technical reference manual(TRM) for more information on the IPC.
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_MISRA MISRA-C Compliance
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 51


 213:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * <table class="doxtable">
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr>
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <th>MISRA Rule</th>
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <th>Rule Class (Required/Advisory)</th>
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <th>Rule Description</th>
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <th style="width: 50%;">Description of Deviation(s)</th>
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </tr>
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr>
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>10.3</td>
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>R</td>
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>The value of a complex expression of integer type shall be cast
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         only to a type of the same signedness that is no wider than the underlying
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         type of the expression.</td>
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>The cast from integer to enumeration value is used to calculate
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         the interrupt vector source from the integer number of the IPC interrupt
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         structure, so there is no way to avoid this cast.</td>
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </tr>
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr>
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>11.4</td>
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>A</td>
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>A cast should not be performed between a pointer to the void to a
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         pointer to the object type.</td>
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>The cast from the void to pointer and vice versa is used to transmit
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         data via the \ref group_ipc channel by exchanging the pointer. We
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         exchange only one pointer, so there is no way to avoid this cast.</td>
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </tr>
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * </table>
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \section group_ipc_changelog Changelog
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * <table class="doxtable">
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr>
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>1.20</td>
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>Added \ref Cy_IPC_Pipe_ExecuteCallback function.
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         Updated documentation about user pipe initialization.
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     </td>
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>Interface improvement, documentation update</td>
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </tr>
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr>
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>1.10.1</td>
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>Updated description of the \ref Cy_IPC_Pipe_Init,
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         \ref Cy_IPC_Pipe_EndpointInit, \ref Cy_IPC_Sema_Set functions.
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *         Added / updated code snippets.
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     </td>
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>Documentation update and clarification</td>
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </tr>
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr>
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>1.10</td>
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>Added support for more IPC structures</td>
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>New device support</td>
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </tr>
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr>
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>1.0</td>
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td>Initial version</td>
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *     <td></td>
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </tr>
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 52


 270:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * </table>
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \defgroup group_ipc_drv IPC driver layer (IPC_DRV)
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \{
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   The functions of this layer are used in the higher IPC levels
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   (Semaphores and Pipes).
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   Users should not call any of these IPC functions directly.
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \defgroup group_ipc_macros Macros
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *       Macro definitions are used in the driver
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \defgroup group_ipc_functions Functions
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *       Functions are used in the driver
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \defgroup group_ipc_data_structures Data Structures
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *       Data structures are used in the driver
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \defgroup group_ipc_enums Enumerated Types
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *       Enumerations are used in the driver
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \}
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \defgroup group_ipc_sema IPC semaphores layer (IPC_SEMA)
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \defgroup group_ipc_pipe IPC pipes layer (IPC_PIPE)
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** */
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /******************************************************************************/
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /* Include files                                                              */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /******************************************************************************/
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #include "syslib/cy_syslib.h"
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #include "cy_device_headers.h"
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #include "cy_ipc_config.h"
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #include <stddef.h>
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /**
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \addtogroup group_ipc_macros
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \{
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** */
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** Driver major version */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_DRV_VERSION_MAJOR       1
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** Driver minor version */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_DRV_VERSION_MINOR       20
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** Defines a value to indicate that no notification events are needed */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_NO_NOTIFICATION         (uint32_t)(0x00000000ul)
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /* Error Code constants */
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_ID CY_PDL_DRV_ID(0x22u)  /**< Software PDL driver ID for IPC */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** Return prefix for IPC driver function status codes */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_ID_INFO    (uint32_t)( CY_IPC_ID | CY_PDL_STATUS_INFO )
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** Return prefix for IPC driver function warning return values */
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_ID_WARNING (uint32_t)( CY_IPC_ID | CY_PDL_STATUS_WARNING)
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** Return prefix for IPC driver function error return values */
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_ID_ERROR   (uint32_t)( CY_IPC_ID | CY_PDL_STATUS_ERROR)
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 53


 327:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** Converts the IPC interrupt channel number to interrupt vector */
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #define CY_IPC_INTR_NUM_TO_VECT(x)         ((int32_t)cpuss_interrupts_ipc_0_IRQn + (x))
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** \} group_ipc_macros */
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /* end of definition in device.h */
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /**
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \addtogroup group_ipc_enums
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \{
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** */
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /**
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This is a list of ENUMs used for function return status.
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** */
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** typedef enum
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     /** Function was successfully executed */
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_IPC_DRV_SUCCESS      = (0x00u),
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     /** Function was not executed due to an error.
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****         Typical conditions for the error explained
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****         in the function description */
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_IPC_DRV_ERROR        = ( CY_IPC_ID_ERROR + 1ul),
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** } cy_en_ipcdrv_status_t;
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** \} group_ipc_enums */
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #ifdef __cplusplus
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** extern "C" {
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** #endif
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** \cond INTERNAL */
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_WriteDataValue (IPC_STRUCT_Type* base, uint32_t dataValue);
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ReadDataValue (IPC_STRUCT_Type const * base);
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ExtractAcquireMask (uint32_t intMask);
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ExtractReleaseMask (uint32_t intMask);
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** \endcond */
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /**
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \addtogroup group_ipc_functions
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \{
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** */
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE IPC_STRUCT_Type*       Cy_IPC_Drv_GetIpcBaseAddress (uint32_t ipcIndex);
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE IPC_INTR_STRUCT_Type*  Cy_IPC_Drv_GetIntrBaseAddr (uint32_t ipcIntrIndex);
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_AcquireNotify (IPC_STRUCT_Type * base, uint32_t notifyEventIntr
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_ReleaseNotify (IPC_STRUCT_Type * base, uint32_t notifyEventIntr
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE  cy_en_ipcdrv_status_t Cy_IPC_Drv_LockAcquire (IPC_STRUCT_Type const * base);
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** cy_en_ipcdrv_status_t    Cy_IPC_Drv_LockRelease (IPC_STRUCT_Type * base, uint32_t releaseEventIntr)
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 54


 384:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE bool     Cy_IPC_Drv_IsLockAcquired (IPC_STRUCT_Type const * base);
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetLockStatus (IPC_STRUCT_Type const * base);
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** cy_en_ipcdrv_status_t    Cy_IPC_Drv_SendMsgWord (IPC_STRUCT_Type * base, uint32_t notifyEventIntr, 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** cy_en_ipcdrv_status_t    Cy_IPC_Drv_ReadMsgWord (IPC_STRUCT_Type const * base, uint32_t * message);
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE cy_en_ipcdrv_status_t Cy_IPC_Drv_SendMsgPtr (IPC_STRUCT_Type* base, uint32_t notify
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE cy_en_ipcdrv_status_t Cy_IPC_Drv_ReadMsgPtr (IPC_STRUCT_Type const * base, void ** 
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_SetInterruptMask (IPC_INTR_STRUCT_Type * base,
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****                                                       uint32_t ipcReleaseMask, uint32_t ipcAcquireM
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptMask (IPC_INTR_STRUCT_Type const * base);
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptStatusMasked (IPC_INTR_STRUCT_Type const * base);
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptStatus (IPC_INTR_STRUCT_Type const * base);
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_SetInterrupt (IPC_INTR_STRUCT_Type * base,
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****                                                       uint32_t ipcReleaseMask, uint32_t ipcAcquireM
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_ClearInterrupt (IPC_INTR_STRUCT_Type * base,
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****                                                       uint32_t ipcReleaseMask, uint32_t ipcAcquireM
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetIpcBaseAddress
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function takes an IPC channel index as a parameter and returns the base
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * address the IPC registers corresponding to the IPC channel.
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \note The user is responsible for ensuring that ipcIndex does not exceed the
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * limits.
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param ipcIndex
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Represents the number of IPC structure. This is converted to the base address of
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the IPC channel registers.
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Returns a pointer to the base of the IPC registers.
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_SendMsgWord
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE IPC_STRUCT_Type* Cy_IPC_Drv_GetIpcBaseAddress (uint32_t ipcIndex)
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 164              		.loc 3 424 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 8
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168 0000 80B5     		push	{r7, lr}
 169              		.cfi_def_cfa_offset 8
 170              		.cfi_offset 7, -8
 171              		.cfi_offset 14, -4
 172 0002 82B0     		sub	sp, sp, #8
 173              		.cfi_def_cfa_offset 16
 174 0004 00AF     		add	r7, sp, #0
 175              		.cfi_def_cfa_register 7
 176 0006 7860     		str	r0, [r7, #4]
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1((uint32_t)CY_IPC_CHANNELS > ipcIndex);
 177              		.loc 3 425 0
 178 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 55


 179 000a 0F2B     		cmp	r3, #15
 180 000c 04D9     		bls	.L12
 181              		.loc 3 425 0 is_stmt 0 discriminator 1
 182 000e 40F2A911 		movw	r1, #425
 183 0012 0648     		ldr	r0, .L14
 184 0014 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 185              	.L12:
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return ( (IPC_STRUCT_Type*) ( &IPC->STRUCT[ipcIndex] ) );
 186              		.loc 3 426 0 is_stmt 1
 187 0018 7B68     		ldr	r3, [r7, #4]
 188 001a 5B01     		lsls	r3, r3, #5
 189 001c 03F18043 		add	r3, r3, #1073741824
 190 0020 03F50C13 		add	r3, r3, #2293760
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 191              		.loc 3 427 0
 192 0024 1846     		mov	r0, r3
 193 0026 0837     		adds	r7, r7, #8
 194              		.cfi_def_cfa_offset 8
 195 0028 BD46     		mov	sp, r7
 196              		.cfi_def_cfa_register 13
 197              		@ sp needed
 198 002a 80BD     		pop	{r7, pc}
 199              	.L15:
 200              		.align	2
 201              	.L14:
 202 002c 00000000 		.word	.LC0
 203              		.cfi_endproc
 204              	.LFE125:
 205              		.size	Cy_IPC_Drv_GetIpcBaseAddress, .-Cy_IPC_Drv_GetIpcBaseAddress
 206              		.section	.text.Cy_IPC_Drv_GetIntrBaseAddr,"ax",%progbits
 207              		.align	2
 208              		.thumb
 209              		.thumb_func
 210              		.type	Cy_IPC_Drv_GetIntrBaseAddr, %function
 211              	Cy_IPC_Drv_GetIntrBaseAddr:
 212              	.LFB126:
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetIntrBaseAddr
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function takes an IPC interrupt structure index and returns the base
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * address of the IPC interrupt registers corresponding to the IPC Interrupt.
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \note The user is responsible for ensuring that ipcIntrIndex does not exceed the
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * limits.
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param ipcIntrIndex
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Represents the number of IPC interrupt structure. This is converted to the
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * base address of the IPC interrupt registers.
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Returns a pointer to the base of the IPC interrupt registers.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatus
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 56


 449:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE IPC_INTR_STRUCT_Type* Cy_IPC_Drv_GetIntrBaseAddr (uint32_t ipcIntrIndex)
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 213              		.loc 3 451 0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 8
 216              		@ frame_needed = 1, uses_anonymous_args = 0
 217 0000 80B5     		push	{r7, lr}
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 7, -8
 220              		.cfi_offset 14, -4
 221 0002 82B0     		sub	sp, sp, #8
 222              		.cfi_def_cfa_offset 16
 223 0004 00AF     		add	r7, sp, #0
 224              		.cfi_def_cfa_register 7
 225 0006 7860     		str	r0, [r7, #4]
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1((uint32_t)CY_IPC_INTERRUPTS > ipcIntrIndex);
 226              		.loc 3 452 0
 227 0008 7B68     		ldr	r3, [r7, #4]
 228 000a 0F2B     		cmp	r3, #15
 229 000c 04D9     		bls	.L17
 230              		.loc 3 452 0 is_stmt 0 discriminator 1
 231 000e 4FF4E271 		mov	r1, #452
 232 0012 0548     		ldr	r0, .L19
 233 0014 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 234              	.L17:
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return ( (IPC_INTR_STRUCT_Type*) ( &IPC->INTR_STRUCT[ipcIntrIndex] ) );
 235              		.loc 3 453 0 is_stmt 1
 236 0018 7B68     		ldr	r3, [r7, #4]
 237 001a 5A01     		lsls	r2, r3, #5
 238 001c 034B     		ldr	r3, .L19+4
 239 001e 1344     		add	r3, r3, r2
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 240              		.loc 3 454 0
 241 0020 1846     		mov	r0, r3
 242 0022 0837     		adds	r7, r7, #8
 243              		.cfi_def_cfa_offset 8
 244 0024 BD46     		mov	sp, r7
 245              		.cfi_def_cfa_register 13
 246              		@ sp needed
 247 0026 80BD     		pop	{r7, pc}
 248              	.L20:
 249              		.align	2
 250              	.L19:
 251 0028 00000000 		.word	.LC0
 252 002c 00102340 		.word	1076039680
 253              		.cfi_endproc
 254              	.LFE126:
 255              		.size	Cy_IPC_Drv_GetIntrBaseAddr, .-Cy_IPC_Drv_GetIntrBaseAddr
 256              		.section	.text.Cy_IPC_Drv_SetInterruptMask,"ax",%progbits
 257              		.align	2
 258              		.thumb
 259              		.thumb_func
 260              		.type	Cy_IPC_Drv_SetInterruptMask, %function
 261              	Cy_IPC_Drv_SetInterruptMask:
 262              	.LFB127:
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 57


 456:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_SetInterruptMask
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to set the interrupt mask for an IPC Interrupt.
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The mask sets release or acquire notification events for all IPC channels.
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param ipcReleaseMask
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * release event.
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param ipcAcquireMask
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * notify event.
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatusMasked
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_SetInterruptMask (IPC_INTR_STRUCT_Type* base,
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****                                               uint32_t ipcReleaseMask, uint32_t ipcAcquireMask)
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 263              		.loc 3 481 0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 16
 266              		@ frame_needed = 1, uses_anonymous_args = 0
 267 0000 80B5     		push	{r7, lr}
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 7, -8
 270              		.cfi_offset 14, -4
 271 0002 84B0     		sub	sp, sp, #16
 272              		.cfi_def_cfa_offset 24
 273 0004 00AF     		add	r7, sp, #0
 274              		.cfi_def_cfa_register 7
 275 0006 F860     		str	r0, [r7, #12]
 276 0008 B960     		str	r1, [r7, #8]
 277 000a 7A60     		str	r2, [r7, #4]
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcAcquireMask  & ~(uint32_t)(IPC_STRUCT_NOTIFY_INTR_NOTIFY_Msk)));
 278              		.loc 3 482 0
 279 000c 7B68     		ldr	r3, [r7, #4]
 280 000e 1B0C     		lsrs	r3, r3, #16
 281 0010 1B04     		lsls	r3, r3, #16
 282 0012 002B     		cmp	r3, #0
 283 0014 04D0     		beq	.L22
 284              		.loc 3 482 0 is_stmt 0 discriminator 1
 285 0016 4FF4F171 		mov	r1, #482
 286 001a 0C48     		ldr	r0, .L24
 287 001c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 288              	.L22:
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcReleaseMask & ~(uint32_t)(IPC_STRUCT_RELEASE_INTR_RELEASE_Msk)));
 289              		.loc 3 483 0 is_stmt 1
 290 0020 BB68     		ldr	r3, [r7, #8]
 291 0022 1B0C     		lsrs	r3, r3, #16
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 58


 292 0024 1B04     		lsls	r3, r3, #16
 293 0026 002B     		cmp	r3, #0
 294 0028 04D0     		beq	.L23
 295              		.loc 3 483 0 is_stmt 0 discriminator 1
 296 002a 40F2E311 		movw	r1, #483
 297 002e 0748     		ldr	r0, .L24
 298 0030 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 299              	.L23:
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     base->INTR_MASK = _VAL2FLD( IPC_INTR_STRUCT_INTR_MASK_NOTIFY,  ipcAcquireMask) |
 300              		.loc 3 484 0 is_stmt 1
 301 0034 7B68     		ldr	r3, [r7, #4]
 302 0036 1A04     		lsls	r2, r3, #16
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****                       _VAL2FLD( IPC_INTR_STRUCT_INTR_MASK_RELEASE, ipcReleaseMask);
 303              		.loc 3 485 0
 304 0038 BB68     		ldr	r3, [r7, #8]
 305 003a 9BB2     		uxth	r3, r3
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     base->INTR_MASK = _VAL2FLD( IPC_INTR_STRUCT_INTR_MASK_NOTIFY,  ipcAcquireMask) |
 306              		.loc 3 484 0
 307 003c 1A43     		orrs	r2, r2, r3
 308 003e FB68     		ldr	r3, [r7, #12]
 309 0040 9A60     		str	r2, [r3, #8]
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 310              		.loc 3 486 0
 311 0042 00BF     		nop
 312 0044 1037     		adds	r7, r7, #16
 313              		.cfi_def_cfa_offset 8
 314 0046 BD46     		mov	sp, r7
 315              		.cfi_def_cfa_register 13
 316              		@ sp needed
 317 0048 80BD     		pop	{r7, pc}
 318              	.L25:
 319 004a 00BF     		.align	2
 320              	.L24:
 321 004c 00000000 		.word	.LC0
 322              		.cfi_endproc
 323              	.LFE127:
 324              		.size	Cy_IPC_Drv_SetInterruptMask, .-Cy_IPC_Drv_SetInterruptMask
 325              		.section	.text.Cy_IPC_Drv_GetInterruptStatusMasked,"ax",%progbits
 326              		.align	2
 327              		.thumb
 328              		.thumb_func
 329              		.type	Cy_IPC_Drv_GetInterruptStatusMasked, %function
 330              	Cy_IPC_Drv_GetInterruptStatusMasked:
 331              	.LFB129:
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetInterruptMask
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to read the interrupt mask.
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 59


 500:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   The return value is encoded as follows
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <table>
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><th>Interrupt sources   <th>Value
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_RELEASE   <td>Xth bit set
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_NOTIFY    <td>X+16th bit set
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </table>
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatusMasked
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptMask(IPC_INTR_STRUCT_Type const * base)
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return (base->INTR_MASK);
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetInterruptStatusMasked
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to read the active unmasked interrupt. This function
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * can be used in the interrupt service routine to find which source triggered
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * the interrupt.
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   The return value is encoded as follows
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <table>
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><th>Interrupt sources   <th>Value
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_RELEASE   <td>Xth bit set
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_NOTIFY    <td>X+16th bit set
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </table>
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatusMasked
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptStatusMasked (IPC_INTR_STRUCT_Type const * base)
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 332              		.loc 3 541 0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 8
 335              		@ frame_needed = 1, uses_anonymous_args = 0
 336              		@ link register save eliminated.
 337 0000 80B4     		push	{r7}
 338              		.cfi_def_cfa_offset 4
 339              		.cfi_offset 7, -4
 340 0002 83B0     		sub	sp, sp, #12
 341              		.cfi_def_cfa_offset 16
 342 0004 00AF     		add	r7, sp, #0
 343              		.cfi_def_cfa_register 7
 344 0006 7860     		str	r0, [r7, #4]
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return (base->INTR_MASKED);
 345              		.loc 3 542 0
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 60


 346 0008 7B68     		ldr	r3, [r7, #4]
 347 000a DB68     		ldr	r3, [r3, #12]
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 348              		.loc 3 543 0
 349 000c 1846     		mov	r0, r3
 350 000e 0C37     		adds	r7, r7, #12
 351              		.cfi_def_cfa_offset 4
 352 0010 BD46     		mov	sp, r7
 353              		.cfi_def_cfa_register 13
 354              		@ sp needed
 355 0012 5DF8047B 		ldr	r7, [sp], #4
 356              		.cfi_restore 7
 357              		.cfi_def_cfa_offset 0
 358 0016 7047     		bx	lr
 359              		.cfi_endproc
 360              	.LFE129:
 361              		.size	Cy_IPC_Drv_GetInterruptStatusMasked, .-Cy_IPC_Drv_GetInterruptStatusMasked
 362              		.section	.text.Cy_IPC_Drv_GetInterruptStatus,"ax",%progbits
 363              		.align	2
 364              		.thumb
 365              		.thumb_func
 366              		.type	Cy_IPC_Drv_GetInterruptStatus, %function
 367              	Cy_IPC_Drv_GetInterruptStatus:
 368              	.LFB130:
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetInterruptStatus
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to read the pending interrupts. Note that this read is
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * an unmasked read of the interrupt status. Interrupt sources read as active by
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * this function would generate interrupts only if they were not masked.
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   The return value is encoded as follows
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <table>
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><th>Interrupt sources   <th>Value
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_RELEASE   <td>Xth bit set
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_NOTIFY    <td>X+16th bit set
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   </table>
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatus
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptStatus(IPC_INTR_STRUCT_Type const * base)
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 369              		.loc 3 570 0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 8
 372              		@ frame_needed = 1, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 374 0000 80B4     		push	{r7}
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 61


 375              		.cfi_def_cfa_offset 4
 376              		.cfi_offset 7, -4
 377 0002 83B0     		sub	sp, sp, #12
 378              		.cfi_def_cfa_offset 16
 379 0004 00AF     		add	r7, sp, #0
 380              		.cfi_def_cfa_register 7
 381 0006 7860     		str	r0, [r7, #4]
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return (base->INTR);
 382              		.loc 3 571 0
 383 0008 7B68     		ldr	r3, [r7, #4]
 384 000a 1B68     		ldr	r3, [r3]
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 385              		.loc 3 572 0
 386 000c 1846     		mov	r0, r3
 387 000e 0C37     		adds	r7, r7, #12
 388              		.cfi_def_cfa_offset 4
 389 0010 BD46     		mov	sp, r7
 390              		.cfi_def_cfa_register 13
 391              		@ sp needed
 392 0012 5DF8047B 		ldr	r7, [sp], #4
 393              		.cfi_restore 7
 394              		.cfi_def_cfa_offset 0
 395 0016 7047     		bx	lr
 396              		.cfi_endproc
 397              	.LFE130:
 398              		.size	Cy_IPC_Drv_GetInterruptStatus, .-Cy_IPC_Drv_GetInterruptStatus
 399              		.section	.text.Cy_IPC_Drv_ClearInterrupt,"ax",%progbits
 400              		.align	2
 401              		.thumb
 402              		.thumb_func
 403              		.type	Cy_IPC_Drv_ClearInterrupt, %function
 404              	Cy_IPC_Drv_ClearInterrupt:
 405              	.LFB132:
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_SetInterrupt
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to set the interrupt source. This function can be used
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * to activate interrupts through software.
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \note That interrupt sources set using this interrupt would generate interrupts
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * only if they are not masked.
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param ipcReleaseMask
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * release event.
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param ipcAcquireMask
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * notify event.
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_SetInterrupt
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 62


 597:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_SetInterrupt(IPC_INTR_STRUCT_Type* base, uint32_t ipcReleaseMask, 
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcAcquireMask  & ~(uint32_t)(IPC_STRUCT_NOTIFY_INTR_NOTIFY_Msk)));
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcReleaseMask & ~(uint32_t)(IPC_STRUCT_RELEASE_INTR_RELEASE_Msk)));
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     base->INTR_SET =  _VAL2FLD( IPC_INTR_STRUCT_INTR_NOTIFY,  ipcAcquireMask )  |
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****                       _VAL2FLD( IPC_INTR_STRUCT_INTR_RELEASE, ipcReleaseMask );
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ClearInterrupt
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to clear the interrupt source. Use this function to clear
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * a pending interrupt source in the interrupt status.
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param ipcReleaseMask
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * release event.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param ipcAcquireMask
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * notify event.
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatusMasked
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_ClearInterrupt(IPC_INTR_STRUCT_Type* base, uint32_t ipcReleaseMask
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 406              		.loc 3 631 0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 16
 409              		@ frame_needed = 1, uses_anonymous_args = 0
 410 0000 80B5     		push	{r7, lr}
 411              		.cfi_def_cfa_offset 8
 412              		.cfi_offset 7, -8
 413              		.cfi_offset 14, -4
 414 0002 84B0     		sub	sp, sp, #16
 415              		.cfi_def_cfa_offset 24
 416 0004 00AF     		add	r7, sp, #0
 417              		.cfi_def_cfa_register 7
 418 0006 F860     		str	r0, [r7, #12]
 419 0008 B960     		str	r1, [r7, #8]
 420 000a 7A60     		str	r2, [r7, #4]
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcAcquireMask  & ~(uint32_t)(IPC_STRUCT_NOTIFY_INTR_NOTIFY_Msk)));
 421              		.loc 3 632 0
 422 000c 7B68     		ldr	r3, [r7, #4]
 423 000e 1B0C     		lsrs	r3, r3, #16
 424 0010 1B04     		lsls	r3, r3, #16
 425 0012 002B     		cmp	r3, #0
 426 0014 04D0     		beq	.L31
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 63


 427              		.loc 3 632 0 is_stmt 0 discriminator 1
 428 0016 4FF41E71 		mov	r1, #632
 429 001a 0D48     		ldr	r0, .L33
 430 001c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 431              	.L31:
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcReleaseMask & ~(uint32_t)(IPC_STRUCT_RELEASE_INTR_RELEASE_Msk)));
 432              		.loc 3 633 0 is_stmt 1
 433 0020 BB68     		ldr	r3, [r7, #8]
 434 0022 1B0C     		lsrs	r3, r3, #16
 435 0024 1B04     		lsls	r3, r3, #16
 436 0026 002B     		cmp	r3, #0
 437 0028 04D0     		beq	.L32
 438              		.loc 3 633 0 is_stmt 0 discriminator 1
 439 002a 40F27921 		movw	r1, #633
 440 002e 0848     		ldr	r0, .L33
 441 0030 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 442              	.L32:
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     base->INTR =  _VAL2FLD(IPC_INTR_STRUCT_INTR_NOTIFY,  ipcAcquireMask) |
 443              		.loc 3 634 0 is_stmt 1
 444 0034 7B68     		ldr	r3, [r7, #4]
 445 0036 1A04     		lsls	r2, r3, #16
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****                   _VAL2FLD(IPC_INTR_STRUCT_INTR_RELEASE, ipcReleaseMask);
 446              		.loc 3 635 0
 447 0038 BB68     		ldr	r3, [r7, #8]
 448 003a 9BB2     		uxth	r3, r3
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     base->INTR =  _VAL2FLD(IPC_INTR_STRUCT_INTR_NOTIFY,  ipcAcquireMask) |
 449              		.loc 3 634 0
 450 003c 1A43     		orrs	r2, r2, r3
 451 003e FB68     		ldr	r3, [r7, #12]
 452 0040 1A60     		str	r2, [r3]
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     (void)base->INTR;  /* Read the register to flush the cache */
 453              		.loc 3 636 0
 454 0042 FB68     		ldr	r3, [r7, #12]
 455 0044 1B68     		ldr	r3, [r3]
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 456              		.loc 3 637 0
 457 0046 00BF     		nop
 458 0048 1037     		adds	r7, r7, #16
 459              		.cfi_def_cfa_offset 8
 460 004a BD46     		mov	sp, r7
 461              		.cfi_def_cfa_register 13
 462              		@ sp needed
 463 004c 80BD     		pop	{r7, pc}
 464              	.L34:
 465 004e 00BF     		.align	2
 466              	.L33:
 467 0050 00000000 		.word	.LC0
 468              		.cfi_endproc
 469              	.LFE132:
 470              		.size	Cy_IPC_Drv_ClearInterrupt, .-Cy_IPC_Drv_ClearInterrupt
 471              		.section	.text.Cy_IPC_Drv_AcquireNotify,"ax",%progbits
 472              		.align	2
 473              		.thumb
 474              		.thumb_func
 475              		.type	Cy_IPC_Drv_AcquireNotify, %function
 476              	Cy_IPC_Drv_AcquireNotify:
 477              	.LFB133:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 64


 638:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** \} group_ipc_functions */
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /** \} group_ipc */
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_AcquireNotify
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function generates a aquire notification event by IPC interrupt structure.
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param notifyEventIntr
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Bit encoded list of IPC interrupt structures that are triggered
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * by a notification. Bit number correspond to number of the IPC interrupt
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * structure.
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_LockAcquire
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_AcquireNotify (IPC_STRUCT_Type* base, uint32_t notifyEventIntr)
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 478              		.loc 3 665 0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 8
 481              		@ frame_needed = 1, uses_anonymous_args = 0
 482 0000 80B5     		push	{r7, lr}
 483              		.cfi_def_cfa_offset 8
 484              		.cfi_offset 7, -8
 485              		.cfi_offset 14, -4
 486 0002 82B0     		sub	sp, sp, #8
 487              		.cfi_def_cfa_offset 16
 488 0004 00AF     		add	r7, sp, #0
 489              		.cfi_def_cfa_register 7
 490 0006 7860     		str	r0, [r7, #4]
 491 0008 3960     		str	r1, [r7]
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (notifyEventIntr  & ~(uint32_t)(IPC_STRUCT_NOTIFY_INTR_NOTIFY_Msk)));
 492              		.loc 3 666 0
 493 000a 3B68     		ldr	r3, [r7]
 494 000c 1B0C     		lsrs	r3, r3, #16
 495 000e 1B04     		lsls	r3, r3, #16
 496 0010 002B     		cmp	r3, #0
 497 0012 04D0     		beq	.L36
 498              		.loc 3 666 0 is_stmt 0 discriminator 1
 499 0014 40F29A21 		movw	r1, #666
 500 0018 0548     		ldr	r0, .L37
 501 001a FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 502              	.L36:
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     base->NOTIFY = _VAL2FLD(IPC_STRUCT_NOTIFY_INTR_NOTIFY, notifyEventIntr);
 503              		.loc 3 667 0 is_stmt 1
 504 001e 3B68     		ldr	r3, [r7]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 65


 505 0020 9AB2     		uxth	r2, r3
 506 0022 7B68     		ldr	r3, [r7, #4]
 507 0024 9A60     		str	r2, [r3, #8]
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 508              		.loc 3 668 0
 509 0026 00BF     		nop
 510 0028 0837     		adds	r7, r7, #8
 511              		.cfi_def_cfa_offset 8
 512 002a BD46     		mov	sp, r7
 513              		.cfi_def_cfa_register 13
 514              		@ sp needed
 515 002c 80BD     		pop	{r7, pc}
 516              	.L38:
 517 002e 00BF     		.align	2
 518              	.L37:
 519 0030 00000000 		.word	.LC0
 520              		.cfi_endproc
 521              	.LFE133:
 522              		.size	Cy_IPC_Drv_AcquireNotify, .-Cy_IPC_Drv_AcquireNotify
 523              		.section	.text.Cy_IPC_Drv_WriteDataValue,"ax",%progbits
 524              		.align	2
 525              		.thumb
 526              		.thumb_func
 527              		.type	Cy_IPC_Drv_WriteDataValue, %function
 528              	Cy_IPC_Drv_WriteDataValue:
 529              	.LFB135:
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ReleaseNotify
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function generates a release notification event by IPC interrupt structure.
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param notifyEventIntr
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Bit encoded list of IPC interrupt lines that are triggered by a notification.
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_ReadMsgWord
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_ReleaseNotify (IPC_STRUCT_Type* base, uint32_t notifyEventIntr)
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (notifyEventIntr  & ~(uint32_t)(IPC_INTR_STRUCT_INTR_RELEASE_Msk)));
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     base->RELEASE = _VAL2FLD(IPC_INTR_STRUCT_INTR_RELEASE, notifyEventIntr);
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_WriteDataValue
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function writes a value to the DATA register of the IPC channel.
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 66


 700:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is internal and should not be called directly by user
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * software.
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param dataValue
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Value to be written.
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_WriteDataValue (IPC_STRUCT_Type* base, uint32_t dataValue)
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 530              		.loc 3 715 0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 8
 533              		@ frame_needed = 1, uses_anonymous_args = 0
 534              		@ link register save eliminated.
 535 0000 80B4     		push	{r7}
 536              		.cfi_def_cfa_offset 4
 537              		.cfi_offset 7, -4
 538 0002 83B0     		sub	sp, sp, #12
 539              		.cfi_def_cfa_offset 16
 540 0004 00AF     		add	r7, sp, #0
 541              		.cfi_def_cfa_register 7
 542 0006 7860     		str	r0, [r7, #4]
 543 0008 3960     		str	r1, [r7]
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****       base->DATA = dataValue;
 544              		.loc 3 716 0
 545 000a 7B68     		ldr	r3, [r7, #4]
 546 000c 3A68     		ldr	r2, [r7]
 547 000e DA60     		str	r2, [r3, #12]
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 548              		.loc 3 717 0
 549 0010 00BF     		nop
 550 0012 0C37     		adds	r7, r7, #12
 551              		.cfi_def_cfa_offset 4
 552 0014 BD46     		mov	sp, r7
 553              		.cfi_def_cfa_register 13
 554              		@ sp needed
 555 0016 5DF8047B 		ldr	r7, [sp], #4
 556              		.cfi_restore 7
 557              		.cfi_def_cfa_offset 0
 558 001a 7047     		bx	lr
 559              		.cfi_endproc
 560              	.LFE135:
 561              		.size	Cy_IPC_Drv_WriteDataValue, .-Cy_IPC_Drv_WriteDataValue
 562              		.section	.text.Cy_IPC_Drv_IsLockAcquired,"ax",%progbits
 563              		.align	2
 564              		.thumb
 565              		.thumb_func
 566              		.type	Cy_IPC_Drv_IsLockAcquired, %function
 567              	Cy_IPC_Drv_IsLockAcquired:
 568              	.LFB137:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 67


 718:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ReadDataValue
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function reads a value from the DATA register of the IPC channel.
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is internal and should not be called directly by user
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * software.
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Value from DATA register.
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ReadDataValue (IPC_STRUCT_Type const * base)
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return (base->DATA);
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_IsLockAcquired
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function is used to test the status of an IPC channel. The function
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * tells the reader if the IPC channel was in the locked or released state.
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   Status for the function:
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   true:  The IPC channel is in the Locked state.
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   false: The IPC channel is in the Released state.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_LockAcquire
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE bool Cy_IPC_Drv_IsLockAcquired (IPC_STRUCT_Type const * base)
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 569              		.loc 3 766 0
 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 8
 572              		@ frame_needed = 1, uses_anonymous_args = 0
 573              		@ link register save eliminated.
 574 0000 80B4     		push	{r7}
 575              		.cfi_def_cfa_offset 4
 576              		.cfi_offset 7, -4
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 68


 577 0002 83B0     		sub	sp, sp, #12
 578              		.cfi_def_cfa_offset 16
 579 0004 00AF     		add	r7, sp, #0
 580              		.cfi_def_cfa_register 7
 581 0006 7860     		str	r0, [r7, #4]
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return ( 0u != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, base->LOCK_STATUS) );
 582              		.loc 3 767 0
 583 0008 7B68     		ldr	r3, [r7, #4]
 584 000a 1B69     		ldr	r3, [r3, #16]
 585 000c 03F00043 		and	r3, r3, #-2147483648
 586 0010 DB0F     		lsrs	r3, r3, #31
 587 0012 DBB2     		uxtb	r3, r3
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 588              		.loc 3 768 0
 589 0014 1846     		mov	r0, r3
 590 0016 0C37     		adds	r7, r7, #12
 591              		.cfi_def_cfa_offset 4
 592 0018 BD46     		mov	sp, r7
 593              		.cfi_def_cfa_register 13
 594              		@ sp needed
 595 001a 5DF8047B 		ldr	r7, [sp], #4
 596              		.cfi_restore 7
 597              		.cfi_def_cfa_offset 0
 598 001e 7047     		bx	lr
 599              		.cfi_endproc
 600              	.LFE137:
 601              		.size	Cy_IPC_Drv_IsLockAcquired, .-Cy_IPC_Drv_IsLockAcquired
 602              		.section	.text.Cy_IPC_Drv_ExtractAcquireMask,"ax",%progbits
 603              		.align	2
 604              		.thumb
 605              		.thumb_func
 606              		.type	Cy_IPC_Drv_ExtractAcquireMask, %function
 607              	Cy_IPC_Drv_ExtractAcquireMask:
 608              	.LFB139:
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetLockStatus
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function is used to get the status of an IPC channel.
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Value from LOCK_STATUS register.
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetLockStatus
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetLockStatus (IPC_STRUCT_Type const * base)
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return (base->LOCK_STATUS);
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 69


 792:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ExtractAcquireMask
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function extracts an Acquire mask part from full interrupt mask value.
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is internal and should not be called directly by user
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * software.
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param intMask
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Interrupt mask value to be processed.
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Acquire mask value.
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ExtractAcquireMask (uint32_t intMask)
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 609              		.loc 3 811 0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 8
 612              		@ frame_needed = 1, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 614 0000 80B4     		push	{r7}
 615              		.cfi_def_cfa_offset 4
 616              		.cfi_offset 7, -4
 617 0002 83B0     		sub	sp, sp, #12
 618              		.cfi_def_cfa_offset 16
 619 0004 00AF     		add	r7, sp, #0
 620              		.cfi_def_cfa_register 7
 621 0006 7860     		str	r0, [r7, #4]
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return _FLD2VAL(IPC_INTR_STRUCT_INTR_MASK_NOTIFY, intMask);
 622              		.loc 3 812 0
 623 0008 7B68     		ldr	r3, [r7, #4]
 624 000a 1B0C     		lsrs	r3, r3, #16
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 625              		.loc 3 813 0
 626 000c 1846     		mov	r0, r3
 627 000e 0C37     		adds	r7, r7, #12
 628              		.cfi_def_cfa_offset 4
 629 0010 BD46     		mov	sp, r7
 630              		.cfi_def_cfa_register 13
 631              		@ sp needed
 632 0012 5DF8047B 		ldr	r7, [sp], #4
 633              		.cfi_restore 7
 634              		.cfi_def_cfa_offset 0
 635 0016 7047     		bx	lr
 636              		.cfi_endproc
 637              	.LFE139:
 638              		.size	Cy_IPC_Drv_ExtractAcquireMask, .-Cy_IPC_Drv_ExtractAcquireMask
 639              		.section	.text.Cy_IPC_Drv_ExtractReleaseMask,"ax",%progbits
 640              		.align	2
 641              		.thumb
 642              		.thumb_func
 643              		.type	Cy_IPC_Drv_ExtractReleaseMask, %function
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 70


 644              	Cy_IPC_Drv_ExtractReleaseMask:
 645              	.LFB140:
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ExtractReleaseMask
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function extracts a Release mask part from full interrupt mask value.
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is internal and should not be called directly by user
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * software.
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param intMask
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Interrupt mask value to be processed.
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Release mask value.
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ExtractReleaseMask (uint32_t intMask)
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 646              		.loc 3 832 0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 8
 649              		@ frame_needed = 1, uses_anonymous_args = 0
 650              		@ link register save eliminated.
 651 0000 80B4     		push	{r7}
 652              		.cfi_def_cfa_offset 4
 653              		.cfi_offset 7, -4
 654 0002 83B0     		sub	sp, sp, #12
 655              		.cfi_def_cfa_offset 16
 656 0004 00AF     		add	r7, sp, #0
 657              		.cfi_def_cfa_register 7
 658 0006 7860     		str	r0, [r7, #4]
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return _FLD2VAL(IPC_INTR_STRUCT_INTR_MASK_RELEASE, intMask);
 659              		.loc 3 833 0
 660 0008 7B68     		ldr	r3, [r7, #4]
 661 000a 9BB2     		uxth	r3, r3
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 662              		.loc 3 834 0
 663 000c 1846     		mov	r0, r3
 664 000e 0C37     		adds	r7, r7, #12
 665              		.cfi_def_cfa_offset 4
 666 0010 BD46     		mov	sp, r7
 667              		.cfi_def_cfa_register 13
 668              		@ sp needed
 669 0012 5DF8047B 		ldr	r7, [sp], #4
 670              		.cfi_restore 7
 671              		.cfi_def_cfa_offset 0
 672 0016 7047     		bx	lr
 673              		.cfi_endproc
 674              	.LFE140:
 675              		.size	Cy_IPC_Drv_ExtractReleaseMask, .-Cy_IPC_Drv_ExtractReleaseMask
 676              		.section	.text.Cy_IPC_Drv_ReadMsgPtr,"ax",%progbits
 677              		.align	2
 678              		.thumb
 679              		.thumb_func
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 71


 680              		.type	Cy_IPC_Drv_ReadMsgPtr, %function
 681              	Cy_IPC_Drv_ReadMsgPtr:
 682              	.LFB142:
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_SendMsgPtr
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to send a message pointer through an IPC channel.
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The message structure may hold a generic pointer that may contain the address
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of any user data type or structure. This parameter could be a pointer to a 32-bit
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * integer, an array, or even a data structure defined in the user code. This
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * function acts as a transfer engine for sending the pointer. Any memory
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * management of the pointer allocation and deallocation is up to the application
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * code.
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The function also has an associated notification field that will let the
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * message notify one or multiple interrupts.
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param notifyEventIntr
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Bit encoded list of IPC interrupt lines that are triggered during the release
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * action.
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param msgPtr
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The message pointer that is being sent over the IPC channel.
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return   Status of the operation:
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_SUCCESS: The send operation was successful.
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_ERROR:   The IPC channel is unavailable because
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *                               it is already locked.
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_SendMsgPtr
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE cy_en_ipcdrv_status_t  Cy_IPC_Drv_SendMsgPtr(IPC_STRUCT_Type* base, uint32_t notify
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(NULL != msgPtr);
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return Cy_IPC_Drv_SendMsgWord(base, notifyEventIntr, (uint32_t)msgPtr);
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ReadMsgPtr
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to read a 32-bit pointer message through an IPC channel.
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 72


 889:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param msgPtr
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Pointer variable to hold the data pointer that is being read from the IPC
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * channel.
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return Status of the operation
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_SUCCESS: The function executed successfully and the IPC
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *                       was acquired.
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_ERROR:   The function encountered an error because the IPC
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *                       channel was already in a released state meaning the data
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *                       in it is invalid.
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_ReadMsgPtr
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE  cy_en_ipcdrv_status_t  Cy_IPC_Drv_ReadMsgPtr (IPC_STRUCT_Type const * base, void *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 683              		.loc 3 907 0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 8
 686              		@ frame_needed = 1, uses_anonymous_args = 0
 687 0000 80B5     		push	{r7, lr}
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 7, -8
 690              		.cfi_offset 14, -4
 691 0002 82B0     		sub	sp, sp, #8
 692              		.cfi_def_cfa_offset 16
 693 0004 00AF     		add	r7, sp, #0
 694              		.cfi_def_cfa_register 7
 695 0006 7860     		str	r0, [r7, #4]
 696 0008 3960     		str	r1, [r7]
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(NULL != msgPtr);
 697              		.loc 3 908 0
 698 000a 3B68     		ldr	r3, [r7]
 699 000c 002B     		cmp	r3, #0
 700 000e 04D1     		bne	.L47
 701              		.loc 3 908 0 is_stmt 0 discriminator 1
 702 0010 4FF46371 		mov	r1, #908
 703 0014 0548     		ldr	r0, .L49
 704 0016 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 705              	.L47:
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return Cy_IPC_Drv_ReadMsgWord(base, (uint32_t *)msgPtr);
 706              		.loc 3 909 0 is_stmt 1
 707 001a 3968     		ldr	r1, [r7]
 708 001c 7868     		ldr	r0, [r7, #4]
 709 001e FFF7FEFF 		bl	Cy_IPC_Drv_ReadMsgWord
 710 0022 0346     		mov	r3, r0
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 711              		.loc 3 910 0
 712 0024 1846     		mov	r0, r3
 713 0026 0837     		adds	r7, r7, #8
 714              		.cfi_def_cfa_offset 8
 715 0028 BD46     		mov	sp, r7
 716              		.cfi_def_cfa_register 13
 717              		@ sp needed
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 73


 718 002a 80BD     		pop	{r7, pc}
 719              	.L50:
 720              		.align	2
 721              	.L49:
 722 002c 00000000 		.word	.LC0
 723              		.cfi_endproc
 724              	.LFE142:
 725              		.size	Cy_IPC_Drv_ReadMsgPtr, .-Cy_IPC_Drv_ReadMsgPtr
 726              		.section	.text.Cy_IPC_Drv_LockAcquire,"ax",%progbits
 727              		.align	2
 728              		.thumb
 729              		.thumb_func
 730              		.type	Cy_IPC_Drv_LockAcquire, %function
 731              	Cy_IPC_Drv_LockAcquire:
 732              	.LFB143:
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** 
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** /*******************************************************************************
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_LockAcquire
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** ****************************************************************************//**
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This function is used to acquire the IPC channel.
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \param base
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * of the IPC channel.
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \return   Status of the operation
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_SUCCESS: The IPC was successfully acquired
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_ERROR:   The IPC was not acquired because it was already acquired
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *                       by another master
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \funcusage
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_LockAcquire
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** *******************************************************************************/
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** __STATIC_INLINE cy_en_ipcdrv_status_t Cy_IPC_Drv_LockAcquire (IPC_STRUCT_Type const * base)
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** {
 733              		.loc 3 934 0
 734              		.cfi_startproc
 735              		@ args = 0, pretend = 0, frame = 8
 736              		@ frame_needed = 1, uses_anonymous_args = 0
 737              		@ link register save eliminated.
 738 0000 80B4     		push	{r7}
 739              		.cfi_def_cfa_offset 4
 740              		.cfi_offset 7, -4
 741 0002 83B0     		sub	sp, sp, #12
 742              		.cfi_def_cfa_offset 16
 743 0004 00AF     		add	r7, sp, #0
 744              		.cfi_def_cfa_register 7
 745 0006 7860     		str	r0, [r7, #4]
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h ****     return ( 0ul != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, base->ACQUIRE)) ? CY_IPC_DRV_SUCCESS : CY_
 746              		.loc 3 935 0
 747 0008 7B68     		ldr	r3, [r7, #4]
 748 000a 1B68     		ldr	r3, [r3]
 749 000c 03F00043 		and	r3, r3, #-2147483648
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 74


 750 0010 002B     		cmp	r3, #0
 751 0012 01DA     		bge	.L52
 752              		.loc 3 935 0 is_stmt 0 discriminator 1
 753 0014 0023     		movs	r3, #0
 754 0016 00E0     		b	.L54
 755              	.L52:
 756              		.loc 3 935 0 discriminator 2
 757 0018 034B     		ldr	r3, .L55
 758              	.L54:
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_drv.h **** }
 759              		.loc 3 936 0 is_stmt 1 discriminator 5
 760 001a 1846     		mov	r0, r3
 761 001c 0C37     		adds	r7, r7, #12
 762              		.cfi_def_cfa_offset 4
 763 001e BD46     		mov	sp, r7
 764              		.cfi_def_cfa_register 13
 765              		@ sp needed
 766 0020 5DF8047B 		ldr	r7, [sp], #4
 767              		.cfi_restore 7
 768              		.cfi_def_cfa_offset 0
 769 0024 7047     		bx	lr
 770              	.L56:
 771 0026 00BF     		.align	2
 772              	.L55:
 773 0028 01008A00 		.word	9043969
 774              		.cfi_endproc
 775              	.LFE143:
 776              		.size	Cy_IPC_Drv_LockAcquire, .-Cy_IPC_Drv_LockAcquire
 777              		.bss
 778              		.align	2
 779              	cy_ipc_pipe_epArray:
 780 0000 00000000 		.space	4
 781              		.section	.text.Cy_IPC_Pipe_Config,"ax",%progbits
 782              		.align	2
 783              		.global	Cy_IPC_Pipe_Config
 784              		.thumb
 785              		.thumb_func
 786              		.type	Cy_IPC_Pipe_Config, %function
 787              	Cy_IPC_Pipe_Config:
 788              	.LFB147:
 789              		.file 4 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\ipc\\cy_ipc_pipe.c"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \file cy_ipc_pipe.c
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *  Description:
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *   IPC Pipe Driver - This source file includes code for the Pipe layer on top
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *   of the IPC driver.
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ********************************************************************************
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** #include "cy_ipc_pipe.h"
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 75


  17:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /* Define a pointer to array of endPoints. */
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** static cy_stc_ipc_pipe_ep_t * cy_ipc_pipe_epArray = NULL;
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_Config
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function stores a copy of a pointer to the array of endpoints.  All
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * access to endpoints will be via the index of the endpoint in this array.
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \note In general case, this function is called in the default startup code,
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * so user doesn't need to call it anywhere.
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * However, it may be useful in case of some pipe customizations.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param theEpArray
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This is the pointer to an array of endpoint structures that the designer
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * created and will be used to reference all endpoints.
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeEpArray
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_Config
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_Config(cy_stc_ipc_pipe_ep_t * theEpArray)
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 790              		.loc 4 42 0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 8
 793              		@ frame_needed = 1, uses_anonymous_args = 0
 794              		@ link register save eliminated.
 795 0000 80B4     		push	{r7}
 796              		.cfi_def_cfa_offset 4
 797              		.cfi_offset 7, -4
 798 0002 83B0     		sub	sp, sp, #12
 799              		.cfi_def_cfa_offset 16
 800 0004 00AF     		add	r7, sp, #0
 801              		.cfi_def_cfa_register 7
 802 0006 7860     		str	r0, [r7, #4]
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Keep copy of this endpoint */
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     if (cy_ipc_pipe_epArray == NULL)
 803              		.loc 4 44 0
 804 0008 064B     		ldr	r3, .L60
 805 000a 1B68     		ldr	r3, [r3]
 806 000c 002B     		cmp	r3, #0
 807 000e 02D1     		bne	.L59
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     {
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         cy_ipc_pipe_epArray = theEpArray;
 808              		.loc 4 46 0
 809 0010 044A     		ldr	r2, .L60
 810 0012 7B68     		ldr	r3, [r7, #4]
 811 0014 1360     		str	r3, [r2]
 812              	.L59:
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     }
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 813              		.loc 4 48 0
 814 0016 00BF     		nop
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 76


 815 0018 0C37     		adds	r7, r7, #12
 816              		.cfi_def_cfa_offset 4
 817 001a BD46     		mov	sp, r7
 818              		.cfi_def_cfa_register 13
 819              		@ sp needed
 820 001c 5DF8047B 		ldr	r7, [sp], #4
 821              		.cfi_restore 7
 822              		.cfi_def_cfa_offset 0
 823 0020 7047     		bx	lr
 824              	.L61:
 825 0022 00BF     		.align	2
 826              	.L60:
 827 0024 00000000 		.word	cy_ipc_pipe_epArray
 828              		.cfi_endproc
 829              	.LFE147:
 830              		.size	Cy_IPC_Pipe_Config, .-Cy_IPC_Pipe_Config
 831              		.section	.rodata
 832 003f 00       		.align	2
 833              	.LC1:
 834 0040 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 834      72617465 
 834      645F536F 
 834      75726365 
 834      5C50536F 
 835 006e 6970635C 		.ascii	"ipc\\cy_ipc_pipe.c\000"
 835      63795F69 
 835      70635F70 
 835      6970652E 
 835      6300
 836              		.section	.text.Cy_IPC_Pipe_Init,"ax",%progbits
 837              		.align	2
 838              		.global	Cy_IPC_Pipe_Init
 839              		.thumb
 840              		.thumb_func
 841              		.type	Cy_IPC_Pipe_Init, %function
 842              	Cy_IPC_Pipe_Init:
 843              	.LFB148:
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_Init
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Initializes the system pipes. The system pipes are used by BLE.
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \note The function should be called on all CPUs.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \note In general case, this function is called in the default startup code,
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * so user doesn't need to call it anywhere.
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * However, it may be useful in case of some pipe customizations.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param config
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This is the pointer to the pipe configuration structure
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeCbArray
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeEpConfig
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_Init
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 77


  69:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_Init(cy_stc_ipc_pipe_config_t const *config)
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 844              		.loc 4 71 0
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 56
 847              		@ frame_needed = 1, uses_anonymous_args = 0
 848 0000 B0B5     		push	{r4, r5, r7, lr}
 849              		.cfi_def_cfa_offset 16
 850              		.cfi_offset 4, -16
 851              		.cfi_offset 5, -12
 852              		.cfi_offset 7, -8
 853              		.cfi_offset 14, -4
 854 0002 90B0     		sub	sp, sp, #64
 855              		.cfi_def_cfa_offset 80
 856 0004 02AF     		add	r7, sp, #8
 857              		.cfi_def_cfa 7, 72
 858 0006 7860     		str	r0, [r7, #4]
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Create the interrupt structures and arrays needed */
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_sysint_t                 ipc_intr_cypipeConfig;
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_config_t        epConfigDataA;
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_config_t        epConfigDataB;
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Parameters checking begin */
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != config);
 859              		.loc 4 80 0
 860 0008 7B68     		ldr	r3, [r7, #4]
 861 000a 002B     		cmp	r3, #0
 862 000c 03D1     		bne	.L63
 863              		.loc 4 80 0 is_stmt 0 discriminator 1
 864 000e 5021     		movs	r1, #80
 865 0010 3448     		ldr	r0, .L69
 866 0012 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 867              	.L63:
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     #if (CY_CPU_CORTEX_M0P)
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2((uint32_t)(1UL << __NVIC_PRIO_BITS) > config->ep0ConfigData.ipcNotifierPriority);
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     #else
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2((uint32_t)(1UL << __NVIC_PRIO_BITS) > config->ep1ConfigData.ipcNotifierPriority);
 868              		.loc 4 84 0 is_stmt 1
 869 0016 7B68     		ldr	r3, [r7, #4]
 870 0018 9B69     		ldr	r3, [r3, #24]
 871 001a 072B     		cmp	r3, #7
 872 001c 03D9     		bls	.L64
 873              		.loc 4 84 0 is_stmt 0 discriminator 1
 874 001e 5421     		movs	r1, #84
 875 0020 3048     		ldr	r0, .L69
 876 0022 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 877              	.L64:
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     #endif
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != config->endpointsCallbacksArray);
 878              		.loc 4 86 0 is_stmt 1
 879 0026 7B68     		ldr	r3, [r7, #4]
 880 0028 DB6A     		ldr	r3, [r3, #44]
 881 002a 002B     		cmp	r3, #0
 882 002c 03D1     		bne	.L65
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 78


 883              		.loc 4 86 0 is_stmt 0 discriminator 1
 884 002e 5621     		movs	r1, #86
 885 0030 2C48     		ldr	r0, .L69
 886 0032 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 887              	.L65:
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > config->ep0ConfigData.epAddress);
 888              		.loc 4 87 0 is_stmt 1
 889 0036 7B68     		ldr	r3, [r7, #4]
 890 0038 DB68     		ldr	r3, [r3, #12]
 891 003a 072B     		cmp	r3, #7
 892 003c 03D9     		bls	.L66
 893              		.loc 4 87 0 is_stmt 0 discriminator 1
 894 003e 5721     		movs	r1, #87
 895 0040 2848     		ldr	r0, .L69
 896 0042 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 897              	.L66:
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > config->ep1ConfigData.epAddress);
 898              		.loc 4 88 0 is_stmt 1
 899 0046 7B68     		ldr	r3, [r7, #4]
 900 0048 1B6A     		ldr	r3, [r3, #32]
 901 004a 072B     		cmp	r3, #7
 902 004c 03D9     		bls	.L67
 903              		.loc 4 88 0 is_stmt 0 discriminator 1
 904 004e 5821     		movs	r1, #88
 905 0050 2448     		ldr	r0, .L69
 906 0052 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 907              	.L67:
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != config->userPipeIsrHandler);
 908              		.loc 4 89 0 is_stmt 1
 909 0056 7B68     		ldr	r3, [r7, #4]
 910 0058 1B6B     		ldr	r3, [r3, #48]
 911 005a 002B     		cmp	r3, #0
 912 005c 03D1     		bne	.L68
 913              		.loc 4 89 0 is_stmt 0 discriminator 1
 914 005e 5921     		movs	r1, #89
 915 0060 2048     		ldr	r0, .L69
 916 0062 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 917              	.L68:
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Parameters checking end */
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** #if (CY_CPU_CORTEX_M0P)
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Receiver endpoint = EP0, Sender endpoint = EP1 */
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     epConfigDataA = config->ep0ConfigData;
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     epConfigDataB = config->ep1ConfigData;
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Configure CM0 interrupts */
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrSrc          = (IRQn_Type)epConfigDataA.ipcNotifierMuxNumber;
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.cm0pSrc          = (cy_en_intr_t)((int32_t)cpuss_interrupts_ipc_0_IRQn + 
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrPriority     = epConfigDataA.ipcNotifierPriority;
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** #else
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Receiver endpoint = EP1, Sender endpoint = EP0 */
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     epConfigDataA = config->ep1ConfigData;
 918              		.loc 4 106 0 is_stmt 1
 919 0066 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 79


 920 0068 07F11C04 		add	r4, r7, #28
 921 006c 03F11405 		add	r5, r3, #20
 922 0070 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 923 0072 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 924 0074 2B68     		ldr	r3, [r5]
 925 0076 2360     		str	r3, [r4]
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     epConfigDataB = config->ep0ConfigData;
 926              		.loc 4 107 0
 927 0078 7B68     		ldr	r3, [r7, #4]
 928 007a 07F10804 		add	r4, r7, #8
 929 007e 1D46     		mov	r5, r3
 930 0080 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 931 0082 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 932 0084 2B68     		ldr	r3, [r5]
 933 0086 2360     		str	r3, [r4]
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Configure interrupts */
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrSrc          = (IRQn_Type)(cpuss_interrupts_ipc_0_IRQn + epConfigData
 934              		.loc 4 110 0
 935 0088 FB69     		ldr	r3, [r7, #28]
 936 008a 9BB2     		uxth	r3, r3
 937 008c 1933     		adds	r3, r3, #25
 938 008e 9BB2     		uxth	r3, r3
 939 0090 1BB2     		sxth	r3, r3
 940 0092 3B86     		strh	r3, [r7, #48]	@ movhi
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrPriority     = epConfigDataA.ipcNotifierPriority;
 941              		.loc 4 111 0
 942 0094 3B6A     		ldr	r3, [r7, #32]
 943 0096 7B63     		str	r3, [r7, #52]
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** #endif
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Initialize the pipe endpoints */
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     Cy_IPC_Pipe_EndpointInit(epConfigDataA.epAddress,
 944              		.loc 4 116 0
 945 0098 B86A     		ldr	r0, [r7, #40]
 946 009a 7B68     		ldr	r3, [r7, #4]
 947 009c D96A     		ldr	r1, [r3, #44]
 948 009e 7B68     		ldr	r3, [r7, #4]
 949 00a0 9A6A     		ldr	r2, [r3, #40]
 950 00a2 FC6A     		ldr	r4, [r7, #44]
 951 00a4 07F13003 		add	r3, r7, #48
 952 00a8 0093     		str	r3, [sp]
 953 00aa 2346     		mov	r3, r4
 954 00ac FFF7FEFF 		bl	Cy_IPC_Pipe_EndpointInit
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                              config->endpointsCallbacksArray,
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                              config->endpointClientsCount,
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                              epConfigDataA.epConfig,
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                              &ipc_intr_cypipeConfig);
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Create the endpoints for the CM4 just for reference */
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     Cy_IPC_Pipe_EndpointInit(epConfigDataB.epAddress, NULL, 0ul, epConfigDataB.epConfig, NULL);
 955              		.loc 4 123 0
 956 00b0 7869     		ldr	r0, [r7, #20]
 957 00b2 BA69     		ldr	r2, [r7, #24]
 958 00b4 0023     		movs	r3, #0
 959 00b6 0093     		str	r3, [sp]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 80


 960 00b8 1346     		mov	r3, r2
 961 00ba 0022     		movs	r2, #0
 962 00bc 0021     		movs	r1, #0
 963 00be FFF7FEFF 		bl	Cy_IPC_Pipe_EndpointInit
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     (void)Cy_SysInt_Init(&ipc_intr_cypipeConfig, config->userPipeIsrHandler);
 964              		.loc 4 125 0
 965 00c2 7B68     		ldr	r3, [r7, #4]
 966 00c4 1A6B     		ldr	r2, [r3, #48]
 967 00c6 07F13003 		add	r3, r7, #48
 968 00ca 1146     		mov	r1, r2
 969 00cc 1846     		mov	r0, r3
 970 00ce FFF7FEFF 		bl	Cy_SysInt_Init
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Enable the interrupts */
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     NVIC_EnableIRQ(ipc_intr_cypipeConfig.intrSrc);
 971              		.loc 4 128 0
 972 00d2 B7F93030 		ldrsh	r3, [r7, #48]
 973 00d6 1846     		mov	r0, r3
 974 00d8 FFF7FEFF 		bl	__NVIC_EnableIRQ
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 975              		.loc 4 129 0
 976 00dc 00BF     		nop
 977 00de 3837     		adds	r7, r7, #56
 978              		.cfi_def_cfa_offset 16
 979 00e0 BD46     		mov	sp, r7
 980              		.cfi_def_cfa_register 13
 981              		@ sp needed
 982 00e2 B0BD     		pop	{r4, r5, r7, pc}
 983              	.L70:
 984              		.align	2
 985              	.L69:
 986 00e4 40000000 		.word	.LC1
 987              		.cfi_endproc
 988              	.LFE148:
 989              		.size	Cy_IPC_Pipe_Init, .-Cy_IPC_Pipe_Init
 990              		.section	.text.Cy_IPC_Pipe_EndpointInit,"ax",%progbits
 991              		.align	2
 992              		.global	Cy_IPC_Pipe_EndpointInit
 993              		.thumb
 994              		.thumb_func
 995              		.type	Cy_IPC_Pipe_EndpointInit, %function
 996              	Cy_IPC_Pipe_EndpointInit:
 997              	.LFB149:
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_EndpointInit
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function initializes the endpoint of a pipe for the current CPU.  The
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * current CPU is the CPU that is executing the code. An endpoint of a pipe
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * is for the IPC channel that receives a message for the current CPU.
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * After this function is called, the callbackArray needs to be populated
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * with the callback functions for that endpoint using the
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Cy_IPC_Pipe_RegisterCallback() function.
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 81


 143:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \note In general case, this function is called within \ref Cy_IPC_Pipe_Init,
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * so user doesn't need to call it anywhere.
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * However, it may be useful in case of some pipe/endpoint customizations.
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param epAddr
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * that designates the endpoint you want to initialize.
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param cbArray
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This is a pointer to the callback function array.  Based on the client ID, one
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * of the functions in this array is called to process the message.
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param cbCnt
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This is the size of the callback array, or the number of defined clients.
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param epConfig
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This value defines the IPC channel, IPC interrupt number, and the interrupt
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * mask for the entire pipe.
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * The format of the endpoint configuration
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    Bits[31:16] Interrupt Mask
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    Bits[15:8 ] IPC interrupt
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    Bits[ 7:0 ] IPC channel
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param epInterrupt
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This is a pointer to the endpoint interrupt description structure.
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeCbArray
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeEpConfig
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_EndpointInit
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_EndpointInit(uint32_t epAddr, cy_ipc_pipe_callback_array_ptr_t cbArray,
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                               uint32_t cbCnt, uint32_t epConfig, cy_stc_sysint_t const *epInterrupt
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 998              		.loc 4 177 0
 999              		.cfi_startproc
 1000              		@ args = 4, pretend = 0, frame = 24
 1001              		@ frame_needed = 1, uses_anonymous_args = 0
 1002 0000 80B5     		push	{r7, lr}
 1003              		.cfi_def_cfa_offset 8
 1004              		.cfi_offset 7, -8
 1005              		.cfi_offset 14, -4
 1006 0002 86B0     		sub	sp, sp, #24
 1007              		.cfi_def_cfa_offset 32
 1008 0004 00AF     		add	r7, sp, #0
 1009              		.cfi_def_cfa_register 7
 1010 0006 F860     		str	r0, [r7, #12]
 1011 0008 B960     		str	r1, [r7, #8]
 1012 000a 7A60     		str	r2, [r7, #4]
 1013 000c 3B60     		str	r3, [r7]
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 1014              		.loc 4 180 0
 1015 000e 294B     		ldr	r3, .L76
 1016 0010 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 82


 1017 0012 002B     		cmp	r3, #0
 1018 0014 03D1     		bne	.L72
 1019              		.loc 4 180 0 is_stmt 0 discriminator 1
 1020 0016 B421     		movs	r1, #180
 1021 0018 2748     		ldr	r0, .L76+4
 1022 001a FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1023              	.L72:
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > epAddr);
 1024              		.loc 4 181 0 is_stmt 1
 1025 001e FB68     		ldr	r3, [r7, #12]
 1026 0020 072B     		cmp	r3, #7
 1027 0022 03D9     		bls	.L73
 1028              		.loc 4 181 0 is_stmt 0 discriminator 1
 1029 0024 B521     		movs	r1, #181
 1030 0026 2448     		ldr	r0, .L76+4
 1031 0028 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1032              	.L73:
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 1033              		.loc 4 183 0 is_stmt 1
 1034 002c 214B     		ldr	r3, .L76
 1035 002e 1A68     		ldr	r2, [r3]
 1036 0030 FB68     		ldr	r3, [r7, #12]
 1037 0032 2C21     		movs	r1, #44
 1038 0034 01FB03F3 		mul	r3, r1, r3
 1039 0038 1344     		add	r3, r3, r2
 1040 003a 7B61     		str	r3, [r7, #20]
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Extract the channel, interrupt and interrupt mask */
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->ipcChan         = _FLD2VAL(CY_IPC_PIPE_CFG_CHAN,  epConfig);
 1041              		.loc 4 186 0
 1042 003c 3B68     		ldr	r3, [r7]
 1043 003e DAB2     		uxtb	r2, r3
 1044 0040 7B69     		ldr	r3, [r7, #20]
 1045 0042 1A60     		str	r2, [r3]
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->intrChan        = _FLD2VAL(CY_IPC_PIPE_CFG_INTR,  epConfig);
 1046              		.loc 4 187 0
 1047 0044 3B68     		ldr	r3, [r7]
 1048 0046 1B0A     		lsrs	r3, r3, #8
 1049 0048 DAB2     		uxtb	r2, r3
 1050 004a 7B69     		ldr	r3, [r7, #20]
 1051 004c 5A60     		str	r2, [r3, #4]
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->pipeIntMask     = _FLD2VAL(CY_IPC_PIPE_CFG_IMASK, epConfig);
 1052              		.loc 4 188 0
 1053 004e 3B68     		ldr	r3, [r7]
 1054 0050 1A0C     		lsrs	r2, r3, #16
 1055 0052 7B69     		ldr	r3, [r7, #20]
 1056 0054 9A60     		str	r2, [r3, #8]
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Assign IPC channel to this endpoint */
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->ipcPtr   = Cy_IPC_Drv_GetIpcBaseAddress (endpoint->ipcChan);
 1057              		.loc 4 191 0
 1058 0056 7B69     		ldr	r3, [r7, #20]
 1059 0058 1B68     		ldr	r3, [r3]
 1060 005a 1846     		mov	r0, r3
 1061 005c FFF7FEFF 		bl	Cy_IPC_Drv_GetIpcBaseAddress
 1062 0060 0246     		mov	r2, r0
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 83


 1063 0062 7B69     		ldr	r3, [r7, #20]
 1064 0064 1A61     		str	r2, [r3, #16]
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Assign interrupt structure to endpoint and Initialize the interrupt mask for this endpoint *
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->ipcIntrPtr = Cy_IPC_Drv_GetIntrBaseAddr(endpoint->intrChan);
 1065              		.loc 4 194 0
 1066 0066 7B69     		ldr	r3, [r7, #20]
 1067 0068 5B68     		ldr	r3, [r3, #4]
 1068 006a 1846     		mov	r0, r3
 1069 006c FFF7FEFF 		bl	Cy_IPC_Drv_GetIntrBaseAddr
 1070 0070 0246     		mov	r2, r0
 1071 0072 7B69     		ldr	r3, [r7, #20]
 1072 0074 5A61     		str	r2, [r3, #20]
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Only allow notify and release interrupts from endpoints in this pipe. */
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     Cy_IPC_Drv_SetInterruptMask(endpoint->ipcIntrPtr, endpoint->pipeIntMask, endpoint->pipeIntMask)
 1073              		.loc 4 197 0
 1074 0076 7B69     		ldr	r3, [r7, #20]
 1075 0078 5869     		ldr	r0, [r3, #20]
 1076 007a 7B69     		ldr	r3, [r7, #20]
 1077 007c 9968     		ldr	r1, [r3, #8]
 1078 007e 7B69     		ldr	r3, [r7, #20]
 1079 0080 9B68     		ldr	r3, [r3, #8]
 1080 0082 1A46     		mov	r2, r3
 1081 0084 FFF7FEFF 		bl	Cy_IPC_Drv_SetInterruptMask
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Save the Client count and the callback array pointer */
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->clientCount   = cbCnt;
 1082              		.loc 4 200 0
 1083 0088 7B69     		ldr	r3, [r7, #20]
 1084 008a 7A68     		ldr	r2, [r7, #4]
 1085 008c DA61     		str	r2, [r3, #28]
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->callbackArray = cbArray;
 1086              		.loc 4 201 0
 1087 008e 7B69     		ldr	r3, [r7, #20]
 1088 0090 BA68     		ldr	r2, [r7, #8]
 1089 0092 1A62     		str	r2, [r3, #32]
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->busy = CY_IPC_PIPE_ENDPOINT_NOTBUSY;
 1090              		.loc 4 202 0
 1091 0094 7B69     		ldr	r3, [r7, #20]
 1092 0096 0022     		movs	r2, #0
 1093 0098 9A61     		str	r2, [r3, #24]
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     if (NULL != epInterrupt)
 1094              		.loc 4 204 0
 1095 009a 3B6A     		ldr	r3, [r7, #32]
 1096 009c 002B     		cmp	r3, #0
 1097 009e 04D0     		beq	.L75
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     {
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         endpoint->pipeIntrSrc     = epInterrupt->intrSrc;
 1098              		.loc 4 206 0
 1099 00a0 3B6A     		ldr	r3, [r7, #32]
 1100 00a2 B3F90020 		ldrsh	r2, [r3]
 1101 00a6 7B69     		ldr	r3, [r7, #20]
 1102 00a8 9A81     		strh	r2, [r3, #12]	@ movhi
 1103              	.L75:
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     }
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 84


 208:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 1104              		.loc 4 208 0
 1105 00aa 00BF     		nop
 1106 00ac 1837     		adds	r7, r7, #24
 1107              		.cfi_def_cfa_offset 8
 1108 00ae BD46     		mov	sp, r7
 1109              		.cfi_def_cfa_register 13
 1110              		@ sp needed
 1111 00b0 80BD     		pop	{r7, pc}
 1112              	.L77:
 1113 00b2 00BF     		.align	2
 1114              	.L76:
 1115 00b4 00000000 		.word	cy_ipc_pipe_epArray
 1116 00b8 40000000 		.word	.LC1
 1117              		.cfi_endproc
 1118              	.LFE149:
 1119              		.size	Cy_IPC_Pipe_EndpointInit, .-Cy_IPC_Pipe_EndpointInit
 1120              		.section	.text.Cy_IPC_Pipe_SendMessage,"ax",%progbits
 1121              		.align	2
 1122              		.global	Cy_IPC_Pipe_SendMessage
 1123              		.thumb
 1124              		.thumb_func
 1125              		.type	Cy_IPC_Pipe_SendMessage, %function
 1126              	Cy_IPC_Pipe_SendMessage:
 1127              	.LFB150:
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_SendMessage
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function is used to send a message from one endpoint to another.  It
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * generates an interrupt on the endpoint that receives the message and a
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * release interrupt to the sender to acknowledge the message has been processed.
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param toAddr
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * of the endpoint to which you are sending the message.
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param fromAddr
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * of the endpoint from which the message is being sent.
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param msgPtr
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Pointer to the message structure to be sent.
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param callBackPtr
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Pointer to the Release callback function.
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \return
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_SUCCESS:          Message was sent to the other end of the pipe
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_ERROR_BAD_HANDLE: The handle provided for the pipe was not valid
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_ERROR_SEND_BUSY:  The pipe is already busy sending a message
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myReleaseCallback
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_SendMessage
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 85


 241:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** cy_en_ipc_pipe_status_t Cy_IPC_Pipe_SendMessage(uint32_t toAddr, uint32_t fromAddr,
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                                                 void * msgPtr, cy_ipc_pipe_relcallback_ptr_t callBa
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 1128              		.loc 4 245 0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 40
 1131              		@ frame_needed = 1, uses_anonymous_args = 0
 1132 0000 80B5     		push	{r7, lr}
 1133              		.cfi_def_cfa_offset 8
 1134              		.cfi_offset 7, -8
 1135              		.cfi_offset 14, -4
 1136 0002 8AB0     		sub	sp, sp, #40
 1137              		.cfi_def_cfa_offset 48
 1138 0004 00AF     		add	r7, sp, #0
 1139              		.cfi_def_cfa_register 7
 1140 0006 F860     		str	r0, [r7, #12]
 1141 0008 B960     		str	r1, [r7, #8]
 1142 000a 7A60     		str	r2, [r7, #4]
 1143 000c 3B60     		str	r3, [r7]
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_en_ipc_pipe_status_t  returnStatus;
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     uint32_t releaseMask;
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     uint32_t notifyMask;
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * fromEp;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * toEp;
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != msgPtr);
 1144              		.loc 4 253 0
 1145 000e 7B68     		ldr	r3, [r7, #4]
 1146 0010 002B     		cmp	r3, #0
 1147 0012 03D1     		bne	.L79
 1148              		.loc 4 253 0 is_stmt 0 discriminator 1
 1149 0014 FD21     		movs	r1, #253
 1150 0016 3B48     		ldr	r0, .L90
 1151 0018 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1152              	.L79:
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 1153              		.loc 4 254 0 is_stmt 1
 1154 001c 3A4B     		ldr	r3, .L90+4
 1155 001e 1B68     		ldr	r3, [r3]
 1156 0020 002B     		cmp	r3, #0
 1157 0022 03D1     		bne	.L80
 1158              		.loc 4 254 0 is_stmt 0 discriminator 1
 1159 0024 FE21     		movs	r1, #254
 1160 0026 3748     		ldr	r0, .L90
 1161 0028 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1162              	.L80:
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > toAddr);
 1163              		.loc 4 255 0 is_stmt 1
 1164 002c FB68     		ldr	r3, [r7, #12]
 1165 002e 072B     		cmp	r3, #7
 1166 0030 03D9     		bls	.L81
 1167              		.loc 4 255 0 is_stmt 0 discriminator 1
 1168 0032 FF21     		movs	r1, #255
 1169 0034 3348     		ldr	r0, .L90
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 86


 1170 0036 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1171              	.L81:
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > fromAddr);
 1172              		.loc 4 256 0 is_stmt 1
 1173 003a BB68     		ldr	r3, [r7, #8]
 1174 003c 072B     		cmp	r3, #7
 1175 003e 04D9     		bls	.L82
 1176              		.loc 4 256 0 is_stmt 0 discriminator 1
 1177 0040 4FF48071 		mov	r1, #256
 1178 0044 2F48     		ldr	r0, .L90
 1179 0046 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1180              	.L82:
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     toEp   = &(cy_ipc_pipe_epArray[toAddr]);
 1181              		.loc 4 258 0 is_stmt 1
 1182 004a 2F4B     		ldr	r3, .L90+4
 1183 004c 1A68     		ldr	r2, [r3]
 1184 004e FB68     		ldr	r3, [r7, #12]
 1185 0050 2C21     		movs	r1, #44
 1186 0052 01FB03F3 		mul	r3, r1, r3
 1187 0056 1344     		add	r3, r3, r2
 1188 0058 3B62     		str	r3, [r7, #32]
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     fromEp = &cy_ipc_pipe_epArray[fromAddr];
 1189              		.loc 4 259 0
 1190 005a 2B4B     		ldr	r3, .L90+4
 1191 005c 1A68     		ldr	r2, [r3]
 1192 005e BB68     		ldr	r3, [r7, #8]
 1193 0060 2C21     		movs	r1, #44
 1194 0062 01FB03F3 		mul	r3, r1, r3
 1195 0066 1344     		add	r3, r3, r2
 1196 0068 FB61     		str	r3, [r7, #28]
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Create the release mask for the "fromAddr" channel's interrupt channel */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     releaseMask =  (uint32_t)(1ul << (fromEp->intrChan));
 1197              		.loc 4 262 0
 1198 006a FB69     		ldr	r3, [r7, #28]
 1199 006c 5B68     		ldr	r3, [r3, #4]
 1200 006e 0122     		movs	r2, #1
 1201 0070 02FA03F3 		lsl	r3, r2, r3
 1202 0074 BB61     		str	r3, [r7, #24]
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Shift into position */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     releaseMask = _VAL2FLD(CY_IPC_PIPE_MSG_RELEASE, releaseMask);
 1203              		.loc 4 265 0
 1204 0076 BB69     		ldr	r3, [r7, #24]
 1205 0078 1B04     		lsls	r3, r3, #16
 1206 007a BB61     		str	r3, [r7, #24]
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Create the notify mask for the "toAddr" channel's interrupt channel */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     notifyMask  =  (uint32_t)(1ul << (toEp->intrChan));
 1207              		.loc 4 268 0
 1208 007c 3B6A     		ldr	r3, [r7, #32]
 1209 007e 5B68     		ldr	r3, [r3, #4]
 1210 0080 0122     		movs	r2, #1
 1211 0082 02FA03F3 		lsl	r3, r2, r3
 1212 0086 7B61     		str	r3, [r7, #20]
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 87


 270:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Check if IPC channel valid */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     if( toEp->ipcPtr != NULL)
 1213              		.loc 4 271 0
 1214 0088 3B6A     		ldr	r3, [r7, #32]
 1215 008a 1B69     		ldr	r3, [r3, #16]
 1216 008c 002B     		cmp	r3, #0
 1217 008e 32D0     		beq	.L83
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     {
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         if(fromEp->busy == CY_IPC_PIPE_ENDPOINT_NOTBUSY)
 1218              		.loc 4 273 0
 1219 0090 FB69     		ldr	r3, [r7, #28]
 1220 0092 9B69     		ldr	r3, [r3, #24]
 1221 0094 002B     		cmp	r3, #0
 1222 0096 2BD1     		bne	.L84
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         {
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             /* Attempt to acquire the channel */
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             if( CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_LockAcquire(toEp->ipcPtr) )
 1223              		.loc 4 276 0
 1224 0098 3B6A     		ldr	r3, [r7, #32]
 1225 009a 1B69     		ldr	r3, [r3, #16]
 1226 009c 1846     		mov	r0, r3
 1227 009e FFF7FEFF 		bl	Cy_IPC_Drv_LockAcquire
 1228 00a2 0346     		mov	r3, r0
 1229 00a4 002B     		cmp	r3, #0
 1230 00a6 20D1     		bne	.L85
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             {
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 /* Mask out the release mask area */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 * (uint32_t *) msgPtr &= ~(CY_IPC_PIPE_MSG_RELEASE_Msk);
 1231              		.loc 4 279 0
 1232 00a8 7B68     		ldr	r3, [r7, #4]
 1233 00aa 1B68     		ldr	r3, [r3]
 1234 00ac 9AB2     		uxth	r2, r3
 1235 00ae 7B68     		ldr	r3, [r7, #4]
 1236 00b0 1A60     		str	r2, [r3]
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 * (uint32_t *) msgPtr |= releaseMask;
 1237              		.loc 4 281 0
 1238 00b2 7B68     		ldr	r3, [r7, #4]
 1239 00b4 1A68     		ldr	r2, [r3]
 1240 00b6 BB69     		ldr	r3, [r7, #24]
 1241 00b8 1A43     		orrs	r2, r2, r3
 1242 00ba 7B68     		ldr	r3, [r7, #4]
 1243 00bc 1A60     		str	r2, [r3]
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 /* If the channel was acquired, write the message.   */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 Cy_IPC_Drv_WriteDataValue(toEp->ipcPtr, (uint32_t) msgPtr);
 1244              		.loc 4 284 0
 1245 00be 3B6A     		ldr	r3, [r7, #32]
 1246 00c0 1B69     		ldr	r3, [r3, #16]
 1247 00c2 7A68     		ldr	r2, [r7, #4]
 1248 00c4 1146     		mov	r1, r2
 1249 00c6 1846     		mov	r0, r3
 1250 00c8 FFF7FEFF 		bl	Cy_IPC_Drv_WriteDataValue
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 /* Set the busy flag.  The ISR clears this after the release */
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 fromEp->busy = CY_IPC_PIPE_ENDPOINT_BUSY;
 1251              		.loc 4 287 0
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 88


 1252 00cc FB69     		ldr	r3, [r7, #28]
 1253 00ce 0122     		movs	r2, #1
 1254 00d0 9A61     		str	r2, [r3, #24]
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 /* Setup release callback function */
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 fromEp->releaseCallbackPtr = callBackPtr;
 1255              		.loc 4 290 0
 1256 00d2 FB69     		ldr	r3, [r7, #28]
 1257 00d4 3A68     		ldr	r2, [r7]
 1258 00d6 5A62     		str	r2, [r3, #36]
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 /* Cause notify event/interrupt */
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 Cy_IPC_Drv_AcquireNotify(toEp->ipcPtr, notifyMask);
 1259              		.loc 4 293 0
 1260 00d8 3B6A     		ldr	r3, [r7, #32]
 1261 00da 1B69     		ldr	r3, [r3, #16]
 1262 00dc 7969     		ldr	r1, [r7, #20]
 1263 00de 1846     		mov	r0, r3
 1264 00e0 FFF7FEFF 		bl	Cy_IPC_Drv_AcquireNotify
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 returnStatus = CY_IPC_PIPE_SUCCESS;
 1265              		.loc 4 295 0
 1266 00e4 0023     		movs	r3, #0
 1267 00e6 7B62     		str	r3, [r7, #36]
 1268 00e8 07E0     		b	.L88
 1269              	.L85:
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             }
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             else
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             {
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 /* Channel was already acquired, return Error */
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 returnStatus = CY_IPC_PIPE_ERROR_SEND_BUSY;
 1270              		.loc 4 300 0
 1271 00ea 084B     		ldr	r3, .L90+8
 1272 00ec 7B62     		str	r3, [r7, #36]
 1273 00ee 04E0     		b	.L88
 1274              	.L84:
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             }
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         }
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         else
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         {
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             /* Channel may not be acquired, but the release interrupt has not executed yet */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             returnStatus = CY_IPC_PIPE_ERROR_SEND_BUSY;
 1275              		.loc 4 306 0
 1276 00f0 064B     		ldr	r3, .L90+8
 1277 00f2 7B62     		str	r3, [r7, #36]
 1278 00f4 01E0     		b	.L88
 1279              	.L83:
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         }
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     }
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     else
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     {
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         /* Null pipe handle. */
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         returnStatus = CY_IPC_PIPE_ERROR_BAD_HANDLE;
 1280              		.loc 4 312 0
 1281 00f6 064B     		ldr	r3, .L90+12
 1282 00f8 7B62     		str	r3, [r7, #36]
 1283              	.L88:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 89


 313:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     }
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     return (returnStatus);
 1284              		.loc 4 314 0
 1285 00fa 7B6A     		ldr	r3, [r7, #36]
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 1286              		.loc 4 315 0
 1287 00fc 1846     		mov	r0, r3
 1288 00fe 2837     		adds	r7, r7, #40
 1289              		.cfi_def_cfa_offset 8
 1290 0100 BD46     		mov	sp, r7
 1291              		.cfi_def_cfa_register 13
 1292              		@ sp needed
 1293 0102 80BD     		pop	{r7, pc}
 1294              	.L91:
 1295              		.align	2
 1296              	.L90:
 1297 0104 40000000 		.word	.LC1
 1298 0108 00000000 		.word	cy_ipc_pipe_epArray
 1299 010c 07028A00 		.word	9044487
 1300 0110 04028A00 		.word	9044484
 1301              		.cfi_endproc
 1302              	.LFE150:
 1303              		.size	Cy_IPC_Pipe_SendMessage, .-Cy_IPC_Pipe_SendMessage
 1304              		.section	.text.Cy_IPC_Pipe_RegisterCallback,"ax",%progbits
 1305              		.align	2
 1306              		.global	Cy_IPC_Pipe_RegisterCallback
 1307              		.thumb
 1308              		.thumb_func
 1309              		.type	Cy_IPC_Pipe_RegisterCallback, %function
 1310              	Cy_IPC_Pipe_RegisterCallback:
 1311              	.LFB151:
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_RegisterCallback
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function registers a callback that is called when a message is received
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * on a pipe.
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * The client_ID is the same as the index of the callback function array.
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * The callback may be a real function pointer or NULL if no callback is required.
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param epAddr
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * that designates the endpoint to which you want to add callback functions.
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param callBackPtr
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Pointer to the callback function called when the endpoint has received a message.
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * If this parameters is NULL current callback will be unregistered.
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param clientId
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * The index in the callback array (Client ID) where the function pointer is saved.
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \return
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_SUCCESS:           Callback registered successfully
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_ERROR_BAD_CLIENT:  Client ID out of range, callback not registered.
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 90


 342:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myAcquireCallback
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_RegisterCallback
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** cy_en_ipc_pipe_status_t Cy_IPC_Pipe_RegisterCallback(uint32_t epAddr, cy_ipc_pipe_callback_ptr_t ca
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 1312              		.loc 4 349 0
 1313              		.cfi_startproc
 1314              		@ args = 0, pretend = 0, frame = 24
 1315              		@ frame_needed = 1, uses_anonymous_args = 0
 1316 0000 80B5     		push	{r7, lr}
 1317              		.cfi_def_cfa_offset 8
 1318              		.cfi_offset 7, -8
 1319              		.cfi_offset 14, -4
 1320 0002 86B0     		sub	sp, sp, #24
 1321              		.cfi_def_cfa_offset 32
 1322 0004 00AF     		add	r7, sp, #0
 1323              		.cfi_def_cfa_register 7
 1324 0006 F860     		str	r0, [r7, #12]
 1325 0008 B960     		str	r1, [r7, #8]
 1326 000a 7A60     		str	r2, [r7, #4]
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_en_ipc_pipe_status_t returnStatus;
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * thisEp;
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 1327              		.loc 4 353 0
 1328 000c 1B4B     		ldr	r3, .L99
 1329 000e 1B68     		ldr	r3, [r3]
 1330 0010 002B     		cmp	r3, #0
 1331 0012 04D1     		bne	.L93
 1332              		.loc 4 353 0 is_stmt 0 discriminator 1
 1333 0014 40F26111 		movw	r1, #353
 1334 0018 1948     		ldr	r0, .L99+4
 1335 001a FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1336              	.L93:
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > epAddr);
 1337              		.loc 4 354 0 is_stmt 1
 1338 001e FB68     		ldr	r3, [r7, #12]
 1339 0020 072B     		cmp	r3, #7
 1340 0022 04D9     		bls	.L94
 1341              		.loc 4 354 0 is_stmt 0 discriminator 1
 1342 0024 4FF4B171 		mov	r1, #354
 1343 0028 1548     		ldr	r0, .L99+4
 1344 002a FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1345              	.L94:
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     thisEp = &cy_ipc_pipe_epArray[epAddr];
 1346              		.loc 4 356 0 is_stmt 1
 1347 002e 134B     		ldr	r3, .L99
 1348 0030 1A68     		ldr	r2, [r3]
 1349 0032 FB68     		ldr	r3, [r7, #12]
 1350 0034 2C21     		movs	r1, #44
 1351 0036 01FB03F3 		mul	r3, r1, r3
 1352 003a 1344     		add	r3, r3, r2
 1353 003c 3B61     		str	r3, [r7, #16]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 91


 357:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != thisEp->callbackArray);
 1354              		.loc 4 358 0
 1355 003e 3B69     		ldr	r3, [r7, #16]
 1356 0040 1B6A     		ldr	r3, [r3, #32]
 1357 0042 002B     		cmp	r3, #0
 1358 0044 04D1     		bne	.L95
 1359              		.loc 4 358 0 is_stmt 0 discriminator 1
 1360 0046 4FF4B371 		mov	r1, #358
 1361 004a 0D48     		ldr	r0, .L99+4
 1362 004c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1363              	.L95:
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Check if clientId is between 0 and less than client count */
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     if (clientId < thisEp->clientCount)
 1364              		.loc 4 361 0 is_stmt 1
 1365 0050 3B69     		ldr	r3, [r7, #16]
 1366 0052 DA69     		ldr	r2, [r3, #28]
 1367 0054 7B68     		ldr	r3, [r7, #4]
 1368 0056 9A42     		cmp	r2, r3
 1369 0058 09D9     		bls	.L96
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     {
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         /* Copy callback function into callback function pointer array */
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         thisEp->callbackArray[clientId] = callBackPtr;
 1370              		.loc 4 364 0
 1371 005a 3B69     		ldr	r3, [r7, #16]
 1372 005c 1A6A     		ldr	r2, [r3, #32]
 1373 005e 7B68     		ldr	r3, [r7, #4]
 1374 0060 9B00     		lsls	r3, r3, #2
 1375 0062 1344     		add	r3, r3, r2
 1376 0064 BA68     		ldr	r2, [r7, #8]
 1377 0066 1A60     		str	r2, [r3]
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         returnStatus = CY_IPC_PIPE_SUCCESS;
 1378              		.loc 4 366 0
 1379 0068 0023     		movs	r3, #0
 1380 006a 7B61     		str	r3, [r7, #20]
 1381 006c 01E0     		b	.L97
 1382              	.L96:
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     }
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     else
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     {
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         returnStatus = CY_IPC_PIPE_ERROR_BAD_CLIENT;
 1383              		.loc 4 370 0
 1384 006e 054B     		ldr	r3, .L99+8
 1385 0070 7B61     		str	r3, [r7, #20]
 1386              	.L97:
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     }
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     return (returnStatus);
 1387              		.loc 4 372 0
 1388 0072 7B69     		ldr	r3, [r7, #20]
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 1389              		.loc 4 373 0
 1390 0074 1846     		mov	r0, r3
 1391 0076 1837     		adds	r7, r7, #24
 1392              		.cfi_def_cfa_offset 8
 1393 0078 BD46     		mov	sp, r7
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 92


 1394              		.cfi_def_cfa_register 13
 1395              		@ sp needed
 1396 007a 80BD     		pop	{r7, pc}
 1397              	.L100:
 1398              		.align	2
 1399              	.L99:
 1400 007c 00000000 		.word	cy_ipc_pipe_epArray
 1401 0080 40000000 		.word	.LC1
 1402 0084 0A028A00 		.word	9044490
 1403              		.cfi_endproc
 1404              	.LFE151:
 1405              		.size	Cy_IPC_Pipe_RegisterCallback, .-Cy_IPC_Pipe_RegisterCallback
 1406              		.section	.text.Cy_IPC_Pipe_RegisterCallbackRel,"ax",%progbits
 1407              		.align	2
 1408              		.global	Cy_IPC_Pipe_RegisterCallbackRel
 1409              		.thumb
 1410              		.thumb_func
 1411              		.type	Cy_IPC_Pipe_RegisterCallbackRel, %function
 1412              	Cy_IPC_Pipe_RegisterCallbackRel:
 1413              	.LFB152:
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_RegisterCallbackRel
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function registers a default callback if a release interrupt
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * is generated but the current release callback function is null.
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param epAddr
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * that designates the endpoint to which you want to add a release callback function.
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param callBackPtr
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Pointer to the callback executed when the endpoint has received a message.
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * If this parameters is NULL current callback will be unregistered.
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \return
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    None
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myDefaultReleaseCallback
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_RegisterCallbackRel
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_RegisterCallbackRel(uint32_t epAddr, cy_ipc_pipe_relcallback_ptr_t callBackPtr)
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 1414              		.loc 4 400 0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 16
 1417              		@ frame_needed = 1, uses_anonymous_args = 0
 1418 0000 80B5     		push	{r7, lr}
 1419              		.cfi_def_cfa_offset 8
 1420              		.cfi_offset 7, -8
 1421              		.cfi_offset 14, -4
 1422 0002 84B0     		sub	sp, sp, #16
 1423              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 93


 1424 0004 00AF     		add	r7, sp, #0
 1425              		.cfi_def_cfa_register 7
 1426 0006 7860     		str	r0, [r7, #4]
 1427 0008 3960     		str	r1, [r7]
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 1428              		.loc 4 403 0
 1429 000a 104B     		ldr	r3, .L104
 1430 000c 1B68     		ldr	r3, [r3]
 1431 000e 002B     		cmp	r3, #0
 1432 0010 04D1     		bne	.L102
 1433              		.loc 4 403 0 is_stmt 0 discriminator 1
 1434 0012 40F29311 		movw	r1, #403
 1435 0016 0E48     		ldr	r0, .L104+4
 1436 0018 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1437              	.L102:
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > epAddr);
 1438              		.loc 4 404 0 is_stmt 1
 1439 001c 7B68     		ldr	r3, [r7, #4]
 1440 001e 072B     		cmp	r3, #7
 1441 0020 04D9     		bls	.L103
 1442              		.loc 4 404 0 is_stmt 0 discriminator 1
 1443 0022 4FF4CA71 		mov	r1, #404
 1444 0026 0A48     		ldr	r0, .L104+4
 1445 0028 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1446              	.L103:
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 1447              		.loc 4 406 0 is_stmt 1
 1448 002c 074B     		ldr	r3, .L104
 1449 002e 1A68     		ldr	r2, [r3]
 1450 0030 7B68     		ldr	r3, [r7, #4]
 1451 0032 2C21     		movs	r1, #44
 1452 0034 01FB03F3 		mul	r3, r1, r3
 1453 0038 1344     		add	r3, r3, r2
 1454 003a FB60     		str	r3, [r7, #12]
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Copy callback function into callback function pointer array */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint->defaultReleaseCallbackPtr = callBackPtr;
 1455              		.loc 4 409 0
 1456 003c FB68     		ldr	r3, [r7, #12]
 1457 003e 3A68     		ldr	r2, [r7]
 1458 0040 9A62     		str	r2, [r3, #40]
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 1459              		.loc 4 410 0
 1460 0042 00BF     		nop
 1461 0044 1037     		adds	r7, r7, #16
 1462              		.cfi_def_cfa_offset 8
 1463 0046 BD46     		mov	sp, r7
 1464              		.cfi_def_cfa_register 13
 1465              		@ sp needed
 1466 0048 80BD     		pop	{r7, pc}
 1467              	.L105:
 1468 004a 00BF     		.align	2
 1469              	.L104:
 1470 004c 00000000 		.word	cy_ipc_pipe_epArray
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 94


 1471 0050 40000000 		.word	.LC1
 1472              		.cfi_endproc
 1473              	.LFE152:
 1474              		.size	Cy_IPC_Pipe_RegisterCallbackRel, .-Cy_IPC_Pipe_RegisterCallbackRel
 1475              		.section	.text.Cy_IPC_Pipe_ExecuteCallback,"ax",%progbits
 1476              		.align	2
 1477              		.global	Cy_IPC_Pipe_ExecuteCallback
 1478              		.thumb
 1479              		.thumb_func
 1480              		.type	Cy_IPC_Pipe_ExecuteCallback, %function
 1481              	Cy_IPC_Pipe_ExecuteCallback:
 1482              	.LFB153:
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_ExecuteCallback
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function is called by the ISR for a given pipe endpoint to dispatch
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * the appropriate callback function based on the client ID for that endpoint.
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param epAddr
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * that designates the endpoint to process.
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \note This function should be used instead of obsolete
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *       Cy_IPC_Pipe_ExecCallback() function because it will be removed in the
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *       next releases.
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeEpArray
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_ExecuteCallback
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_ExecuteCallback(uint32_t epAddr)
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 1483              		.loc 4 433 0
 1484              		.cfi_startproc
 1485              		@ args = 0, pretend = 0, frame = 16
 1486              		@ frame_needed = 1, uses_anonymous_args = 0
 1487 0000 80B5     		push	{r7, lr}
 1488              		.cfi_def_cfa_offset 8
 1489              		.cfi_offset 7, -8
 1490              		.cfi_offset 14, -4
 1491 0002 84B0     		sub	sp, sp, #16
 1492              		.cfi_def_cfa_offset 24
 1493 0004 00AF     		add	r7, sp, #0
 1494              		.cfi_def_cfa_register 7
 1495 0006 7860     		str	r0, [r7, #4]
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 1496              		.loc 4 436 0
 1497 0008 0F4B     		ldr	r3, .L109
 1498 000a 1B68     		ldr	r3, [r3]
 1499 000c 002B     		cmp	r3, #0
 1500 000e 04D1     		bne	.L107
 1501              		.loc 4 436 0 is_stmt 0 discriminator 1
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 95


 1502 0010 4FF4DA71 		mov	r1, #436
 1503 0014 0D48     		ldr	r0, .L109+4
 1504 0016 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1505              	.L107:
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > epAddr);
 1506              		.loc 4 437 0 is_stmt 1
 1507 001a 7B68     		ldr	r3, [r7, #4]
 1508 001c 072B     		cmp	r3, #7
 1509 001e 04D9     		bls	.L108
 1510              		.loc 4 437 0 is_stmt 0 discriminator 1
 1511 0020 40F2B511 		movw	r1, #437
 1512 0024 0948     		ldr	r0, .L109+4
 1513 0026 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1514              	.L108:
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 1515              		.loc 4 439 0 is_stmt 1
 1516 002a 074B     		ldr	r3, .L109
 1517 002c 1A68     		ldr	r2, [r3]
 1518 002e 7B68     		ldr	r3, [r7, #4]
 1519 0030 2C21     		movs	r1, #44
 1520 0032 01FB03F3 		mul	r3, r1, r3
 1521 0036 1344     		add	r3, r3, r2
 1522 0038 FB60     		str	r3, [r7, #12]
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     Cy_IPC_Pipe_ExecCallback(endpoint);
 1523              		.loc 4 441 0
 1524 003a F868     		ldr	r0, [r7, #12]
 1525 003c FFF7FEFF 		bl	Cy_IPC_Pipe_ExecCallback
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 1526              		.loc 4 442 0
 1527 0040 00BF     		nop
 1528 0042 1037     		adds	r7, r7, #16
 1529              		.cfi_def_cfa_offset 8
 1530 0044 BD46     		mov	sp, r7
 1531              		.cfi_def_cfa_register 13
 1532              		@ sp needed
 1533 0046 80BD     		pop	{r7, pc}
 1534              	.L110:
 1535              		.align	2
 1536              	.L109:
 1537 0048 00000000 		.word	cy_ipc_pipe_epArray
 1538 004c 40000000 		.word	.LC1
 1539              		.cfi_endproc
 1540              	.LFE153:
 1541              		.size	Cy_IPC_Pipe_ExecuteCallback, .-Cy_IPC_Pipe_ExecuteCallback
 1542              		.section	.text.Cy_IPC_Pipe_ExecCallback,"ax",%progbits
 1543              		.align	2
 1544              		.global	Cy_IPC_Pipe_ExecCallback
 1545              		.thumb
 1546              		.thumb_func
 1547              		.type	Cy_IPC_Pipe_ExecCallback, %function
 1548              	Cy_IPC_Pipe_ExecCallback:
 1549              	.LFB154:
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_ExecCallback
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 96


 446:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function is called by the ISR for a given pipe endpoint to dispatch
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * the appropriate callback function based on the client ID for that endpoint.
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param endpoint
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Pointer to endpoint structure.
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \note This function is obsolete and will be removed in the next releases.
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *       Please use Cy_IPC_Pipe_ExecuteCallback() instead.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_ExecCallback(cy_stc_ipc_pipe_ep_t * endpoint)
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 1550              		.loc 4 459 0
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 32
 1553              		@ frame_needed = 1, uses_anonymous_args = 0
 1554 0000 90B5     		push	{r4, r7, lr}
 1555              		.cfi_def_cfa_offset 12
 1556              		.cfi_offset 4, -12
 1557              		.cfi_offset 7, -8
 1558              		.cfi_offset 14, -4
 1559 0002 89B0     		sub	sp, sp, #36
 1560              		.cfi_def_cfa_offset 48
 1561 0004 00AF     		add	r7, sp, #0
 1562              		.cfi_def_cfa_register 7
 1563 0006 7860     		str	r0, [r7, #4]
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     uint32_t *msgPtr = NULL;
 1564              		.loc 4 460 0
 1565 0008 0023     		movs	r3, #0
 1566 000a FB60     		str	r3, [r7, #12]
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     uint32_t clientID;
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     uint32_t shadowIntr;
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     uint32_t releaseMask = (uint32_t)0;
 1567              		.loc 4 463 0
 1568 000c 0023     		movs	r3, #0
 1569 000e FB61     		str	r3, [r7, #28]
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_ipc_pipe_callback_ptr_t callbackPtr;
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Parameters checking begin */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != endpoint);
 1570              		.loc 4 468 0
 1571 0010 7B68     		ldr	r3, [r7, #4]
 1572 0012 002B     		cmp	r3, #0
 1573 0014 04D1     		bne	.L112
 1574              		.loc 4 468 0 is_stmt 0 discriminator 1
 1575 0016 4FF4EA71 		mov	r1, #468
 1576 001a 4C48     		ldr	r0, .L121
 1577 001c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1578              	.L112:
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != endpoint->ipcPtr);
 1579              		.loc 4 469 0 is_stmt 1
 1580 0020 7B68     		ldr	r3, [r7, #4]
 1581 0022 1B69     		ldr	r3, [r3, #16]
 1582 0024 002B     		cmp	r3, #0
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 97


 1583 0026 04D1     		bne	.L113
 1584              		.loc 4 469 0 is_stmt 0 discriminator 1
 1585 0028 40F2D511 		movw	r1, #469
 1586 002c 4748     		ldr	r0, .L121
 1587 002e FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1588              	.L113:
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != endpoint->ipcIntrPtr);
 1589              		.loc 4 470 0 is_stmt 1
 1590 0032 7B68     		ldr	r3, [r7, #4]
 1591 0034 5B69     		ldr	r3, [r3, #20]
 1592 0036 002B     		cmp	r3, #0
 1593 0038 04D1     		bne	.L114
 1594              		.loc 4 470 0 is_stmt 0 discriminator 1
 1595 003a 4FF4EB71 		mov	r1, #470
 1596 003e 4348     		ldr	r0, .L121
 1597 0040 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1598              	.L114:
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != endpoint->callbackArray);
 1599              		.loc 4 471 0 is_stmt 1
 1600 0044 7B68     		ldr	r3, [r7, #4]
 1601 0046 1B6A     		ldr	r3, [r3, #32]
 1602 0048 002B     		cmp	r3, #0
 1603 004a 04D1     		bne	.L115
 1604              		.loc 4 471 0 is_stmt 0 discriminator 1
 1605 004c 40F2D711 		movw	r1, #471
 1606 0050 3E48     		ldr	r0, .L121
 1607 0052 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1608              	.L115:
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Parameters checking end */
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     shadowIntr = Cy_IPC_Drv_GetInterruptStatusMasked(endpoint->ipcIntrPtr);
 1609              		.loc 4 474 0 is_stmt 1
 1610 0056 7B68     		ldr	r3, [r7, #4]
 1611 0058 5B69     		ldr	r3, [r3, #20]
 1612 005a 1846     		mov	r0, r3
 1613 005c FFF7FEFF 		bl	Cy_IPC_Drv_GetInterruptStatusMasked
 1614 0060 B861     		str	r0, [r7, #24]
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Check to make sure the interrupt was a notify interrupt */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     if (0ul != Cy_IPC_Drv_ExtractAcquireMask(shadowIntr))
 1615              		.loc 4 477 0
 1616 0062 B869     		ldr	r0, [r7, #24]
 1617 0064 FFF7FEFF 		bl	Cy_IPC_Drv_ExtractAcquireMask
 1618 0068 0346     		mov	r3, r0
 1619 006a 002B     		cmp	r3, #0
 1620 006c 3ED0     		beq	.L116
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     {
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         /* Clear the notify interrupt.  */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         Cy_IPC_Drv_ClearInterrupt(endpoint->ipcIntrPtr, CY_IPC_NO_NOTIFICATION, Cy_IPC_Drv_ExtractA
 1621              		.loc 4 480 0
 1622 006e 7B68     		ldr	r3, [r7, #4]
 1623 0070 5C69     		ldr	r4, [r3, #20]
 1624 0072 B869     		ldr	r0, [r7, #24]
 1625 0074 FFF7FEFF 		bl	Cy_IPC_Drv_ExtractAcquireMask
 1626 0078 0346     		mov	r3, r0
 1627 007a 1A46     		mov	r2, r3
 1628 007c 0021     		movs	r1, #0
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 98


 1629 007e 2046     		mov	r0, r4
 1630 0080 FFF7FEFF 		bl	Cy_IPC_Drv_ClearInterrupt
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         if ( Cy_IPC_Drv_IsLockAcquired (endpoint->ipcPtr) )
 1631              		.loc 4 482 0
 1632 0084 7B68     		ldr	r3, [r7, #4]
 1633 0086 1B69     		ldr	r3, [r3, #16]
 1634 0088 1846     		mov	r0, r3
 1635 008a FFF7FEFF 		bl	Cy_IPC_Drv_IsLockAcquired
 1636 008e 0346     		mov	r3, r0
 1637 0090 002B     		cmp	r3, #0
 1638 0092 2BD0     		beq	.L116
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         {
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             /* Extract Client ID  */
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             if( CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_ReadMsgPtr (endpoint->ipcPtr, (void **)&msgPtr))
 1639              		.loc 4 485 0
 1640 0094 7B68     		ldr	r3, [r7, #4]
 1641 0096 1B69     		ldr	r3, [r3, #16]
 1642 0098 07F10C02 		add	r2, r7, #12
 1643 009c 1146     		mov	r1, r2
 1644 009e 1846     		mov	r0, r3
 1645 00a0 FFF7FEFF 		bl	Cy_IPC_Drv_ReadMsgPtr
 1646 00a4 0346     		mov	r3, r0
 1647 00a6 002B     		cmp	r3, #0
 1648 00a8 1AD1     		bne	.L117
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             {
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 /* Get release mask */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 releaseMask = _FLD2VAL(CY_IPC_PIPE_MSG_RELEASE, *msgPtr);
 1649              		.loc 4 488 0
 1650 00aa FB68     		ldr	r3, [r7, #12]
 1651 00ac 1B68     		ldr	r3, [r3]
 1652 00ae 1B0C     		lsrs	r3, r3, #16
 1653 00b0 FB61     		str	r3, [r7, #28]
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 clientID    = _FLD2VAL(CY_IPC_PIPE_MSG_CLIENT,  *msgPtr);
 1654              		.loc 4 489 0
 1655 00b2 FB68     		ldr	r3, [r7, #12]
 1656 00b4 1B68     		ldr	r3, [r3]
 1657 00b6 DBB2     		uxtb	r3, r3
 1658 00b8 7B61     		str	r3, [r7, #20]
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 /* Make sure client ID is within valid range */
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 if (endpoint->clientCount > clientID)
 1659              		.loc 4 492 0
 1660 00ba 7B68     		ldr	r3, [r7, #4]
 1661 00bc DA69     		ldr	r2, [r3, #28]
 1662 00be 7B69     		ldr	r3, [r7, #20]
 1663 00c0 9A42     		cmp	r2, r3
 1664 00c2 0DD9     		bls	.L117
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 {
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                     callbackPtr = endpoint->callbackArray[clientID];  /* Get the callback function 
 1665              		.loc 4 494 0
 1666 00c4 7B68     		ldr	r3, [r7, #4]
 1667 00c6 1A6A     		ldr	r2, [r3, #32]
 1668 00c8 7B69     		ldr	r3, [r7, #20]
 1669 00ca 9B00     		lsls	r3, r3, #2
 1670 00cc 1344     		add	r3, r3, r2
 1671 00ce 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 99


 1672 00d0 3B61     		str	r3, [r7, #16]
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                     if (callbackPtr != NULL)
 1673              		.loc 4 496 0
 1674 00d2 3B69     		ldr	r3, [r7, #16]
 1675 00d4 002B     		cmp	r3, #0
 1676 00d6 03D0     		beq	.L117
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                     {
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                         callbackPtr(msgPtr);   /* Call the function pointer for "clientID" */
 1677              		.loc 4 498 0
 1678 00d8 FA68     		ldr	r2, [r7, #12]
 1679 00da 3B69     		ldr	r3, [r7, #16]
 1680 00dc 1046     		mov	r0, r2
 1681 00de 9847     		blx	r3
 1682              	.L117:
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                     }
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 }
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             }
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             /* Must always release the IPC channel */
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             (void)Cy_IPC_Drv_LockRelease (endpoint->ipcPtr, releaseMask);
 1683              		.loc 4 504 0
 1684 00e0 7B68     		ldr	r3, [r7, #4]
 1685 00e2 1B69     		ldr	r3, [r3, #16]
 1686 00e4 F969     		ldr	r1, [r7, #28]
 1687 00e6 1846     		mov	r0, r3
 1688 00e8 FFF7FEFF 		bl	Cy_IPC_Drv_LockRelease
 1689              	.L116:
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         }
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     }
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Check to make sure the interrupt was a release interrupt */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     if (0ul != Cy_IPC_Drv_ExtractReleaseMask(shadowIntr))  /* Check for a Release interrupt */
 1690              		.loc 4 509 0
 1691 00ec B869     		ldr	r0, [r7, #24]
 1692 00ee FFF7FEFF 		bl	Cy_IPC_Drv_ExtractReleaseMask
 1693 00f2 0346     		mov	r3, r0
 1694 00f4 002B     		cmp	r3, #0
 1695 00f6 1FD0     		beq	.L118
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     {
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         /* Clear the release interrupt  */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         Cy_IPC_Drv_ClearInterrupt(endpoint->ipcIntrPtr, Cy_IPC_Drv_ExtractReleaseMask(shadowIntr), 
 1696              		.loc 4 512 0
 1697 00f8 7B68     		ldr	r3, [r7, #4]
 1698 00fa 5C69     		ldr	r4, [r3, #20]
 1699 00fc B869     		ldr	r0, [r7, #24]
 1700 00fe FFF7FEFF 		bl	Cy_IPC_Drv_ExtractReleaseMask
 1701 0102 0346     		mov	r3, r0
 1702 0104 0022     		movs	r2, #0
 1703 0106 1946     		mov	r1, r3
 1704 0108 2046     		mov	r0, r4
 1705 010a FFF7FEFF 		bl	Cy_IPC_Drv_ClearInterrupt
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         if (endpoint->releaseCallbackPtr != NULL)
 1706              		.loc 4 514 0
 1707 010e 7B68     		ldr	r3, [r7, #4]
 1708 0110 5B6A     		ldr	r3, [r3, #36]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 100


 1709 0112 002B     		cmp	r3, #0
 1710 0114 06D0     		beq	.L119
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         {
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             endpoint->releaseCallbackPtr();
 1711              		.loc 4 516 0
 1712 0116 7B68     		ldr	r3, [r7, #4]
 1713 0118 5B6A     		ldr	r3, [r3, #36]
 1714 011a 9847     		blx	r3
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             /* Clear the pointer after it was called */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             endpoint->releaseCallbackPtr = NULL;
 1715              		.loc 4 519 0
 1716 011c 7B68     		ldr	r3, [r7, #4]
 1717 011e 0022     		movs	r2, #0
 1718 0120 5A62     		str	r2, [r3, #36]
 1719 0122 06E0     		b	.L120
 1720              	.L119:
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         }
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         else
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         {
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             if (endpoint->defaultReleaseCallbackPtr != NULL)
 1721              		.loc 4 523 0
 1722 0124 7B68     		ldr	r3, [r7, #4]
 1723 0126 9B6A     		ldr	r3, [r3, #40]
 1724 0128 002B     		cmp	r3, #0
 1725 012a 02D0     		beq	.L120
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             {
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****                 endpoint->defaultReleaseCallbackPtr();
 1726              		.loc 4 525 0
 1727 012c 7B68     		ldr	r3, [r7, #4]
 1728 012e 9B6A     		ldr	r3, [r3, #40]
 1729 0130 9847     		blx	r3
 1730              	.L120:
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****             }
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         }
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         /* Clear the busy flag when release is detected */
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****         endpoint->busy = CY_IPC_PIPE_ENDPOINT_NOTBUSY;
 1731              		.loc 4 530 0
 1732 0132 7B68     		ldr	r3, [r7, #4]
 1733 0134 0022     		movs	r2, #0
 1734 0136 9A61     		str	r2, [r3, #24]
 1735              	.L118:
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     }
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     (void)Cy_IPC_Drv_GetInterruptStatus(endpoint->ipcIntrPtr);
 1736              		.loc 4 533 0
 1737 0138 7B68     		ldr	r3, [r7, #4]
 1738 013a 5B69     		ldr	r3, [r3, #20]
 1739 013c 1846     		mov	r0, r3
 1740 013e FFF7FEFF 		bl	Cy_IPC_Drv_GetInterruptStatus
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 1741              		.loc 4 534 0
 1742 0142 00BF     		nop
 1743 0144 2437     		adds	r7, r7, #36
 1744              		.cfi_def_cfa_offset 12
 1745 0146 BD46     		mov	sp, r7
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 101


 1746              		.cfi_def_cfa_register 13
 1747              		@ sp needed
 1748 0148 90BD     		pop	{r4, r7, pc}
 1749              	.L122:
 1750 014a 00BF     		.align	2
 1751              	.L121:
 1752 014c 40000000 		.word	.LC1
 1753              		.cfi_endproc
 1754              	.LFE154:
 1755              		.size	Cy_IPC_Pipe_ExecCallback, .-Cy_IPC_Pipe_ExecCallback
 1756              		.section	.text.Cy_IPC_Pipe_EndpointPause,"ax",%progbits
 1757              		.align	2
 1758              		.global	Cy_IPC_Pipe_EndpointPause
 1759              		.thumb
 1760              		.thumb_func
 1761              		.type	Cy_IPC_Pipe_EndpointPause, %function
 1762              	Cy_IPC_Pipe_EndpointPause:
 1763              	.LFB155:
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_EndpointPause
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function sets the receiver endpoint to paused state.
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param epAddr
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * that designates the endpoint to pause.
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \return
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_SUCCESS:           Callback registered successfully
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_EndpointPauseResume
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** cy_en_ipc_pipe_status_t Cy_IPC_Pipe_EndpointPause(uint32_t epAddr)
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 1764              		.loc 4 554 0
 1765              		.cfi_startproc
 1766              		@ args = 0, pretend = 0, frame = 16
 1767              		@ frame_needed = 1, uses_anonymous_args = 0
 1768 0000 80B5     		push	{r7, lr}
 1769              		.cfi_def_cfa_offset 8
 1770              		.cfi_offset 7, -8
 1771              		.cfi_offset 14, -4
 1772 0002 84B0     		sub	sp, sp, #16
 1773              		.cfi_def_cfa_offset 24
 1774 0004 00AF     		add	r7, sp, #0
 1775              		.cfi_def_cfa_register 7
 1776 0006 7860     		str	r0, [r7, #4]
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 1777              		.loc 4 557 0
 1778 0008 114B     		ldr	r3, .L127
 1779 000a 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 102


 1780 000c 002B     		cmp	r3, #0
 1781 000e 04D1     		bne	.L124
 1782              		.loc 4 557 0 is_stmt 0 discriminator 1
 1783 0010 40F22D21 		movw	r1, #557
 1784 0014 0F48     		ldr	r0, .L127+4
 1785 0016 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1786              	.L124:
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > epAddr);
 1787              		.loc 4 558 0 is_stmt 1
 1788 001a 7B68     		ldr	r3, [r7, #4]
 1789 001c 072B     		cmp	r3, #7
 1790 001e 04D9     		bls	.L125
 1791              		.loc 4 558 0 is_stmt 0 discriminator 1
 1792 0020 40F22E21 		movw	r1, #558
 1793 0024 0B48     		ldr	r0, .L127+4
 1794 0026 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1795              	.L125:
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 1796              		.loc 4 560 0 is_stmt 1
 1797 002a 094B     		ldr	r3, .L127
 1798 002c 1A68     		ldr	r2, [r3]
 1799 002e 7B68     		ldr	r3, [r7, #4]
 1800 0030 2C21     		movs	r1, #44
 1801 0032 01FB03F3 		mul	r3, r1, r3
 1802 0036 1344     		add	r3, r3, r2
 1803 0038 FB60     		str	r3, [r7, #12]
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Disable the interrupts */
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     NVIC_DisableIRQ(endpoint->pipeIntrSrc);
 1804              		.loc 4 563 0
 1805 003a FB68     		ldr	r3, [r7, #12]
 1806 003c B3F90C30 		ldrsh	r3, [r3, #12]
 1807 0040 1846     		mov	r0, r3
 1808 0042 FFF7FEFF 		bl	__NVIC_DisableIRQ
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     return (CY_IPC_PIPE_SUCCESS);
 1809              		.loc 4 565 0
 1810 0046 0023     		movs	r3, #0
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 1811              		.loc 4 566 0
 1812 0048 1846     		mov	r0, r3
 1813 004a 1037     		adds	r7, r7, #16
 1814              		.cfi_def_cfa_offset 8
 1815 004c BD46     		mov	sp, r7
 1816              		.cfi_def_cfa_register 13
 1817              		@ sp needed
 1818 004e 80BD     		pop	{r7, pc}
 1819              	.L128:
 1820              		.align	2
 1821              	.L127:
 1822 0050 00000000 		.word	cy_ipc_pipe_epArray
 1823 0054 40000000 		.word	.LC1
 1824              		.cfi_endproc
 1825              	.LFE155:
 1826              		.size	Cy_IPC_Pipe_EndpointPause, .-Cy_IPC_Pipe_EndpointPause
 1827              		.section	.text.Cy_IPC_Pipe_EndpointResume,"ax",%progbits
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 103


 1828              		.align	2
 1829              		.global	Cy_IPC_Pipe_EndpointResume
 1830              		.thumb
 1831              		.thumb_func
 1832              		.type	Cy_IPC_Pipe_EndpointResume, %function
 1833              	Cy_IPC_Pipe_EndpointResume:
 1834              	.LFB156:
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** /*******************************************************************************
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_EndpointResume
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This function sets the receiver endpoint to active state.
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \param epAddr
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * that designates the endpoint to resume.
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \return
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_SUCCESS:           Callback registered successfully
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \funcusage
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_EndpointPauseResume
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** *******************************************************************************/
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** cy_en_ipc_pipe_status_t Cy_IPC_Pipe_EndpointResume(uint32_t epAddr)
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** {
 1835              		.loc 4 586 0
 1836              		.cfi_startproc
 1837              		@ args = 0, pretend = 0, frame = 16
 1838              		@ frame_needed = 1, uses_anonymous_args = 0
 1839 0000 80B5     		push	{r7, lr}
 1840              		.cfi_def_cfa_offset 8
 1841              		.cfi_offset 7, -8
 1842              		.cfi_offset 14, -4
 1843 0002 84B0     		sub	sp, sp, #16
 1844              		.cfi_def_cfa_offset 24
 1845 0004 00AF     		add	r7, sp, #0
 1846              		.cfi_def_cfa_register 7
 1847 0006 7860     		str	r0, [r7, #4]
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 1848              		.loc 4 589 0
 1849 0008 114B     		ldr	r3, .L133
 1850 000a 1B68     		ldr	r3, [r3]
 1851 000c 002B     		cmp	r3, #0
 1852 000e 04D1     		bne	.L130
 1853              		.loc 4 589 0 is_stmt 0 discriminator 1
 1854 0010 40F24D21 		movw	r1, #589
 1855 0014 0F48     		ldr	r0, .L133+4
 1856 0016 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1857              	.L130:
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2(CY_IPC_MAX_ENDPOINTS > epAddr);
 1858              		.loc 4 590 0 is_stmt 1
 1859 001a 7B68     		ldr	r3, [r7, #4]
 1860 001c 072B     		cmp	r3, #7
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 104


 1861 001e 04D9     		bls	.L131
 1862              		.loc 4 590 0 is_stmt 0 discriminator 1
 1863 0020 40F24E21 		movw	r1, #590
 1864 0024 0B48     		ldr	r0, .L133+4
 1865 0026 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1866              	.L131:
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 1867              		.loc 4 592 0 is_stmt 1
 1868 002a 094B     		ldr	r3, .L133
 1869 002c 1A68     		ldr	r2, [r3]
 1870 002e 7B68     		ldr	r3, [r7, #4]
 1871 0030 2C21     		movs	r1, #44
 1872 0032 01FB03F3 		mul	r3, r1, r3
 1873 0036 1344     		add	r3, r3, r2
 1874 0038 FB60     		str	r3, [r7, #12]
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     /* Enable the interrupts */
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     NVIC_EnableIRQ(endpoint->pipeIntrSrc);
 1875              		.loc 4 595 0
 1876 003a FB68     		ldr	r3, [r7, #12]
 1877 003c B3F90C30 		ldrsh	r3, [r3, #12]
 1878 0040 1846     		mov	r0, r3
 1879 0042 FFF7FEFF 		bl	__NVIC_EnableIRQ
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** 
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c ****     return (CY_IPC_PIPE_SUCCESS);
 1880              		.loc 4 597 0
 1881 0046 0023     		movs	r3, #0
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/ipc/cy_ipc_pipe.c **** }
 1882              		.loc 4 598 0
 1883 0048 1846     		mov	r0, r3
 1884 004a 1037     		adds	r7, r7, #16
 1885              		.cfi_def_cfa_offset 8
 1886 004c BD46     		mov	sp, r7
 1887              		.cfi_def_cfa_register 13
 1888              		@ sp needed
 1889 004e 80BD     		pop	{r7, pc}
 1890              	.L134:
 1891              		.align	2
 1892              	.L133:
 1893 0050 00000000 		.word	cy_ipc_pipe_epArray
 1894 0054 40000000 		.word	.LC1
 1895              		.cfi_endproc
 1896              	.LFE156:
 1897              		.size	Cy_IPC_Pipe_EndpointResume, .-Cy_IPC_Pipe_EndpointResume
 1898              		.text
 1899              	.Letext0:
 1900              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 1901              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 1902              		.file 7 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld53.h"
 1903              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_ipc.h"
 1904              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 1905              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 1906              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\ipc\\cy_ipc_pipe.h"
 1907              		.section	.debug_info,"",%progbits
 1908              	.Ldebug_info0:
 1909 0000 36100000 		.4byte	0x1036
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 105


 1910 0004 0400     		.2byte	0x4
 1911 0006 00000000 		.4byte	.Ldebug_abbrev0
 1912 000a 04       		.byte	0x4
 1913 000b 01       		.uleb128 0x1
 1914 000c 0F190000 		.4byte	.LASF316
 1915 0010 0C       		.byte	0xc
 1916 0011 DA120000 		.4byte	.LASF317
 1917 0015 29050000 		.4byte	.LASF318
 1918 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1919 001d 00000000 		.4byte	0
 1920 0021 00000000 		.4byte	.Ldebug_line0
 1921 0025 02       		.uleb128 0x2
 1922 0026 01       		.byte	0x1
 1923 0027 06       		.byte	0x6
 1924 0028 25170000 		.4byte	.LASF0
 1925 002c 03       		.uleb128 0x3
 1926 002d 7E160000 		.4byte	.LASF4
 1927 0031 05       		.byte	0x5
 1928 0032 1D       		.byte	0x1d
 1929 0033 37000000 		.4byte	0x37
 1930 0037 02       		.uleb128 0x2
 1931 0038 01       		.byte	0x1
 1932 0039 08       		.byte	0x8
 1933 003a 7A150000 		.4byte	.LASF1
 1934 003e 02       		.uleb128 0x2
 1935 003f 02       		.byte	0x2
 1936 0040 05       		.byte	0x5
 1937 0041 F0020000 		.4byte	.LASF2
 1938 0045 02       		.uleb128 0x2
 1939 0046 02       		.byte	0x2
 1940 0047 07       		.byte	0x7
 1941 0048 7B170000 		.4byte	.LASF3
 1942 004c 03       		.uleb128 0x3
 1943 004d 4F020000 		.4byte	.LASF5
 1944 0051 05       		.byte	0x5
 1945 0052 3F       		.byte	0x3f
 1946 0053 57000000 		.4byte	0x57
 1947 0057 02       		.uleb128 0x2
 1948 0058 04       		.byte	0x4
 1949 0059 05       		.byte	0x5
 1950 005a A6110000 		.4byte	.LASF6
 1951 005e 03       		.uleb128 0x3
 1952 005f 88150000 		.4byte	.LASF7
 1953 0063 05       		.byte	0x5
 1954 0064 41       		.byte	0x41
 1955 0065 69000000 		.4byte	0x69
 1956 0069 02       		.uleb128 0x2
 1957 006a 04       		.byte	0x4
 1958 006b 07       		.byte	0x7
 1959 006c 7D140000 		.4byte	.LASF8
 1960 0070 02       		.uleb128 0x2
 1961 0071 08       		.byte	0x8
 1962 0072 05       		.byte	0x5
 1963 0073 210D0000 		.4byte	.LASF9
 1964 0077 02       		.uleb128 0x2
 1965 0078 08       		.byte	0x8
 1966 0079 07       		.byte	0x7
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 106


 1967 007a 9A060000 		.4byte	.LASF10
 1968 007e 04       		.uleb128 0x4
 1969 007f 04       		.byte	0x4
 1970 0080 05       		.byte	0x5
 1971 0081 696E7400 		.ascii	"int\000"
 1972 0085 02       		.uleb128 0x2
 1973 0086 04       		.byte	0x4
 1974 0087 07       		.byte	0x7
 1975 0088 D7010000 		.4byte	.LASF11
 1976 008c 03       		.uleb128 0x3
 1977 008d 300C0000 		.4byte	.LASF12
 1978 0091 06       		.byte	0x6
 1979 0092 18       		.byte	0x18
 1980 0093 2C000000 		.4byte	0x2c
 1981 0097 03       		.uleb128 0x3
 1982 0098 A9140000 		.4byte	.LASF13
 1983 009c 06       		.byte	0x6
 1984 009d 2C       		.byte	0x2c
 1985 009e 4C000000 		.4byte	0x4c
 1986 00a2 03       		.uleb128 0x3
 1987 00a3 D0040000 		.4byte	.LASF14
 1988 00a7 06       		.byte	0x6
 1989 00a8 30       		.byte	0x30
 1990 00a9 5E000000 		.4byte	0x5e
 1991 00ad 05       		.uleb128 0x5
 1992 00ae 02       		.byte	0x2
 1993 00af 3E000000 		.4byte	0x3e
 1994 00b3 07       		.byte	0x7
 1995 00b4 24       		.byte	0x24
 1996 00b5 6E040000 		.4byte	0x46e
 1997 00b9 06       		.uleb128 0x6
 1998 00ba A5160000 		.4byte	.LASF15
 1999 00be 71       		.sleb128 -15
 2000 00bf 06       		.uleb128 0x6
 2001 00c0 D9110000 		.4byte	.LASF16
 2002 00c4 72       		.sleb128 -14
 2003 00c5 06       		.uleb128 0x6
 2004 00c6 16170000 		.4byte	.LASF17
 2005 00ca 73       		.sleb128 -13
 2006 00cb 06       		.uleb128 0x6
 2007 00cc 6C040000 		.4byte	.LASF18
 2008 00d0 74       		.sleb128 -12
 2009 00d1 06       		.uleb128 0x6
 2010 00d2 E20D0000 		.4byte	.LASF19
 2011 00d6 75       		.sleb128 -11
 2012 00d7 06       		.uleb128 0x6
 2013 00d8 3A150000 		.4byte	.LASF20
 2014 00dc 76       		.sleb128 -10
 2015 00dd 06       		.uleb128 0x6
 2016 00de 1D070000 		.4byte	.LASF21
 2017 00e2 7B       		.sleb128 -5
 2018 00e3 06       		.uleb128 0x6
 2019 00e4 20150000 		.4byte	.LASF22
 2020 00e8 7C       		.sleb128 -4
 2021 00e9 06       		.uleb128 0x6
 2022 00ea D8030000 		.4byte	.LASF23
 2023 00ee 7E       		.sleb128 -2
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 107


 2024 00ef 06       		.uleb128 0x6
 2025 00f0 4B140000 		.4byte	.LASF24
 2026 00f4 7F       		.sleb128 -1
 2027 00f5 07       		.uleb128 0x7
 2028 00f6 3C180000 		.4byte	.LASF25
 2029 00fa 00       		.byte	0
 2030 00fb 07       		.uleb128 0x7
 2031 00fc 3C0F0000 		.4byte	.LASF26
 2032 0100 01       		.byte	0x1
 2033 0101 07       		.uleb128 0x7
 2034 0102 AE020000 		.4byte	.LASF27
 2035 0106 02       		.byte	0x2
 2036 0107 07       		.uleb128 0x7
 2037 0108 72130000 		.4byte	.LASF28
 2038 010c 03       		.byte	0x3
 2039 010d 07       		.uleb128 0x7
 2040 010e 3B0A0000 		.4byte	.LASF29
 2041 0112 04       		.byte	0x4
 2042 0113 07       		.uleb128 0x7
 2043 0114 C0170000 		.4byte	.LASF30
 2044 0118 05       		.byte	0x5
 2045 0119 07       		.uleb128 0x7
 2046 011a 890E0000 		.4byte	.LASF31
 2047 011e 06       		.byte	0x6
 2048 011f 07       		.uleb128 0x7
 2049 0120 90180000 		.4byte	.LASF32
 2050 0124 07       		.byte	0x7
 2051 0125 07       		.uleb128 0x7
 2052 0126 1A130000 		.4byte	.LASF33
 2053 012a 08       		.byte	0x8
 2054 012b 07       		.uleb128 0x7
 2055 012c F4090000 		.4byte	.LASF34
 2056 0130 09       		.byte	0x9
 2057 0131 07       		.uleb128 0x7
 2058 0132 570A0000 		.4byte	.LASF35
 2059 0136 0A       		.byte	0xa
 2060 0137 07       		.uleb128 0x7
 2061 0138 8D070000 		.4byte	.LASF36
 2062 013c 0B       		.byte	0xb
 2063 013d 07       		.uleb128 0x7
 2064 013e 65110000 		.4byte	.LASF37
 2065 0142 0C       		.byte	0xc
 2066 0143 07       		.uleb128 0x7
 2067 0144 94050000 		.4byte	.LASF38
 2068 0148 0D       		.byte	0xd
 2069 0149 07       		.uleb128 0x7
 2070 014a 81120000 		.4byte	.LASF39
 2071 014e 0E       		.byte	0xe
 2072 014f 07       		.uleb128 0x7
 2073 0150 42000000 		.4byte	.LASF40
 2074 0154 0F       		.byte	0xf
 2075 0155 07       		.uleb128 0x7
 2076 0156 66160000 		.4byte	.LASF41
 2077 015a 10       		.byte	0x10
 2078 015b 07       		.uleb128 0x7
 2079 015c 8C0C0000 		.4byte	.LASF42
 2080 0160 11       		.byte	0x11
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 108


 2081 0161 07       		.uleb128 0x7
 2082 0162 3A040000 		.4byte	.LASF43
 2083 0166 12       		.byte	0x12
 2084 0167 07       		.uleb128 0x7
 2085 0168 5B0C0000 		.4byte	.LASF44
 2086 016c 13       		.byte	0x13
 2087 016d 07       		.uleb128 0x7
 2088 016e 8C020000 		.4byte	.LASF45
 2089 0172 14       		.byte	0x14
 2090 0173 07       		.uleb128 0x7
 2091 0174 CE060000 		.4byte	.LASF46
 2092 0178 15       		.byte	0x15
 2093 0179 07       		.uleb128 0x7
 2094 017a 910A0000 		.4byte	.LASF47
 2095 017e 16       		.byte	0x16
 2096 017f 07       		.uleb128 0x7
 2097 0180 59020000 		.4byte	.LASF48
 2098 0184 17       		.byte	0x17
 2099 0185 07       		.uleb128 0x7
 2100 0186 82110000 		.4byte	.LASF49
 2101 018a 18       		.byte	0x18
 2102 018b 07       		.uleb128 0x7
 2103 018c DA0F0000 		.4byte	.LASF50
 2104 0190 19       		.byte	0x19
 2105 0191 07       		.uleb128 0x7
 2106 0192 D9000000 		.4byte	.LASF51
 2107 0196 1A       		.byte	0x1a
 2108 0197 07       		.uleb128 0x7
 2109 0198 8B080000 		.4byte	.LASF52
 2110 019c 1B       		.byte	0x1b
 2111 019d 07       		.uleb128 0x7
 2112 019e 351A0000 		.4byte	.LASF53
 2113 01a2 1C       		.byte	0x1c
 2114 01a3 07       		.uleb128 0x7
 2115 01a4 E4150000 		.4byte	.LASF54
 2116 01a8 1D       		.byte	0x1d
 2117 01a9 07       		.uleb128 0x7
 2118 01aa A20C0000 		.4byte	.LASF55
 2119 01ae 1E       		.byte	0x1e
 2120 01af 07       		.uleb128 0x7
 2121 01b0 1D0B0000 		.4byte	.LASF56
 2122 01b4 1F       		.byte	0x1f
 2123 01b5 07       		.uleb128 0x7
 2124 01b6 A7100000 		.4byte	.LASF57
 2125 01ba 20       		.byte	0x20
 2126 01bb 07       		.uleb128 0x7
 2127 01bc 08040000 		.4byte	.LASF58
 2128 01c0 21       		.byte	0x21
 2129 01c1 07       		.uleb128 0x7
 2130 01c2 DC170000 		.4byte	.LASF59
 2131 01c6 22       		.byte	0x22
 2132 01c7 07       		.uleb128 0x7
 2133 01c8 960B0000 		.4byte	.LASF60
 2134 01cc 23       		.byte	0x23
 2135 01cd 07       		.uleb128 0x7
 2136 01ce E4010000 		.4byte	.LASF61
 2137 01d2 24       		.byte	0x24
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 109


 2138 01d3 07       		.uleb128 0x7
 2139 01d4 64120000 		.4byte	.LASF62
 2140 01d8 25       		.byte	0x25
 2141 01d9 07       		.uleb128 0x7
 2142 01da B1060000 		.4byte	.LASF63
 2143 01de 26       		.byte	0x26
 2144 01df 07       		.uleb128 0x7
 2145 01e0 88160000 		.4byte	.LASF64
 2146 01e4 27       		.byte	0x27
 2147 01e5 07       		.uleb128 0x7
 2148 01e6 9A0D0000 		.4byte	.LASF65
 2149 01ea 28       		.byte	0x28
 2150 01eb 07       		.uleb128 0x7
 2151 01ec CF150000 		.4byte	.LASF66
 2152 01f0 29       		.byte	0x29
 2153 01f1 07       		.uleb128 0x7
 2154 01f2 590E0000 		.4byte	.LASF67
 2155 01f6 2A       		.byte	0x2a
 2156 01f7 07       		.uleb128 0x7
 2157 01f8 42130000 		.4byte	.LASF68
 2158 01fc 2B       		.byte	0x2b
 2159 01fd 07       		.uleb128 0x7
 2160 01fe 1B010000 		.4byte	.LASF69
 2161 0202 2C       		.byte	0x2c
 2162 0203 07       		.uleb128 0x7
 2163 0204 2C060000 		.4byte	.LASF70
 2164 0208 2D       		.byte	0x2d
 2165 0209 07       		.uleb128 0x7
 2166 020a 7A0D0000 		.4byte	.LASF71
 2167 020e 2E       		.byte	0x2e
 2168 020f 07       		.uleb128 0x7
 2169 0210 08120000 		.4byte	.LASF72
 2170 0214 2F       		.byte	0x2f
 2171 0215 07       		.uleb128 0x7
 2172 0216 511A0000 		.4byte	.LASF73
 2173 021a 30       		.byte	0x30
 2174 021b 07       		.uleb128 0x7
 2175 021c 04180000 		.4byte	.LASF74
 2176 0220 31       		.byte	0x31
 2177 0221 07       		.uleb128 0x7
 2178 0222 EE130000 		.4byte	.LASF75
 2179 0226 32       		.byte	0x32
 2180 0227 07       		.uleb128 0x7
 2181 0228 E50A0000 		.4byte	.LASF76
 2182 022c 33       		.byte	0x33
 2183 022d 07       		.uleb128 0x7
 2184 022e 16000000 		.4byte	.LASF77
 2185 0232 34       		.byte	0x34
 2186 0233 07       		.uleb128 0x7
 2187 0234 200F0000 		.4byte	.LASF78
 2188 0238 35       		.byte	0x35
 2189 0239 07       		.uleb128 0x7
 2190 023a 10060000 		.4byte	.LASF79
 2191 023e 36       		.byte	0x36
 2192 023f 07       		.uleb128 0x7
 2193 0240 1A160000 		.4byte	.LASF80
 2194 0244 37       		.byte	0x37
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 110


 2195 0245 07       		.uleb128 0x7
 2196 0246 1F0A0000 		.4byte	.LASF81
 2197 024a 38       		.byte	0x38
 2198 024b 07       		.uleb128 0x7
 2199 024c B3000000 		.4byte	.LASF82
 2200 0250 39       		.byte	0x39
 2201 0251 07       		.uleb128 0x7
 2202 0252 FA160000 		.4byte	.LASF83
 2203 0256 3A       		.byte	0x3a
 2204 0257 07       		.uleb128 0x7
 2205 0258 46080000 		.4byte	.LASF84
 2206 025c 3B       		.byte	0x3b
 2207 025d 07       		.uleb128 0x7
 2208 025e BC090000 		.4byte	.LASF85
 2209 0262 3C       		.byte	0x3c
 2210 0263 07       		.uleb128 0x7
 2211 0264 73180000 		.4byte	.LASF86
 2212 0268 3D       		.byte	0x3d
 2213 0269 07       		.uleb128 0x7
 2214 026a B3040000 		.4byte	.LASF87
 2215 026e 3E       		.byte	0x3e
 2216 026f 07       		.uleb128 0x7
 2217 0270 37070000 		.4byte	.LASF88
 2218 0274 3F       		.byte	0x3f
 2219 0275 07       		.uleb128 0x7
 2220 0276 8E130000 		.4byte	.LASF89
 2221 027a 40       		.byte	0x40
 2222 027b 07       		.uleb128 0x7
 2223 027c 740A0000 		.4byte	.LASF90
 2224 0280 41       		.byte	0x41
 2225 0281 07       		.uleb128 0x7
 2226 0282 A2030000 		.4byte	.LASF91
 2227 0286 42       		.byte	0x42
 2228 0287 07       		.uleb128 0x7
 2229 0288 61140000 		.4byte	.LASF92
 2230 028c 43       		.byte	0x43
 2231 028d 07       		.uleb128 0x7
 2232 028e 4A0B0000 		.4byte	.LASF93
 2233 0292 44       		.byte	0x44
 2234 0293 07       		.uleb128 0x7
 2235 0294 BF180000 		.4byte	.LASF94
 2236 0298 45       		.byte	0x45
 2237 0299 07       		.uleb128 0x7
 2238 029a 770F0000 		.4byte	.LASF95
 2239 029e 46       		.byte	0x46
 2240 029f 07       		.uleb128 0x7
 2241 02a0 4A060000 		.4byte	.LASF96
 2242 02a4 47       		.byte	0x47
 2243 02a5 07       		.uleb128 0x7
 2244 02a6 AB130000 		.4byte	.LASF97
 2245 02aa 48       		.byte	0x48
 2246 02ab 07       		.uleb128 0x7
 2247 02ac A50A0000 		.4byte	.LASF98
 2248 02b0 49       		.byte	0x49
 2249 02b1 07       		.uleb128 0x7
 2250 02b2 30010000 		.4byte	.LASF99
 2251 02b6 4A       		.byte	0x4a
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 111


 2252 02b7 07       		.uleb128 0x7
 2253 02b8 E90E0000 		.4byte	.LASF100
 2254 02bc 4B       		.byte	0x4b
 2255 02bd 07       		.uleb128 0x7
 2256 02be 930F0000 		.4byte	.LASF101
 2257 02c2 4C       		.byte	0x4c
 2258 02c3 07       		.uleb128 0x7
 2259 02c4 66060000 		.4byte	.LASF102
 2260 02c8 4D       		.byte	0x4d
 2261 02c9 07       		.uleb128 0x7
 2262 02ca 1F080000 		.4byte	.LASF103
 2263 02ce 4E       		.byte	0x4e
 2264 02cf 07       		.uleb128 0x7
 2265 02d0 C10A0000 		.4byte	.LASF104
 2266 02d4 4F       		.byte	0x4f
 2267 02d5 07       		.uleb128 0x7
 2268 02d6 4C010000 		.4byte	.LASF105
 2269 02da 50       		.byte	0x50
 2270 02db 07       		.uleb128 0x7
 2271 02dc AF110000 		.4byte	.LASF106
 2272 02e0 51       		.byte	0x51
 2273 02e1 07       		.uleb128 0x7
 2274 02e2 E1070000 		.4byte	.LASF107
 2275 02e6 52       		.byte	0x52
 2276 02e7 07       		.uleb128 0x7
 2277 02e8 17180000 		.4byte	.LASF108
 2278 02ec 53       		.byte	0x53
 2279 02ed 07       		.uleb128 0x7
 2280 02ee 010B0000 		.4byte	.LASF109
 2281 02f2 54       		.byte	0x54
 2282 02f3 07       		.uleb128 0x7
 2283 02f4 C9160000 		.4byte	.LASF110
 2284 02f8 55       		.byte	0x55
 2285 02f9 07       		.uleb128 0x7
 2286 02fa FF070000 		.4byte	.LASF111
 2287 02fe 56       		.byte	0x56
 2288 02ff 07       		.uleb128 0x7
 2289 0300 EA050000 		.4byte	.LASF112
 2290 0304 57       		.byte	0x57
 2291 0305 07       		.uleb128 0x7
 2292 0306 661A0000 		.4byte	.LASF113
 2293 030a 58       		.byte	0x58
 2294 030b 07       		.uleb128 0x7
 2295 030c 37100000 		.4byte	.LASF114
 2296 0310 59       		.byte	0x59
 2297 0311 07       		.uleb128 0x7
 2298 0312 1B1A0000 		.4byte	.LASF115
 2299 0316 5A       		.byte	0x5a
 2300 0317 07       		.uleb128 0x7
 2301 0318 600D0000 		.4byte	.LASF116
 2302 031c 5B       		.byte	0x5b
 2303 031d 07       		.uleb128 0x7
 2304 031e BE030000 		.4byte	.LASF117
 2305 0322 5C       		.byte	0x5c
 2306 0323 07       		.uleb128 0x7
 2307 0324 8F140000 		.4byte	.LASF118
 2308 0328 5D       		.byte	0x5d
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 112


 2309 0329 07       		.uleb128 0x7
 2310 032a 00160000 		.4byte	.LASF119
 2311 032e 5E       		.byte	0x5e
 2312 032f 07       		.uleb128 0x7
 2313 0330 DB180000 		.4byte	.LASF120
 2314 0334 5F       		.byte	0x5f
 2315 0335 07       		.uleb128 0x7
 2316 0336 B00F0000 		.4byte	.LASF121
 2317 033a 60       		.byte	0x60
 2318 033b 07       		.uleb128 0x7
 2319 033c 5B030000 		.4byte	.LASF122
 2320 0340 61       		.byte	0x61
 2321 0341 07       		.uleb128 0x7
 2322 0342 4A150000 		.4byte	.LASF123
 2323 0346 62       		.byte	0x62
 2324 0347 07       		.uleb128 0x7
 2325 0348 48090000 		.4byte	.LASF124
 2326 034c 63       		.byte	0x63
 2327 034d 07       		.uleb128 0x7
 2328 034e 861A0000 		.4byte	.LASF125
 2329 0352 64       		.byte	0x64
 2330 0353 07       		.uleb128 0x7
 2331 0354 57100000 		.4byte	.LASF126
 2332 0358 65       		.byte	0x65
 2333 0359 07       		.uleb128 0x7
 2334 035a 54070000 		.4byte	.LASF127
 2335 035e 66       		.byte	0x66
 2336 035f 07       		.uleb128 0x7
 2337 0360 FD080000 		.4byte	.LASF128
 2338 0364 67       		.byte	0x67
 2339 0365 07       		.uleb128 0x7
 2340 0366 E90B0000 		.4byte	.LASF129
 2341 036a 68       		.byte	0x68
 2342 036b 07       		.uleb128 0x7
 2343 036c 16020000 		.4byte	.LASF130
 2344 0370 69       		.byte	0x69
 2345 0371 07       		.uleb128 0x7
 2346 0372 F60F0000 		.4byte	.LASF131
 2347 0376 6A       		.byte	0x6a
 2348 0377 07       		.uleb128 0x7
 2349 0378 E9060000 		.4byte	.LASF132
 2350 037c 6B       		.byte	0x6b
 2351 037d 07       		.uleb128 0x7
 2352 037e 58180000 		.4byte	.LASF133
 2353 0382 6C       		.byte	0x6c
 2354 0383 07       		.uleb128 0x7
 2355 0384 6E0E0000 		.4byte	.LASF134
 2356 0388 6D       		.byte	0x6d
 2357 0389 07       		.uleb128 0x7
 2358 038a 0E050000 		.4byte	.LASF135
 2359 038e 6E       		.byte	0x6e
 2360 038f 07       		.uleb128 0x7
 2361 0390 B4150000 		.4byte	.LASF136
 2362 0394 6F       		.byte	0x6f
 2363 0395 07       		.uleb128 0x7
 2364 0396 D9090000 		.4byte	.LASF137
 2365 039a 70       		.byte	0x70
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 113


 2366 039b 07       		.uleb128 0x7
 2367 039c 72000000 		.4byte	.LASF138
 2368 03a0 71       		.byte	0x71
 2369 03a1 07       		.uleb128 0x7
 2370 03a2 8C100000 		.4byte	.LASF139
 2371 03a6 72       		.byte	0x72
 2372 03a7 07       		.uleb128 0x7
 2373 03a8 82040000 		.4byte	.LASF140
 2374 03ac 73       		.byte	0x73
 2375 03ad 07       		.uleb128 0x7
 2376 03ae 05150000 		.4byte	.LASF141
 2377 03b2 74       		.byte	0x74
 2378 03b3 07       		.uleb128 0x7
 2379 03b4 380C0000 		.4byte	.LASF142
 2380 03b8 75       		.byte	0x75
 2381 03b9 07       		.uleb128 0x7
 2382 03ba ED110000 		.4byte	.LASF143
 2383 03be 76       		.byte	0x76
 2384 03bf 07       		.uleb128 0x7
 2385 03c0 A1090000 		.4byte	.LASF144
 2386 03c4 77       		.byte	0x77
 2387 03c5 07       		.uleb128 0x7
 2388 03c6 C7130000 		.4byte	.LASF145
 2389 03ca 78       		.byte	0x78
 2390 03cb 07       		.uleb128 0x7
 2391 03cc FA020000 		.4byte	.LASF146
 2392 03d0 79       		.byte	0x79
 2393 03d1 07       		.uleb128 0x7
 2394 03d2 49170000 		.4byte	.LASF147
 2395 03d6 7A       		.byte	0x7a
 2396 03d7 07       		.uleb128 0x7
 2397 03d8 110E0000 		.4byte	.LASF148
 2398 03dc 7B       		.byte	0x7b
 2399 03dd 07       		.uleb128 0x7
 2400 03de 9D040000 		.4byte	.LASF149
 2401 03e2 7C       		.byte	0x7c
 2402 03e3 07       		.uleb128 0x7
 2403 03e4 64150000 		.4byte	.LASF150
 2404 03e8 7D       		.byte	0x7d
 2405 03e9 07       		.uleb128 0x7
 2406 03ea 62090000 		.4byte	.LASF151
 2407 03ee 7E       		.byte	0x7e
 2408 03ef 07       		.uleb128 0x7
 2409 03f0 00000000 		.4byte	.LASF152
 2410 03f4 7F       		.byte	0x7f
 2411 03f5 07       		.uleb128 0x7
 2412 03f6 71100000 		.4byte	.LASF153
 2413 03fa 80       		.byte	0x80
 2414 03fb 07       		.uleb128 0x7
 2415 03fc F2030000 		.4byte	.LASF154
 2416 0400 81       		.byte	0x81
 2417 0401 07       		.uleb128 0x7
 2418 0402 C2140000 		.4byte	.LASF155
 2419 0406 82       		.byte	0x82
 2420 0407 07       		.uleb128 0x7
 2421 0408 030C0000 		.4byte	.LASF156
 2422 040c 83       		.byte	0x83
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 114


 2423 040d 07       		.uleb128 0x7
 2424 040e 97000000 		.4byte	.LASF157
 2425 0412 84       		.byte	0x84
 2426 0413 07       		.uleb128 0x7
 2427 0414 74080000 		.4byte	.LASF158
 2428 0418 85       		.byte	0x85
 2429 0419 07       		.uleb128 0x7
 2430 041a 34140000 		.4byte	.LASF159
 2431 041e 86       		.byte	0x86
 2432 041f 07       		.uleb128 0x7
 2433 0420 190C0000 		.4byte	.LASF160
 2434 0424 87       		.byte	0x87
 2435 0425 07       		.uleb128 0x7
 2436 0426 44030000 		.4byte	.LASF161
 2437 042a 88       		.byte	0x88
 2438 042b 07       		.uleb128 0x7
 2439 042c B1050000 		.4byte	.LASF162
 2440 0430 89       		.byte	0x89
 2441 0431 07       		.uleb128 0x7
 2442 0432 31170000 		.4byte	.LASF163
 2443 0436 8A       		.byte	0x8a
 2444 0437 07       		.uleb128 0x7
 2445 0438 050F0000 		.4byte	.LASF164
 2446 043c 8B       		.byte	0x8b
 2447 043d 07       		.uleb128 0x7
 2448 043e 86090000 		.4byte	.LASF165
 2449 0442 8C       		.byte	0x8c
 2450 0443 07       		.uleb128 0x7
 2451 0444 6E070000 		.4byte	.LASF166
 2452 0448 8D       		.byte	0x8d
 2453 0449 07       		.uleb128 0x7
 2454 044a 1D120000 		.4byte	.LASF167
 2455 044e 8E       		.byte	0x8e
 2456 044f 07       		.uleb128 0x7
 2457 0450 430E0000 		.4byte	.LASF168
 2458 0454 8F       		.byte	0x8f
 2459 0455 07       		.uleb128 0x7
 2460 0456 83060000 		.4byte	.LASF169
 2461 045a 90       		.byte	0x90
 2462 045b 07       		.uleb128 0x7
 2463 045c 800B0000 		.4byte	.LASF170
 2464 0460 91       		.byte	0x91
 2465 0461 07       		.uleb128 0x7
 2466 0462 2F090000 		.4byte	.LASF171
 2467 0466 92       		.byte	0x92
 2468 0467 07       		.uleb128 0x7
 2469 0468 390B0000 		.4byte	.LASF172
 2470 046c F0       		.byte	0xf0
 2471 046d 00       		.byte	0
 2472 046e 03       		.uleb128 0x3
 2473 046f 3C080000 		.4byte	.LASF173
 2474 0473 07       		.byte	0x7
 2475 0474 F4       		.byte	0xf4
 2476 0475 AD000000 		.4byte	0xad
 2477 0479 08       		.uleb128 0x8
 2478 047a 040E     		.2byte	0xe04
 2479 047c 01       		.byte	0x1
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 115


 2480 047d 9401     		.2byte	0x194
 2481 047f 35050000 		.4byte	0x535
 2482 0483 09       		.uleb128 0x9
 2483 0484 E5050000 		.4byte	.LASF174
 2484 0488 01       		.byte	0x1
 2485 0489 9601     		.2byte	0x196
 2486 048b 51050000 		.4byte	0x551
 2487 048f 00       		.byte	0
 2488 0490 09       		.uleb128 0x9
 2489 0491 1A110000 		.4byte	.LASF175
 2490 0495 01       		.byte	0x1
 2491 0496 9701     		.2byte	0x197
 2492 0498 56050000 		.4byte	0x556
 2493 049c 20       		.byte	0x20
 2494 049d 09       		.uleb128 0x9
 2495 049e 5C160000 		.4byte	.LASF176
 2496 04a2 01       		.byte	0x1
 2497 04a3 9801     		.2byte	0x198
 2498 04a5 66050000 		.4byte	0x566
 2499 04a9 80       		.byte	0x80
 2500 04aa 09       		.uleb128 0x9
 2501 04ab 41060000 		.4byte	.LASF177
 2502 04af 01       		.byte	0x1
 2503 04b0 9901     		.2byte	0x199
 2504 04b2 56050000 		.4byte	0x556
 2505 04b6 A0       		.byte	0xa0
 2506 04b7 0A       		.uleb128 0xa
 2507 04b8 36160000 		.4byte	.LASF178
 2508 04bc 01       		.byte	0x1
 2509 04bd 9A01     		.2byte	0x19a
 2510 04bf 6B050000 		.4byte	0x56b
 2511 04c3 0001     		.2byte	0x100
 2512 04c5 0A       		.uleb128 0xa
 2513 04c6 3D110000 		.4byte	.LASF179
 2514 04ca 01       		.byte	0x1
 2515 04cb 9B01     		.2byte	0x19b
 2516 04cd 56050000 		.4byte	0x556
 2517 04d1 2001     		.2byte	0x120
 2518 04d3 0A       		.uleb128 0xa
 2519 04d4 D4000000 		.4byte	.LASF180
 2520 04d8 01       		.byte	0x1
 2521 04d9 9C01     		.2byte	0x19c
 2522 04db 70050000 		.4byte	0x570
 2523 04df 8001     		.2byte	0x180
 2524 04e1 0A       		.uleb128 0xa
 2525 04e2 47110000 		.4byte	.LASF181
 2526 04e6 01       		.byte	0x1
 2527 04e7 9D01     		.2byte	0x19d
 2528 04e9 56050000 		.4byte	0x556
 2529 04ed A001     		.2byte	0x1a0
 2530 04ef 0A       		.uleb128 0xa
 2531 04f0 61160000 		.4byte	.LASF182
 2532 04f4 01       		.byte	0x1
 2533 04f5 9E01     		.2byte	0x19e
 2534 04f7 75050000 		.4byte	0x575
 2535 04fb 0002     		.2byte	0x200
 2536 04fd 0A       		.uleb128 0xa
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 116


 2537 04fe 51110000 		.4byte	.LASF183
 2538 0502 01       		.byte	0x1
 2539 0503 9F01     		.2byte	0x19f
 2540 0505 7A050000 		.4byte	0x57a
 2541 0509 2002     		.2byte	0x220
 2542 050b 0B       		.uleb128 0xb
 2543 050c 495000   		.ascii	"IP\000"
 2544 050f 01       		.byte	0x1
 2545 0510 A001     		.2byte	0x1a0
 2546 0512 9F050000 		.4byte	0x59f
 2547 0516 0003     		.2byte	0x300
 2548 0518 0A       		.uleb128 0xa
 2549 0519 5B110000 		.4byte	.LASF184
 2550 051d 01       		.byte	0x1
 2551 051e A101     		.2byte	0x1a1
 2552 0520 A4050000 		.4byte	0x5a4
 2553 0524 F003     		.2byte	0x3f0
 2554 0526 0A       		.uleb128 0xa
 2555 0527 87100000 		.4byte	.LASF185
 2556 052b 01       		.byte	0x1
 2557 052c A201     		.2byte	0x1a2
 2558 052e 4C050000 		.4byte	0x54c
 2559 0532 000E     		.2byte	0xe00
 2560 0534 00       		.byte	0
 2561 0535 0C       		.uleb128 0xc
 2562 0536 4C050000 		.4byte	0x54c
 2563 053a 45050000 		.4byte	0x545
 2564 053e 0D       		.uleb128 0xd
 2565 053f 45050000 		.4byte	0x545
 2566 0543 07       		.byte	0x7
 2567 0544 00       		.byte	0
 2568 0545 02       		.uleb128 0x2
 2569 0546 04       		.byte	0x4
 2570 0547 07       		.byte	0x7
 2571 0548 58140000 		.4byte	.LASF186
 2572 054c 0E       		.uleb128 0xe
 2573 054d A2000000 		.4byte	0xa2
 2574 0551 0E       		.uleb128 0xe
 2575 0552 35050000 		.4byte	0x535
 2576 0556 0C       		.uleb128 0xc
 2577 0557 A2000000 		.4byte	0xa2
 2578 055b 66050000 		.4byte	0x566
 2579 055f 0D       		.uleb128 0xd
 2580 0560 45050000 		.4byte	0x545
 2581 0564 17       		.byte	0x17
 2582 0565 00       		.byte	0
 2583 0566 0E       		.uleb128 0xe
 2584 0567 35050000 		.4byte	0x535
 2585 056b 0E       		.uleb128 0xe
 2586 056c 35050000 		.4byte	0x535
 2587 0570 0E       		.uleb128 0xe
 2588 0571 35050000 		.4byte	0x535
 2589 0575 0E       		.uleb128 0xe
 2590 0576 35050000 		.4byte	0x535
 2591 057a 0C       		.uleb128 0xc
 2592 057b A2000000 		.4byte	0xa2
 2593 057f 8A050000 		.4byte	0x58a
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 117


 2594 0583 0D       		.uleb128 0xd
 2595 0584 45050000 		.4byte	0x545
 2596 0588 37       		.byte	0x37
 2597 0589 00       		.byte	0
 2598 058a 0C       		.uleb128 0xc
 2599 058b 9A050000 		.4byte	0x59a
 2600 058f 9A050000 		.4byte	0x59a
 2601 0593 0D       		.uleb128 0xd
 2602 0594 45050000 		.4byte	0x545
 2603 0598 EF       		.byte	0xef
 2604 0599 00       		.byte	0
 2605 059a 0E       		.uleb128 0xe
 2606 059b 8C000000 		.4byte	0x8c
 2607 059f 0E       		.uleb128 0xe
 2608 05a0 8A050000 		.4byte	0x58a
 2609 05a4 0C       		.uleb128 0xc
 2610 05a5 A2000000 		.4byte	0xa2
 2611 05a9 B5050000 		.4byte	0x5b5
 2612 05ad 0F       		.uleb128 0xf
 2613 05ae 45050000 		.4byte	0x545
 2614 05b2 8302     		.2byte	0x283
 2615 05b4 00       		.byte	0
 2616 05b5 10       		.uleb128 0x10
 2617 05b6 57130000 		.4byte	.LASF187
 2618 05ba 01       		.byte	0x1
 2619 05bb A301     		.2byte	0x1a3
 2620 05bd 79040000 		.4byte	0x479
 2621 05c1 11       		.uleb128 0x11
 2622 05c2 4C050000 		.4byte	0x54c
 2623 05c6 0C       		.uleb128 0xc
 2624 05c7 C1050000 		.4byte	0x5c1
 2625 05cb D6050000 		.4byte	0x5d6
 2626 05cf 0D       		.uleb128 0xd
 2627 05d0 45050000 		.4byte	0x545
 2628 05d4 03       		.byte	0x3
 2629 05d5 00       		.byte	0
 2630 05d6 0C       		.uleb128 0xc
 2631 05d7 C1050000 		.4byte	0x5c1
 2632 05db E6050000 		.4byte	0x5e6
 2633 05df 0D       		.uleb128 0xd
 2634 05e0 45050000 		.4byte	0x545
 2635 05e4 02       		.byte	0x2
 2636 05e5 00       		.byte	0
 2637 05e6 12       		.uleb128 0x12
 2638 05e7 20       		.byte	0x20
 2639 05e8 08       		.byte	0x8
 2640 05e9 23       		.byte	0x23
 2641 05ea 37060000 		.4byte	0x637
 2642 05ee 13       		.uleb128 0x13
 2643 05ef 580D0000 		.4byte	.LASF188
 2644 05f3 08       		.byte	0x8
 2645 05f4 24       		.byte	0x24
 2646 05f5 C1050000 		.4byte	0x5c1
 2647 05f9 00       		.byte	0
 2648 05fa 13       		.uleb128 0x13
 2649 05fb BB0E0000 		.4byte	.LASF189
 2650 05ff 08       		.byte	0x8
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 118


 2651 0600 25       		.byte	0x25
 2652 0601 4C050000 		.4byte	0x54c
 2653 0605 04       		.byte	0x4
 2654 0606 13       		.uleb128 0x13
 2655 0607 E5080000 		.4byte	.LASF190
 2656 060b 08       		.byte	0x8
 2657 060c 26       		.byte	0x26
 2658 060d 4C050000 		.4byte	0x54c
 2659 0611 08       		.byte	0x8
 2660 0612 13       		.uleb128 0x13
 2661 0613 E4030000 		.4byte	.LASF191
 2662 0617 08       		.byte	0x8
 2663 0618 27       		.byte	0x27
 2664 0619 4C050000 		.4byte	0x54c
 2665 061d 0C       		.byte	0xc
 2666 061e 13       		.uleb128 0x13
 2667 061f BC080000 		.4byte	.LASF192
 2668 0623 08       		.byte	0x8
 2669 0624 28       		.byte	0x28
 2670 0625 C1050000 		.4byte	0x5c1
 2671 0629 10       		.byte	0x10
 2672 062a 13       		.uleb128 0x13
 2673 062b E9030000 		.4byte	.LASF193
 2674 062f 08       		.byte	0x8
 2675 0630 29       		.byte	0x29
 2676 0631 3C060000 		.4byte	0x63c
 2677 0635 14       		.byte	0x14
 2678 0636 00       		.byte	0
 2679 0637 0E       		.uleb128 0xe
 2680 0638 D6050000 		.4byte	0x5d6
 2681 063c 11       		.uleb128 0x11
 2682 063d 37060000 		.4byte	0x637
 2683 0641 03       		.uleb128 0x3
 2684 0642 CA0F0000 		.4byte	.LASF194
 2685 0646 08       		.byte	0x8
 2686 0647 2A       		.byte	0x2a
 2687 0648 E6050000 		.4byte	0x5e6
 2688 064c 12       		.uleb128 0x12
 2689 064d 20       		.byte	0x20
 2690 064e 08       		.byte	0x8
 2691 064f 2F       		.byte	0x2f
 2692 0650 91060000 		.4byte	0x691
 2693 0654 13       		.uleb128 0x13
 2694 0655 100A0000 		.4byte	.LASF195
 2695 0659 08       		.byte	0x8
 2696 065a 30       		.byte	0x30
 2697 065b 4C050000 		.4byte	0x54c
 2698 065f 00       		.byte	0
 2699 0660 13       		.uleb128 0x13
 2700 0661 99030000 		.4byte	.LASF196
 2701 0665 08       		.byte	0x8
 2702 0666 31       		.byte	0x31
 2703 0667 4C050000 		.4byte	0x54c
 2704 066b 04       		.byte	0x4
 2705 066c 13       		.uleb128 0x13
 2706 066d 150A0000 		.4byte	.LASF197
 2707 0671 08       		.byte	0x8
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 119


 2708 0672 32       		.byte	0x32
 2709 0673 4C050000 		.4byte	0x54c
 2710 0677 08       		.byte	0x8
 2711 0678 13       		.uleb128 0x13
 2712 0679 E2130000 		.4byte	.LASF198
 2713 067d 08       		.byte	0x8
 2714 067e 33       		.byte	0x33
 2715 067f C1050000 		.4byte	0x5c1
 2716 0683 0C       		.byte	0xc
 2717 0684 13       		.uleb128 0x13
 2718 0685 E9030000 		.4byte	.LASF193
 2719 0689 08       		.byte	0x8
 2720 068a 34       		.byte	0x34
 2721 068b 96060000 		.4byte	0x696
 2722 068f 10       		.byte	0x10
 2723 0690 00       		.byte	0
 2724 0691 0E       		.uleb128 0xe
 2725 0692 C6050000 		.4byte	0x5c6
 2726 0696 11       		.uleb128 0x11
 2727 0697 91060000 		.4byte	0x691
 2728 069b 03       		.uleb128 0x3
 2729 069c 01020000 		.4byte	.LASF199
 2730 06a0 08       		.byte	0x8
 2731 06a1 35       		.byte	0x35
 2732 06a2 4C060000 		.4byte	0x64c
 2733 06a6 14       		.uleb128 0x14
 2734 06a7 0012     		.2byte	0x1200
 2735 06a9 08       		.byte	0x8
 2736 06aa 3A       		.byte	0x3a
 2737 06ab D6060000 		.4byte	0x6d6
 2738 06af 13       		.uleb128 0x13
 2739 06b0 091A0000 		.4byte	.LASF200
 2740 06b4 08       		.byte	0x8
 2741 06b5 3B       		.byte	0x3b
 2742 06b6 D6060000 		.4byte	0x6d6
 2743 06ba 00       		.byte	0
 2744 06bb 15       		.uleb128 0x15
 2745 06bc E9030000 		.4byte	.LASF193
 2746 06c0 08       		.byte	0x8
 2747 06c1 3C       		.byte	0x3c
 2748 06c2 FC060000 		.4byte	0x6fc
 2749 06c6 0002     		.2byte	0x200
 2750 06c8 15       		.uleb128 0x15
 2751 06c9 4C0D0000 		.4byte	.LASF201
 2752 06cd 08       		.byte	0x8
 2753 06ce 3D       		.byte	0x3d
 2754 06cf 01070000 		.4byte	0x701
 2755 06d3 0010     		.2byte	0x1000
 2756 06d5 00       		.byte	0
 2757 06d6 0C       		.uleb128 0xc
 2758 06d7 41060000 		.4byte	0x641
 2759 06db E6060000 		.4byte	0x6e6
 2760 06df 0D       		.uleb128 0xd
 2761 06e0 45050000 		.4byte	0x545
 2762 06e4 0F       		.byte	0xf
 2763 06e5 00       		.byte	0
 2764 06e6 0C       		.uleb128 0xc
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 120


 2765 06e7 C1050000 		.4byte	0x5c1
 2766 06eb F7060000 		.4byte	0x6f7
 2767 06ef 0F       		.uleb128 0xf
 2768 06f0 45050000 		.4byte	0x545
 2769 06f4 7F03     		.2byte	0x37f
 2770 06f6 00       		.byte	0
 2771 06f7 0E       		.uleb128 0xe
 2772 06f8 E6060000 		.4byte	0x6e6
 2773 06fc 11       		.uleb128 0x11
 2774 06fd F7060000 		.4byte	0x6f7
 2775 0701 0C       		.uleb128 0xc
 2776 0702 9B060000 		.4byte	0x69b
 2777 0706 11070000 		.4byte	0x711
 2778 070a 0D       		.uleb128 0xd
 2779 070b 45050000 		.4byte	0x545
 2780 070f 0F       		.byte	0xf
 2781 0710 00       		.byte	0
 2782 0711 03       		.uleb128 0x3
 2783 0712 001A0000 		.4byte	.LASF202
 2784 0716 08       		.byte	0x8
 2785 0717 3E       		.byte	0x3e
 2786 0718 A6060000 		.4byte	0x6a6
 2787 071c 10       		.uleb128 0x10
 2788 071d 93150000 		.4byte	.LASF203
 2789 0721 09       		.byte	0x9
 2790 0722 BC01     		.2byte	0x1bc
 2791 0724 28070000 		.4byte	0x728
 2792 0728 16       		.uleb128 0x16
 2793 0729 04       		.byte	0x4
 2794 072a 2E070000 		.4byte	0x72e
 2795 072e 17       		.uleb128 0x17
 2796 072f 10       		.uleb128 0x10
 2797 0730 4F120000 		.4byte	.LASF204
 2798 0734 09       		.byte	0x9
 2799 0735 C401     		.2byte	0x1c4
 2800 0737 3B070000 		.4byte	0x73b
 2801 073b 02       		.uleb128 0x2
 2802 073c 01       		.byte	0x1
 2803 073d 08       		.byte	0x8
 2804 073e CF000000 		.4byte	.LASF205
 2805 0742 02       		.uleb128 0x2
 2806 0743 04       		.byte	0x4
 2807 0744 04       		.byte	0x4
 2808 0745 0A060000 		.4byte	.LASF206
 2809 0749 02       		.uleb128 0x2
 2810 074a 08       		.byte	0x8
 2811 074b 04       		.byte	0x4
 2812 074c 35180000 		.4byte	.LASF207
 2813 0750 02       		.uleb128 0x2
 2814 0751 08       		.byte	0x8
 2815 0752 04       		.byte	0x4
 2816 0753 10100000 		.4byte	.LASF208
 2817 0757 18       		.uleb128 0x18
 2818 0758 04       		.byte	0x4
 2819 0759 85000000 		.4byte	0x85
 2820 075d 03       		.byte	0x3
 2821 075e 5901     		.2byte	0x159
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 121


 2822 0760 74070000 		.4byte	0x774
 2823 0764 07       		.uleb128 0x7
 2824 0765 30020000 		.4byte	.LASF209
 2825 0769 00       		.byte	0
 2826 076a 19       		.uleb128 0x19
 2827 076b B1140000 		.4byte	.LASF210
 2828 076f 01008A00 		.4byte	0x8a0001
 2829 0773 00       		.byte	0
 2830 0774 10       		.uleb128 0x10
 2831 0775 F8040000 		.4byte	.LASF211
 2832 0779 03       		.byte	0x3
 2833 077a 6001     		.2byte	0x160
 2834 077c 57070000 		.4byte	0x757
 2835 0780 12       		.uleb128 0x12
 2836 0781 08       		.byte	0x8
 2837 0782 0A       		.byte	0xa
 2838 0783 EB       		.byte	0xeb
 2839 0784 A1070000 		.4byte	0x7a1
 2840 0788 13       		.uleb128 0x13
 2841 0789 530C0000 		.4byte	.LASF212
 2842 078d 0A       		.byte	0xa
 2843 078e EC       		.byte	0xec
 2844 078f 6E040000 		.4byte	0x46e
 2845 0793 00       		.byte	0
 2846 0794 13       		.uleb128 0x13
 2847 0795 27140000 		.4byte	.LASF213
 2848 0799 0A       		.byte	0xa
 2849 079a F0       		.byte	0xf0
 2850 079b A2000000 		.4byte	0xa2
 2851 079f 04       		.byte	0x4
 2852 07a0 00       		.byte	0
 2853 07a1 03       		.uleb128 0x3
 2854 07a2 32000000 		.4byte	.LASF214
 2855 07a6 0A       		.byte	0xa
 2856 07a7 F1       		.byte	0xf1
 2857 07a8 80070000 		.4byte	0x780
 2858 07ac 03       		.uleb128 0x3
 2859 07ad CB190000 		.4byte	.LASF215
 2860 07b1 0B       		.byte	0xb
 2861 07b2 3E       		.byte	0x3e
 2862 07b3 B7070000 		.4byte	0x7b7
 2863 07b7 16       		.uleb128 0x16
 2864 07b8 04       		.byte	0x4
 2865 07b9 BD070000 		.4byte	0x7bd
 2866 07bd 1A       		.uleb128 0x1a
 2867 07be C8070000 		.4byte	0x7c8
 2868 07c2 1B       		.uleb128 0x1b
 2869 07c3 C8070000 		.4byte	0x7c8
 2870 07c7 00       		.byte	0
 2871 07c8 16       		.uleb128 0x16
 2872 07c9 04       		.byte	0x4
 2873 07ca A2000000 		.4byte	0xa2
 2874 07ce 03       		.uleb128 0x3
 2875 07cf 030D0000 		.4byte	.LASF216
 2876 07d3 0B       		.byte	0xb
 2877 07d4 41       		.byte	0x41
 2878 07d5 28070000 		.4byte	0x728
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 122


 2879 07d9 03       		.uleb128 0x3
 2880 07da 3B160000 		.4byte	.LASF217
 2881 07de 0B       		.byte	0xb
 2882 07df 44       		.byte	0x44
 2883 07e0 E4070000 		.4byte	0x7e4
 2884 07e4 16       		.uleb128 0x16
 2885 07e5 04       		.byte	0x4
 2886 07e6 AC070000 		.4byte	0x7ac
 2887 07ea 12       		.uleb128 0x12
 2888 07eb 2C       		.byte	0x2c
 2889 07ec 0B       		.byte	0xb
 2890 07ed 7E       		.byte	0x7e
 2891 07ee 77080000 		.4byte	0x877
 2892 07f2 13       		.uleb128 0x13
 2893 07f3 97110000 		.4byte	.LASF218
 2894 07f7 0B       		.byte	0xb
 2895 07f8 80       		.byte	0x80
 2896 07f9 A2000000 		.4byte	0xa2
 2897 07fd 00       		.byte	0
 2898 07fe 13       		.uleb128 0x13
 2899 07ff EB140000 		.4byte	.LASF219
 2900 0803 0B       		.byte	0xb
 2901 0804 81       		.byte	0x81
 2902 0805 A2000000 		.4byte	0xa2
 2903 0809 04       		.byte	0x4
 2904 080a 13       		.uleb128 0x13
 2905 080b 050E0000 		.4byte	.LASF220
 2906 080f 0B       		.byte	0xb
 2907 0810 82       		.byte	0x82
 2908 0811 A2000000 		.4byte	0xa2
 2909 0815 08       		.byte	0x8
 2910 0816 13       		.uleb128 0x13
 2911 0817 B2120000 		.4byte	.LASF221
 2912 081b 0B       		.byte	0xb
 2913 081c 83       		.byte	0x83
 2914 081d 6E040000 		.4byte	0x46e
 2915 0821 0C       		.byte	0xc
 2916 0822 13       		.uleb128 0x13
 2917 0823 700F0000 		.4byte	.LASF222
 2918 0827 0B       		.byte	0xb
 2919 0828 85       		.byte	0x85
 2920 0829 77080000 		.4byte	0x877
 2921 082d 10       		.byte	0x10
 2922 082e 13       		.uleb128 0x13
 2923 082f DA080000 		.4byte	.LASF223
 2924 0833 0B       		.byte	0xb
 2925 0834 86       		.byte	0x86
 2926 0835 7D080000 		.4byte	0x87d
 2927 0839 14       		.byte	0x14
 2928 083a 13       		.uleb128 0x13
 2929 083b 4F040000 		.4byte	.LASF224
 2930 083f 0B       		.byte	0xb
 2931 0840 87       		.byte	0x87
 2932 0841 A2000000 		.4byte	0xa2
 2933 0845 18       		.byte	0x18
 2934 0846 13       		.uleb128 0x13
 2935 0847 CB010000 		.4byte	.LASF225
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 123


 2936 084b 0B       		.byte	0xb
 2937 084c 88       		.byte	0x88
 2938 084d A2000000 		.4byte	0xa2
 2939 0851 1C       		.byte	0x1c
 2940 0852 13       		.uleb128 0x13
 2941 0853 78090000 		.4byte	.LASF226
 2942 0857 0B       		.byte	0xb
 2943 0858 8A       		.byte	0x8a
 2944 0859 D9070000 		.4byte	0x7d9
 2945 085d 20       		.byte	0x20
 2946 085e 13       		.uleb128 0x13
 2947 085f D8140000 		.4byte	.LASF227
 2948 0863 0B       		.byte	0xb
 2949 0864 8B       		.byte	0x8b
 2950 0865 CE070000 		.4byte	0x7ce
 2951 0869 24       		.byte	0x24
 2952 086a 13       		.uleb128 0x13
 2953 086b A6170000 		.4byte	.LASF228
 2954 086f 0B       		.byte	0xb
 2955 0870 8C       		.byte	0x8c
 2956 0871 CE070000 		.4byte	0x7ce
 2957 0875 28       		.byte	0x28
 2958 0876 00       		.byte	0
 2959 0877 16       		.uleb128 0x16
 2960 0878 04       		.byte	0x4
 2961 0879 41060000 		.4byte	0x641
 2962 087d 16       		.uleb128 0x16
 2963 087e 04       		.byte	0x4
 2964 087f 9B060000 		.4byte	0x69b
 2965 0883 03       		.uleb128 0x3
 2966 0884 770C0000 		.4byte	.LASF229
 2967 0888 0B       		.byte	0xb
 2968 0889 8D       		.byte	0x8d
 2969 088a EA070000 		.4byte	0x7ea
 2970 088e 12       		.uleb128 0x12
 2971 088f 14       		.byte	0x14
 2972 0890 0B       		.byte	0xb
 2973 0891 90       		.byte	0x90
 2974 0892 D3080000 		.4byte	0x8d3
 2975 0896 13       		.uleb128 0x13
 2976 0897 62080000 		.4byte	.LASF230
 2977 089b 0B       		.byte	0xb
 2978 089c 92       		.byte	0x92
 2979 089d A2000000 		.4byte	0xa2
 2980 08a1 00       		.byte	0
 2981 08a2 13       		.uleb128 0x13
 2982 08a3 C30E0000 		.4byte	.LASF231
 2983 08a7 0B       		.byte	0xb
 2984 08a8 93       		.byte	0x93
 2985 08a9 A2000000 		.4byte	0xa2
 2986 08ad 04       		.byte	0x4
 2987 08ae 13       		.uleb128 0x13
 2988 08af A7080000 		.4byte	.LASF232
 2989 08b3 0B       		.byte	0xb
 2990 08b4 94       		.byte	0x94
 2991 08b5 A2000000 		.4byte	0xa2
 2992 08b9 08       		.byte	0x8
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 124


 2993 08ba 13       		.uleb128 0x13
 2994 08bb 3A030000 		.4byte	.LASF233
 2995 08bf 0B       		.byte	0xb
 2996 08c0 96       		.byte	0x96
 2997 08c1 A2000000 		.4byte	0xa2
 2998 08c5 0C       		.byte	0xc
 2999 08c6 13       		.uleb128 0x13
 3000 08c7 C8080000 		.4byte	.LASF234
 3001 08cb 0B       		.byte	0xb
 3002 08cc 97       		.byte	0x97
 3003 08cd A2000000 		.4byte	0xa2
 3004 08d1 10       		.byte	0x10
 3005 08d2 00       		.byte	0
 3006 08d3 03       		.uleb128 0x3
 3007 08d4 A6010000 		.4byte	.LASF235
 3008 08d8 0B       		.byte	0xb
 3009 08d9 99       		.byte	0x99
 3010 08da 8E080000 		.4byte	0x88e
 3011 08de 12       		.uleb128 0x12
 3012 08df 34       		.byte	0x34
 3013 08e0 0B       		.byte	0xb
 3014 08e1 9C       		.byte	0x9c
 3015 08e2 23090000 		.4byte	0x923
 3016 08e6 13       		.uleb128 0x13
 3017 08e7 29070000 		.4byte	.LASF236
 3018 08eb 0B       		.byte	0xb
 3019 08ec 9F       		.byte	0x9f
 3020 08ed D3080000 		.4byte	0x8d3
 3021 08f1 00       		.byte	0
 3022 08f2 13       		.uleb128 0x13
 3023 08f3 56120000 		.4byte	.LASF237
 3024 08f7 0B       		.byte	0xb
 3025 08f8 A2       		.byte	0xa2
 3026 08f9 D3080000 		.4byte	0x8d3
 3027 08fd 14       		.byte	0x14
 3028 08fe 13       		.uleb128 0x13
 3029 08ff F00D0000 		.4byte	.LASF238
 3030 0903 0B       		.byte	0xb
 3031 0904 A5       		.byte	0xa5
 3032 0905 A2000000 		.4byte	0xa2
 3033 0909 28       		.byte	0x28
 3034 090a 13       		.uleb128 0x13
 3035 090b 54040000 		.4byte	.LASF239
 3036 090f 0B       		.byte	0xb
 3037 0910 A8       		.byte	0xa8
 3038 0911 D9070000 		.4byte	0x7d9
 3039 0915 2C       		.byte	0x2c
 3040 0916 13       		.uleb128 0x13
 3041 0917 A1150000 		.4byte	.LASF240
 3042 091b 0B       		.byte	0xb
 3043 091c AB       		.byte	0xab
 3044 091d 1C070000 		.4byte	0x71c
 3045 0921 30       		.byte	0x30
 3046 0922 00       		.byte	0
 3047 0923 03       		.uleb128 0x3
 3048 0924 24110000 		.4byte	.LASF241
 3049 0928 0B       		.byte	0xb
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 125


 3050 0929 AC       		.byte	0xac
 3051 092a DE080000 		.4byte	0x8de
 3052 092e 05       		.uleb128 0x5
 3053 092f 04       		.byte	0x4
 3054 0930 85000000 		.4byte	0x85
 3055 0934 0B       		.byte	0xb
 3056 0935 C3       		.byte	0xc3
 3057 0936 9B090000 		.4byte	0x99b
 3058 093a 07       		.uleb128 0x7
 3059 093b CA100000 		.4byte	.LASF242
 3060 093f 00       		.byte	0
 3061 0940 19       		.uleb128 0x19
 3062 0941 CA020000 		.4byte	.LASF243
 3063 0945 01028A00 		.4byte	0x8a0201
 3064 0949 19       		.uleb128 0x19
 3065 094a B30B0000 		.4byte	.LASF244
 3066 094e 02028A00 		.4byte	0x8a0202
 3067 0952 19       		.uleb128 0x19
 3068 0953 D9040000 		.4byte	.LASF245
 3069 0957 03028A00 		.4byte	0x8a0203
 3070 095b 19       		.uleb128 0x19
 3071 095c 0A140000 		.4byte	.LASF246
 3072 0960 04028A00 		.4byte	0x8a0204
 3073 0964 19       		.uleb128 0x19
 3074 0965 E1160000 		.4byte	.LASF247
 3075 0969 05028A00 		.4byte	0x8a0205
 3076 096d 19       		.uleb128 0x19
 3077 096e 5F170000 		.4byte	.LASF248
 3078 0972 06028A00 		.4byte	0x8a0206
 3079 0976 19       		.uleb128 0x19
 3080 0977 CD0B0000 		.4byte	.LASF249
 3081 097b 07028A00 		.4byte	0x8a0207
 3082 097f 19       		.uleb128 0x19
 3083 0980 FD100000 		.4byte	.LASF250
 3084 0984 08028A00 		.4byte	0x8a0208
 3085 0988 19       		.uleb128 0x19
 3086 0989 F5180000 		.4byte	.LASF251
 3087 098d 09028A00 		.4byte	0x8a0209
 3088 0991 19       		.uleb128 0x19
 3089 0992 2F0D0000 		.4byte	.LASF252
 3090 0996 0A028A00 		.4byte	0x8a020a
 3091 099a 00       		.byte	0
 3092 099b 03       		.uleb128 0x3
 3093 099c 8E170000 		.4byte	.LASF253
 3094 09a0 0B       		.byte	0xb
 3095 09a1 CF       		.byte	0xcf
 3096 09a2 2E090000 		.4byte	0x92e
 3097 09a6 1C       		.uleb128 0x1c
 3098 09a7 A8020000 		.4byte	.LASF254
 3099 09ab 02       		.byte	0x2
 3100 09ac E402     		.2byte	0x2e4
 3101 09ae 03       		.byte	0x3
 3102 09af 1C       		.uleb128 0x1c
 3103 09b0 75030000 		.4byte	.LASF255
 3104 09b4 02       		.byte	0x2
 3105 09b5 EF02     		.2byte	0x2ef
 3106 09b7 03       		.byte	0x3
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 126


 3107 09b8 1D       		.uleb128 0x1d
 3108 09b9 F4140000 		.4byte	.LASF256
 3109 09bd 01       		.byte	0x1
 3110 09be 8606     		.2byte	0x686
 3111 09c0 00000000 		.4byte	.LFB104
 3112 09c4 3C000000 		.4byte	.LFE104-.LFB104
 3113 09c8 01       		.uleb128 0x1
 3114 09c9 9C       		.byte	0x9c
 3115 09ca DE090000 		.4byte	0x9de
 3116 09ce 1E       		.uleb128 0x1e
 3117 09cf 2B100000 		.4byte	.LASF258
 3118 09d3 01       		.byte	0x1
 3119 09d4 8606     		.2byte	0x686
 3120 09d6 6E040000 		.4byte	0x46e
 3121 09da 02       		.uleb128 0x2
 3122 09db 91       		.byte	0x91
 3123 09dc 76       		.sleb128 -10
 3124 09dd 00       		.byte	0
 3125 09de 1D       		.uleb128 0x1d
 3126 09df D70E0000 		.4byte	.LASF257
 3127 09e3 01       		.byte	0x1
 3128 09e4 AA06     		.2byte	0x6aa
 3129 09e6 00000000 		.4byte	.LFB106
 3130 09ea 44000000 		.4byte	.LFE106-.LFB106
 3131 09ee 01       		.uleb128 0x1
 3132 09ef 9C       		.byte	0x9c
 3133 09f0 240A0000 		.4byte	0xa24
 3134 09f4 1E       		.uleb128 0x1e
 3135 09f5 2B100000 		.4byte	.LASF258
 3136 09f9 01       		.byte	0x1
 3137 09fa AA06     		.2byte	0x6aa
 3138 09fc 6E040000 		.4byte	0x46e
 3139 0a00 02       		.uleb128 0x2
 3140 0a01 91       		.byte	0x91
 3141 0a02 76       		.sleb128 -10
 3142 0a03 1F       		.uleb128 0x1f
 3143 0a04 AF090000 		.4byte	0x9af
 3144 0a08 2C000000 		.4byte	.LBB6
 3145 0a0c 04000000 		.4byte	.LBE6-.LBB6
 3146 0a10 01       		.byte	0x1
 3147 0a11 AF06     		.2byte	0x6af
 3148 0a13 1F       		.uleb128 0x1f
 3149 0a14 A6090000 		.4byte	0x9a6
 3150 0a18 30000000 		.4byte	.LBB8
 3151 0a1c 04000000 		.4byte	.LBE8-.LBB8
 3152 0a20 01       		.byte	0x1
 3153 0a21 B006     		.2byte	0x6b0
 3154 0a23 00       		.byte	0
 3155 0a24 20       		.uleb128 0x20
 3156 0a25 C8050000 		.4byte	.LASF260
 3157 0a29 03       		.byte	0x3
 3158 0a2a A701     		.2byte	0x1a7
 3159 0a2c 77080000 		.4byte	0x877
 3160 0a30 00000000 		.4byte	.LFB125
 3161 0a34 30000000 		.4byte	.LFE125-.LFB125
 3162 0a38 01       		.uleb128 0x1
 3163 0a39 9C       		.byte	0x9c
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 127


 3164 0a3a 4E0A0000 		.4byte	0xa4e
 3165 0a3e 1E       		.uleb128 0x1e
 3166 0a3f 15030000 		.4byte	.LASF259
 3167 0a43 03       		.byte	0x3
 3168 0a44 A701     		.2byte	0x1a7
 3169 0a46 A2000000 		.4byte	0xa2
 3170 0a4a 02       		.uleb128 0x2
 3171 0a4b 91       		.byte	0x91
 3172 0a4c 74       		.sleb128 -12
 3173 0a4d 00       		.byte	0
 3174 0a4e 20       		.uleb128 0x20
 3175 0a4f 8B010000 		.4byte	.LASF261
 3176 0a53 03       		.byte	0x3
 3177 0a54 C201     		.2byte	0x1c2
 3178 0a56 7D080000 		.4byte	0x87d
 3179 0a5a 00000000 		.4byte	.LFB126
 3180 0a5e 30000000 		.4byte	.LFE126-.LFB126
 3181 0a62 01       		.uleb128 0x1
 3182 0a63 9C       		.byte	0x9c
 3183 0a64 780A0000 		.4byte	0xa78
 3184 0a68 1E       		.uleb128 0x1e
 3185 0a69 E3020000 		.4byte	.LASF262
 3186 0a6d 03       		.byte	0x3
 3187 0a6e C201     		.2byte	0x1c2
 3188 0a70 A2000000 		.4byte	0xa2
 3189 0a74 02       		.uleb128 0x2
 3190 0a75 91       		.byte	0x91
 3191 0a76 74       		.sleb128 -12
 3192 0a77 00       		.byte	0
 3193 0a78 21       		.uleb128 0x21
 3194 0a79 1E030000 		.4byte	.LASF263
 3195 0a7d 03       		.byte	0x3
 3196 0a7e DF01     		.2byte	0x1df
 3197 0a80 00000000 		.4byte	.LFB127
 3198 0a84 50000000 		.4byte	.LFE127-.LFB127
 3199 0a88 01       		.uleb128 0x1
 3200 0a89 9C       		.byte	0x9c
 3201 0a8a BC0A0000 		.4byte	0xabc
 3202 0a8e 1E       		.uleb128 0x1e
 3203 0a8f AE000000 		.4byte	.LASF264
 3204 0a93 03       		.byte	0x3
 3205 0a94 DF01     		.2byte	0x1df
 3206 0a96 7D080000 		.4byte	0x87d
 3207 0a9a 02       		.uleb128 0x2
 3208 0a9b 91       		.byte	0x91
 3209 0a9c 74       		.sleb128 -12
 3210 0a9d 1E       		.uleb128 0x1e
 3211 0a9e 17090000 		.4byte	.LASF265
 3212 0aa2 03       		.byte	0x3
 3213 0aa3 E001     		.2byte	0x1e0
 3214 0aa5 A2000000 		.4byte	0xa2
 3215 0aa9 02       		.uleb128 0x2
 3216 0aaa 91       		.byte	0x91
 3217 0aab 70       		.sleb128 -16
 3218 0aac 1E       		.uleb128 0x1e
 3219 0aad 1C100000 		.4byte	.LASF266
 3220 0ab1 03       		.byte	0x3
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 128


 3221 0ab2 E001     		.2byte	0x1e0
 3222 0ab4 A2000000 		.4byte	0xa2
 3223 0ab8 02       		.uleb128 0x2
 3224 0ab9 91       		.byte	0x91
 3225 0aba 6C       		.sleb128 -20
 3226 0abb 00       		.byte	0
 3227 0abc 22       		.uleb128 0x22
 3228 0abd B70D0000 		.4byte	.LASF267
 3229 0ac1 03       		.byte	0x3
 3230 0ac2 1C02     		.2byte	0x21c
 3231 0ac4 A2000000 		.4byte	0xa2
 3232 0ac8 00000000 		.4byte	.LFB129
 3233 0acc 18000000 		.4byte	.LFE129-.LFB129
 3234 0ad0 01       		.uleb128 0x1
 3235 0ad1 9C       		.byte	0x9c
 3236 0ad2 E60A0000 		.4byte	0xae6
 3237 0ad6 1E       		.uleb128 0x1e
 3238 0ad7 AE000000 		.4byte	.LASF264
 3239 0adb 03       		.byte	0x3
 3240 0adc 1C02     		.2byte	0x21c
 3241 0ade E60A0000 		.4byte	0xae6
 3242 0ae2 02       		.uleb128 0x2
 3243 0ae3 91       		.byte	0x91
 3244 0ae4 74       		.sleb128 -12
 3245 0ae5 00       		.byte	0
 3246 0ae6 16       		.uleb128 0x16
 3247 0ae7 04       		.byte	0x4
 3248 0ae8 EC0A0000 		.4byte	0xaec
 3249 0aec 11       		.uleb128 0x11
 3250 0aed 9B060000 		.4byte	0x69b
 3251 0af1 22       		.uleb128 0x22
 3252 0af2 BE0C0000 		.4byte	.LASF268
 3253 0af6 03       		.byte	0x3
 3254 0af7 3902     		.2byte	0x239
 3255 0af9 A2000000 		.4byte	0xa2
 3256 0afd 00000000 		.4byte	.LFB130
 3257 0b01 18000000 		.4byte	.LFE130-.LFB130
 3258 0b05 01       		.uleb128 0x1
 3259 0b06 9C       		.byte	0x9c
 3260 0b07 1B0B0000 		.4byte	0xb1b
 3261 0b0b 1E       		.uleb128 0x1e
 3262 0b0c AE000000 		.4byte	.LASF264
 3263 0b10 03       		.byte	0x3
 3264 0b11 3902     		.2byte	0x239
 3265 0b13 E60A0000 		.4byte	0xae6
 3266 0b17 02       		.uleb128 0x2
 3267 0b18 91       		.byte	0x91
 3268 0b19 74       		.sleb128 -12
 3269 0b1a 00       		.byte	0
 3270 0b1b 21       		.uleb128 0x21
 3271 0b1c 03070000 		.4byte	.LASF269
 3272 0b20 03       		.byte	0x3
 3273 0b21 7602     		.2byte	0x276
 3274 0b23 00000000 		.4byte	.LFB132
 3275 0b27 54000000 		.4byte	.LFE132-.LFB132
 3276 0b2b 01       		.uleb128 0x1
 3277 0b2c 9C       		.byte	0x9c
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 129


 3278 0b2d 5F0B0000 		.4byte	0xb5f
 3279 0b31 1E       		.uleb128 0x1e
 3280 0b32 AE000000 		.4byte	.LASF264
 3281 0b36 03       		.byte	0x3
 3282 0b37 7602     		.2byte	0x276
 3283 0b39 7D080000 		.4byte	0x87d
 3284 0b3d 02       		.uleb128 0x2
 3285 0b3e 91       		.byte	0x91
 3286 0b3f 74       		.sleb128 -12
 3287 0b40 1E       		.uleb128 0x1e
 3288 0b41 17090000 		.4byte	.LASF265
 3289 0b45 03       		.byte	0x3
 3290 0b46 7602     		.2byte	0x276
 3291 0b48 A2000000 		.4byte	0xa2
 3292 0b4c 02       		.uleb128 0x2
 3293 0b4d 91       		.byte	0x91
 3294 0b4e 70       		.sleb128 -16
 3295 0b4f 1E       		.uleb128 0x1e
 3296 0b50 1C100000 		.4byte	.LASF266
 3297 0b54 03       		.byte	0x3
 3298 0b55 7602     		.2byte	0x276
 3299 0b57 A2000000 		.4byte	0xa2
 3300 0b5b 02       		.uleb128 0x2
 3301 0b5c 91       		.byte	0x91
 3302 0b5d 6C       		.sleb128 -20
 3303 0b5e 00       		.byte	0
 3304 0b5f 21       		.uleb128 0x21
 3305 0b60 02010000 		.4byte	.LASF270
 3306 0b64 03       		.byte	0x3
 3307 0b65 9802     		.2byte	0x298
 3308 0b67 00000000 		.4byte	.LFB133
 3309 0b6b 34000000 		.4byte	.LFE133-.LFB133
 3310 0b6f 01       		.uleb128 0x1
 3311 0b70 9C       		.byte	0x9c
 3312 0b71 940B0000 		.4byte	0xb94
 3313 0b75 1E       		.uleb128 0x1e
 3314 0b76 AE000000 		.4byte	.LASF264
 3315 0b7a 03       		.byte	0x3
 3316 0b7b 9802     		.2byte	0x298
 3317 0b7d 77080000 		.4byte	0x877
 3318 0b81 02       		.uleb128 0x2
 3319 0b82 91       		.byte	0x91
 3320 0b83 74       		.sleb128 -12
 3321 0b84 1E       		.uleb128 0x1e
 3322 0b85 AA070000 		.4byte	.LASF271
 3323 0b89 03       		.byte	0x3
 3324 0b8a 9802     		.2byte	0x298
 3325 0b8c A2000000 		.4byte	0xa2
 3326 0b90 02       		.uleb128 0x2
 3327 0b91 91       		.byte	0x91
 3328 0b92 70       		.sleb128 -16
 3329 0b93 00       		.byte	0
 3330 0b94 1D       		.uleb128 0x1d
 3331 0b95 72020000 		.4byte	.LASF272
 3332 0b99 03       		.byte	0x3
 3333 0b9a CA02     		.2byte	0x2ca
 3334 0b9c 00000000 		.4byte	.LFB135
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 130


 3335 0ba0 1C000000 		.4byte	.LFE135-.LFB135
 3336 0ba4 01       		.uleb128 0x1
 3337 0ba5 9C       		.byte	0x9c
 3338 0ba6 C90B0000 		.4byte	0xbc9
 3339 0baa 1E       		.uleb128 0x1e
 3340 0bab AE000000 		.4byte	.LASF264
 3341 0baf 03       		.byte	0x3
 3342 0bb0 CA02     		.2byte	0x2ca
 3343 0bb2 77080000 		.4byte	0x877
 3344 0bb6 02       		.uleb128 0x2
 3345 0bb7 91       		.byte	0x91
 3346 0bb8 74       		.sleb128 -12
 3347 0bb9 1E       		.uleb128 0x1e
 3348 0bba 8D000000 		.4byte	.LASF273
 3349 0bbe 03       		.byte	0x3
 3350 0bbf CA02     		.2byte	0x2ca
 3351 0bc1 A2000000 		.4byte	0xa2
 3352 0bc5 02       		.uleb128 0x2
 3353 0bc6 91       		.byte	0x91
 3354 0bc7 70       		.sleb128 -16
 3355 0bc8 00       		.byte	0
 3356 0bc9 22       		.uleb128 0x22
 3357 0bca E6190000 		.4byte	.LASF274
 3358 0bce 03       		.byte	0x3
 3359 0bcf FD02     		.2byte	0x2fd
 3360 0bd1 F30B0000 		.4byte	0xbf3
 3361 0bd5 00000000 		.4byte	.LFB137
 3362 0bd9 20000000 		.4byte	.LFE137-.LFB137
 3363 0bdd 01       		.uleb128 0x1
 3364 0bde 9C       		.byte	0x9c
 3365 0bdf F30B0000 		.4byte	0xbf3
 3366 0be3 1E       		.uleb128 0x1e
 3367 0be4 AE000000 		.4byte	.LASF264
 3368 0be8 03       		.byte	0x3
 3369 0be9 FD02     		.2byte	0x2fd
 3370 0beb FA0B0000 		.4byte	0xbfa
 3371 0bef 02       		.uleb128 0x2
 3372 0bf0 91       		.byte	0x91
 3373 0bf1 74       		.sleb128 -12
 3374 0bf2 00       		.byte	0
 3375 0bf3 02       		.uleb128 0x2
 3376 0bf4 01       		.byte	0x1
 3377 0bf5 02       		.byte	0x2
 3378 0bf6 F7080000 		.4byte	.LASF275
 3379 0bfa 16       		.uleb128 0x16
 3380 0bfb 04       		.byte	0x4
 3381 0bfc 000C0000 		.4byte	0xc00
 3382 0c00 11       		.uleb128 0x11
 3383 0c01 41060000 		.4byte	0x641
 3384 0c05 22       		.uleb128 0x22
 3385 0c06 31120000 		.4byte	.LASF276
 3386 0c0a 03       		.byte	0x3
 3387 0c0b 2A03     		.2byte	0x32a
 3388 0c0d A2000000 		.4byte	0xa2
 3389 0c11 00000000 		.4byte	.LFB139
 3390 0c15 18000000 		.4byte	.LFE139-.LFB139
 3391 0c19 01       		.uleb128 0x1
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 131


 3392 0c1a 9C       		.byte	0x9c
 3393 0c1b 2F0C0000 		.4byte	0xc2f
 3394 0c1f 1E       		.uleb128 0x1e
 3395 0c20 85070000 		.4byte	.LASF277
 3396 0c24 03       		.byte	0x3
 3397 0c25 2A03     		.2byte	0x32a
 3398 0c27 A2000000 		.4byte	0xa2
 3399 0c2b 02       		.uleb128 0x2
 3400 0c2c 91       		.byte	0x91
 3401 0c2d 74       		.sleb128 -12
 3402 0c2e 00       		.byte	0
 3403 0c2f 22       		.uleb128 0x22
 3404 0c30 7B030000 		.4byte	.LASF278
 3405 0c34 03       		.byte	0x3
 3406 0c35 3F03     		.2byte	0x33f
 3407 0c37 A2000000 		.4byte	0xa2
 3408 0c3b 00000000 		.4byte	.LFB140
 3409 0c3f 18000000 		.4byte	.LFE140-.LFB140
 3410 0c43 01       		.uleb128 0x1
 3411 0c44 9C       		.byte	0x9c
 3412 0c45 590C0000 		.4byte	0xc59
 3413 0c49 1E       		.uleb128 0x1e
 3414 0c4a 85070000 		.4byte	.LASF277
 3415 0c4e 03       		.byte	0x3
 3416 0c4f 3F03     		.2byte	0x33f
 3417 0c51 A2000000 		.4byte	0xa2
 3418 0c55 02       		.uleb128 0x2
 3419 0c56 91       		.byte	0x91
 3420 0c57 74       		.sleb128 -12
 3421 0c58 00       		.byte	0
 3422 0c59 20       		.uleb128 0x20
 3423 0c5a 24040000 		.4byte	.LASF279
 3424 0c5e 03       		.byte	0x3
 3425 0c5f 8A03     		.2byte	0x38a
 3426 0c61 74070000 		.4byte	0x774
 3427 0c65 00000000 		.4byte	.LFB142
 3428 0c69 30000000 		.4byte	.LFE142-.LFB142
 3429 0c6d 01       		.uleb128 0x1
 3430 0c6e 9C       		.byte	0x9c
 3431 0c6f 920C0000 		.4byte	0xc92
 3432 0c73 1E       		.uleb128 0x1e
 3433 0c74 AE000000 		.4byte	.LASF264
 3434 0c78 03       		.byte	0x3
 3435 0c79 8A03     		.2byte	0x38a
 3436 0c7b FA0B0000 		.4byte	0xbfa
 3437 0c7f 02       		.uleb128 0x2
 3438 0c80 91       		.byte	0x91
 3439 0c81 74       		.sleb128 -12
 3440 0c82 1E       		.uleb128 0x1e
 3441 0c83 DA070000 		.4byte	.LASF280
 3442 0c87 03       		.byte	0x3
 3443 0c88 8A03     		.2byte	0x38a
 3444 0c8a 920C0000 		.4byte	0xc92
 3445 0c8e 02       		.uleb128 0x2
 3446 0c8f 91       		.byte	0x91
 3447 0c90 70       		.sleb128 -16
 3448 0c91 00       		.byte	0
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 132


 3449 0c92 16       		.uleb128 0x16
 3450 0c93 04       		.byte	0x4
 3451 0c94 980C0000 		.4byte	0xc98
 3452 0c98 23       		.uleb128 0x23
 3453 0c99 04       		.byte	0x4
 3454 0c9a 22       		.uleb128 0x22
 3455 0c9b 5B000000 		.4byte	.LASF281
 3456 0c9f 03       		.byte	0x3
 3457 0ca0 A503     		.2byte	0x3a5
 3458 0ca2 74070000 		.4byte	0x774
 3459 0ca6 00000000 		.4byte	.LFB143
 3460 0caa 2C000000 		.4byte	.LFE143-.LFB143
 3461 0cae 01       		.uleb128 0x1
 3462 0caf 9C       		.byte	0x9c
 3463 0cb0 C40C0000 		.4byte	0xcc4
 3464 0cb4 1E       		.uleb128 0x1e
 3465 0cb5 AE000000 		.4byte	.LASF264
 3466 0cb9 03       		.byte	0x3
 3467 0cba A503     		.2byte	0x3a5
 3468 0cbc FA0B0000 		.4byte	0xbfa
 3469 0cc0 02       		.uleb128 0x2
 3470 0cc1 91       		.byte	0x91
 3471 0cc2 74       		.sleb128 -12
 3472 0cc3 00       		.byte	0
 3473 0cc4 24       		.uleb128 0x24
 3474 0cc5 AC180000 		.4byte	.LASF283
 3475 0cc9 04       		.byte	0x4
 3476 0cca 29       		.byte	0x29
 3477 0ccb 00000000 		.4byte	.LFB147
 3478 0ccf 28000000 		.4byte	.LFE147-.LFB147
 3479 0cd3 01       		.uleb128 0x1
 3480 0cd4 9C       		.byte	0x9c
 3481 0cd5 E80C0000 		.4byte	0xce8
 3482 0cd9 25       		.uleb128 0x25
 3483 0cda EC080000 		.4byte	.LASF282
 3484 0cde 04       		.byte	0x4
 3485 0cdf 29       		.byte	0x29
 3486 0ce0 E80C0000 		.4byte	0xce8
 3487 0ce4 02       		.uleb128 0x2
 3488 0ce5 91       		.byte	0x91
 3489 0ce6 74       		.sleb128 -12
 3490 0ce7 00       		.byte	0
 3491 0ce8 16       		.uleb128 0x16
 3492 0ce9 04       		.byte	0x4
 3493 0cea 83080000 		.4byte	0x883
 3494 0cee 26       		.uleb128 0x26
 3495 0cef 61130000 		.4byte	.LASF284
 3496 0cf3 04       		.byte	0x4
 3497 0cf4 46       		.byte	0x46
 3498 0cf5 00000000 		.4byte	.LFB148
 3499 0cf9 E8000000 		.4byte	.LFE148-.LFB148
 3500 0cfd 01       		.uleb128 0x1
 3501 0cfe 9C       		.byte	0x9c
 3502 0cff 3D0D0000 		.4byte	0xd3d
 3503 0d03 25       		.uleb128 0x25
 3504 0d04 C3100000 		.4byte	.LASF285
 3505 0d08 04       		.byte	0x4
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 133


 3506 0d09 46       		.byte	0x46
 3507 0d0a 3D0D0000 		.4byte	0xd3d
 3508 0d0e 03       		.uleb128 0x3
 3509 0d0f 91       		.byte	0x91
 3510 0d10 BC7F     		.sleb128 -68
 3511 0d12 27       		.uleb128 0x27
 3512 0d13 A50E0000 		.4byte	.LASF286
 3513 0d17 04       		.byte	0x4
 3514 0d18 4A       		.byte	0x4a
 3515 0d19 A1070000 		.4byte	0x7a1
 3516 0d1d 02       		.uleb128 0x2
 3517 0d1e 91       		.byte	0x91
 3518 0d1f 68       		.sleb128 -24
 3519 0d20 27       		.uleb128 0x27
 3520 0d21 270E0000 		.4byte	.LASF287
 3521 0d25 04       		.byte	0x4
 3522 0d26 4C       		.byte	0x4c
 3523 0d27 D3080000 		.4byte	0x8d3
 3524 0d2b 02       		.uleb128 0x2
 3525 0d2c 91       		.byte	0x91
 3526 0d2d 54       		.sleb128 -44
 3527 0d2e 27       		.uleb128 0x27
 3528 0d2f 350E0000 		.4byte	.LASF288
 3529 0d33 04       		.byte	0x4
 3530 0d34 4D       		.byte	0x4d
 3531 0d35 D3080000 		.4byte	0x8d3
 3532 0d39 02       		.uleb128 0x2
 3533 0d3a 91       		.byte	0x91
 3534 0d3b 40       		.sleb128 -64
 3535 0d3c 00       		.byte	0
 3536 0d3d 16       		.uleb128 0x16
 3537 0d3e 04       		.byte	0x4
 3538 0d3f 430D0000 		.4byte	0xd43
 3539 0d43 11       		.uleb128 0x11
 3540 0d44 23090000 		.4byte	0x923
 3541 0d48 26       		.uleb128 0x26
 3542 0d49 DE100000 		.4byte	.LASF289
 3543 0d4d 04       		.byte	0x4
 3544 0d4e AF       		.byte	0xaf
 3545 0d4f 00000000 		.4byte	.LFB149
 3546 0d53 BC000000 		.4byte	.LFE149-.LFB149
 3547 0d57 01       		.uleb128 0x1
 3548 0d58 9C       		.byte	0x9c
 3549 0d59 B20D0000 		.4byte	0xdb2
 3550 0d5d 25       		.uleb128 0x25
 3551 0d5e DE0A0000 		.4byte	.LASF290
 3552 0d62 04       		.byte	0x4
 3553 0d63 AF       		.byte	0xaf
 3554 0d64 A2000000 		.4byte	0xa2
 3555 0d68 02       		.uleb128 0x2
 3556 0d69 91       		.byte	0x91
 3557 0d6a 6C       		.sleb128 -20
 3558 0d6b 25       		.uleb128 0x25
 3559 0d6c 32150000 		.4byte	.LASF291
 3560 0d70 04       		.byte	0x4
 3561 0d71 AF       		.byte	0xaf
 3562 0d72 D9070000 		.4byte	0x7d9
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 134


 3563 0d76 02       		.uleb128 0x2
 3564 0d77 91       		.byte	0x91
 3565 0d78 68       		.sleb128 -24
 3566 0d79 25       		.uleb128 0x25
 3567 0d7a F7100000 		.4byte	.LASF292
 3568 0d7e 04       		.byte	0x4
 3569 0d7f B0       		.byte	0xb0
 3570 0d80 A2000000 		.4byte	0xa2
 3571 0d84 02       		.uleb128 0x2
 3572 0d85 91       		.byte	0x91
 3573 0d86 64       		.sleb128 -28
 3574 0d87 25       		.uleb128 0x25
 3575 0d88 C8080000 		.4byte	.LASF234
 3576 0d8c 04       		.byte	0x4
 3577 0d8d B0       		.byte	0xb0
 3578 0d8e A2000000 		.4byte	0xa2
 3579 0d92 02       		.uleb128 0x2
 3580 0d93 91       		.byte	0x91
 3581 0d94 60       		.sleb128 -32
 3582 0d95 25       		.uleb128 0x25
 3583 0d96 F70C0000 		.4byte	.LASF293
 3584 0d9a 04       		.byte	0x4
 3585 0d9b B0       		.byte	0xb0
 3586 0d9c B20D0000 		.4byte	0xdb2
 3587 0da0 02       		.uleb128 0x2
 3588 0da1 91       		.byte	0x91
 3589 0da2 00       		.sleb128 0
 3590 0da3 27       		.uleb128 0x27
 3591 0da4 C2190000 		.4byte	.LASF294
 3592 0da8 04       		.byte	0x4
 3593 0da9 B2       		.byte	0xb2
 3594 0daa E80C0000 		.4byte	0xce8
 3595 0dae 02       		.uleb128 0x2
 3596 0daf 91       		.byte	0x91
 3597 0db0 74       		.sleb128 -12
 3598 0db1 00       		.byte	0
 3599 0db2 16       		.uleb128 0x16
 3600 0db3 04       		.byte	0x4
 3601 0db4 B80D0000 		.4byte	0xdb8
 3602 0db8 11       		.uleb128 0x11
 3603 0db9 A1070000 		.4byte	0x7a1
 3604 0dbd 28       		.uleb128 0x28
 3605 0dbe 580F0000 		.4byte	.LASF303
 3606 0dc2 04       		.byte	0x4
 3607 0dc3 F3       		.byte	0xf3
 3608 0dc4 9B090000 		.4byte	0x99b
 3609 0dc8 00000000 		.4byte	.LFB150
 3610 0dcc 14010000 		.4byte	.LFE150-.LFB150
 3611 0dd0 01       		.uleb128 0x1
 3612 0dd1 9C       		.byte	0x9c
 3613 0dd2 550E0000 		.4byte	0xe55
 3614 0dd6 25       		.uleb128 0x25
 3615 0dd7 9F110000 		.4byte	.LASF295
 3616 0ddb 04       		.byte	0x4
 3617 0ddc F3       		.byte	0xf3
 3618 0ddd A2000000 		.4byte	0xa2
 3619 0de1 02       		.uleb128 0x2
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 135


 3620 0de2 91       		.byte	0x91
 3621 0de3 5C       		.sleb128 -36
 3622 0de4 25       		.uleb128 0x25
 3623 0de5 C2010000 		.4byte	.LASF296
 3624 0de9 04       		.byte	0x4
 3625 0dea F3       		.byte	0xf3
 3626 0deb A2000000 		.4byte	0xa2
 3627 0def 02       		.uleb128 0x2
 3628 0df0 91       		.byte	0x91
 3629 0df1 58       		.sleb128 -40
 3630 0df2 25       		.uleb128 0x25
 3631 0df3 DA070000 		.4byte	.LASF280
 3632 0df7 04       		.byte	0x4
 3633 0df8 F4       		.byte	0xf4
 3634 0df9 980C0000 		.4byte	0xc98
 3635 0dfd 02       		.uleb128 0x2
 3636 0dfe 91       		.byte	0x91
 3637 0dff 54       		.sleb128 -44
 3638 0e00 25       		.uleb128 0x25
 3639 0e01 43020000 		.4byte	.LASF297
 3640 0e05 04       		.byte	0x4
 3641 0e06 F4       		.byte	0xf4
 3642 0e07 CE070000 		.4byte	0x7ce
 3643 0e0b 02       		.uleb128 0x2
 3644 0e0c 91       		.byte	0x91
 3645 0e0d 50       		.sleb128 -48
 3646 0e0e 27       		.uleb128 0x27
 3647 0e0f F5000000 		.4byte	.LASF298
 3648 0e13 04       		.byte	0x4
 3649 0e14 F6       		.byte	0xf6
 3650 0e15 9B090000 		.4byte	0x99b
 3651 0e19 02       		.uleb128 0x2
 3652 0e1a 91       		.byte	0x91
 3653 0e1b 74       		.sleb128 -12
 3654 0e1c 27       		.uleb128 0x27
 3655 0e1d 36130000 		.4byte	.LASF299
 3656 0e21 04       		.byte	0x4
 3657 0e22 F7       		.byte	0xf7
 3658 0e23 A2000000 		.4byte	0xa2
 3659 0e27 02       		.uleb128 0x2
 3660 0e28 91       		.byte	0x91
 3661 0e29 68       		.sleb128 -24
 3662 0e2a 27       		.uleb128 0x27
 3663 0e2b 101A0000 		.4byte	.LASF300
 3664 0e2f 04       		.byte	0x4
 3665 0e30 F8       		.byte	0xf8
 3666 0e31 A2000000 		.4byte	0xa2
 3667 0e35 02       		.uleb128 0x2
 3668 0e36 91       		.byte	0x91
 3669 0e37 64       		.sleb128 -28
 3670 0e38 27       		.uleb128 0x27
 3671 0e39 DB0D0000 		.4byte	.LASF301
 3672 0e3d 04       		.byte	0x4
 3673 0e3e FA       		.byte	0xfa
 3674 0e3f E80C0000 		.4byte	0xce8
 3675 0e43 02       		.uleb128 0x2
 3676 0e44 91       		.byte	0x91
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 136


 3677 0e45 6C       		.sleb128 -20
 3678 0e46 27       		.uleb128 0x27
 3679 0e47 86010000 		.4byte	.LASF302
 3680 0e4b 04       		.byte	0x4
 3681 0e4c FB       		.byte	0xfb
 3682 0e4d E80C0000 		.4byte	0xce8
 3683 0e51 02       		.uleb128 0x2
 3684 0e52 91       		.byte	0x91
 3685 0e53 70       		.sleb128 -16
 3686 0e54 00       		.byte	0
 3687 0e55 29       		.uleb128 0x29
 3688 0e56 69010000 		.4byte	.LASF304
 3689 0e5a 04       		.byte	0x4
 3690 0e5b 5C01     		.2byte	0x15c
 3691 0e5d 9B090000 		.4byte	0x99b
 3692 0e61 00000000 		.4byte	.LFB151
 3693 0e65 88000000 		.4byte	.LFE151-.LFB151
 3694 0e69 01       		.uleb128 0x1
 3695 0e6a 9C       		.byte	0x9c
 3696 0e6b BB0E0000 		.4byte	0xebb
 3697 0e6f 1E       		.uleb128 0x1e
 3698 0e70 DE0A0000 		.4byte	.LASF290
 3699 0e74 04       		.byte	0x4
 3700 0e75 5C01     		.2byte	0x15c
 3701 0e77 A2000000 		.4byte	0xa2
 3702 0e7b 02       		.uleb128 0x2
 3703 0e7c 91       		.byte	0x91
 3704 0e7d 6C       		.sleb128 -20
 3705 0e7e 1E       		.uleb128 0x1e
 3706 0e7f 43020000 		.4byte	.LASF297
 3707 0e83 04       		.byte	0x4
 3708 0e84 5C01     		.2byte	0x15c
 3709 0e86 AC070000 		.4byte	0x7ac
 3710 0e8a 02       		.uleb128 0x2
 3711 0e8b 91       		.byte	0x91
 3712 0e8c 68       		.sleb128 -24
 3713 0e8d 1E       		.uleb128 0x1e
 3714 0e8e 26090000 		.4byte	.LASF305
 3715 0e92 04       		.byte	0x4
 3716 0e93 5C01     		.2byte	0x15c
 3717 0e95 A2000000 		.4byte	0xa2
 3718 0e99 02       		.uleb128 0x2
 3719 0e9a 91       		.byte	0x91
 3720 0e9b 64       		.sleb128 -28
 3721 0e9c 2A       		.uleb128 0x2a
 3722 0e9d F5000000 		.4byte	.LASF298
 3723 0ea1 04       		.byte	0x4
 3724 0ea2 5E01     		.2byte	0x15e
 3725 0ea4 9B090000 		.4byte	0x99b
 3726 0ea8 02       		.uleb128 0x2
 3727 0ea9 91       		.byte	0x91
 3728 0eaa 74       		.sleb128 -12
 3729 0eab 2A       		.uleb128 0x2a
 3730 0eac 30100000 		.4byte	.LASF306
 3731 0eb0 04       		.byte	0x4
 3732 0eb1 5F01     		.2byte	0x15f
 3733 0eb3 E80C0000 		.4byte	0xce8
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 137


 3734 0eb7 02       		.uleb128 0x2
 3735 0eb8 91       		.byte	0x91
 3736 0eb9 70       		.sleb128 -16
 3737 0eba 00       		.byte	0
 3738 0ebb 2B       		.uleb128 0x2b
 3739 0ebc BA070000 		.4byte	.LASF307
 3740 0ec0 04       		.byte	0x4
 3741 0ec1 8F01     		.2byte	0x18f
 3742 0ec3 00000000 		.4byte	.LFB152
 3743 0ec7 54000000 		.4byte	.LFE152-.LFB152
 3744 0ecb 01       		.uleb128 0x1
 3745 0ecc 9C       		.byte	0x9c
 3746 0ecd FF0E0000 		.4byte	0xeff
 3747 0ed1 1E       		.uleb128 0x1e
 3748 0ed2 DE0A0000 		.4byte	.LASF290
 3749 0ed6 04       		.byte	0x4
 3750 0ed7 8F01     		.2byte	0x18f
 3751 0ed9 A2000000 		.4byte	0xa2
 3752 0edd 02       		.uleb128 0x2
 3753 0ede 91       		.byte	0x91
 3754 0edf 6C       		.sleb128 -20
 3755 0ee0 1E       		.uleb128 0x1e
 3756 0ee1 43020000 		.4byte	.LASF297
 3757 0ee5 04       		.byte	0x4
 3758 0ee6 8F01     		.2byte	0x18f
 3759 0ee8 CE070000 		.4byte	0x7ce
 3760 0eec 02       		.uleb128 0x2
 3761 0eed 91       		.byte	0x91
 3762 0eee 68       		.sleb128 -24
 3763 0eef 2A       		.uleb128 0x2a
 3764 0ef0 C2190000 		.4byte	.LASF294
 3765 0ef4 04       		.byte	0x4
 3766 0ef5 9101     		.2byte	0x191
 3767 0ef7 E80C0000 		.4byte	0xce8
 3768 0efb 02       		.uleb128 0x2
 3769 0efc 91       		.byte	0x91
 3770 0efd 74       		.sleb128 -12
 3771 0efe 00       		.byte	0
 3772 0eff 2B       		.uleb128 0x2b
 3773 0f00 BE120000 		.4byte	.LASF308
 3774 0f04 04       		.byte	0x4
 3775 0f05 B001     		.2byte	0x1b0
 3776 0f07 00000000 		.4byte	.LFB153
 3777 0f0b 50000000 		.4byte	.LFE153-.LFB153
 3778 0f0f 01       		.uleb128 0x1
 3779 0f10 9C       		.byte	0x9c
 3780 0f11 340F0000 		.4byte	0xf34
 3781 0f15 1E       		.uleb128 0x1e
 3782 0f16 DE0A0000 		.4byte	.LASF290
 3783 0f1a 04       		.byte	0x4
 3784 0f1b B001     		.2byte	0x1b0
 3785 0f1d A2000000 		.4byte	0xa2
 3786 0f21 02       		.uleb128 0x2
 3787 0f22 91       		.byte	0x91
 3788 0f23 6C       		.sleb128 -20
 3789 0f24 2A       		.uleb128 0x2a
 3790 0f25 C2190000 		.4byte	.LASF294
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 138


 3791 0f29 04       		.byte	0x4
 3792 0f2a B201     		.2byte	0x1b2
 3793 0f2c E80C0000 		.4byte	0xce8
 3794 0f30 02       		.uleb128 0x2
 3795 0f31 91       		.byte	0x91
 3796 0f32 74       		.sleb128 -12
 3797 0f33 00       		.byte	0
 3798 0f34 2B       		.uleb128 0x2b
 3799 0f35 B0160000 		.4byte	.LASF309
 3800 0f39 04       		.byte	0x4
 3801 0f3a CA01     		.2byte	0x1ca
 3802 0f3c 00000000 		.4byte	.LFB154
 3803 0f40 50010000 		.4byte	.LFE154-.LFB154
 3804 0f44 01       		.uleb128 0x1
 3805 0f45 9C       		.byte	0x9c
 3806 0f46 A50F0000 		.4byte	0xfa5
 3807 0f4a 1E       		.uleb128 0x1e
 3808 0f4b C2190000 		.4byte	.LASF294
 3809 0f4f 04       		.byte	0x4
 3810 0f50 CA01     		.2byte	0x1ca
 3811 0f52 E80C0000 		.4byte	0xce8
 3812 0f56 02       		.uleb128 0x2
 3813 0f57 91       		.byte	0x91
 3814 0f58 54       		.sleb128 -44
 3815 0f59 2A       		.uleb128 0x2a
 3816 0f5a DA070000 		.4byte	.LASF280
 3817 0f5e 04       		.byte	0x4
 3818 0f5f CC01     		.2byte	0x1cc
 3819 0f61 C8070000 		.4byte	0x7c8
 3820 0f65 02       		.uleb128 0x2
 3821 0f66 91       		.byte	0x91
 3822 0f67 5C       		.sleb128 -36
 3823 0f68 2A       		.uleb128 0x2a
 3824 0f69 D1080000 		.4byte	.LASF310
 3825 0f6d 04       		.byte	0x4
 3826 0f6e CD01     		.2byte	0x1cd
 3827 0f70 A2000000 		.4byte	0xa2
 3828 0f74 02       		.uleb128 0x2
 3829 0f75 91       		.byte	0x91
 3830 0f76 64       		.sleb128 -28
 3831 0f77 2A       		.uleb128 0x2a
 3832 0f78 8F0D0000 		.4byte	.LASF311
 3833 0f7c 04       		.byte	0x4
 3834 0f7d CE01     		.2byte	0x1ce
 3835 0f7f A2000000 		.4byte	0xa2
 3836 0f83 02       		.uleb128 0x2
 3837 0f84 91       		.byte	0x91
 3838 0f85 68       		.sleb128 -24
 3839 0f86 2A       		.uleb128 0x2a
 3840 0f87 36130000 		.4byte	.LASF299
 3841 0f8b 04       		.byte	0x4
 3842 0f8c CF01     		.2byte	0x1cf
 3843 0f8e A2000000 		.4byte	0xa2
 3844 0f92 02       		.uleb128 0x2
 3845 0f93 91       		.byte	0x91
 3846 0f94 6C       		.sleb128 -20
 3847 0f95 2A       		.uleb128 0x2a
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 139


 3848 0f96 F8170000 		.4byte	.LASF312
 3849 0f9a 04       		.byte	0x4
 3850 0f9b D101     		.2byte	0x1d1
 3851 0f9d AC070000 		.4byte	0x7ac
 3852 0fa1 02       		.uleb128 0x2
 3853 0fa2 91       		.byte	0x91
 3854 0fa3 60       		.sleb128 -32
 3855 0fa4 00       		.byte	0
 3856 0fa5 29       		.uleb128 0x29
 3857 0fa6 660B0000 		.4byte	.LASF313
 3858 0faa 04       		.byte	0x4
 3859 0fab 2902     		.2byte	0x229
 3860 0fad 9B090000 		.4byte	0x99b
 3861 0fb1 00000000 		.4byte	.LFB155
 3862 0fb5 58000000 		.4byte	.LFE155-.LFB155
 3863 0fb9 01       		.uleb128 0x1
 3864 0fba 9C       		.byte	0x9c
 3865 0fbb DE0F0000 		.4byte	0xfde
 3866 0fbf 1E       		.uleb128 0x1e
 3867 0fc0 DE0A0000 		.4byte	.LASF290
 3868 0fc4 04       		.byte	0x4
 3869 0fc5 2902     		.2byte	0x229
 3870 0fc7 A2000000 		.4byte	0xa2
 3871 0fcb 02       		.uleb128 0x2
 3872 0fcc 91       		.byte	0x91
 3873 0fcd 6C       		.sleb128 -20
 3874 0fce 2A       		.uleb128 0x2a
 3875 0fcf C2190000 		.4byte	.LASF294
 3876 0fd3 04       		.byte	0x4
 3877 0fd4 2B02     		.2byte	0x22b
 3878 0fd6 E80C0000 		.4byte	0xce8
 3879 0fda 02       		.uleb128 0x2
 3880 0fdb 91       		.byte	0x91
 3881 0fdc 74       		.sleb128 -12
 3882 0fdd 00       		.byte	0
 3883 0fde 29       		.uleb128 0x29
 3884 0fdf DC0C0000 		.4byte	.LASF314
 3885 0fe3 04       		.byte	0x4
 3886 0fe4 4902     		.2byte	0x249
 3887 0fe6 9B090000 		.4byte	0x99b
 3888 0fea 00000000 		.4byte	.LFB156
 3889 0fee 58000000 		.4byte	.LFE156-.LFB156
 3890 0ff2 01       		.uleb128 0x1
 3891 0ff3 9C       		.byte	0x9c
 3892 0ff4 17100000 		.4byte	0x1017
 3893 0ff8 1E       		.uleb128 0x1e
 3894 0ff9 DE0A0000 		.4byte	.LASF290
 3895 0ffd 04       		.byte	0x4
 3896 0ffe 4902     		.2byte	0x249
 3897 1000 A2000000 		.4byte	0xa2
 3898 1004 02       		.uleb128 0x2
 3899 1005 91       		.byte	0x91
 3900 1006 6C       		.sleb128 -20
 3901 1007 2A       		.uleb128 0x2a
 3902 1008 C2190000 		.4byte	.LASF294
 3903 100c 04       		.byte	0x4
 3904 100d 4B02     		.2byte	0x24b
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 140


 3905 100f E80C0000 		.4byte	0xce8
 3906 1013 02       		.uleb128 0x2
 3907 1014 91       		.byte	0x91
 3908 1015 74       		.sleb128 -12
 3909 1016 00       		.byte	0
 3910 1017 27       		.uleb128 0x27
 3911 1018 9E120000 		.4byte	.LASF315
 3912 101c 04       		.byte	0x4
 3913 101d 13       		.byte	0x13
 3914 101e E80C0000 		.4byte	0xce8
 3915 1022 05       		.uleb128 0x5
 3916 1023 03       		.byte	0x3
 3917 1024 00000000 		.4byte	cy_ipc_pipe_epArray
 3918 1028 2C       		.uleb128 0x2c
 3919 1029 CC110000 		.4byte	.LASF319
 3920 102d 01       		.byte	0x1
 3921 102e EA07     		.2byte	0x7ea
 3922 1030 34100000 		.4byte	0x1034
 3923 1034 0E       		.uleb128 0xe
 3924 1035 97000000 		.4byte	0x97
 3925 1039 00       		.byte	0
 3926              		.section	.debug_abbrev,"",%progbits
 3927              	.Ldebug_abbrev0:
 3928 0000 01       		.uleb128 0x1
 3929 0001 11       		.uleb128 0x11
 3930 0002 01       		.byte	0x1
 3931 0003 25       		.uleb128 0x25
 3932 0004 0E       		.uleb128 0xe
 3933 0005 13       		.uleb128 0x13
 3934 0006 0B       		.uleb128 0xb
 3935 0007 03       		.uleb128 0x3
 3936 0008 0E       		.uleb128 0xe
 3937 0009 1B       		.uleb128 0x1b
 3938 000a 0E       		.uleb128 0xe
 3939 000b 55       		.uleb128 0x55
 3940 000c 17       		.uleb128 0x17
 3941 000d 11       		.uleb128 0x11
 3942 000e 01       		.uleb128 0x1
 3943 000f 10       		.uleb128 0x10
 3944 0010 17       		.uleb128 0x17
 3945 0011 00       		.byte	0
 3946 0012 00       		.byte	0
 3947 0013 02       		.uleb128 0x2
 3948 0014 24       		.uleb128 0x24
 3949 0015 00       		.byte	0
 3950 0016 0B       		.uleb128 0xb
 3951 0017 0B       		.uleb128 0xb
 3952 0018 3E       		.uleb128 0x3e
 3953 0019 0B       		.uleb128 0xb
 3954 001a 03       		.uleb128 0x3
 3955 001b 0E       		.uleb128 0xe
 3956 001c 00       		.byte	0
 3957 001d 00       		.byte	0
 3958 001e 03       		.uleb128 0x3
 3959 001f 16       		.uleb128 0x16
 3960 0020 00       		.byte	0
 3961 0021 03       		.uleb128 0x3
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 141


 3962 0022 0E       		.uleb128 0xe
 3963 0023 3A       		.uleb128 0x3a
 3964 0024 0B       		.uleb128 0xb
 3965 0025 3B       		.uleb128 0x3b
 3966 0026 0B       		.uleb128 0xb
 3967 0027 49       		.uleb128 0x49
 3968 0028 13       		.uleb128 0x13
 3969 0029 00       		.byte	0
 3970 002a 00       		.byte	0
 3971 002b 04       		.uleb128 0x4
 3972 002c 24       		.uleb128 0x24
 3973 002d 00       		.byte	0
 3974 002e 0B       		.uleb128 0xb
 3975 002f 0B       		.uleb128 0xb
 3976 0030 3E       		.uleb128 0x3e
 3977 0031 0B       		.uleb128 0xb
 3978 0032 03       		.uleb128 0x3
 3979 0033 08       		.uleb128 0x8
 3980 0034 00       		.byte	0
 3981 0035 00       		.byte	0
 3982 0036 05       		.uleb128 0x5
 3983 0037 04       		.uleb128 0x4
 3984 0038 01       		.byte	0x1
 3985 0039 0B       		.uleb128 0xb
 3986 003a 0B       		.uleb128 0xb
 3987 003b 49       		.uleb128 0x49
 3988 003c 13       		.uleb128 0x13
 3989 003d 3A       		.uleb128 0x3a
 3990 003e 0B       		.uleb128 0xb
 3991 003f 3B       		.uleb128 0x3b
 3992 0040 0B       		.uleb128 0xb
 3993 0041 01       		.uleb128 0x1
 3994 0042 13       		.uleb128 0x13
 3995 0043 00       		.byte	0
 3996 0044 00       		.byte	0
 3997 0045 06       		.uleb128 0x6
 3998 0046 28       		.uleb128 0x28
 3999 0047 00       		.byte	0
 4000 0048 03       		.uleb128 0x3
 4001 0049 0E       		.uleb128 0xe
 4002 004a 1C       		.uleb128 0x1c
 4003 004b 0D       		.uleb128 0xd
 4004 004c 00       		.byte	0
 4005 004d 00       		.byte	0
 4006 004e 07       		.uleb128 0x7
 4007 004f 28       		.uleb128 0x28
 4008 0050 00       		.byte	0
 4009 0051 03       		.uleb128 0x3
 4010 0052 0E       		.uleb128 0xe
 4011 0053 1C       		.uleb128 0x1c
 4012 0054 0B       		.uleb128 0xb
 4013 0055 00       		.byte	0
 4014 0056 00       		.byte	0
 4015 0057 08       		.uleb128 0x8
 4016 0058 13       		.uleb128 0x13
 4017 0059 01       		.byte	0x1
 4018 005a 0B       		.uleb128 0xb
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 142


 4019 005b 05       		.uleb128 0x5
 4020 005c 3A       		.uleb128 0x3a
 4021 005d 0B       		.uleb128 0xb
 4022 005e 3B       		.uleb128 0x3b
 4023 005f 05       		.uleb128 0x5
 4024 0060 01       		.uleb128 0x1
 4025 0061 13       		.uleb128 0x13
 4026 0062 00       		.byte	0
 4027 0063 00       		.byte	0
 4028 0064 09       		.uleb128 0x9
 4029 0065 0D       		.uleb128 0xd
 4030 0066 00       		.byte	0
 4031 0067 03       		.uleb128 0x3
 4032 0068 0E       		.uleb128 0xe
 4033 0069 3A       		.uleb128 0x3a
 4034 006a 0B       		.uleb128 0xb
 4035 006b 3B       		.uleb128 0x3b
 4036 006c 05       		.uleb128 0x5
 4037 006d 49       		.uleb128 0x49
 4038 006e 13       		.uleb128 0x13
 4039 006f 38       		.uleb128 0x38
 4040 0070 0B       		.uleb128 0xb
 4041 0071 00       		.byte	0
 4042 0072 00       		.byte	0
 4043 0073 0A       		.uleb128 0xa
 4044 0074 0D       		.uleb128 0xd
 4045 0075 00       		.byte	0
 4046 0076 03       		.uleb128 0x3
 4047 0077 0E       		.uleb128 0xe
 4048 0078 3A       		.uleb128 0x3a
 4049 0079 0B       		.uleb128 0xb
 4050 007a 3B       		.uleb128 0x3b
 4051 007b 05       		.uleb128 0x5
 4052 007c 49       		.uleb128 0x49
 4053 007d 13       		.uleb128 0x13
 4054 007e 38       		.uleb128 0x38
 4055 007f 05       		.uleb128 0x5
 4056 0080 00       		.byte	0
 4057 0081 00       		.byte	0
 4058 0082 0B       		.uleb128 0xb
 4059 0083 0D       		.uleb128 0xd
 4060 0084 00       		.byte	0
 4061 0085 03       		.uleb128 0x3
 4062 0086 08       		.uleb128 0x8
 4063 0087 3A       		.uleb128 0x3a
 4064 0088 0B       		.uleb128 0xb
 4065 0089 3B       		.uleb128 0x3b
 4066 008a 05       		.uleb128 0x5
 4067 008b 49       		.uleb128 0x49
 4068 008c 13       		.uleb128 0x13
 4069 008d 38       		.uleb128 0x38
 4070 008e 05       		.uleb128 0x5
 4071 008f 00       		.byte	0
 4072 0090 00       		.byte	0
 4073 0091 0C       		.uleb128 0xc
 4074 0092 01       		.uleb128 0x1
 4075 0093 01       		.byte	0x1
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 143


 4076 0094 49       		.uleb128 0x49
 4077 0095 13       		.uleb128 0x13
 4078 0096 01       		.uleb128 0x1
 4079 0097 13       		.uleb128 0x13
 4080 0098 00       		.byte	0
 4081 0099 00       		.byte	0
 4082 009a 0D       		.uleb128 0xd
 4083 009b 21       		.uleb128 0x21
 4084 009c 00       		.byte	0
 4085 009d 49       		.uleb128 0x49
 4086 009e 13       		.uleb128 0x13
 4087 009f 2F       		.uleb128 0x2f
 4088 00a0 0B       		.uleb128 0xb
 4089 00a1 00       		.byte	0
 4090 00a2 00       		.byte	0
 4091 00a3 0E       		.uleb128 0xe
 4092 00a4 35       		.uleb128 0x35
 4093 00a5 00       		.byte	0
 4094 00a6 49       		.uleb128 0x49
 4095 00a7 13       		.uleb128 0x13
 4096 00a8 00       		.byte	0
 4097 00a9 00       		.byte	0
 4098 00aa 0F       		.uleb128 0xf
 4099 00ab 21       		.uleb128 0x21
 4100 00ac 00       		.byte	0
 4101 00ad 49       		.uleb128 0x49
 4102 00ae 13       		.uleb128 0x13
 4103 00af 2F       		.uleb128 0x2f
 4104 00b0 05       		.uleb128 0x5
 4105 00b1 00       		.byte	0
 4106 00b2 00       		.byte	0
 4107 00b3 10       		.uleb128 0x10
 4108 00b4 16       		.uleb128 0x16
 4109 00b5 00       		.byte	0
 4110 00b6 03       		.uleb128 0x3
 4111 00b7 0E       		.uleb128 0xe
 4112 00b8 3A       		.uleb128 0x3a
 4113 00b9 0B       		.uleb128 0xb
 4114 00ba 3B       		.uleb128 0x3b
 4115 00bb 05       		.uleb128 0x5
 4116 00bc 49       		.uleb128 0x49
 4117 00bd 13       		.uleb128 0x13
 4118 00be 00       		.byte	0
 4119 00bf 00       		.byte	0
 4120 00c0 11       		.uleb128 0x11
 4121 00c1 26       		.uleb128 0x26
 4122 00c2 00       		.byte	0
 4123 00c3 49       		.uleb128 0x49
 4124 00c4 13       		.uleb128 0x13
 4125 00c5 00       		.byte	0
 4126 00c6 00       		.byte	0
 4127 00c7 12       		.uleb128 0x12
 4128 00c8 13       		.uleb128 0x13
 4129 00c9 01       		.byte	0x1
 4130 00ca 0B       		.uleb128 0xb
 4131 00cb 0B       		.uleb128 0xb
 4132 00cc 3A       		.uleb128 0x3a
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 144


 4133 00cd 0B       		.uleb128 0xb
 4134 00ce 3B       		.uleb128 0x3b
 4135 00cf 0B       		.uleb128 0xb
 4136 00d0 01       		.uleb128 0x1
 4137 00d1 13       		.uleb128 0x13
 4138 00d2 00       		.byte	0
 4139 00d3 00       		.byte	0
 4140 00d4 13       		.uleb128 0x13
 4141 00d5 0D       		.uleb128 0xd
 4142 00d6 00       		.byte	0
 4143 00d7 03       		.uleb128 0x3
 4144 00d8 0E       		.uleb128 0xe
 4145 00d9 3A       		.uleb128 0x3a
 4146 00da 0B       		.uleb128 0xb
 4147 00db 3B       		.uleb128 0x3b
 4148 00dc 0B       		.uleb128 0xb
 4149 00dd 49       		.uleb128 0x49
 4150 00de 13       		.uleb128 0x13
 4151 00df 38       		.uleb128 0x38
 4152 00e0 0B       		.uleb128 0xb
 4153 00e1 00       		.byte	0
 4154 00e2 00       		.byte	0
 4155 00e3 14       		.uleb128 0x14
 4156 00e4 13       		.uleb128 0x13
 4157 00e5 01       		.byte	0x1
 4158 00e6 0B       		.uleb128 0xb
 4159 00e7 05       		.uleb128 0x5
 4160 00e8 3A       		.uleb128 0x3a
 4161 00e9 0B       		.uleb128 0xb
 4162 00ea 3B       		.uleb128 0x3b
 4163 00eb 0B       		.uleb128 0xb
 4164 00ec 01       		.uleb128 0x1
 4165 00ed 13       		.uleb128 0x13
 4166 00ee 00       		.byte	0
 4167 00ef 00       		.byte	0
 4168 00f0 15       		.uleb128 0x15
 4169 00f1 0D       		.uleb128 0xd
 4170 00f2 00       		.byte	0
 4171 00f3 03       		.uleb128 0x3
 4172 00f4 0E       		.uleb128 0xe
 4173 00f5 3A       		.uleb128 0x3a
 4174 00f6 0B       		.uleb128 0xb
 4175 00f7 3B       		.uleb128 0x3b
 4176 00f8 0B       		.uleb128 0xb
 4177 00f9 49       		.uleb128 0x49
 4178 00fa 13       		.uleb128 0x13
 4179 00fb 38       		.uleb128 0x38
 4180 00fc 05       		.uleb128 0x5
 4181 00fd 00       		.byte	0
 4182 00fe 00       		.byte	0
 4183 00ff 16       		.uleb128 0x16
 4184 0100 0F       		.uleb128 0xf
 4185 0101 00       		.byte	0
 4186 0102 0B       		.uleb128 0xb
 4187 0103 0B       		.uleb128 0xb
 4188 0104 49       		.uleb128 0x49
 4189 0105 13       		.uleb128 0x13
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 145


 4190 0106 00       		.byte	0
 4191 0107 00       		.byte	0
 4192 0108 17       		.uleb128 0x17
 4193 0109 15       		.uleb128 0x15
 4194 010a 00       		.byte	0
 4195 010b 27       		.uleb128 0x27
 4196 010c 19       		.uleb128 0x19
 4197 010d 00       		.byte	0
 4198 010e 00       		.byte	0
 4199 010f 18       		.uleb128 0x18
 4200 0110 04       		.uleb128 0x4
 4201 0111 01       		.byte	0x1
 4202 0112 0B       		.uleb128 0xb
 4203 0113 0B       		.uleb128 0xb
 4204 0114 49       		.uleb128 0x49
 4205 0115 13       		.uleb128 0x13
 4206 0116 3A       		.uleb128 0x3a
 4207 0117 0B       		.uleb128 0xb
 4208 0118 3B       		.uleb128 0x3b
 4209 0119 05       		.uleb128 0x5
 4210 011a 01       		.uleb128 0x1
 4211 011b 13       		.uleb128 0x13
 4212 011c 00       		.byte	0
 4213 011d 00       		.byte	0
 4214 011e 19       		.uleb128 0x19
 4215 011f 28       		.uleb128 0x28
 4216 0120 00       		.byte	0
 4217 0121 03       		.uleb128 0x3
 4218 0122 0E       		.uleb128 0xe
 4219 0123 1C       		.uleb128 0x1c
 4220 0124 06       		.uleb128 0x6
 4221 0125 00       		.byte	0
 4222 0126 00       		.byte	0
 4223 0127 1A       		.uleb128 0x1a
 4224 0128 15       		.uleb128 0x15
 4225 0129 01       		.byte	0x1
 4226 012a 27       		.uleb128 0x27
 4227 012b 19       		.uleb128 0x19
 4228 012c 01       		.uleb128 0x1
 4229 012d 13       		.uleb128 0x13
 4230 012e 00       		.byte	0
 4231 012f 00       		.byte	0
 4232 0130 1B       		.uleb128 0x1b
 4233 0131 05       		.uleb128 0x5
 4234 0132 00       		.byte	0
 4235 0133 49       		.uleb128 0x49
 4236 0134 13       		.uleb128 0x13
 4237 0135 00       		.byte	0
 4238 0136 00       		.byte	0
 4239 0137 1C       		.uleb128 0x1c
 4240 0138 2E       		.uleb128 0x2e
 4241 0139 00       		.byte	0
 4242 013a 03       		.uleb128 0x3
 4243 013b 0E       		.uleb128 0xe
 4244 013c 3A       		.uleb128 0x3a
 4245 013d 0B       		.uleb128 0xb
 4246 013e 3B       		.uleb128 0x3b
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 146


 4247 013f 05       		.uleb128 0x5
 4248 0140 27       		.uleb128 0x27
 4249 0141 19       		.uleb128 0x19
 4250 0142 20       		.uleb128 0x20
 4251 0143 0B       		.uleb128 0xb
 4252 0144 00       		.byte	0
 4253 0145 00       		.byte	0
 4254 0146 1D       		.uleb128 0x1d
 4255 0147 2E       		.uleb128 0x2e
 4256 0148 01       		.byte	0x1
 4257 0149 03       		.uleb128 0x3
 4258 014a 0E       		.uleb128 0xe
 4259 014b 3A       		.uleb128 0x3a
 4260 014c 0B       		.uleb128 0xb
 4261 014d 3B       		.uleb128 0x3b
 4262 014e 05       		.uleb128 0x5
 4263 014f 27       		.uleb128 0x27
 4264 0150 19       		.uleb128 0x19
 4265 0151 11       		.uleb128 0x11
 4266 0152 01       		.uleb128 0x1
 4267 0153 12       		.uleb128 0x12
 4268 0154 06       		.uleb128 0x6
 4269 0155 40       		.uleb128 0x40
 4270 0156 18       		.uleb128 0x18
 4271 0157 9742     		.uleb128 0x2117
 4272 0159 19       		.uleb128 0x19
 4273 015a 01       		.uleb128 0x1
 4274 015b 13       		.uleb128 0x13
 4275 015c 00       		.byte	0
 4276 015d 00       		.byte	0
 4277 015e 1E       		.uleb128 0x1e
 4278 015f 05       		.uleb128 0x5
 4279 0160 00       		.byte	0
 4280 0161 03       		.uleb128 0x3
 4281 0162 0E       		.uleb128 0xe
 4282 0163 3A       		.uleb128 0x3a
 4283 0164 0B       		.uleb128 0xb
 4284 0165 3B       		.uleb128 0x3b
 4285 0166 05       		.uleb128 0x5
 4286 0167 49       		.uleb128 0x49
 4287 0168 13       		.uleb128 0x13
 4288 0169 02       		.uleb128 0x2
 4289 016a 18       		.uleb128 0x18
 4290 016b 00       		.byte	0
 4291 016c 00       		.byte	0
 4292 016d 1F       		.uleb128 0x1f
 4293 016e 1D       		.uleb128 0x1d
 4294 016f 00       		.byte	0
 4295 0170 31       		.uleb128 0x31
 4296 0171 13       		.uleb128 0x13
 4297 0172 11       		.uleb128 0x11
 4298 0173 01       		.uleb128 0x1
 4299 0174 12       		.uleb128 0x12
 4300 0175 06       		.uleb128 0x6
 4301 0176 58       		.uleb128 0x58
 4302 0177 0B       		.uleb128 0xb
 4303 0178 59       		.uleb128 0x59
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 147


 4304 0179 05       		.uleb128 0x5
 4305 017a 00       		.byte	0
 4306 017b 00       		.byte	0
 4307 017c 20       		.uleb128 0x20
 4308 017d 2E       		.uleb128 0x2e
 4309 017e 01       		.byte	0x1
 4310 017f 03       		.uleb128 0x3
 4311 0180 0E       		.uleb128 0xe
 4312 0181 3A       		.uleb128 0x3a
 4313 0182 0B       		.uleb128 0xb
 4314 0183 3B       		.uleb128 0x3b
 4315 0184 05       		.uleb128 0x5
 4316 0185 27       		.uleb128 0x27
 4317 0186 19       		.uleb128 0x19
 4318 0187 49       		.uleb128 0x49
 4319 0188 13       		.uleb128 0x13
 4320 0189 11       		.uleb128 0x11
 4321 018a 01       		.uleb128 0x1
 4322 018b 12       		.uleb128 0x12
 4323 018c 06       		.uleb128 0x6
 4324 018d 40       		.uleb128 0x40
 4325 018e 18       		.uleb128 0x18
 4326 018f 9642     		.uleb128 0x2116
 4327 0191 19       		.uleb128 0x19
 4328 0192 01       		.uleb128 0x1
 4329 0193 13       		.uleb128 0x13
 4330 0194 00       		.byte	0
 4331 0195 00       		.byte	0
 4332 0196 21       		.uleb128 0x21
 4333 0197 2E       		.uleb128 0x2e
 4334 0198 01       		.byte	0x1
 4335 0199 03       		.uleb128 0x3
 4336 019a 0E       		.uleb128 0xe
 4337 019b 3A       		.uleb128 0x3a
 4338 019c 0B       		.uleb128 0xb
 4339 019d 3B       		.uleb128 0x3b
 4340 019e 05       		.uleb128 0x5
 4341 019f 27       		.uleb128 0x27
 4342 01a0 19       		.uleb128 0x19
 4343 01a1 11       		.uleb128 0x11
 4344 01a2 01       		.uleb128 0x1
 4345 01a3 12       		.uleb128 0x12
 4346 01a4 06       		.uleb128 0x6
 4347 01a5 40       		.uleb128 0x40
 4348 01a6 18       		.uleb128 0x18
 4349 01a7 9642     		.uleb128 0x2116
 4350 01a9 19       		.uleb128 0x19
 4351 01aa 01       		.uleb128 0x1
 4352 01ab 13       		.uleb128 0x13
 4353 01ac 00       		.byte	0
 4354 01ad 00       		.byte	0
 4355 01ae 22       		.uleb128 0x22
 4356 01af 2E       		.uleb128 0x2e
 4357 01b0 01       		.byte	0x1
 4358 01b1 03       		.uleb128 0x3
 4359 01b2 0E       		.uleb128 0xe
 4360 01b3 3A       		.uleb128 0x3a
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 148


 4361 01b4 0B       		.uleb128 0xb
 4362 01b5 3B       		.uleb128 0x3b
 4363 01b6 05       		.uleb128 0x5
 4364 01b7 27       		.uleb128 0x27
 4365 01b8 19       		.uleb128 0x19
 4366 01b9 49       		.uleb128 0x49
 4367 01ba 13       		.uleb128 0x13
 4368 01bb 11       		.uleb128 0x11
 4369 01bc 01       		.uleb128 0x1
 4370 01bd 12       		.uleb128 0x12
 4371 01be 06       		.uleb128 0x6
 4372 01bf 40       		.uleb128 0x40
 4373 01c0 18       		.uleb128 0x18
 4374 01c1 9742     		.uleb128 0x2117
 4375 01c3 19       		.uleb128 0x19
 4376 01c4 01       		.uleb128 0x1
 4377 01c5 13       		.uleb128 0x13
 4378 01c6 00       		.byte	0
 4379 01c7 00       		.byte	0
 4380 01c8 23       		.uleb128 0x23
 4381 01c9 0F       		.uleb128 0xf
 4382 01ca 00       		.byte	0
 4383 01cb 0B       		.uleb128 0xb
 4384 01cc 0B       		.uleb128 0xb
 4385 01cd 00       		.byte	0
 4386 01ce 00       		.byte	0
 4387 01cf 24       		.uleb128 0x24
 4388 01d0 2E       		.uleb128 0x2e
 4389 01d1 01       		.byte	0x1
 4390 01d2 3F       		.uleb128 0x3f
 4391 01d3 19       		.uleb128 0x19
 4392 01d4 03       		.uleb128 0x3
 4393 01d5 0E       		.uleb128 0xe
 4394 01d6 3A       		.uleb128 0x3a
 4395 01d7 0B       		.uleb128 0xb
 4396 01d8 3B       		.uleb128 0x3b
 4397 01d9 0B       		.uleb128 0xb
 4398 01da 27       		.uleb128 0x27
 4399 01db 19       		.uleb128 0x19
 4400 01dc 11       		.uleb128 0x11
 4401 01dd 01       		.uleb128 0x1
 4402 01de 12       		.uleb128 0x12
 4403 01df 06       		.uleb128 0x6
 4404 01e0 40       		.uleb128 0x40
 4405 01e1 18       		.uleb128 0x18
 4406 01e2 9742     		.uleb128 0x2117
 4407 01e4 19       		.uleb128 0x19
 4408 01e5 01       		.uleb128 0x1
 4409 01e6 13       		.uleb128 0x13
 4410 01e7 00       		.byte	0
 4411 01e8 00       		.byte	0
 4412 01e9 25       		.uleb128 0x25
 4413 01ea 05       		.uleb128 0x5
 4414 01eb 00       		.byte	0
 4415 01ec 03       		.uleb128 0x3
 4416 01ed 0E       		.uleb128 0xe
 4417 01ee 3A       		.uleb128 0x3a
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 149


 4418 01ef 0B       		.uleb128 0xb
 4419 01f0 3B       		.uleb128 0x3b
 4420 01f1 0B       		.uleb128 0xb
 4421 01f2 49       		.uleb128 0x49
 4422 01f3 13       		.uleb128 0x13
 4423 01f4 02       		.uleb128 0x2
 4424 01f5 18       		.uleb128 0x18
 4425 01f6 00       		.byte	0
 4426 01f7 00       		.byte	0
 4427 01f8 26       		.uleb128 0x26
 4428 01f9 2E       		.uleb128 0x2e
 4429 01fa 01       		.byte	0x1
 4430 01fb 3F       		.uleb128 0x3f
 4431 01fc 19       		.uleb128 0x19
 4432 01fd 03       		.uleb128 0x3
 4433 01fe 0E       		.uleb128 0xe
 4434 01ff 3A       		.uleb128 0x3a
 4435 0200 0B       		.uleb128 0xb
 4436 0201 3B       		.uleb128 0x3b
 4437 0202 0B       		.uleb128 0xb
 4438 0203 27       		.uleb128 0x27
 4439 0204 19       		.uleb128 0x19
 4440 0205 11       		.uleb128 0x11
 4441 0206 01       		.uleb128 0x1
 4442 0207 12       		.uleb128 0x12
 4443 0208 06       		.uleb128 0x6
 4444 0209 40       		.uleb128 0x40
 4445 020a 18       		.uleb128 0x18
 4446 020b 9642     		.uleb128 0x2116
 4447 020d 19       		.uleb128 0x19
 4448 020e 01       		.uleb128 0x1
 4449 020f 13       		.uleb128 0x13
 4450 0210 00       		.byte	0
 4451 0211 00       		.byte	0
 4452 0212 27       		.uleb128 0x27
 4453 0213 34       		.uleb128 0x34
 4454 0214 00       		.byte	0
 4455 0215 03       		.uleb128 0x3
 4456 0216 0E       		.uleb128 0xe
 4457 0217 3A       		.uleb128 0x3a
 4458 0218 0B       		.uleb128 0xb
 4459 0219 3B       		.uleb128 0x3b
 4460 021a 0B       		.uleb128 0xb
 4461 021b 49       		.uleb128 0x49
 4462 021c 13       		.uleb128 0x13
 4463 021d 02       		.uleb128 0x2
 4464 021e 18       		.uleb128 0x18
 4465 021f 00       		.byte	0
 4466 0220 00       		.byte	0
 4467 0221 28       		.uleb128 0x28
 4468 0222 2E       		.uleb128 0x2e
 4469 0223 01       		.byte	0x1
 4470 0224 3F       		.uleb128 0x3f
 4471 0225 19       		.uleb128 0x19
 4472 0226 03       		.uleb128 0x3
 4473 0227 0E       		.uleb128 0xe
 4474 0228 3A       		.uleb128 0x3a
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 150


 4475 0229 0B       		.uleb128 0xb
 4476 022a 3B       		.uleb128 0x3b
 4477 022b 0B       		.uleb128 0xb
 4478 022c 27       		.uleb128 0x27
 4479 022d 19       		.uleb128 0x19
 4480 022e 49       		.uleb128 0x49
 4481 022f 13       		.uleb128 0x13
 4482 0230 11       		.uleb128 0x11
 4483 0231 01       		.uleb128 0x1
 4484 0232 12       		.uleb128 0x12
 4485 0233 06       		.uleb128 0x6
 4486 0234 40       		.uleb128 0x40
 4487 0235 18       		.uleb128 0x18
 4488 0236 9642     		.uleb128 0x2116
 4489 0238 19       		.uleb128 0x19
 4490 0239 01       		.uleb128 0x1
 4491 023a 13       		.uleb128 0x13
 4492 023b 00       		.byte	0
 4493 023c 00       		.byte	0
 4494 023d 29       		.uleb128 0x29
 4495 023e 2E       		.uleb128 0x2e
 4496 023f 01       		.byte	0x1
 4497 0240 3F       		.uleb128 0x3f
 4498 0241 19       		.uleb128 0x19
 4499 0242 03       		.uleb128 0x3
 4500 0243 0E       		.uleb128 0xe
 4501 0244 3A       		.uleb128 0x3a
 4502 0245 0B       		.uleb128 0xb
 4503 0246 3B       		.uleb128 0x3b
 4504 0247 05       		.uleb128 0x5
 4505 0248 27       		.uleb128 0x27
 4506 0249 19       		.uleb128 0x19
 4507 024a 49       		.uleb128 0x49
 4508 024b 13       		.uleb128 0x13
 4509 024c 11       		.uleb128 0x11
 4510 024d 01       		.uleb128 0x1
 4511 024e 12       		.uleb128 0x12
 4512 024f 06       		.uleb128 0x6
 4513 0250 40       		.uleb128 0x40
 4514 0251 18       		.uleb128 0x18
 4515 0252 9642     		.uleb128 0x2116
 4516 0254 19       		.uleb128 0x19
 4517 0255 01       		.uleb128 0x1
 4518 0256 13       		.uleb128 0x13
 4519 0257 00       		.byte	0
 4520 0258 00       		.byte	0
 4521 0259 2A       		.uleb128 0x2a
 4522 025a 34       		.uleb128 0x34
 4523 025b 00       		.byte	0
 4524 025c 03       		.uleb128 0x3
 4525 025d 0E       		.uleb128 0xe
 4526 025e 3A       		.uleb128 0x3a
 4527 025f 0B       		.uleb128 0xb
 4528 0260 3B       		.uleb128 0x3b
 4529 0261 05       		.uleb128 0x5
 4530 0262 49       		.uleb128 0x49
 4531 0263 13       		.uleb128 0x13
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 151


 4532 0264 02       		.uleb128 0x2
 4533 0265 18       		.uleb128 0x18
 4534 0266 00       		.byte	0
 4535 0267 00       		.byte	0
 4536 0268 2B       		.uleb128 0x2b
 4537 0269 2E       		.uleb128 0x2e
 4538 026a 01       		.byte	0x1
 4539 026b 3F       		.uleb128 0x3f
 4540 026c 19       		.uleb128 0x19
 4541 026d 03       		.uleb128 0x3
 4542 026e 0E       		.uleb128 0xe
 4543 026f 3A       		.uleb128 0x3a
 4544 0270 0B       		.uleb128 0xb
 4545 0271 3B       		.uleb128 0x3b
 4546 0272 05       		.uleb128 0x5
 4547 0273 27       		.uleb128 0x27
 4548 0274 19       		.uleb128 0x19
 4549 0275 11       		.uleb128 0x11
 4550 0276 01       		.uleb128 0x1
 4551 0277 12       		.uleb128 0x12
 4552 0278 06       		.uleb128 0x6
 4553 0279 40       		.uleb128 0x40
 4554 027a 18       		.uleb128 0x18
 4555 027b 9642     		.uleb128 0x2116
 4556 027d 19       		.uleb128 0x19
 4557 027e 01       		.uleb128 0x1
 4558 027f 13       		.uleb128 0x13
 4559 0280 00       		.byte	0
 4560 0281 00       		.byte	0
 4561 0282 2C       		.uleb128 0x2c
 4562 0283 34       		.uleb128 0x34
 4563 0284 00       		.byte	0
 4564 0285 03       		.uleb128 0x3
 4565 0286 0E       		.uleb128 0xe
 4566 0287 3A       		.uleb128 0x3a
 4567 0288 0B       		.uleb128 0xb
 4568 0289 3B       		.uleb128 0x3b
 4569 028a 05       		.uleb128 0x5
 4570 028b 49       		.uleb128 0x49
 4571 028c 13       		.uleb128 0x13
 4572 028d 3F       		.uleb128 0x3f
 4573 028e 19       		.uleb128 0x19
 4574 028f 3C       		.uleb128 0x3c
 4575 0290 19       		.uleb128 0x19
 4576 0291 00       		.byte	0
 4577 0292 00       		.byte	0
 4578 0293 00       		.byte	0
 4579              		.section	.debug_aranges,"",%progbits
 4580 0000 DC000000 		.4byte	0xdc
 4581 0004 0200     		.2byte	0x2
 4582 0006 00000000 		.4byte	.Ldebug_info0
 4583 000a 04       		.byte	0x4
 4584 000b 00       		.byte	0
 4585 000c 0000     		.2byte	0
 4586 000e 0000     		.2byte	0
 4587 0010 00000000 		.4byte	.LFB104
 4588 0014 3C000000 		.4byte	.LFE104-.LFB104
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 152


 4589 0018 00000000 		.4byte	.LFB106
 4590 001c 44000000 		.4byte	.LFE106-.LFB106
 4591 0020 00000000 		.4byte	.LFB125
 4592 0024 30000000 		.4byte	.LFE125-.LFB125
 4593 0028 00000000 		.4byte	.LFB126
 4594 002c 30000000 		.4byte	.LFE126-.LFB126
 4595 0030 00000000 		.4byte	.LFB127
 4596 0034 50000000 		.4byte	.LFE127-.LFB127
 4597 0038 00000000 		.4byte	.LFB129
 4598 003c 18000000 		.4byte	.LFE129-.LFB129
 4599 0040 00000000 		.4byte	.LFB130
 4600 0044 18000000 		.4byte	.LFE130-.LFB130
 4601 0048 00000000 		.4byte	.LFB132
 4602 004c 54000000 		.4byte	.LFE132-.LFB132
 4603 0050 00000000 		.4byte	.LFB133
 4604 0054 34000000 		.4byte	.LFE133-.LFB133
 4605 0058 00000000 		.4byte	.LFB135
 4606 005c 1C000000 		.4byte	.LFE135-.LFB135
 4607 0060 00000000 		.4byte	.LFB137
 4608 0064 20000000 		.4byte	.LFE137-.LFB137
 4609 0068 00000000 		.4byte	.LFB139
 4610 006c 18000000 		.4byte	.LFE139-.LFB139
 4611 0070 00000000 		.4byte	.LFB140
 4612 0074 18000000 		.4byte	.LFE140-.LFB140
 4613 0078 00000000 		.4byte	.LFB142
 4614 007c 30000000 		.4byte	.LFE142-.LFB142
 4615 0080 00000000 		.4byte	.LFB143
 4616 0084 2C000000 		.4byte	.LFE143-.LFB143
 4617 0088 00000000 		.4byte	.LFB147
 4618 008c 28000000 		.4byte	.LFE147-.LFB147
 4619 0090 00000000 		.4byte	.LFB148
 4620 0094 E8000000 		.4byte	.LFE148-.LFB148
 4621 0098 00000000 		.4byte	.LFB149
 4622 009c BC000000 		.4byte	.LFE149-.LFB149
 4623 00a0 00000000 		.4byte	.LFB150
 4624 00a4 14010000 		.4byte	.LFE150-.LFB150
 4625 00a8 00000000 		.4byte	.LFB151
 4626 00ac 88000000 		.4byte	.LFE151-.LFB151
 4627 00b0 00000000 		.4byte	.LFB152
 4628 00b4 54000000 		.4byte	.LFE152-.LFB152
 4629 00b8 00000000 		.4byte	.LFB153
 4630 00bc 50000000 		.4byte	.LFE153-.LFB153
 4631 00c0 00000000 		.4byte	.LFB154
 4632 00c4 50010000 		.4byte	.LFE154-.LFB154
 4633 00c8 00000000 		.4byte	.LFB155
 4634 00cc 58000000 		.4byte	.LFE155-.LFB155
 4635 00d0 00000000 		.4byte	.LFB156
 4636 00d4 58000000 		.4byte	.LFE156-.LFB156
 4637 00d8 00000000 		.4byte	0
 4638 00dc 00000000 		.4byte	0
 4639              		.section	.debug_ranges,"",%progbits
 4640              	.Ldebug_ranges0:
 4641 0000 00000000 		.4byte	.LFB104
 4642 0004 3C000000 		.4byte	.LFE104
 4643 0008 00000000 		.4byte	.LFB106
 4644 000c 44000000 		.4byte	.LFE106
 4645 0010 00000000 		.4byte	.LFB125
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 153


 4646 0014 30000000 		.4byte	.LFE125
 4647 0018 00000000 		.4byte	.LFB126
 4648 001c 30000000 		.4byte	.LFE126
 4649 0020 00000000 		.4byte	.LFB127
 4650 0024 50000000 		.4byte	.LFE127
 4651 0028 00000000 		.4byte	.LFB129
 4652 002c 18000000 		.4byte	.LFE129
 4653 0030 00000000 		.4byte	.LFB130
 4654 0034 18000000 		.4byte	.LFE130
 4655 0038 00000000 		.4byte	.LFB132
 4656 003c 54000000 		.4byte	.LFE132
 4657 0040 00000000 		.4byte	.LFB133
 4658 0044 34000000 		.4byte	.LFE133
 4659 0048 00000000 		.4byte	.LFB135
 4660 004c 1C000000 		.4byte	.LFE135
 4661 0050 00000000 		.4byte	.LFB137
 4662 0054 20000000 		.4byte	.LFE137
 4663 0058 00000000 		.4byte	.LFB139
 4664 005c 18000000 		.4byte	.LFE139
 4665 0060 00000000 		.4byte	.LFB140
 4666 0064 18000000 		.4byte	.LFE140
 4667 0068 00000000 		.4byte	.LFB142
 4668 006c 30000000 		.4byte	.LFE142
 4669 0070 00000000 		.4byte	.LFB143
 4670 0074 2C000000 		.4byte	.LFE143
 4671 0078 00000000 		.4byte	.LFB147
 4672 007c 28000000 		.4byte	.LFE147
 4673 0080 00000000 		.4byte	.LFB148
 4674 0084 E8000000 		.4byte	.LFE148
 4675 0088 00000000 		.4byte	.LFB149
 4676 008c BC000000 		.4byte	.LFE149
 4677 0090 00000000 		.4byte	.LFB150
 4678 0094 14010000 		.4byte	.LFE150
 4679 0098 00000000 		.4byte	.LFB151
 4680 009c 88000000 		.4byte	.LFE151
 4681 00a0 00000000 		.4byte	.LFB152
 4682 00a4 54000000 		.4byte	.LFE152
 4683 00a8 00000000 		.4byte	.LFB153
 4684 00ac 50000000 		.4byte	.LFE153
 4685 00b0 00000000 		.4byte	.LFB154
 4686 00b4 50010000 		.4byte	.LFE154
 4687 00b8 00000000 		.4byte	.LFB155
 4688 00bc 58000000 		.4byte	.LFE155
 4689 00c0 00000000 		.4byte	.LFB156
 4690 00c4 58000000 		.4byte	.LFE156
 4691 00c8 00000000 		.4byte	0
 4692 00cc 00000000 		.4byte	0
 4693              		.section	.debug_line,"",%progbits
 4694              	.Ldebug_line0:
 4695 0000 47060000 		.section	.debug_str,"MS",%progbits,1
 4695      0200CB02 
 4695      00000201 
 4695      FB0E0D00 
 4695      01010101 
 4696              	.LASF152:
 4697 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4697      696E7465 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 154


 4697      72727570 
 4697      74735F35 
 4697      5F495251 
 4698              	.LASF77:
 4699 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4699      735F696E 
 4699      74657272 
 4699      75707473 
 4699      5F647730 
 4700              	.LASF214:
 4701 0032 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4701      74635F73 
 4701      7973696E 
 4701      745F7400 
 4702              	.LASF40:
 4703 0042 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4703      5F696E74 
 4703      65727275 
 4703      70745F67 
 4703      70696F5F 
 4704              	.LASF281:
 4705 005b 43795F49 		.ascii	"Cy_IPC_Drv_LockAcquire\000"
 4705      50435F44 
 4705      72765F4C 
 4705      6F636B41 
 4705      63717569 
 4706              	.LASF138:
 4707 0072 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4707      6D5F315F 
 4707      696E7465 
 4707      72727570 
 4707      74735F31 
 4708              	.LASF273:
 4709 008d 64617461 		.ascii	"dataValue\000"
 4709      56616C75 
 4709      6500
 4710              	.LASF157:
 4711 0097 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4711      696E7465 
 4711      72727570 
 4711      74735F31 
 4711      305F4952 
 4712              	.LASF264:
 4713 00ae 62617365 		.ascii	"base\000"
 4713      00
 4714              	.LASF82:
 4715 00b3 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4715      735F696E 
 4715      74657272 
 4715      75707473 
 4715      5F647730 
 4716              	.LASF205:
 4717 00cf 63686172 		.ascii	"char\000"
 4717      00
 4718              	.LASF180:
 4719 00d4 49435052 		.ascii	"ICPR\000"
 4719      00
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 155


 4720              	.LASF51:
 4721 00d9 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4721      735F696E 
 4721      74657272 
 4721      75707473 
 4721      5F697063 
 4722              	.LASF298:
 4723 00f5 72657475 		.ascii	"returnStatus\000"
 4723      726E5374 
 4723      61747573 
 4723      00
 4724              	.LASF270:
 4725 0102 43795F49 		.ascii	"Cy_IPC_Drv_AcquireNotify\000"
 4725      50435F44 
 4725      72765F41 
 4725      63717569 
 4725      72654E6F 
 4726              	.LASF69:
 4727 011b 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4727      335F696E 
 4727      74657272 
 4727      7570745F 
 4727      4952516E 
 4728              	.LASF99:
 4729 0130 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4729      735F696E 
 4729      74657272 
 4729      75707473 
 4729      5F647731 
 4730              	.LASF105:
 4731 014c 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4731      735F696E 
 4731      74657272 
 4731      75707473 
 4731      5F647731 
 4732              	.LASF304:
 4733 0169 43795F49 		.ascii	"Cy_IPC_Pipe_RegisterCallback\000"
 4733      50435F50 
 4733      6970655F 
 4733      52656769 
 4733      73746572 
 4734              	.LASF302:
 4735 0186 746F4570 		.ascii	"toEp\000"
 4735      00
 4736              	.LASF261:
 4737 018b 43795F49 		.ascii	"Cy_IPC_Drv_GetIntrBaseAddr\000"
 4737      50435F44 
 4737      72765F47 
 4737      6574496E 
 4737      74724261 
 4738              	.LASF235:
 4739 01a6 63795F73 		.ascii	"cy_stc_ipc_pipe_ep_config_t\000"
 4739      74635F69 
 4739      70635F70 
 4739      6970655F 
 4739      65705F63 
 4740              	.LASF296:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 156


 4741 01c2 66726F6D 		.ascii	"fromAddr\000"
 4741      41646472 
 4741      00
 4742              	.LASF225:
 4743 01cb 636C6965 		.ascii	"clientCount\000"
 4743      6E74436F 
 4743      756E7400 
 4744              	.LASF11:
 4745 01d7 756E7369 		.ascii	"unsigned int\000"
 4745      676E6564 
 4745      20696E74 
 4745      00
 4746              	.LASF61:
 4747 01e4 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4747      735F696E 
 4747      74657272 
 4747      75707473 
 4747      5F697063 
 4748              	.LASF199:
 4749 0201 4950435F 		.ascii	"IPC_INTR_STRUCT_Type\000"
 4749      494E5452 
 4749      5F535452 
 4749      5543545F 
 4749      54797065 
 4750              	.LASF130:
 4751 0216 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4751      6D5F315F 
 4751      696E7465 
 4751      72727570 
 4751      74735F37 
 4752              	.LASF209:
 4753 0230 43595F49 		.ascii	"CY_IPC_DRV_SUCCESS\000"
 4753      50435F44 
 4753      52565F53 
 4753      55434345 
 4753      535300
 4754              	.LASF297:
 4755 0243 63616C6C 		.ascii	"callBackPtr\000"
 4755      4261636B 
 4755      50747200 
 4756              	.LASF5:
 4757 024f 5F5F696E 		.ascii	"__int32_t\000"
 4757      7433325F 
 4757      7400
 4758              	.LASF48:
 4759 0259 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4759      5F696E74 
 4759      65727275 
 4759      70745F63 
 4759      7462735F 
 4760              	.LASF272:
 4761 0272 43795F49 		.ascii	"Cy_IPC_Drv_WriteDataValue\000"
 4761      50435F44 
 4761      72765F57 
 4761      72697465 
 4761      44617461 
 4762              	.LASF45:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 157


 4763 028c 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4763      5F696E74 
 4763      65727275 
 4763      70745F6D 
 4763      63776474 
 4764              	.LASF254:
 4765 02a8 5F5F4953 		.ascii	"__ISB\000"
 4765      4200
 4766              	.LASF27:
 4767 02ae 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4767      5F696E74 
 4767      65727275 
 4767      7074735F 
 4767      6770696F 
 4768              	.LASF243:
 4769 02ca 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_NO_IPC\000"
 4769      50435F50 
 4769      4950455F 
 4769      4552524F 
 4769      525F4E4F 
 4770              	.LASF262:
 4771 02e3 69706349 		.ascii	"ipcIntrIndex\000"
 4771      6E747249 
 4771      6E646578 
 4771      00
 4772              	.LASF2:
 4773 02f0 73686F72 		.ascii	"short int\000"
 4773      7420696E 
 4773      7400
 4774              	.LASF146:
 4775 02fa 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4775      6D5F315F 
 4775      696E7465 
 4775      72727570 
 4775      74735F32 
 4776              	.LASF259:
 4777 0315 69706349 		.ascii	"ipcIndex\000"
 4777      6E646578 
 4777      00
 4778              	.LASF263:
 4779 031e 43795F49 		.ascii	"Cy_IPC_Drv_SetInterruptMask\000"
 4779      50435F44 
 4779      72765F53 
 4779      6574496E 
 4779      74657272 
 4780              	.LASF233:
 4781 033a 65704164 		.ascii	"epAddress\000"
 4781      64726573 
 4781      7300
 4782              	.LASF161:
 4783 0344 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4783      696E7465 
 4783      72727570 
 4783      74735F31 
 4783      345F4952 
 4784              	.LASF122:
 4785 035b 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 158


 4785      6D5F305F 
 4785      696E7465 
 4785      72727570 
 4785      74735F37 
 4786              	.LASF255:
 4787 0375 5F5F4453 		.ascii	"__DSB\000"
 4787      4200
 4788              	.LASF278:
 4789 037b 43795F49 		.ascii	"Cy_IPC_Drv_ExtractReleaseMask\000"
 4789      50435F44 
 4789      72765F45 
 4789      78747261 
 4789      63745265 
 4790              	.LASF196:
 4791 0399 494E5452 		.ascii	"INTR_SET\000"
 4791      5F534554 
 4791      00
 4792              	.LASF91:
 4793 03a2 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4793      735F696E 
 4793      74657272 
 4793      75707473 
 4793      5F647731 
 4794              	.LASF117:
 4795 03be 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4795      6D5F305F 
 4795      696E7465 
 4795      72727570 
 4795      74735F32 
 4796              	.LASF23:
 4797 03d8 50656E64 		.ascii	"PendSV_IRQn\000"
 4797      53565F49 
 4797      52516E00 
 4798              	.LASF191:
 4799 03e4 44415441 		.ascii	"DATA\000"
 4799      00
 4800              	.LASF193:
 4801 03e9 52455345 		.ascii	"RESERVED\000"
 4801      52564544 
 4801      00
 4802              	.LASF154:
 4803 03f2 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4803      696E7465 
 4803      72727570 
 4803      74735F37 
 4803      5F495251 
 4804              	.LASF58:
 4805 0408 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4805      735F696E 
 4805      74657272 
 4805      75707473 
 4805      5F697063 
 4806              	.LASF279:
 4807 0424 43795F49 		.ascii	"Cy_IPC_Drv_ReadMsgPtr\000"
 4807      50435F44 
 4807      72765F52 
 4807      6561644D 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 159


 4807      73675074 
 4808              	.LASF43:
 4809 043a 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4809      385F696E 
 4809      74657272 
 4809      7570745F 
 4809      4952516E 
 4810              	.LASF224:
 4811 044f 62757379 		.ascii	"busy\000"
 4811      00
 4812              	.LASF239:
 4813 0454 656E6470 		.ascii	"endpointsCallbacksArray\000"
 4813      6F696E74 
 4813      7343616C 
 4813      6C626163 
 4813      6B734172 
 4814              	.LASF18:
 4815 046c 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4815      72794D61 
 4815      6E616765 
 4815      6D656E74 
 4815      5F495251 
 4816              	.LASF140:
 4817 0482 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4817      6D5F315F 
 4817      696E7465 
 4817      72727570 
 4817      74735F31 
 4818              	.LASF149:
 4819 049d 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4819      696E7465 
 4819      72727570 
 4819      74735F32 
 4819      5F495251 
 4820              	.LASF87:
 4821 04b3 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4821      735F696E 
 4821      74657272 
 4821      75707473 
 4821      5F647730 
 4822              	.LASF14:
 4823 04d0 75696E74 		.ascii	"uint32_t\000"
 4823      33325F74 
 4823      00
 4824              	.LASF245:
 4825 04d9 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_PRIORITY\000"
 4825      50435F50 
 4825      4950455F 
 4825      4552524F 
 4825      525F4241 
 4826              	.LASF211:
 4827 04f8 63795F65 		.ascii	"cy_en_ipcdrv_status_t\000"
 4827      6E5F6970 
 4827      63647276 
 4827      5F737461 
 4827      7475735F 
 4828              	.LASF135:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 160


 4829 050e 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4829      6D5F315F 
 4829      696E7465 
 4829      72727570 
 4829      74735F31 
 4830              	.LASF318:
 4831 0529 433A5C55 		.ascii	"C:\\Users\\rober\\Desktop\\SMIW\\projekt_smiw\\CE22"
 4831      73657273 
 4831      5C726F62 
 4831      65725C44 
 4831      65736B74 
 4832 0556 33373237 		.ascii	"3727_EmWin_EInk_Display01\\CE223727_EmWin_EInk_Disp"
 4832      5F456D57 
 4832      696E5F45 
 4832      496E6B5F 
 4832      44697370 
 4833 0588 6C617930 		.ascii	"lay01.cydsn\000"
 4833      312E6379 
 4833      64736E00 
 4834              	.LASF38:
 4835 0594 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4835      5F696E74 
 4835      65727275 
 4835      7074735F 
 4835      6770696F 
 4836              	.LASF162:
 4837 05b1 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4837      696E7465 
 4837      72727570 
 4837      74735F31 
 4837      355F4952 
 4838              	.LASF260:
 4839 05c8 43795F49 		.ascii	"Cy_IPC_Drv_GetIpcBaseAddress\000"
 4839      50435F44 
 4839      72765F47 
 4839      65744970 
 4839      63426173 
 4840              	.LASF174:
 4841 05e5 49534552 		.ascii	"ISER\000"
 4841      00
 4842              	.LASF112:
 4843 05ea 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4843      735F696E 
 4843      74657272 
 4843      75707473 
 4843      5F636D30 
 4844              	.LASF206:
 4845 060a 666C6F61 		.ascii	"float\000"
 4845      7400
 4846              	.LASF79:
 4847 0610 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4847      735F696E 
 4847      74657272 
 4847      75707473 
 4847      5F647730 
 4848              	.LASF70:
 4849 062c 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 161


 4849      345F696E 
 4849      74657272 
 4849      7570745F 
 4849      4952516E 
 4850              	.LASF177:
 4851 0641 52534552 		.ascii	"RSERVED1\000"
 4851      56454431 
 4851      00
 4852              	.LASF96:
 4853 064a 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4853      735F696E 
 4853      74657272 
 4853      75707473 
 4853      5F647731 
 4854              	.LASF102:
 4855 0666 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4855      735F696E 
 4855      74657272 
 4855      75707473 
 4855      5F647731 
 4856              	.LASF169:
 4857 0683 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4857      696E7465 
 4857      72727570 
 4857      745F6D65 
 4857      645F4952 
 4858              	.LASF10:
 4859 069a 6C6F6E67 		.ascii	"long long unsigned int\000"
 4859      206C6F6E 
 4859      6720756E 
 4859      7369676E 
 4859      65642069 
 4860              	.LASF63:
 4861 06b1 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4861      735F696E 
 4861      74657272 
 4861      75707473 
 4861      5F697063 
 4862              	.LASF46:
 4863 06ce 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4863      5F696E74 
 4863      65727275 
 4863      70745F62 
 4863      61636B75 
 4864              	.LASF132:
 4865 06e9 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4865      6D5F315F 
 4865      696E7465 
 4865      72727570 
 4865      74735F39 
 4866              	.LASF269:
 4867 0703 43795F49 		.ascii	"Cy_IPC_Drv_ClearInterrupt\000"
 4867      50435F44 
 4867      72765F43 
 4867      6C656172 
 4867      496E7465 
 4868              	.LASF21:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 162


 4869 071d 53564361 		.ascii	"SVCall_IRQn\000"
 4869      6C6C5F49 
 4869      52516E00 
 4870              	.LASF236:
 4871 0729 65703043 		.ascii	"ep0ConfigData\000"
 4871      6F6E6669 
 4871      67446174 
 4871      6100
 4872              	.LASF88:
 4873 0737 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4873      735F696E 
 4873      74657272 
 4873      75707473 
 4873      5F647730 
 4874              	.LASF127:
 4875 0754 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4875      6D5F315F 
 4875      696E7465 
 4875      72727570 
 4875      74735F34 
 4876              	.LASF166:
 4877 076e 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4877      696C655F 
 4877      696E7465 
 4877      72727570 
 4877      745F4952 
 4878              	.LASF277:
 4879 0785 696E744D 		.ascii	"intMask\000"
 4879      61736B00 
 4880              	.LASF36:
 4881 078d 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4881      5F696E74 
 4881      65727275 
 4881      7074735F 
 4881      6770696F 
 4882              	.LASF271:
 4883 07aa 6E6F7469 		.ascii	"notifyEventIntr\000"
 4883      66794576 
 4883      656E7449 
 4883      6E747200 
 4884              	.LASF307:
 4885 07ba 43795F49 		.ascii	"Cy_IPC_Pipe_RegisterCallbackRel\000"
 4885      50435F50 
 4885      6970655F 
 4885      52656769 
 4885      73746572 
 4886              	.LASF280:
 4887 07da 6D736750 		.ascii	"msgPtr\000"
 4887      747200
 4888              	.LASF107:
 4889 07e1 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4889      735F696E 
 4889      74657272 
 4889      75707473 
 4889      5F666175 
 4890              	.LASF111:
 4891 07ff 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 163


 4891      735F696E 
 4891      74657272 
 4891      75707473 
 4891      5F636D30 
 4892              	.LASF103:
 4893 081f 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4893      735F696E 
 4893      74657272 
 4893      75707473 
 4893      5F647731 
 4894              	.LASF173:
 4895 083c 4952516E 		.ascii	"IRQn_Type\000"
 4895      5F547970 
 4895      6500
 4896              	.LASF84:
 4897 0846 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4897      735F696E 
 4897      74657272 
 4897      75707473 
 4897      5F647730 
 4898              	.LASF230:
 4899 0862 6970634E 		.ascii	"ipcNotifierNumber\000"
 4899      6F746966 
 4899      6965724E 
 4899      756D6265 
 4899      7200
 4900              	.LASF158:
 4901 0874 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4901      696E7465 
 4901      72727570 
 4901      74735F31 
 4901      315F4952 
 4902              	.LASF52:
 4903 088b 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4903      735F696E 
 4903      74657272 
 4903      75707473 
 4903      5F697063 
 4904              	.LASF232:
 4905 08a7 6970634E 		.ascii	"ipcNotifierMuxNumber\000"
 4905      6F746966 
 4905      6965724D 
 4905      75784E75 
 4905      6D626572 
 4906              	.LASF192:
 4907 08bc 4C4F434B 		.ascii	"LOCK_STATUS\000"
 4907      5F535441 
 4907      54555300 
 4908              	.LASF234:
 4909 08c8 6570436F 		.ascii	"epConfig\000"
 4909      6E666967 
 4909      00
 4910              	.LASF310:
 4911 08d1 636C6965 		.ascii	"clientID\000"
 4911      6E744944 
 4911      00
 4912              	.LASF223:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 164


 4913 08da 69706349 		.ascii	"ipcIntrPtr\000"
 4913      6E747250 
 4913      747200
 4914              	.LASF190:
 4915 08e5 4E4F5449 		.ascii	"NOTIFY\000"
 4915      465900
 4916              	.LASF282:
 4917 08ec 74686545 		.ascii	"theEpArray\000"
 4917      70417272 
 4917      617900
 4918              	.LASF275:
 4919 08f7 5F426F6F 		.ascii	"_Bool\000"
 4919      6C00
 4920              	.LASF128:
 4921 08fd 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4921      6D5F315F 
 4921      696E7465 
 4921      72727570 
 4921      74735F35 
 4922              	.LASF265:
 4923 0917 69706352 		.ascii	"ipcReleaseMask\000"
 4923      656C6561 
 4923      73654D61 
 4923      736B00
 4924              	.LASF305:
 4925 0926 636C6965 		.ascii	"clientId\000"
 4925      6E744964 
 4925      00
 4926              	.LASF171:
 4927 092f 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4927      5F696E74 
 4927      65727275 
 4927      70745F64 
 4927      6163735F 
 4928              	.LASF124:
 4929 0948 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4929      6D5F315F 
 4929      696E7465 
 4929      72727570 
 4929      74735F31 
 4930              	.LASF151:
 4931 0962 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4931      696E7465 
 4931      72727570 
 4931      74735F34 
 4931      5F495251 
 4932              	.LASF226:
 4933 0978 63616C6C 		.ascii	"callbackArray\000"
 4933      6261636B 
 4933      41727261 
 4933      7900
 4934              	.LASF165:
 4935 0986 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4935      6F73735F 
 4935      696E7465 
 4935      72727570 
 4935      745F7064 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 165


 4936              	.LASF144:
 4937 09a1 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4937      6D5F315F 
 4937      696E7465 
 4937      72727570 
 4937      74735F32 
 4938              	.LASF85:
 4939 09bc 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4939      735F696E 
 4939      74657272 
 4939      75707473 
 4939      5F647730 
 4940              	.LASF137:
 4941 09d9 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4941      6D5F315F 
 4941      696E7465 
 4941      72727570 
 4941      74735F31 
 4942              	.LASF34:
 4943 09f4 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4943      5F696E74 
 4943      65727275 
 4943      7074735F 
 4943      6770696F 
 4944              	.LASF195:
 4945 0a10 494E5452 		.ascii	"INTR\000"
 4945      00
 4946              	.LASF197:
 4947 0a15 494E5452 		.ascii	"INTR_MASK\000"
 4947      5F4D4153 
 4947      4B00
 4948              	.LASF81:
 4949 0a1f 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4949      735F696E 
 4949      74657272 
 4949      75707473 
 4949      5F647730 
 4950              	.LASF29:
 4951 0a3b 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4951      5F696E74 
 4951      65727275 
 4951      7074735F 
 4951      6770696F 
 4952              	.LASF35:
 4953 0a57 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4953      5F696E74 
 4953      65727275 
 4953      7074735F 
 4953      6770696F 
 4954              	.LASF90:
 4955 0a74 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4955      735F696E 
 4955      74657272 
 4955      75707473 
 4955      5F647730 
 4956              	.LASF47:
 4957 0a91 73727373 		.ascii	"srss_interrupt_IRQn\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 166


 4957      5F696E74 
 4957      65727275 
 4957      70745F49 
 4957      52516E00 
 4958              	.LASF98:
 4959 0aa5 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4959      735F696E 
 4959      74657272 
 4959      75707473 
 4959      5F647731 
 4960              	.LASF104:
 4961 0ac1 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4961      735F696E 
 4961      74657272 
 4961      75707473 
 4961      5F647731 
 4962              	.LASF290:
 4963 0ade 65704164 		.ascii	"epAddr\000"
 4963      647200
 4964              	.LASF76:
 4965 0ae5 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4965      735F696E 
 4965      74657272 
 4965      75707473 
 4965      5F647730 
 4966              	.LASF109:
 4967 0b01 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4967      735F696E 
 4967      74657272 
 4967      7570745F 
 4967      63727970 
 4968              	.LASF56:
 4969 0b1d 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4969      735F696E 
 4969      74657272 
 4969      75707473 
 4969      5F697063 
 4970              	.LASF172:
 4971 0b39 756E636F 		.ascii	"unconnected_IRQn\000"
 4971      6E6E6563 
 4971      7465645F 
 4971      4952516E 
 4971      00
 4972              	.LASF93:
 4973 0b4a 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4973      735F696E 
 4973      74657272 
 4973      75707473 
 4973      5F647731 
 4974              	.LASF313:
 4975 0b66 43795F49 		.ascii	"Cy_IPC_Pipe_EndpointPause\000"
 4975      50435F50 
 4975      6970655F 
 4975      456E6470 
 4975      6F696E74 
 4976              	.LASF170:
 4977 0b80 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 167


 4977      696E7465 
 4977      72727570 
 4977      745F6C6F 
 4977      5F495251 
 4978              	.LASF60:
 4979 0b96 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4979      735F696E 
 4979      74657272 
 4979      75707473 
 4979      5F697063 
 4980              	.LASF244:
 4981 0bb3 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_NO_INTR\000"
 4981      50435F50 
 4981      4950455F 
 4981      4552524F 
 4981      525F4E4F 
 4982              	.LASF249:
 4983 0bcd 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_SEND_BUSY\000"
 4983      50435F50 
 4983      4950455F 
 4983      4552524F 
 4983      525F5345 
 4984              	.LASF129:
 4985 0be9 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4985      6D5F315F 
 4985      696E7465 
 4985      72727570 
 4985      74735F36 
 4986              	.LASF156:
 4987 0c03 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4987      696E7465 
 4987      72727570 
 4987      74735F39 
 4987      5F495251 
 4988              	.LASF160:
 4989 0c19 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4989      696E7465 
 4989      72727570 
 4989      74735F31 
 4989      335F4952 
 4990              	.LASF12:
 4991 0c30 75696E74 		.ascii	"uint8_t\000"
 4991      385F7400 
 4992              	.LASF142:
 4993 0c38 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4993      6D5F315F 
 4993      696E7465 
 4993      72727570 
 4993      74735F31 
 4994              	.LASF212:
 4995 0c53 696E7472 		.ascii	"intrSrc\000"
 4995      53726300 
 4996              	.LASF44:
 4997 0c5b 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4997      5F696E74 
 4997      65727275 
 4997      70745F6D 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 168


 4997      63776474 
 4998              	.LASF229:
 4999 0c77 63795F73 		.ascii	"cy_stc_ipc_pipe_ep_t\000"
 4999      74635F69 
 4999      70635F70 
 4999      6970655F 
 4999      65705F74 
 5000              	.LASF42:
 5001 0c8c 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 5001      6D705F69 
 5001      6E746572 
 5001      72757074 
 5001      5F495251 
 5002              	.LASF55:
 5003 0ca2 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 5003      735F696E 
 5003      74657272 
 5003      75707473 
 5003      5F697063 
 5004              	.LASF268:
 5005 0cbe 43795F49 		.ascii	"Cy_IPC_Drv_GetInterruptStatus\000"
 5005      50435F44 
 5005      72765F47 
 5005      6574496E 
 5005      74657272 
 5006              	.LASF314:
 5007 0cdc 43795F49 		.ascii	"Cy_IPC_Pipe_EndpointResume\000"
 5007      50435F50 
 5007      6970655F 
 5007      456E6470 
 5007      6F696E74 
 5008              	.LASF293:
 5009 0cf7 6570496E 		.ascii	"epInterrupt\000"
 5009      74657272 
 5009      75707400 
 5010              	.LASF216:
 5011 0d03 63795F69 		.ascii	"cy_ipc_pipe_relcallback_ptr_t\000"
 5011      70635F70 
 5011      6970655F 
 5011      72656C63 
 5011      616C6C62 
 5012              	.LASF9:
 5013 0d21 6C6F6E67 		.ascii	"long long int\000"
 5013      206C6F6E 
 5013      6720696E 
 5013      7400
 5014              	.LASF252:
 5015 0d2f 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_CLIENT\000"
 5015      50435F50 
 5015      4950455F 
 5015      4552524F 
 5015      525F4241 
 5016              	.LASF201:
 5017 0d4c 494E5452 		.ascii	"INTR_STRUCT\000"
 5017      5F535452 
 5017      55435400 
 5018              	.LASF188:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 169


 5019 0d58 41435155 		.ascii	"ACQUIRE\000"
 5019      49524500 
 5020              	.LASF116:
 5021 0d60 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 5021      6D5F305F 
 5021      696E7465 
 5021      72727570 
 5021      74735F31 
 5022              	.LASF71:
 5023 0d7a 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5023      355F696E 
 5023      74657272 
 5023      7570745F 
 5023      4952516E 
 5024              	.LASF311:
 5025 0d8f 73686164 		.ascii	"shadowIntr\000"
 5025      6F77496E 
 5025      747200
 5026              	.LASF65:
 5027 0d9a 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5027      735F696E 
 5027      74657272 
 5027      75707473 
 5027      5F697063 
 5028              	.LASF267:
 5029 0db7 43795F49 		.ascii	"Cy_IPC_Drv_GetInterruptStatusMasked\000"
 5029      50435F44 
 5029      72765F47 
 5029      6574496E 
 5029      74657272 
 5030              	.LASF301:
 5031 0ddb 66726F6D 		.ascii	"fromEp\000"
 5031      457000
 5032              	.LASF19:
 5033 0de2 42757346 		.ascii	"BusFault_IRQn\000"
 5033      61756C74 
 5033      5F495251 
 5033      6E00
 5034              	.LASF238:
 5035 0df0 656E6470 		.ascii	"endpointClientsCount\000"
 5035      6F696E74 
 5035      436C6965 
 5035      6E747343 
 5035      6F756E74 
 5036              	.LASF220:
 5037 0e05 70697065 		.ascii	"pipeIntMask\000"
 5037      496E744D 
 5037      61736B00 
 5038              	.LASF148:
 5039 0e11 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5039      696E7465 
 5039      72727570 
 5039      74735F31 
 5039      5F495251 
 5040              	.LASF287:
 5041 0e27 6570436F 		.ascii	"epConfigDataA\000"
 5041      6E666967 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 170


 5041      44617461 
 5041      4100
 5042              	.LASF288:
 5043 0e35 6570436F 		.ascii	"epConfigDataB\000"
 5043      6E666967 
 5043      44617461 
 5043      4200
 5044              	.LASF168:
 5045 0e43 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5045      696E7465 
 5045      72727570 
 5045      745F6869 
 5045      5F495251 
 5046              	.LASF67:
 5047 0e59 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5047      315F696E 
 5047      74657272 
 5047      7570745F 
 5047      4952516E 
 5048              	.LASF134:
 5049 0e6e 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5049      6D5F315F 
 5049      696E7465 
 5049      72727570 
 5049      74735F31 
 5050              	.LASF31:
 5051 0e89 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 5051      5F696E74 
 5051      65727275 
 5051      7074735F 
 5051      6770696F 
 5052              	.LASF286:
 5053 0ea5 6970635F 		.ascii	"ipc_intr_cypipeConfig\000"
 5053      696E7472 
 5053      5F637970 
 5053      69706543 
 5053      6F6E6669 
 5054              	.LASF189:
 5055 0ebb 52454C45 		.ascii	"RELEASE\000"
 5055      41534500 
 5056              	.LASF231:
 5057 0ec3 6970634E 		.ascii	"ipcNotifierPriority\000"
 5057      6F746966 
 5057      69657250 
 5057      72696F72 
 5057      69747900 
 5058              	.LASF257:
 5059 0ed7 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 5059      49435F44 
 5059      69736162 
 5059      6C654952 
 5059      5100
 5060              	.LASF100:
 5061 0ee9 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 5061      735F696E 
 5061      74657272 
 5061      75707473 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 171


 5061      5F647731 
 5062              	.LASF164:
 5063 0f05 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 5063      6F73735F 
 5063      696E7465 
 5063      72727570 
 5063      745F6932 
 5064              	.LASF78:
 5065 0f20 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5065      735F696E 
 5065      74657272 
 5065      75707473 
 5065      5F647730 
 5066              	.LASF26:
 5067 0f3c 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5067      5F696E74 
 5067      65727275 
 5067      7074735F 
 5067      6770696F 
 5068              	.LASF303:
 5069 0f58 43795F49 		.ascii	"Cy_IPC_Pipe_SendMessage\000"
 5069      50435F50 
 5069      6970655F 
 5069      53656E64 
 5069      4D657373 
 5070              	.LASF222:
 5071 0f70 69706350 		.ascii	"ipcPtr\000"
 5071      747200
 5072              	.LASF95:
 5073 0f77 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5073      735F696E 
 5073      74657272 
 5073      75707473 
 5073      5F647731 
 5074              	.LASF101:
 5075 0f93 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5075      735F696E 
 5075      74657272 
 5075      75707473 
 5075      5F647731 
 5076              	.LASF121:
 5077 0fb0 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5077      6D5F305F 
 5077      696E7465 
 5077      72727570 
 5077      74735F36 
 5078              	.LASF194:
 5079 0fca 4950435F 		.ascii	"IPC_STRUCT_Type\000"
 5079      53545255 
 5079      43545F54 
 5079      79706500 
 5080              	.LASF50:
 5081 0fda 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5081      735F696E 
 5081      74657272 
 5081      75707473 
 5081      5F697063 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 172


 5082              	.LASF131:
 5083 0ff6 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5083      6D5F315F 
 5083      696E7465 
 5083      72727570 
 5083      74735F38 
 5084              	.LASF208:
 5085 1010 6C6F6E67 		.ascii	"long double\000"
 5085      20646F75 
 5085      626C6500 
 5086              	.LASF266:
 5087 101c 69706341 		.ascii	"ipcAcquireMask\000"
 5087      63717569 
 5087      72654D61 
 5087      736B00
 5088              	.LASF258:
 5089 102b 4952516E 		.ascii	"IRQn\000"
 5089      00
 5090              	.LASF306:
 5091 1030 74686973 		.ascii	"thisEp\000"
 5091      457000
 5092              	.LASF114:
 5093 1037 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5093      735F696E 
 5093      74657272 
 5093      75707473 
 5093      5F636D34 
 5094              	.LASF126:
 5095 1057 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5095      6D5F315F 
 5095      696E7465 
 5095      72727570 
 5095      74735F33 
 5096              	.LASF153:
 5097 1071 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5097      696E7465 
 5097      72727570 
 5097      74735F36 
 5097      5F495251 
 5098              	.LASF185:
 5099 1087 53544952 		.ascii	"STIR\000"
 5099      00
 5100              	.LASF139:
 5101 108c 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5101      6D5F315F 
 5101      696E7465 
 5101      72727570 
 5101      74735F31 
 5102              	.LASF57:
 5103 10a7 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5103      735F696E 
 5103      74657272 
 5103      75707473 
 5103      5F697063 
 5104              	.LASF285:
 5105 10c3 636F6E66 		.ascii	"config\000"
 5105      696700
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 173


 5106              	.LASF242:
 5107 10ca 43595F49 		.ascii	"CY_IPC_PIPE_SUCCESS\000"
 5107      50435F50 
 5107      4950455F 
 5107      53554343 
 5107      45535300 
 5108              	.LASF289:
 5109 10de 43795F49 		.ascii	"Cy_IPC_Pipe_EndpointInit\000"
 5109      50435F50 
 5109      6970655F 
 5109      456E6470 
 5109      6F696E74 
 5110              	.LASF292:
 5111 10f7 6362436E 		.ascii	"cbCnt\000"
 5111      7400
 5112              	.LASF250:
 5113 10fd 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_NO_MESSAGE\000"
 5113      50435F50 
 5113      4950455F 
 5113      4552524F 
 5113      525F4E4F 
 5114              	.LASF175:
 5115 111a 52455345 		.ascii	"RESERVED0\000"
 5115      52564544 
 5115      3000
 5116              	.LASF241:
 5117 1124 63795F73 		.ascii	"cy_stc_ipc_pipe_config_t\000"
 5117      74635F69 
 5117      70635F70 
 5117      6970655F 
 5117      636F6E66 
 5118              	.LASF179:
 5119 113d 52455345 		.ascii	"RESERVED2\000"
 5119      52564544 
 5119      3200
 5120              	.LASF181:
 5121 1147 52455345 		.ascii	"RESERVED3\000"
 5121      52564544 
 5121      3300
 5122              	.LASF183:
 5123 1151 52455345 		.ascii	"RESERVED4\000"
 5123      52564544 
 5123      3400
 5124              	.LASF184:
 5125 115b 52455345 		.ascii	"RESERVED5\000"
 5125      52564544 
 5125      3500
 5126              	.LASF37:
 5127 1165 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5127      5F696E74 
 5127      65727275 
 5127      7074735F 
 5127      6770696F 
 5128              	.LASF49:
 5129 1182 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5129      735F696E 
 5129      74657272 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 174


 5129      7570745F 
 5129      4952516E 
 5130              	.LASF218:
 5131 1197 69706343 		.ascii	"ipcChan\000"
 5131      68616E00 
 5132              	.LASF295:
 5133 119f 746F4164 		.ascii	"toAddr\000"
 5133      647200
 5134              	.LASF6:
 5135 11a6 6C6F6E67 		.ascii	"long int\000"
 5135      20696E74 
 5135      00
 5136              	.LASF106:
 5137 11af 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5137      735F696E 
 5137      74657272 
 5137      75707473 
 5137      5F647731 
 5138              	.LASF319:
 5139 11cc 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5139      52784275 
 5139      66666572 
 5139      00
 5140              	.LASF16:
 5141 11d9 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5141      61736B61 
 5141      626C6549 
 5141      6E745F49 
 5141      52516E00 
 5142              	.LASF143:
 5143 11ed 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5143      6D5F315F 
 5143      696E7465 
 5143      72727570 
 5143      74735F32 
 5144              	.LASF72:
 5145 1208 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5145      365F696E 
 5145      74657272 
 5145      7570745F 
 5145      4952516E 
 5146              	.LASF167:
 5147 121d 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5147      5F696E74 
 5147      65727275 
 5147      70745F49 
 5147      52516E00 
 5148              	.LASF276:
 5149 1231 43795F49 		.ascii	"Cy_IPC_Drv_ExtractAcquireMask\000"
 5149      50435F44 
 5149      72765F45 
 5149      78747261 
 5149      63744163 
 5150              	.LASF204:
 5151 124f 63686172 		.ascii	"char_t\000"
 5151      5F7400
 5152              	.LASF237:
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 175


 5153 1256 65703143 		.ascii	"ep1ConfigData\000"
 5153      6F6E6669 
 5153      67446174 
 5153      6100
 5154              	.LASF62:
 5155 1264 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5155      735F696E 
 5155      74657272 
 5155      75707473 
 5155      5F697063 
 5156              	.LASF39:
 5157 1281 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5157      5F696E74 
 5157      65727275 
 5157      7074735F 
 5157      6770696F 
 5158              	.LASF315:
 5159 129e 63795F69 		.ascii	"cy_ipc_pipe_epArray\000"
 5159      70635F70 
 5159      6970655F 
 5159      65704172 
 5159      72617900 
 5160              	.LASF221:
 5161 12b2 70697065 		.ascii	"pipeIntrSrc\000"
 5161      496E7472 
 5161      53726300 
 5162              	.LASF308:
 5163 12be 43795F49 		.ascii	"Cy_IPC_Pipe_ExecuteCallback\000"
 5163      50435F50 
 5163      6970655F 
 5163      45786563 
 5163      75746543 
 5164              	.LASF317:
 5165 12da 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 5165      72617465 
 5165      645F536F 
 5165      75726365 
 5165      5C50536F 
 5166 1308 6970635C 		.ascii	"ipc\\cy_ipc_pipe.c\000"
 5166      63795F69 
 5166      70635F70 
 5166      6970652E 
 5166      6300
 5167              	.LASF33:
 5168 131a 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5168      5F696E74 
 5168      65727275 
 5168      7074735F 
 5168      6770696F 
 5169              	.LASF299:
 5170 1336 72656C65 		.ascii	"releaseMask\000"
 5170      6173654D 
 5170      61736B00 
 5171              	.LASF68:
 5172 1342 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5172      325F696E 
 5172      74657272 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 176


 5172      7570745F 
 5172      4952516E 
 5173              	.LASF187:
 5174 1357 4E564943 		.ascii	"NVIC_Type\000"
 5174      5F547970 
 5174      6500
 5175              	.LASF284:
 5176 1361 43795F49 		.ascii	"Cy_IPC_Pipe_Init\000"
 5176      50435F50 
 5176      6970655F 
 5176      496E6974 
 5176      00
 5177              	.LASF28:
 5178 1372 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5178      5F696E74 
 5178      65727275 
 5178      7074735F 
 5178      6770696F 
 5179              	.LASF89:
 5180 138e 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5180      735F696E 
 5180      74657272 
 5180      75707473 
 5180      5F647730 
 5181              	.LASF97:
 5182 13ab 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5182      735F696E 
 5182      74657272 
 5182      75707473 
 5182      5F647731 
 5183              	.LASF145:
 5184 13c7 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5184      6D5F315F 
 5184      696E7465 
 5184      72727570 
 5184      74735F32 
 5185              	.LASF198:
 5186 13e2 494E5452 		.ascii	"INTR_MASKED\000"
 5186      5F4D4153 
 5186      4B454400 
 5187              	.LASF75:
 5188 13ee 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5188      735F696E 
 5188      74657272 
 5188      75707473 
 5188      5F647730 
 5189              	.LASF246:
 5190 140a 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_HANDLE\000"
 5190      50435F50 
 5190      4950455F 
 5190      4552524F 
 5190      525F4241 
 5191              	.LASF213:
 5192 1427 696E7472 		.ascii	"intrPriority\000"
 5192      5072696F 
 5192      72697479 
 5192      00
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 177


 5193              	.LASF159:
 5194 1434 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5194      696E7465 
 5194      72727570 
 5194      74735F31 
 5194      325F4952 
 5195              	.LASF24:
 5196 144b 53797354 		.ascii	"SysTick_IRQn\000"
 5196      69636B5F 
 5196      4952516E 
 5196      00
 5197              	.LASF186:
 5198 1458 73697A65 		.ascii	"sizetype\000"
 5198      74797065 
 5198      00
 5199              	.LASF92:
 5200 1461 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5200      735F696E 
 5200      74657272 
 5200      75707473 
 5200      5F647731 
 5201              	.LASF8:
 5202 147d 6C6F6E67 		.ascii	"long unsigned int\000"
 5202      20756E73 
 5202      69676E65 
 5202      6420696E 
 5202      7400
 5203              	.LASF118:
 5204 148f 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5204      6D5F305F 
 5204      696E7465 
 5204      72727570 
 5204      74735F33 
 5205              	.LASF13:
 5206 14a9 696E7433 		.ascii	"int32_t\000"
 5206      325F7400 
 5207              	.LASF210:
 5208 14b1 43595F49 		.ascii	"CY_IPC_DRV_ERROR\000"
 5208      50435F44 
 5208      52565F45 
 5208      52524F52 
 5208      00
 5209              	.LASF155:
 5210 14c2 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 5210      696E7465 
 5210      72727570 
 5210      74735F38 
 5210      5F495251 
 5211              	.LASF227:
 5212 14d8 72656C65 		.ascii	"releaseCallbackPtr\000"
 5212      61736543 
 5212      616C6C62 
 5212      61636B50 
 5212      747200
 5213              	.LASF219:
 5214 14eb 696E7472 		.ascii	"intrChan\000"
 5214      4368616E 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 178


 5214      00
 5215              	.LASF256:
 5216 14f4 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5216      49435F45 
 5216      6E61626C 
 5216      65495251 
 5216      00
 5217              	.LASF141:
 5218 1505 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5218      6D5F315F 
 5218      696E7465 
 5218      72727570 
 5218      74735F31 
 5219              	.LASF22:
 5220 1520 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5220      674D6F6E 
 5220      69746F72 
 5220      5F495251 
 5220      6E00
 5221              	.LASF291:
 5222 1532 63624172 		.ascii	"cbArray\000"
 5222      72617900 
 5223              	.LASF20:
 5224 153a 55736167 		.ascii	"UsageFault_IRQn\000"
 5224      65466175 
 5224      6C745F49 
 5224      52516E00 
 5225              	.LASF123:
 5226 154a 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5226      6D5F315F 
 5226      696E7465 
 5226      72727570 
 5226      74735F30 
 5227              	.LASF150:
 5228 1564 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5228      696E7465 
 5228      72727570 
 5228      74735F33 
 5228      5F495251 
 5229              	.LASF1:
 5230 157a 756E7369 		.ascii	"unsigned char\000"
 5230      676E6564 
 5230      20636861 
 5230      7200
 5231              	.LASF7:
 5232 1588 5F5F7569 		.ascii	"__uint32_t\000"
 5232      6E743332 
 5232      5F7400
 5233              	.LASF203:
 5234 1593 63795F69 		.ascii	"cy_israddress\000"
 5234      73726164 
 5234      64726573 
 5234      7300
 5235              	.LASF240:
 5236 15a1 75736572 		.ascii	"userPipeIsrHandler\000"
 5236      50697065 
 5236      49737248 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 179


 5236      616E646C 
 5236      657200
 5237              	.LASF136:
 5238 15b4 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5238      6D5F315F 
 5238      696E7465 
 5238      72727570 
 5238      74735F31 
 5239              	.LASF66:
 5240 15cf 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 5240      305F696E 
 5240      74657272 
 5240      7570745F 
 5240      4952516E 
 5241              	.LASF54:
 5242 15e4 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 5242      735F696E 
 5242      74657272 
 5242      75707473 
 5242      5F697063 
 5243              	.LASF119:
 5244 1600 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 5244      6D5F305F 
 5244      696E7465 
 5244      72727570 
 5244      74735F34 
 5245              	.LASF80:
 5246 161a 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5246      735F696E 
 5246      74657272 
 5246      75707473 
 5246      5F647730 
 5247              	.LASF178:
 5248 1636 49535052 		.ascii	"ISPR\000"
 5248      00
 5249              	.LASF217:
 5250 163b 63795F69 		.ascii	"cy_ipc_pipe_callback_array_ptr_t\000"
 5250      70635F70 
 5250      6970655F 
 5250      63616C6C 
 5250      6261636B 
 5251              	.LASF176:
 5252 165c 49434552 		.ascii	"ICER\000"
 5252      00
 5253              	.LASF182:
 5254 1661 49414252 		.ascii	"IABR\000"
 5254      00
 5255              	.LASF41:
 5256 1666 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5256      5F696E74 
 5256      65727275 
 5256      70745F76 
 5256      64645F49 
 5257              	.LASF4:
 5258 167e 5F5F7569 		.ascii	"__uint8_t\000"
 5258      6E74385F 
 5258      7400
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 180


 5259              	.LASF64:
 5260 1688 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5260      735F696E 
 5260      74657272 
 5260      75707473 
 5260      5F697063 
 5261              	.LASF15:
 5262 16a5 52657365 		.ascii	"Reset_IRQn\000"
 5262      745F4952 
 5262      516E00
 5263              	.LASF309:
 5264 16b0 43795F49 		.ascii	"Cy_IPC_Pipe_ExecCallback\000"
 5264      50435F50 
 5264      6970655F 
 5264      45786563 
 5264      43616C6C 
 5265              	.LASF110:
 5266 16c9 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 5266      735F696E 
 5266      74657272 
 5266      7570745F 
 5266      666D5F49 
 5267              	.LASF247:
 5268 16e1 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_ID\000"
 5268      50435F50 
 5268      4950455F 
 5268      4552524F 
 5268      525F4241 
 5269              	.LASF83:
 5270 16fa 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5270      735F696E 
 5270      74657272 
 5270      75707473 
 5270      5F647730 
 5271              	.LASF17:
 5272 1716 48617264 		.ascii	"HardFault_IRQn\000"
 5272      4661756C 
 5272      745F4952 
 5272      516E00
 5273              	.LASF0:
 5274 1725 7369676E 		.ascii	"signed char\000"
 5274      65642063 
 5274      68617200 
 5275              	.LASF163:
 5276 1731 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5276      5F696E74 
 5276      65727275 
 5276      70745F73 
 5276      61725F49 
 5277              	.LASF147:
 5278 1749 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5278      696E7465 
 5278      72727570 
 5278      74735F30 
 5278      5F495251 
 5279              	.LASF248:
 5280 175f 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_DIR_ERROR\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 181


 5280      50435F50 
 5280      4950455F 
 5280      4552524F 
 5280      525F4449 
 5281              	.LASF3:
 5282 177b 73686F72 		.ascii	"short unsigned int\000"
 5282      7420756E 
 5282      7369676E 
 5282      65642069 
 5282      6E7400
 5283              	.LASF253:
 5284 178e 63795F65 		.ascii	"cy_en_ipc_pipe_status_t\000"
 5284      6E5F6970 
 5284      635F7069 
 5284      70655F73 
 5284      74617475 
 5285              	.LASF228:
 5286 17a6 64656661 		.ascii	"defaultReleaseCallbackPtr\000"
 5286      756C7452 
 5286      656C6561 
 5286      73654361 
 5286      6C6C6261 
 5287              	.LASF30:
 5288 17c0 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5288      5F696E74 
 5288      65727275 
 5288      7074735F 
 5288      6770696F 
 5289              	.LASF59:
 5290 17dc 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5290      735F696E 
 5290      74657272 
 5290      75707473 
 5290      5F697063 
 5291              	.LASF312:
 5292 17f8 63616C6C 		.ascii	"callbackPtr\000"
 5292      6261636B 
 5292      50747200 
 5293              	.LASF74:
 5294 1804 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5294      696E7465 
 5294      72727570 
 5294      745F4952 
 5294      516E00
 5295              	.LASF108:
 5296 1817 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5296      735F696E 
 5296      74657272 
 5296      75707473 
 5296      5F666175 
 5297              	.LASF207:
 5298 1835 646F7562 		.ascii	"double\000"
 5298      6C6500
 5299              	.LASF25:
 5300 183c 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5300      5F696E74 
 5300      65727275 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 182


 5300      7074735F 
 5300      6770696F 
 5301              	.LASF133:
 5302 1858 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5302      6D5F315F 
 5302      696E7465 
 5302      72727570 
 5302      74735F31 
 5303              	.LASF86:
 5304 1873 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5304      735F696E 
 5304      74657272 
 5304      75707473 
 5304      5F647730 
 5305              	.LASF32:
 5306 1890 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 5306      5F696E74 
 5306      65727275 
 5306      7074735F 
 5306      6770696F 
 5307              	.LASF283:
 5308 18ac 43795F49 		.ascii	"Cy_IPC_Pipe_Config\000"
 5308      50435F50 
 5308      6970655F 
 5308      436F6E66 
 5308      696700
 5309              	.LASF94:
 5310 18bf 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5310      735F696E 
 5310      74657272 
 5310      75707473 
 5310      5F647731 
 5311              	.LASF120:
 5312 18db 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5312      6D5F305F 
 5312      696E7465 
 5312      72727570 
 5312      74735F35 
 5313              	.LASF251:
 5314 18f5 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_CPU\000"
 5314      50435F50 
 5314      4950455F 
 5314      4552524F 
 5314      525F4241 
 5315              	.LASF316:
 5316 190f 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 5316      43313120 
 5316      352E342E 
 5316      31203230 
 5316      31363036 
 5317 1942 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 5317      20726576 
 5317      6973696F 
 5317      6E203233 
 5317      37373135 
 5318 1975 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -O0 -ffunction-s"
 5318      70202D6D 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 183


 5318      6670753D 
 5318      66707634 
 5318      2D73702D 
 5319 19a8 65637469 		.ascii	"ections -ffat-lto-objects\000"
 5319      6F6E7320 
 5319      2D666661 
 5319      742D6C74 
 5319      6F2D6F62 
 5320              	.LASF294:
 5321 19c2 656E6470 		.ascii	"endpoint\000"
 5321      6F696E74 
 5321      00
 5322              	.LASF215:
 5323 19cb 63795F69 		.ascii	"cy_ipc_pipe_callback_ptr_t\000"
 5323      70635F70 
 5323      6970655F 
 5323      63616C6C 
 5323      6261636B 
 5324              	.LASF274:
 5325 19e6 43795F49 		.ascii	"Cy_IPC_Drv_IsLockAcquired\000"
 5325      50435F44 
 5325      72765F49 
 5325      734C6F63 
 5325      6B416371 
 5326              	.LASF202:
 5327 1a00 4950435F 		.ascii	"IPC_Type\000"
 5327      54797065 
 5327      00
 5328              	.LASF200:
 5329 1a09 53545255 		.ascii	"STRUCT\000"
 5329      435400
 5330              	.LASF300:
 5331 1a10 6E6F7469 		.ascii	"notifyMask\000"
 5331      66794D61 
 5331      736B00
 5332              	.LASF115:
 5333 1a1b 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5333      6D5F305F 
 5333      696E7465 
 5333      72727570 
 5333      74735F30 
 5334              	.LASF53:
 5335 1a35 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5335      735F696E 
 5335      74657272 
 5335      75707473 
 5335      5F697063 
 5336              	.LASF73:
 5337 1a51 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5337      375F696E 
 5337      74657272 
 5337      7570745F 
 5337      4952516E 
 5338              	.LASF113:
 5339 1a66 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5339      735F696E 
 5339      74657272 
ARM GAS  C:\Users\rober\AppData\Local\Temp\cchaSdqa.s 			page 184


 5339      75707473 
 5339      5F636D34 
 5340              	.LASF125:
 5341 1a86 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5341      6D5F315F 
 5341      696E7465 
 5341      72727570 
 5341      74735F32 
 5342              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
