
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.086760                       # Number of seconds simulated
sim_ticks                                1086759658500                       # Number of ticks simulated
final_tick                               1086759658500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 426977                       # Simulator instruction rate (inst/s)
host_op_rate                                   623771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              928043245                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656032                       # Number of bytes of host memory used
host_seconds                                  1171.02                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           65408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48684352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48749760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        65408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25482880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25482880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           760693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              761715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        398170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             398170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           44797717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44857904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23448496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23448496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23448496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          44797717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68306400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      761715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     398170                       # Number of write requests accepted
system.mem_ctrls.readBursts                    761715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   398170                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48572352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  177408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25464320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48749760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25482880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2772                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   275                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27705                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1086726307500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                761715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               398170                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  750358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       589250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.645604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.251922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.239749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       407179     69.10%     69.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118955     20.19%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27284      4.63%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9809      1.66%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12238      2.08%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2207      0.37%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1695      0.29%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1548      0.26%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8335      1.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       589250                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.034517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.146431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.300527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        22966     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22974                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.318708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.291951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7640     33.25%     33.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              638      2.78%     36.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14435     62.83%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              256      1.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22974                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  24400670500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             38630851750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3794715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32150.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50900.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   357455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  210118                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     936925.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2066630160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1098439980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2658793200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1031002200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42984848400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          22055375940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1764506400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    133489835580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     51674366400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     150454673760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           409291974960                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            376.616826                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1033749960250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2772328750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18241336000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 606457963500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 134567534250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   31978802500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 292741693500                       # Time in different power states
system.mem_ctrls_1.actEnergy               2140614840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1137763770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2760059820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1045931400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         44456911200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          22615746360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1840457280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    138358764180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     53162980320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     146822899845                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           414355289235                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            381.275918                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1032307590250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2900485750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18866286000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 590477986750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 138445945000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   32648158500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 303420796500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2173519317                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2173519317                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2934491                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.238788                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293049954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2935515                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.829145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3746918500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.238788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         298920984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        298920984                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    223729766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223729766                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69320188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69320188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293049954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293049954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293049954                       # number of overall hits
system.cpu.dcache.overall_hits::total       293049954                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2200608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2200608                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       718523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       718523                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2919131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2919131                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2935515                       # number of overall misses
system.cpu.dcache.overall_misses::total       2935515                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  68854986500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68854986500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  37198074000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37198074000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 106053060500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 106053060500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 106053060500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 106053060500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009740                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010259                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009918                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31289.073974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31289.073974                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51770.192464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51770.192464                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36330.353280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36330.353280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36127.582554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36127.582554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       297463                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5020                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.255578                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1460214                       # number of writebacks
system.cpu.dcache.writebacks::total           1460214                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2200608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2200608                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       718523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       718523                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2919131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2919131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2935515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2935515                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  66654378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66654378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  36479551000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36479551000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1402050996                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1402050996                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 103133929500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 103133929500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 104535980496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 104535980496                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009918                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009918                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30289.073974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30289.073974                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50770.192464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50770.192464                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85574.401611                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85574.401611                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 35330.353280                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35330.353280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 35610.780560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35610.780560                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               738                       # number of replacements
system.cpu.icache.tags.tagsinuse           415.183667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396664                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1198                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          573786.864775                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   415.183667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.810906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.810906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687399060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687399060                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396664                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396664                       # number of overall hits
system.cpu.icache.overall_hits::total       687396664                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1198                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1198                       # number of overall misses
system.cpu.icache.overall_misses::total          1198                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    102360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102360000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    102360000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102360000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    102360000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102360000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 85442.404007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85442.404007                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 85442.404007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85442.404007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 85442.404007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85442.404007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          738                       # number of writebacks
system.cpu.icache.writebacks::total               738                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1198                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1198                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1198                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1198                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1198                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1198                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    101162000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101162000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    101162000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101162000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    101162000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101162000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84442.404007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84442.404007                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84442.404007                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84442.404007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84442.404007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84442.404007                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    792601                       # number of replacements
system.l2.tags.tagsinuse                 16328.504968                       # Cycle average of tags in use
system.l2.tags.total_refs                     5019968                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    808985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.205267                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4863543000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      314.709604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.785034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16009.010329                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.977112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996613                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16043                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6680926                       # Number of tag accesses
system.l2.tags.data_accesses                  6680926                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1460214                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1460214                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          738                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              738                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             404369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                404369                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                176                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1770453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1770453                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   176                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2174822                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2174998                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  176                       # number of overall hits
system.l2.overall_hits::cpu.data              2174822                       # number of overall hits
system.l2.overall_hits::total                 2174998                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           314154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              314154                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1022                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1022                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       446539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          446539                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1022                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              760693                       # number of demand (read+write) misses
system.l2.demand_misses::total                 761715                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1022                       # number of overall misses
system.l2.overall_misses::cpu.data             760693                       # number of overall misses
system.l2.overall_misses::total                761715                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  31155857000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31155857000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     97513500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97513500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  46139476500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46139476500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      97513500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   77295333500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77392847000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     97513500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  77295333500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77392847000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1460214                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1460214                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          738                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          738                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         718523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            718523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2216992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2216992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1198                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2935515                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2936713                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1198                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2935515                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2936713                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.437222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437222                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.853088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.853088                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.201417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.201417                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.853088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.259134                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.259377                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.853088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.259134                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.259377                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99173.835125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99173.835125                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95414.383562                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95414.383562                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103326.868426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103326.868426                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95414.383562                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101611.732328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101603.417289                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95414.383562                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101611.732328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101603.417289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               398170                       # number of writebacks
system.l2.writebacks::total                    398170                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        42988                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         42988                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       314154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         314154                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1022                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       446539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       446539                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         760693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            761715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        760693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           761715                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  28014317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28014317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     87293500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87293500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  41674086500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41674086500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     87293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  69688403500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69775697000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     87293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  69688403500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69775697000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.437222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.853088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.853088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.201417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.201417                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.853088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.259134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.259377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.853088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.259134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.259377                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89173.835125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89173.835125                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85414.383562                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85414.383562                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93326.868426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93326.868426                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85414.383562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91611.732328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91603.417289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85414.383562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91611.732328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91603.417289                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1506628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       744913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             447561                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       398170                       # Transaction distribution
system.membus.trans_dist::CleanEvict           346743                       # Transaction distribution
system.membus.trans_dist::ReadExReq            314154                       # Transaction distribution
system.membus.trans_dist::ReadExResp           314154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        447561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2268343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2268343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2268343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74232640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74232640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74232640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            761715                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  761715    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              761715                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3107451500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4120939000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5871942                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2935229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          90676                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        90676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1086759658500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2218190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1858384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          738                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1868708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           718523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          718523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1198                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2216992                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8805521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8808655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       123904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    281326656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              281450560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          792601                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25482880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3729314                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024315                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.154024                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3638637     97.57%     97.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90677      2.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3729314                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4396923000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1797000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4403272500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
