Analysis & Synthesis report for BigBrother
Tue Jan 13 19:59:49 2026
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|state
 12. State Machine - |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|state
 13. State Machine - |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|state_reg
 14. State Machine - |BigBrother|top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_uve1:auto_generated
 21. Source assignments for vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_uve1:auto_generated|altsyncram_1ji1:altsyncram1
 22. Source assignments for vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_use1:auto_generated
 23. Source assignments for vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_use1:auto_generated|altsyncram_1gi1:altsyncram1
 24. Source assignments for fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0|altsyncram_iim1:auto_generated
 25. Source assignments for top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0|altsyncram_q0h1:auto_generated
 26. Source assignments for lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated
 27. Source assignments for fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0|altsyncram_n881:auto_generated
 28. Parameter Settings for User Entity Instance: top_audio:u_top_audio|audio_pll:u_pll|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer
 30. Parameter Settings for User Entity Instance: fft_top:u_fft_top|fft_working_ram:u_fft_working_ram
 31. Parameter Settings for User Entity Instance: fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom
 32. Parameter Settings for User Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly
 33. Parameter Settings for User Entity Instance: fft_top:u_fft_top|magnitude_approximator:u_magnitude_approximator
 34. Parameter Settings for User Entity Instance: fft_top:u_fft_top|fft_controller:u_fft_controller
 35. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top
 36. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top
 37. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem
 38. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display
 39. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller
 40. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core
 41. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut
 42. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|mixer:u_mixer
 43. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|lp_cic_filter:u_lp_cic_filter
 44. Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|cordic:u_cordic
 45. Parameter Settings for User Entity Instance: vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer
 46. Parameter Settings for User Entity Instance: vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer
 47. Parameter Settings for Inferred Entity Instance: vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0
 48. Parameter Settings for Inferred Entity Instance: vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0
 49. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0
 50. Parameter Settings for Inferred Entity Instance: top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0
 51. Parameter Settings for Inferred Entity Instance: lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0
 52. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0
 53. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult1
 54. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: lockin_math_top:u_lockin_math_top|cordic:u_cordic|lpm_add_sub:Add4
 56. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult2
 57. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult3
 58. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult0
 59. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult1
 60. Parameter Settings for Inferred Entity Instance: lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult1
 62. altpll Parameter Settings by Entity Instance
 63. altsyncram Parameter Settings by Entity Instance
 64. lpm_mult Parameter Settings by Entity Instance
 65. Port Connectivity Checks: "fft_top:u_fft_top"
 66. Port Connectivity Checks: "top_audio:u_top_audio|audio_pll:u_pll"
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages
 69. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 13 19:59:49 2026           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; BigBrother                                      ;
; Top-level Entity Name              ; BigBrother                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,409                                           ;
;     Total combinational functions  ; 4,258                                           ;
;     Dedicated logic registers      ; 1,959                                           ;
; Total registers                    ; 1959                                            ;
; Total pins                         ; 149                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 107,520                                         ;
; Embedded Multiplier 9-bit elements ; 38                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; BigBrother         ; BigBrother         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                             ; Library ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; ../BigBrother.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v                                                   ;         ;
; ../VGA/src/vga_top_system.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_top_system.v                                       ;         ;
; ../VGA/src/vga_controller.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_controller.v                                       ;         ;
; ../VGA/src/lockin_vga_visualizer.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/lockin_vga_visualizer.v                                ;         ;
; ../VGA/src/fft_vga_visualizer.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/fft_vga_visualizer.v                                   ;         ;
; ../LockIn/src/mixer.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/mixer.v                                             ;         ;
; ../LockIn/src/lp_cic_filter.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lp_cic_filter.v                                     ;         ;
; ../LockIn/src/lockin_math_top.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_math_top.v                                   ;         ;
; ../LockIn/src/lockin_controller.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_controller.v                                 ;         ;
; ../LockIn/src/ddfs_sine_lut.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_sine_lut.v                                     ;         ;
; ../LockIn/src/ddfs_core.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_core.v                                         ;         ;
; ../LockIn/src/cordic.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/cordic.v                                            ;         ;
; ../LockIn/src/Frequency control/frequency_memory.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/frequency_memory.v                ;         ;
; ../LockIn/src/Frequency control/frequency_controller_top.v ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/frequency_controller_top.v        ;         ;
; ../LockIn/src/Frequency control/display_control.v          ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/display_control.v                 ;         ;
; ../LockIn/src/Frequency control/button_edge_detector.v     ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/button_edge_detector.v            ;         ;
; ../FFT/twiddle_factors.hex                                 ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/pietr/Documents/Verilog/Progetto/FFT/twiddle_factors.hex                                        ;         ;
; ../FFT/src/twiddle_factor_rom.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/twiddle_factor_rom.v                                   ;         ;
; ../FFT/src/magnitude_approximator.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/magnitude_approximator.v                               ;         ;
; ../FFT/src/fft_working_ram.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_working_ram.v                                      ;         ;
; ../FFT/src/fft_top.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_top.v                                              ;         ;
; ../FFT/src/fft_controller.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_controller.v                                       ;         ;
; ../FFT/src/fft_butterfly.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v                                        ;         ;
; ../Codec/src/top_audio.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/top_audio.v                                          ;         ;
; ../Codec/src/i2s_double_buffer.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/i2s_double_buffer.v                                  ;         ;
; ../Codec/src/i2s_controller.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/i2s_controller.v                                     ;         ;
; ../Codec/src/i2c_config_codec_standard.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/i2c_config_codec_standard.v                          ;         ;
; audio_pll.v                                                ; yes             ; User Wizard-Generated File                            ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/audio_pll.v                                            ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                             ;         ;
; aglobal130.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                         ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                        ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                      ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                      ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_uve1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_uve1.tdf                                 ;         ;
; db/altsyncram_1ji1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_1ji1.tdf                                 ;         ;
; db/altsyncram_use1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_use1.tdf                                 ;         ;
; db/altsyncram_1gi1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_1gi1.tdf                                 ;         ;
; db/altsyncram_iim1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_iim1.tdf                                 ;         ;
; db/altsyncram_q0h1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_q0h1.tdf                                 ;         ;
; db/altsyncram_7fr1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_7fr1.tdf                                 ;         ;
; db/bigbrother.ram0_ddfs_sine_lut_23246693.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/bigbrother.ram0_ddfs_sine_lut_23246693.hdl.mif      ;         ;
; db/altsyncram_n881.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_n881.tdf                                 ;         ;
; db/bigbrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/bigbrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif ;         ;
; lpm_mult.tdf                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;         ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;         ;
; multcore.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                           ;         ;
; bypassff.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                           ;         ;
; altshift.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                           ;         ;
; db/mult_s5t.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/mult_s5t.tdf                                        ;         ;
; lpm_add_sub.tdf                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                        ;         ;
; addcore.inc                                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                            ;         ;
; look_add.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                           ;         ;
; alt_stratix_add_sub.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                ;         ;
; db/add_sub_cri.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/add_sub_cri.tdf                                     ;         ;
; db/mult_m1t.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/mult_m1t.tdf                                        ;         ;
; db/mult_j1t.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/mult_j1t.tdf                                        ;         ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 4,409    ;
;                                             ;          ;
; Total combinational functions               ; 4258     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 916      ;
;     -- 3 input functions                    ; 1867     ;
;     -- <=2 input functions                  ; 1475     ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2458     ;
;     -- arithmetic mode                      ; 1800     ;
;                                             ;          ;
; Total registers                             ; 1959     ;
;     -- Dedicated logic registers            ; 1959     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 149      ;
; Total memory bits                           ; 107520   ;
; Embedded Multiplier 9-bit elements          ; 38       ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1991     ;
; Total fan-out                               ; 22548    ;
; Average fan-out                             ; 3.43     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |BigBrother                                                   ; 4258 (45)         ; 1959 (1)     ; 107520      ; 38           ; 6       ; 16        ; 149  ; 0            ; |BigBrother                                                                                                                                                                     ; work         ;
;    |fft_top:u_fft_top|                                        ; 1299 (0)          ; 527 (0)      ; 36864       ; 30           ; 6       ; 12        ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top                                                                                                                                                   ; work         ;
;       |fft_butterfly:u_fft_butterfly|                         ; 694 (462)         ; 339 (339)    ; 0           ; 28           ; 4       ; 12        ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly                                                                                                                     ; work         ;
;          |lpm_mult:Mult0|                                     ; 58 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult0                                                                                                      ; work         ;
;             |mult_m1t:auto_generated|                         ; 58 (58)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult0|mult_m1t:auto_generated                                                                              ; work         ;
;          |lpm_mult:Mult1|                                     ; 58 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult1                                                                                                      ; work         ;
;             |mult_m1t:auto_generated|                         ; 58 (58)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult1|mult_m1t:auto_generated                                                                              ; work         ;
;          |lpm_mult:Mult2|                                     ; 58 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult2                                                                                                      ; work         ;
;             |mult_m1t:auto_generated|                         ; 58 (58)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult2|mult_m1t:auto_generated                                                                              ; work         ;
;          |lpm_mult:Mult3|                                     ; 58 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult3                                                                                                      ; work         ;
;             |mult_m1t:auto_generated|                         ; 58 (58)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult3|mult_m1t:auto_generated                                                                              ; work         ;
;       |fft_controller:u_fft_controller|                       ; 370 (370)         ; 76 (76)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult0                                                                                                    ; work         ;
;             |mult_s5t:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult0|mult_s5t:auto_generated                                                                            ; work         ;
;          |lpm_mult:Mult1|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult1                                                                                                    ; work         ;
;             |mult_s5t:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult1|mult_s5t:auto_generated                                                                            ; work         ;
;       |fft_working_ram:u_fft_working_ram|                     ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_working_ram:u_fft_working_ram                                                                                                                 ; work         ;
;          |altsyncram:ram_memory_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0                                                                                     ; work         ;
;             |altsyncram_iim1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0|altsyncram_iim1:auto_generated                                                      ; work         ;
;       |magnitude_approximator:u_magnitude_approximator|       ; 233 (233)         ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|magnitude_approximator:u_magnitude_approximator                                                                                                   ; work         ;
;       |twiddle_factor_rom:u_twiddle_factor_rom|               ; 2 (2)             ; 1 (1)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom                                                                                                           ; work         ;
;          |altsyncram:twiddle_rom_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0                                                                              ; work         ;
;             |altsyncram_n881:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0|altsyncram_n881:auto_generated                                               ; work         ;
;    |lockin_math_top:u_lockin_math_top|                        ; 2551 (0)          ; 1207 (0)     ; 18432       ; 8            ; 0       ; 4         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top                                                                                                                                   ; work         ;
;       |cordic:u_cordic|                                       ; 1294 (1242)       ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic                                                                                                                   ; work         ;
;          |lpm_add_sub:Add4|                                   ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|lpm_add_sub:Add4                                                                                                  ; work         ;
;             |add_sub_cri:auto_generated|                      ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|lpm_add_sub:Add4|add_sub_cri:auto_generated                                                                       ; work         ;
;       |ddfs_core:u_ddfs_core|                                 ; 20 (19)           ; 17 (17)      ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core                                                                                                             ; work         ;
;          |ddfs_sine_lut:u_ddfs_sine_lut|                      ; 1 (1)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut                                                                               ; work         ;
;             |altsyncram:sine_rom_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0                                                     ; work         ;
;                |altsyncram_7fr1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated                      ; work         ;
;       |frequency_controller_top:u_frequency_controller_top|   ; 172 (0)           ; 116 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top                                                                               ; work         ;
;          |button_edge_detector:u_buttons|                     ; 4 (4)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|button_edge_detector:u_buttons                                                ; work         ;
;          |display_control:u_display|                          ; 105 (105)         ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display                                                     ; work         ;
;          |frequency_memory:u_freq_mem|                        ; 63 (63)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem                                                   ; work         ;
;       |lockin_controller:u_lockin_controller|                 ; 213 (213)         ; 193 (193)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller                                                                                             ; work         ;
;       |lp_cic_filter:u_lp_cic_filter|                         ; 726 (726)         ; 565 (565)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|lp_cic_filter:u_lp_cic_filter                                                                                                     ; work         ;
;       |mixer:u_mixer|                                         ; 126 (64)          ; 146 (146)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|mixer:u_mixer                                                                                                                     ; work         ;
;          |lpm_mult:Mult0|                                     ; 31 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult0                                                                                                      ; work         ;
;             |mult_j1t:auto_generated|                         ; 31 (31)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult0|mult_j1t:auto_generated                                                                              ; work         ;
;          |lpm_mult:Mult1|                                     ; 31 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult1                                                                                                      ; work         ;
;             |mult_j1t:auto_generated|                         ; 31 (31)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |BigBrother|lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult1|mult_j1t:auto_generated                                                                              ; work         ;
;    |top_audio:u_top_audio|                                    ; 142 (1)           ; 134 (27)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|top_audio:u_top_audio                                                                                                                                               ; work         ;
;       |audio_pll:u_pll|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|top_audio:u_top_audio|audio_pll:u_pll                                                                                                                               ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|top_audio:u_top_audio|audio_pll:u_pll|altpll:altpll_component                                                                                                       ; work         ;
;       |i2c_config_codec_standard:u_i2c_config_codec_standard| ; 87 (87)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard                                                                                         ; work         ;
;       |i2s_controller:u_i2s_controller|                       ; 37 (37)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|top_audio:u_top_audio|i2s_controller:u_i2s_controller                                                                                                               ; work         ;
;       |i2s_double_buffer:u_i2s_double_buffer|                 ; 17 (17)           ; 11 (11)      ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer                                                                                                         ; work         ;
;          |altsyncram:mem_buffer_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0                                                                             ; work         ;
;             |altsyncram_q0h1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0|altsyncram_q0h1:auto_generated                                              ; work         ;
;    |vga_top_system:u_vga_top_system|                          ; 221 (2)           ; 90 (0)       ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system                                                                                                                                     ; work         ;
;       |fft_vga_visualizer:U_fft_vga_visualizer|               ; 52 (52)           ; 23 (23)      ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer                                                                                             ; work         ;
;          |altsyncram:video_ram_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0                                                                  ; work         ;
;             |altsyncram_use1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_use1:auto_generated                                   ; work         ;
;                |altsyncram_1gi1:altsyncram1|                  ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_use1:auto_generated|altsyncram_1gi1:altsyncram1       ; work         ;
;       |lockin_vga_visualizer:u_lockin_vga_visualizer|         ; 129 (129)         ; 45 (45)      ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer                                                                                       ; work         ;
;          |altsyncram:video_ram_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0                                                            ; work         ;
;             |altsyncram_uve1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_uve1:auto_generated                             ; work         ;
;                |altsyncram_1ji1:altsyncram1|                  ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_uve1:auto_generated|altsyncram_1ji1:altsyncram1 ; work         ;
;       |vga_controller:u_vga_controller|                       ; 38 (38)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BigBrother|vga_top_system:u_vga_top_system|vga_controller:u_vga_controller                                                                                                     ; work         ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+
; Name                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+
; fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0|altsyncram_iim1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; True Dual Port   ; 512          ; 48           ; 512          ; 48           ; 24576 ; None                                                   ;
; fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0|altsyncram_n881:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 256          ; 48           ; --           ; --           ; 12288 ; db/BigBrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif ;
; lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ALTSYNCRAM                      ; M4K  ; True Dual Port   ; 1024         ; 18           ; 1024         ; 18           ; 18432 ; db/BigBrother.ram0_ddfs_sine_lut_23246693.hdl.mif      ;
; top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0|altsyncram_q0h1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None                                                   ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_use1:auto_generated|altsyncram_1gi1:altsyncram1|ALTSYNCRAM       ; M4K  ; True Dual Port   ; 1024         ; 9            ; 1024         ; 9            ; 9216  ; None                                                   ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_uve1:auto_generated|altsyncram_1ji1:altsyncram1|ALTSYNCRAM ; M4K  ; True Dual Port   ; 1024         ; 18           ; 1024         ; 18           ; 18432 ; None                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 6           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 38          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 10          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |BigBrother|top_audio:u_top_audio|audio_pll:u_pll ; C:/Users/pietr/Documents/Verilog/Progetto/Quartus/audio_pll.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|state                    ;
+-------------------+----------------+------------------+-------------------+-------------------+---------------+--------------+
; Name              ; state.S_OUTPUT ; state.S_WAIT_MIX ; state.S_MIX_START ; state.S_WAIT_DATA ; state.S_FETCH ; state.S_IDLE ;
+-------------------+----------------+------------------+-------------------+-------------------+---------------+--------------+
; state.S_IDLE      ; 0              ; 0                ; 0                 ; 0                 ; 0             ; 0            ;
; state.S_FETCH     ; 0              ; 0                ; 0                 ; 0                 ; 1             ; 1            ;
; state.S_WAIT_DATA ; 0              ; 0                ; 0                 ; 1                 ; 0             ; 1            ;
; state.S_MIX_START ; 0              ; 0                ; 1                 ; 0                 ; 0             ; 1            ;
; state.S_WAIT_MIX  ; 0              ; 1                ; 0                 ; 0                 ; 0             ; 1            ;
; state.S_OUTPUT    ; 1              ; 0                ; 0                 ; 0                 ; 0             ; 1            ;
+-------------------+----------------+------------------+-------------------+-------------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|state ;
+-----------------+--------------+----------------+-------------------------------------------------------------------------------------------------+
; Name            ; state.S_IDLE ; state.S_UPDATE ; state.S_CONVERT                                                                                 ;
+-----------------+--------------+----------------+-------------------------------------------------------------------------------------------------+
; state.S_IDLE    ; 0            ; 0              ; 0                                                                                               ;
; state.S_CONVERT ; 1            ; 0              ; 1                                                                                               ;
; state.S_UPDATE  ; 1            ; 1              ; 0                                                                                               ;
+-----------------+--------------+----------------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|state_reg                                                                                                                                                                                                                                                                                                          ;
+--------------------------------+------------------+------------------------+----------------------------+----------------------------+---------------------------+---------------------------+--------------------------------+-------------------------------+-------------------------------+--------------------------+------------------------+---------------------------+------------------+
; Name                           ; state_reg.S_DONE ; state_reg.S_MAG_OUTPUT ; state_reg.S_MAG_WAIT_VALID ; state_reg.S_MAG_START_CALC ; state_reg.S_MAG_READ_ADDR ; state_reg.S_COMPUTE_WRITE ; state_reg.S_COMPUTE_WAIT_VALID ; state_reg.S_COMPUTE_START_BFY ; state_reg.S_COMPUTE_READ_ADDR ; state_reg.S_COMPUTE_INIT ; state_reg.S_LOAD_WRITE ; state_reg.S_LOAD_READ_REQ ; state_reg.S_IDLE ;
+--------------------------------+------------------+------------------------+----------------------------+----------------------------+---------------------------+---------------------------+--------------------------------+-------------------------------+-------------------------------+--------------------------+------------------------+---------------------------+------------------+
; state_reg.S_IDLE               ; 0                ; 0                      ; 0                          ; 0                          ; 0                         ; 0                         ; 0                              ; 0                             ; 0                             ; 0                        ; 0                      ; 0                         ; 0                ;
; state_reg.S_LOAD_READ_REQ      ; 0                ; 0                      ; 0                          ; 0                          ; 0                         ; 0                         ; 0                              ; 0                             ; 0                             ; 0                        ; 0                      ; 1                         ; 1                ;
; state_reg.S_LOAD_WRITE         ; 0                ; 0                      ; 0                          ; 0                          ; 0                         ; 0                         ; 0                              ; 0                             ; 0                             ; 0                        ; 1                      ; 0                         ; 1                ;
; state_reg.S_COMPUTE_INIT       ; 0                ; 0                      ; 0                          ; 0                          ; 0                         ; 0                         ; 0                              ; 0                             ; 0                             ; 1                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_COMPUTE_READ_ADDR  ; 0                ; 0                      ; 0                          ; 0                          ; 0                         ; 0                         ; 0                              ; 0                             ; 1                             ; 0                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_COMPUTE_START_BFY  ; 0                ; 0                      ; 0                          ; 0                          ; 0                         ; 0                         ; 0                              ; 1                             ; 0                             ; 0                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_COMPUTE_WAIT_VALID ; 0                ; 0                      ; 0                          ; 0                          ; 0                         ; 0                         ; 1                              ; 0                             ; 0                             ; 0                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_COMPUTE_WRITE      ; 0                ; 0                      ; 0                          ; 0                          ; 0                         ; 1                         ; 0                              ; 0                             ; 0                             ; 0                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_MAG_READ_ADDR      ; 0                ; 0                      ; 0                          ; 0                          ; 1                         ; 0                         ; 0                              ; 0                             ; 0                             ; 0                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_MAG_START_CALC     ; 0                ; 0                      ; 0                          ; 1                          ; 0                         ; 0                         ; 0                              ; 0                             ; 0                             ; 0                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_MAG_WAIT_VALID     ; 0                ; 0                      ; 1                          ; 0                          ; 0                         ; 0                         ; 0                              ; 0                             ; 0                             ; 0                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_MAG_OUTPUT         ; 0                ; 1                      ; 0                          ; 0                          ; 0                         ; 0                         ; 0                              ; 0                             ; 0                             ; 0                        ; 0                      ; 0                         ; 1                ;
; state_reg.S_DONE               ; 1                ; 0                      ; 0                          ; 0                          ; 0                         ; 0                         ; 0                              ; 0                             ; 0                             ; 0                        ; 0                      ; 0                         ; 1                ;
+--------------------------------+------------------+------------------------+----------------------------+----------------------------+---------------------------+---------------------------+--------------------------------+-------------------------------+-------------------------------+--------------------------+------------------------+---------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BigBrother|top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|state                                                            ;
+------------------+---------------+---------------+------------------+-----------------+------------------+-----------------+---------------+--------------+--------------+
; Name             ; state.S_STOP2 ; state.S_STOP1 ; state.S_ACK_HIGH ; state.S_ACK_LOW ; state.S_BIT_HIGH ; state.S_BIT_LOW ; state.S_START ; state.S_IDLE ; state.S_DONE ;
+------------------+---------------+---------------+------------------+-----------------+------------------+-----------------+---------------+--------------+--------------+
; state.S_IDLE     ; 0             ; 0             ; 0                ; 0               ; 0                ; 0               ; 0             ; 0            ; 0            ;
; state.S_START    ; 0             ; 0             ; 0                ; 0               ; 0                ; 0               ; 1             ; 1            ; 0            ;
; state.S_BIT_LOW  ; 0             ; 0             ; 0                ; 0               ; 0                ; 1               ; 0             ; 1            ; 0            ;
; state.S_BIT_HIGH ; 0             ; 0             ; 0                ; 0               ; 1                ; 0               ; 0             ; 1            ; 0            ;
; state.S_ACK_LOW  ; 0             ; 0             ; 0                ; 1               ; 0                ; 0               ; 0             ; 1            ; 0            ;
; state.S_ACK_HIGH ; 0             ; 0             ; 1                ; 0               ; 0                ; 0               ; 0             ; 1            ; 0            ;
; state.S_STOP1    ; 0             ; 1             ; 0                ; 0               ; 0                ; 0               ; 0             ; 1            ; 0            ;
; state.S_STOP2    ; 1             ; 0             ; 0                ; 0               ; 0                ; 0               ; 0             ; 1            ; 0            ;
; state.S_DONE     ; 0             ; 0             ; 0                ; 0               ; 0                ; 0               ; 0             ; 1            ; 1            ;
+------------------+---------------+---------------+------------------+-----------------+------------------+-----------------+---------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex4[6]          ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex5[6]          ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex6[6]          ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex7[6]          ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|tx_packet[8,13..17]                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|tx_packet[18]                                        ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|tx_packet[19]                                        ; Stuck at GND due to stuck port data_in                                                                                                       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|tx_packet[20,21]                                     ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|tx_packet[22,23]                                     ; Stuck at GND due to stuck port data_in                                                                                                       ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|active_read_bank                                         ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|active_read_bank                                   ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|video_on_d1                                              ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|video_on_d1                                        ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|VGA_R[0..8]                                        ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|VGA_R[9]                                           ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|VGA_G[0..9]                                        ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|VGA_R[9]                                           ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|VGA_B[0..8]                                        ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|VGA_B[9]                                           ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|video_on_d2                                              ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|video_on_d2                                        ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[0]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[0]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[1]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[1]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[2]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[2]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[3]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[3]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[4]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[4]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[5]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[5]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[6]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[6]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[7]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[7]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[8]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[8]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d1[9]                                            ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d1[9]                                      ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|active_read_bank_sync1                                   ; Merged with vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|active_read_bank_sync1                             ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|VGA_B[0..7,9]                                            ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|VGA_B[8]                                                 ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|active_read_bank_sync2                             ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|active_read_bank_sync2                                   ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|VGA_R[0..9]                                              ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|VGA_G[0]                                                 ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|VGA_G[1..9]                                              ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|VGA_G[0]                                                 ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[0]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[0]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[1]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[1]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[2]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[2]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[3]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[3]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[4]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[4]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[5]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[5]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[6]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[6]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[7]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[7]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[8]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[8]                                            ;
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|pixel_y_d2[9]                                      ; Merged with vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|pixel_y_d2[9]                                            ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex4[0,3,4]      ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex4[5]          ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex4[1]          ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex4[2]          ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex5[1,2]        ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex4[2]          ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex6[1,2]        ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex4[2]          ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex7[1,2]        ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex4[2]          ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex5[0,3,4]      ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex5[5]          ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex6[0,3,4]      ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex6[5]          ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex7[0,3,4]      ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|hex7[5]          ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|scale_out[0]   ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[3]  ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[12] ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[4]  ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|scale_out[1]   ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[6]  ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[9]  ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[7]  ;
; lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|ddfs_tuning_word[15]                                     ; Merged with lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|ddfs_tuning_word[13]                                     ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[11] ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[4]  ;
; lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|ddfs_tuning_word[14]                                     ; Merged with lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|ddfs_tuning_word[13]                                     ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[4]  ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[10] ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[6]  ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[5]  ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[8]  ; Merged with lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[7]  ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|tx_packet[6]                                         ; Merged with top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|tx_packet[3]                                         ;
; lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|ddfs_tuning_word[13]                                     ; Stuck at GND due to stuck port data_in                                                                                                       ;
; lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[10] ; Stuck at GND due to stuck port data_in                                                                                                       ;
; lockin_math_top:u_lockin_math_top|cordic:u_cordic|mag_out[41]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                       ;
; lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|state~8                                                  ; Lost fanout                                                                                                                                  ;
; lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|state~9                                                  ; Lost fanout                                                                                                                                  ;
; lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|state~10                                                 ; Lost fanout                                                                                                                                  ;
; fft_top:u_fft_top|fft_controller:u_fft_controller|state_reg~2                                                                    ; Lost fanout                                                                                                                                  ;
; fft_top:u_fft_top|fft_controller:u_fft_controller|state_reg~3                                                                    ; Lost fanout                                                                                                                                  ;
; fft_top:u_fft_top|fft_controller:u_fft_controller|state_reg~4                                                                    ; Lost fanout                                                                                                                                  ;
; fft_top:u_fft_top|fft_controller:u_fft_controller|state_reg~5                                                                    ; Lost fanout                                                                                                                                  ;
; fft_top:u_fft_top|fft_controller:u_fft_controller|state_reg~6                                                                    ; Lost fanout                                                                                                                                  ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|state~11                                             ; Lost fanout                                                                                                                                  ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|state~12                                             ; Lost fanout                                                                                                                                  ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|state~13                                             ; Lost fanout                                                                                                                                  ;
; top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|read_buffer_sel                                                      ; Merged with top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|write_buffer_sel                                                     ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|state.S_DONE                                         ; Merged with top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|done                                                 ;
; Total Number of Removed Registers = 143                                                                                          ;                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1959  ;
; Number of registers using Synchronous Clear  ; 1021  ;
; Number of registers using Synchronous Load   ; 51    ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1714  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                       ;
+------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------+---------+
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|sda_out      ; 2       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|sda_drive    ; 2       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|bit_index[4] ; 6       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|bit_index[2] ; 6       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|bit_index[0] ; 9       ;
; top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|bit_index[1] ; 11      ;
; Total number of inverted registers = 6                                                   ;         ;
+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                           ; Megafunction                                                                                         ; Type ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+
; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|ram_data_out[0..17]       ; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|video_ram_rtl_0        ; RAM  ;
; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|ram_data_out[0..8]              ; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|video_ram_rtl_0              ; RAM  ;
; fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|o_data_a[0..47]                                     ; fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|ram_memory_rtl_0                                 ; RAM  ;
; fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|o_data_b[0..47]                                     ; fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|ram_memory_rtl_0                                 ; RAM  ;
; top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|o_data_out[0..23]                           ; top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|mem_buffer_rtl_0                         ; RAM  ;
; lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|sine_out[0..17]   ; lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|sine_rom_rtl_0 ; RAM  ;
; lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|cosine_out[0..17] ; lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|sine_rom_rtl_0 ; RAM  ;
; fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|ram_data_out[0..47]                           ; fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|twiddle_rom_rtl_0                          ; RAM  ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|buffer_addr[1]                                             ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|mixer_data_in[10]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|bcd_output[15]     ;
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|addr_b_reg[4]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|VGA_B[9]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BigBrother|vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|VGA_B[8]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|phase_acc[15]                                                              ;
; 3:1                ; 84 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|mixer:u_mixer|phase_reg[36]                                                                      ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|p3_b_out[4]                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BigBrother|top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|clk_div[1]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|step_value[3]    ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|p2_a_im[13]                                                                        ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|lp_cic_filter:u_lp_cic_filter|int1_phase[29]                                                     ;
; 3:1                ; 324 bits  ; 648 LEs       ; 324 LEs              ; 324 LEs                ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|lp_cic_filter:u_lp_cic_filter|phase_out[17]                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |BigBrother|vga_top_system:u_vga_top_system|vga_controller:u_vga_controller|h_count[9]                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|ddfs_tuning_word[11]                                       ;
; 4:1                ; 93 bits   ; 186 LEs       ; 93 LEs               ; 93 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|cic_phase_in[21]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BigBrother|top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|read_buffer_sel                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |BigBrother|top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|write_addr[0]                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |BigBrother|top_audio:u_top_audio|i2s_controller:u_i2s_controller|o_audio_data[14]                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |BigBrother|fft_top:u_fft_top|magnitude_approximator:u_magnitude_approximator|p3_magnitude[14]                                                 ;
; 4:1                ; 45 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; Yes        ; |BigBrother|fft_top:u_fft_top|magnitude_approximator:u_magnitude_approximator|p2_min[18]                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |BigBrother|vga_top_system:u_vga_top_system|vga_controller:u_vga_controller|v_count[9]                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |BigBrother|top_audio:u_top_audio|i2s_controller:u_i2s_controller|bit_cnt[4]                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |BigBrother|top_audio:u_top_audio|i2s_controller:u_i2s_controller|shift_reg_rx[1]                                                              ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |BigBrother|fft_top:u_fft_top|magnitude_approximator:u_magnitude_approximator|p1_abs_im[10]                                                    ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |BigBrother|fft_top:u_fft_top|magnitude_approximator:u_magnitude_approximator|p1_abs_re[12]                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|shift_reg[3]       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|iter_cnt[4]                                                                      ;
; 5:1                ; 46 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|z[22]                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |BigBrother|top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|reg_index[0]                                           ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|mag_out[28]                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|x[44]                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display|shift_counter[0]   ;
; 6:1                ; 83 bits   ; 332 LEs       ; 249 LEs              ; 83 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|x[28]                                                                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|phase_out[40]                                                                    ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem|frequency_out[3] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|write_counter_reg[0]                                                             ;
; 11:1               ; 9 bits    ; 63 LEs        ; 9 LEs                ; 54 LEs                 ; Yes        ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|load_counter_reg[6]                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|p1_b_im[7]                                                                         ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |BigBrother|lockin_math_top:u_lockin_math_top|mixer:u_mixer|sine_factor[6]                                                                     ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|p1_w_re[4]                                                                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |BigBrother|top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard|bit_index[4]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|ShiftRight0                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|ShiftLeft1                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|ShiftLeft1                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|stage_next                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|ShiftRight1                                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|ShiftRight0                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |BigBrother|audio_buffer_read_addr[0]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|phs_scaled[0]                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|ShiftLeft3                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|ShiftLeft3                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|ShiftLeft2                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|ShiftLeft2                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|bfly_idx_next                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|group_idx_next                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|ShiftRight1                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|ShiftRight1                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|ShiftRight0                                                                      ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|Selector37                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |BigBrother|lockin_math_top:u_lockin_math_top|cordic:u_cordic|ShiftRight0                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|state                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller|state_reg                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |BigBrother|lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller|state                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_uve1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_uve1:auto_generated|altsyncram_1ji1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_use1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0|altsyncram_use1:auto_generated|altsyncram_1gi1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0|altsyncram_iim1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0|altsyncram_q0h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0|altsyncram_n881:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_audio:u_top_audio|audio_pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------------------------+
; Parameter Name                ; Value                       ; Type                                         ;
+-------------------------------+-----------------------------+----------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                      ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=audio_pll ; Untyped                                      ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                      ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                      ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                      ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                      ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                      ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                      ;
; LOCK_HIGH                     ; 1                           ; Untyped                                      ;
; LOCK_LOW                      ; 1                           ; Untyped                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Signed Integer                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Signed Integer                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                      ;
; SKIP_VCO                      ; OFF                         ; Untyped                                      ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                      ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                      ;
; BANDWIDTH                     ; 0                           ; Untyped                                      ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                      ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                      ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                      ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                      ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                      ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                      ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                      ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                      ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                      ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                      ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                      ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                                      ;
; CLK0_MULTIPLY_BY              ; 1152                        ; Signed Integer                               ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                      ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                      ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                      ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                      ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                      ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                      ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                      ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                      ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                                      ;
; CLK0_DIVIDE_BY                ; 3125                        ; Signed Integer                               ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                      ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                      ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                      ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                      ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                      ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                      ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                      ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                                      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                      ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                      ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                      ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                      ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                      ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                      ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                      ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                      ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                      ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                      ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                      ;
; VCO_MIN                       ; 0                           ; Untyped                                      ;
; VCO_MAX                       ; 0                           ; Untyped                                      ;
; VCO_CENTER                    ; 0                           ; Untyped                                      ;
; PFD_MIN                       ; 0                           ; Untyped                                      ;
; PFD_MAX                       ; 0                           ; Untyped                                      ;
; M_INITIAL                     ; 0                           ; Untyped                                      ;
; M                             ; 0                           ; Untyped                                      ;
; N                             ; 1                           ; Untyped                                      ;
; M2                            ; 1                           ; Untyped                                      ;
; N2                            ; 1                           ; Untyped                                      ;
; SS                            ; 1                           ; Untyped                                      ;
; C0_HIGH                       ; 0                           ; Untyped                                      ;
; C1_HIGH                       ; 0                           ; Untyped                                      ;
; C2_HIGH                       ; 0                           ; Untyped                                      ;
; C3_HIGH                       ; 0                           ; Untyped                                      ;
; C4_HIGH                       ; 0                           ; Untyped                                      ;
; C5_HIGH                       ; 0                           ; Untyped                                      ;
; C6_HIGH                       ; 0                           ; Untyped                                      ;
; C7_HIGH                       ; 0                           ; Untyped                                      ;
; C8_HIGH                       ; 0                           ; Untyped                                      ;
; C9_HIGH                       ; 0                           ; Untyped                                      ;
; C0_LOW                        ; 0                           ; Untyped                                      ;
; C1_LOW                        ; 0                           ; Untyped                                      ;
; C2_LOW                        ; 0                           ; Untyped                                      ;
; C3_LOW                        ; 0                           ; Untyped                                      ;
; C4_LOW                        ; 0                           ; Untyped                                      ;
; C5_LOW                        ; 0                           ; Untyped                                      ;
; C6_LOW                        ; 0                           ; Untyped                                      ;
; C7_LOW                        ; 0                           ; Untyped                                      ;
; C8_LOW                        ; 0                           ; Untyped                                      ;
; C9_LOW                        ; 0                           ; Untyped                                      ;
; C0_INITIAL                    ; 0                           ; Untyped                                      ;
; C1_INITIAL                    ; 0                           ; Untyped                                      ;
; C2_INITIAL                    ; 0                           ; Untyped                                      ;
; C3_INITIAL                    ; 0                           ; Untyped                                      ;
; C4_INITIAL                    ; 0                           ; Untyped                                      ;
; C5_INITIAL                    ; 0                           ; Untyped                                      ;
; C6_INITIAL                    ; 0                           ; Untyped                                      ;
; C7_INITIAL                    ; 0                           ; Untyped                                      ;
; C8_INITIAL                    ; 0                           ; Untyped                                      ;
; C9_INITIAL                    ; 0                           ; Untyped                                      ;
; C0_MODE                       ; BYPASS                      ; Untyped                                      ;
; C1_MODE                       ; BYPASS                      ; Untyped                                      ;
; C2_MODE                       ; BYPASS                      ; Untyped                                      ;
; C3_MODE                       ; BYPASS                      ; Untyped                                      ;
; C4_MODE                       ; BYPASS                      ; Untyped                                      ;
; C5_MODE                       ; BYPASS                      ; Untyped                                      ;
; C6_MODE                       ; BYPASS                      ; Untyped                                      ;
; C7_MODE                       ; BYPASS                      ; Untyped                                      ;
; C8_MODE                       ; BYPASS                      ; Untyped                                      ;
; C9_MODE                       ; BYPASS                      ; Untyped                                      ;
; C0_PH                         ; 0                           ; Untyped                                      ;
; C1_PH                         ; 0                           ; Untyped                                      ;
; C2_PH                         ; 0                           ; Untyped                                      ;
; C3_PH                         ; 0                           ; Untyped                                      ;
; C4_PH                         ; 0                           ; Untyped                                      ;
; C5_PH                         ; 0                           ; Untyped                                      ;
; C6_PH                         ; 0                           ; Untyped                                      ;
; C7_PH                         ; 0                           ; Untyped                                      ;
; C8_PH                         ; 0                           ; Untyped                                      ;
; C9_PH                         ; 0                           ; Untyped                                      ;
; L0_HIGH                       ; 1                           ; Untyped                                      ;
; L1_HIGH                       ; 1                           ; Untyped                                      ;
; G0_HIGH                       ; 1                           ; Untyped                                      ;
; G1_HIGH                       ; 1                           ; Untyped                                      ;
; G2_HIGH                       ; 1                           ; Untyped                                      ;
; G3_HIGH                       ; 1                           ; Untyped                                      ;
; E0_HIGH                       ; 1                           ; Untyped                                      ;
; E1_HIGH                       ; 1                           ; Untyped                                      ;
; E2_HIGH                       ; 1                           ; Untyped                                      ;
; E3_HIGH                       ; 1                           ; Untyped                                      ;
; L0_LOW                        ; 1                           ; Untyped                                      ;
; L1_LOW                        ; 1                           ; Untyped                                      ;
; G0_LOW                        ; 1                           ; Untyped                                      ;
; G1_LOW                        ; 1                           ; Untyped                                      ;
; G2_LOW                        ; 1                           ; Untyped                                      ;
; G3_LOW                        ; 1                           ; Untyped                                      ;
; E0_LOW                        ; 1                           ; Untyped                                      ;
; E1_LOW                        ; 1                           ; Untyped                                      ;
; E2_LOW                        ; 1                           ; Untyped                                      ;
; E3_LOW                        ; 1                           ; Untyped                                      ;
; L0_INITIAL                    ; 1                           ; Untyped                                      ;
; L1_INITIAL                    ; 1                           ; Untyped                                      ;
; G0_INITIAL                    ; 1                           ; Untyped                                      ;
; G1_INITIAL                    ; 1                           ; Untyped                                      ;
; G2_INITIAL                    ; 1                           ; Untyped                                      ;
; G3_INITIAL                    ; 1                           ; Untyped                                      ;
; E0_INITIAL                    ; 1                           ; Untyped                                      ;
; E1_INITIAL                    ; 1                           ; Untyped                                      ;
; E2_INITIAL                    ; 1                           ; Untyped                                      ;
; E3_INITIAL                    ; 1                           ; Untyped                                      ;
; L0_MODE                       ; BYPASS                      ; Untyped                                      ;
; L1_MODE                       ; BYPASS                      ; Untyped                                      ;
; G0_MODE                       ; BYPASS                      ; Untyped                                      ;
; G1_MODE                       ; BYPASS                      ; Untyped                                      ;
; G2_MODE                       ; BYPASS                      ; Untyped                                      ;
; G3_MODE                       ; BYPASS                      ; Untyped                                      ;
; E0_MODE                       ; BYPASS                      ; Untyped                                      ;
; E1_MODE                       ; BYPASS                      ; Untyped                                      ;
; E2_MODE                       ; BYPASS                      ; Untyped                                      ;
; E3_MODE                       ; BYPASS                      ; Untyped                                      ;
; L0_PH                         ; 0                           ; Untyped                                      ;
; L1_PH                         ; 0                           ; Untyped                                      ;
; G0_PH                         ; 0                           ; Untyped                                      ;
; G1_PH                         ; 0                           ; Untyped                                      ;
; G2_PH                         ; 0                           ; Untyped                                      ;
; G3_PH                         ; 0                           ; Untyped                                      ;
; E0_PH                         ; 0                           ; Untyped                                      ;
; E1_PH                         ; 0                           ; Untyped                                      ;
; E2_PH                         ; 0                           ; Untyped                                      ;
; E3_PH                         ; 0                           ; Untyped                                      ;
; M_PH                          ; 0                           ; Untyped                                      ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                      ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                      ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                      ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                      ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                      ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                      ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                      ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                      ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                      ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                      ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                      ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                      ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                      ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                      ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                      ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                      ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                      ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                      ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                      ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                      ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                      ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                      ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                      ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                      ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                      ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                      ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                      ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                      ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                      ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                      ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                      ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                      ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                      ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                               ;
+-------------------------------+-----------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                  ;
; BUFFER_DEPTH   ; 512   ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_top:u_fft_top|fft_working_ram:u_fft_working_ram ;
+----------------+----------------------------------+----------------------------------------------+
; Parameter Name ; Value                            ; Type                                         ;
+----------------+----------------------------------+----------------------------------------------+
; DATA_WIDTH     ; 00000000000000000000000000110000 ; Unsigned Binary                              ;
; BUFFER_DEPTH   ; 00000000000000000000001000000000 ; Unsigned Binary                              ;
+----------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; ADDR_WIDTH     ; 00000000000000000000000000001001 ; Unsigned Binary                                    ;
; DATA_WIDTH     ; 00000000000000000000000000110000 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly ;
+----------------+----------------------------------+------------------------------------------+
; Parameter Name ; Value                            ; Type                                     ;
+----------------+----------------------------------+------------------------------------------+
; DATA_WIDTH     ; 00000000000000000000000000011000 ; Unsigned Binary                          ;
; TWIDDLE_WIDTH  ; 00000000000000000000000000011000 ; Unsigned Binary                          ;
+----------------+----------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_top:u_fft_top|magnitude_approximator:u_magnitude_approximator ;
+----------------+----------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                       ;
+----------------+----------------------------------+------------------------------------------------------------+
; DATA_WIDTH     ; 00000000000000000000000000011000 ; Unsigned Binary                                            ;
+----------------+----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_top:u_fft_top|fft_controller:u_fft_controller ;
+----------------+----------------------------------+--------------------------------------------+
; Parameter Name ; Value                            ; Type                                       ;
+----------------+----------------------------------+--------------------------------------------+
; FFT_POINTS     ; 00000000000000000000001000000000 ; Unsigned Binary                            ;
; DATA_WIDTH     ; 00000000000000000000000000011000 ; Unsigned Binary                            ;
; TWIDDLE_WIDTH  ; 00000000000000000000000000011000 ; Unsigned Binary                            ;
+----------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; BUFFER_DEPTH   ; 512   ; Signed Integer                                        ;
; DATA_WIDTH     ; 24    ; Signed Integer                                        ;
; SIN_WIDTH      ; 18    ; Signed Integer                                        ;
; CORDIC_WIDTH   ; 42    ; Signed Integer                                        ;
; FREQ_RANGE     ; 8192  ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; FREQUENCY_RANGE ; 8192  ; Signed Integer                                                                                           ;
; W               ; 13    ; Signed Integer                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; FREQUENCY_RANGE ; 8192  ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; FREQUENCY_RANGE ; 8192  ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller ;
+--------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------+
; BUFFER_DEPTH       ; 512   ; Signed Integer                                                                          ;
; DATA_WIDTH         ; 24    ; Signed Integer                                                                          ;
; FREQUENCY_SIZE_IN  ; 13    ; Signed Integer                                                                          ;
; FREQUENCY_SIZE_OUT ; 16    ; Signed Integer                                                                          ;
; SIN_WIDTH          ; 18    ; Signed Integer                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; ACC_WIDTH      ; 16    ; Signed Integer                                                              ;
; LUT_DEPTH      ; 10    ; Signed Integer                                                              ;
; LUT_BITS       ; 18    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut ;
+----------------+-------------------------------------------------------------------+-----------------------------------------------+
; Parameter Name ; Value                                                             ; Type                                          ;
+----------------+-------------------------------------------------------------------+-----------------------------------------------+
; LUT_DEPTH      ; 10                                                                ; Signed Integer                                ;
; LUT_BITS       ; 18                                                                ; Signed Integer                                ;
; HEX_FILE       ; C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex ; String                                        ;
+----------------+-------------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|mixer:u_mixer ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                      ;
; SIN_WIDTH      ; 18    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|lp_cic_filter:u_lp_cic_filter ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; BUFFER_DEPTH   ; 512   ; Signed Integer                                                                      ;
; DATA_WIDTH     ; 42    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_math_top:u_lockin_math_top|cordic:u_cordic ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 42    ; Signed Integer                                                        ;
; ITER           ; 42    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; MAG_SCALE_SHIFT ; 10    ; Signed Integer                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; CORDIC_WIDTH   ; 42    ; Signed Integer                                                                                    ;
; SCREEN_H       ; 480   ; Signed Integer                                                                                    ;
; SCREEN_W       ; 640   ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_uve1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_use1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 48                   ; Untyped                                                              ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                              ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 48                   ; Untyped                                                              ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_iim1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 24                   ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 24                   ; Untyped                                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_q0h1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0 ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                                                    ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ; Untyped                                                                 ;
; WIDTH_A                            ; 18                                                ; Untyped                                                                 ;
; WIDTHAD_A                          ; 10                                                ; Untyped                                                                 ;
; NUMWORDS_A                         ; 1024                                              ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                                                 ;
; WIDTH_B                            ; 18                                                ; Untyped                                                                 ;
; WIDTHAD_B                          ; 10                                                ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1024                                              ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK0                                            ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                            ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                                               ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                                 ;
; INIT_FILE                          ; db/BigBrother.ram0_ddfs_sine_lut_23246693.hdl.mif ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II                                        ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_7fr1                                   ; Untyped                                                                 ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0 ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------+
; Parameter Name                     ; Value                                                  ; Type                                      ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                                   ;
; WIDTH_A                            ; 48                                                     ; Untyped                                   ;
; WIDTHAD_A                          ; 8                                                      ; Untyped                                   ;
; NUMWORDS_A                         ; 256                                                    ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                                   ;
; WIDTH_B                            ; 1                                                      ; Untyped                                   ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                                   ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                                   ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                                   ;
; INIT_FILE                          ; db/BigBrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II                                             ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_n881                                        ; Untyped                                   ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult1 ;
+------------------------------------------------+------------+-----------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                ;
+------------------------------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                             ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                             ;
; LPM_WIDTHP                                     ; 18         ; Untyped                                             ;
; LPM_WIDTHR                                     ; 18         ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                             ;
; LATENCY                                        ; 0          ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_s5t   ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                             ;
+------------------------------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                ;
+------------------------------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                             ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                             ;
; LPM_WIDTHP                                     ; 18         ; Untyped                                             ;
; LPM_WIDTHR                                     ; 18         ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                             ;
; LATENCY                                        ; 0          ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_s5t   ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                             ;
+------------------------------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lockin_math_top:u_lockin_math_top|cordic:u_cordic|lpm_add_sub:Add4 ;
+------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------+
; LPM_WIDTH              ; 46          ; Untyped                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                           ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                      ;
; CBXI_PARAMETER         ; add_sub_cri ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult2 ;
+------------------------------------------------+------------+---------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                              ;
+------------------------------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHB                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHP                                     ; 48         ; Untyped                                           ;
; LPM_WIDTHR                                     ; 48         ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                           ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                           ;
; LATENCY                                        ; 0          ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_m1t   ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                           ;
+------------------------------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult3 ;
+------------------------------------------------+------------+---------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                              ;
+------------------------------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHB                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHP                                     ; 48         ; Untyped                                           ;
; LPM_WIDTHR                                     ; 48         ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                           ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                           ;
; LATENCY                                        ; 0          ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_m1t   ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                           ;
+------------------------------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                              ;
+------------------------------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHB                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHP                                     ; 48         ; Untyped                                           ;
; LPM_WIDTHR                                     ; 48         ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                           ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                           ;
; LATENCY                                        ; 0          ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_m1t   ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                           ;
+------------------------------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                              ;
+------------------------------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHB                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHP                                     ; 48         ; Untyped                                           ;
; LPM_WIDTHR                                     ; 48         ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                           ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                           ;
; LATENCY                                        ; 0          ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_m1t   ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                           ;
+------------------------------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                              ;
+------------------------------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHB                                     ; 18         ; Untyped                                           ;
; LPM_WIDTHP                                     ; 42         ; Untyped                                           ;
; LPM_WIDTHR                                     ; 42         ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                           ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                           ;
; LATENCY                                        ; 0          ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_j1t   ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                           ;
+------------------------------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                              ;
+------------------------------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                           ;
; LPM_WIDTHB                                     ; 18         ; Untyped                                           ;
; LPM_WIDTHP                                     ; 42         ; Untyped                                           ;
; LPM_WIDTHR                                     ; 42         ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                           ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                           ;
; LATENCY                                        ; 0          ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_j1t   ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                           ;
+------------------------------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 1                                                             ;
; Entity Instance               ; top_audio:u_top_audio|audio_pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; AUTO                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                               ;
; Entity Instance                           ; vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 18                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 9                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 9                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 48                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 48                                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 24                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 18                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                             ;
;     -- WIDTH_A                            ; 48                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                           ;
+---------------------------------------+------------------------------------------------------------------+
; Name                                  ; Value                                                            ;
+---------------------------------------+------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                ;
; Entity Instance                       ; fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                                                ;
;     -- LPM_WIDTHB                     ; 9                                                                ;
;     -- LPM_WIDTHP                     ; 18                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                ;
;     -- LPM_WIDTHB                     ; 9                                                                ;
;     -- LPM_WIDTHP                     ; 18                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 24                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                               ;
;     -- LPM_WIDTHP                     ; 48                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 24                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                               ;
;     -- LPM_WIDTHP                     ; 48                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 24                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                               ;
;     -- LPM_WIDTHP                     ; 48                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 24                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                               ;
;     -- LPM_WIDTHP                     ; 48                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 24                                                               ;
;     -- LPM_WIDTHB                     ; 18                                                               ;
;     -- LPM_WIDTHP                     ; 42                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 24                                                               ;
;     -- LPM_WIDTHB                     ; 18                                                               ;
;     -- LPM_WIDTHP                     ; 42                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
+---------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_top:u_fft_top"                                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_fft_done_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_fft_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_audio:u_top_audio|audio_pll:u_pll"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 13 19:59:33 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BigBrother -c BigBrother
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/bigbrother.v
    Info (12023): Found entity 1: BigBrother
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/vga/src/vga_top_system.v
    Info (12023): Found entity 1: vga_top_system
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/vga/src/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/vga/src/lockin_vga_visualizer.v
    Info (12023): Found entity 1: lockin_vga_visualizer
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/vga/src/fft_vga_visualizer.v
    Info (12023): Found entity 1: fft_vga_visualizer
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/mixer.v
    Info (12023): Found entity 1: mixer
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/lp_cic_filter.v
    Info (12023): Found entity 1: lp_cic_filter
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/lockin_math_top.v
    Info (12023): Found entity 1: lockin_math_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/lockin_controller.v
    Info (12023): Found entity 1: lockin_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/ddfs_sine_lut.v
    Info (12023): Found entity 1: ddfs_sine_lut
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/ddfs_core.v
    Info (12023): Found entity 1: ddfs_core
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/cordic.v
    Info (12023): Found entity 1: cordic
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/frequency control/frequency_memory.v
    Info (12023): Found entity 1: frequency_memory
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/frequency control/frequency_controller_top.v
    Info (12023): Found entity 1: frequency_controller_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/frequency control/display_control.v
    Info (12023): Found entity 1: display_control
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/frequency control/button_edge_detector.v
    Info (12023): Found entity 1: button_edge_detector
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/twiddle_factor_rom.v
    Info (12023): Found entity 1: twiddle_factor_rom
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/magnitude_approximator.v
    Info (12023): Found entity 1: magnitude_approximator
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/fft_working_ram.v
    Info (12023): Found entity 1: fft_working_ram
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/fft_top.v
    Info (12023): Found entity 1: fft_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/fft_controller.v
    Info (12023): Found entity 1: fft_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/fft_butterfly.v
    Info (12023): Found entity 1: fft_butterfly
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/codec/src/top_audio.v
    Info (12023): Found entity 1: top_audio
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/codec/src/i2s_double_buffer.v
    Info (12023): Found entity 1: i2s_double_buffer
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/codec/src/i2s_controller.v
    Info (12023): Found entity 1: i2s_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/codec/src/i2c_config_codec_standard.v
    Info (12023): Found entity 1: i2c_config_codec_standard
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll.v
    Info (12023): Found entity 1: audio_pll
Info (12127): Elaborating entity "BigBrother" for the top level hierarchy
Warning (10034): Output port "LEDG[8]" at BigBrother.v(14) has no driver
Warning (10034): Output port "LEDG[6..1]" at BigBrother.v(14) has no driver
Warning (10034): Output port "LEDR[16..1]" at BigBrother.v(15) has no driver
Info (12128): Elaborating entity "top_audio" for hierarchy "top_audio:u_top_audio"
Info (12128): Elaborating entity "audio_pll" for hierarchy "top_audio:u_top_audio|audio_pll:u_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "top_audio:u_top_audio|audio_pll:u_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "top_audio:u_top_audio|audio_pll:u_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "top_audio:u_top_audio|audio_pll:u_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1152"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=audio_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "i2c_config_codec_standard" for hierarchy "top_audio:u_top_audio|i2c_config_codec_standard:u_i2c_config_codec_standard"
Info (12128): Elaborating entity "i2s_controller" for hierarchy "top_audio:u_top_audio|i2s_controller:u_i2s_controller"
Info (12128): Elaborating entity "i2s_double_buffer" for hierarchy "top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer"
Info (12128): Elaborating entity "fft_top" for hierarchy "fft_top:u_fft_top"
Info (12128): Elaborating entity "fft_working_ram" for hierarchy "fft_top:u_fft_top|fft_working_ram:u_fft_working_ram"
Info (12128): Elaborating entity "twiddle_factor_rom" for hierarchy "fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom"
Warning (10030): Net "twiddle_rom.data_a" at twiddle_factor_rom.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "twiddle_rom.waddr_a" at twiddle_factor_rom.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "twiddle_rom.we_a" at twiddle_factor_rom.v(22) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "fft_butterfly" for hierarchy "fft_top:u_fft_top|fft_butterfly:u_fft_butterfly"
Warning (10230): Verilog HDL assignment warning at fft_butterfly.v(88): truncated value with size 48 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at fft_butterfly.v(89): truncated value with size 48 to match size of target (24)
Info (12128): Elaborating entity "magnitude_approximator" for hierarchy "fft_top:u_fft_top|magnitude_approximator:u_magnitude_approximator"
Info (12128): Elaborating entity "fft_controller" for hierarchy "fft_top:u_fft_top|fft_controller:u_fft_controller"
Warning (10230): Verilog HDL assignment warning at fft_controller.v(107): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "lockin_math_top" for hierarchy "lockin_math_top:u_lockin_math_top"
Info (12128): Elaborating entity "frequency_controller_top" for hierarchy "lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top"
Info (12128): Elaborating entity "button_edge_detector" for hierarchy "lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|button_edge_detector:u_buttons"
Info (12128): Elaborating entity "frequency_memory" for hierarchy "lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem"
Warning (10230): Verilog HDL assignment warning at frequency_memory.v(60): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "display_control" for hierarchy "lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display"
Warning (10230): Verilog HDL assignment warning at display_control.v(83): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_control.v(94): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "lockin_controller" for hierarchy "lockin_math_top:u_lockin_math_top|lockin_controller:u_lockin_controller"
Info (12128): Elaborating entity "ddfs_core" for hierarchy "lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core"
Info (12128): Elaborating entity "ddfs_sine_lut" for hierarchy "lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(2): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(3): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(4): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(5): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(6): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(7): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(8): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(9): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(10): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(11): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(12): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(13): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(14): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(15): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(16): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(17): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(18): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(19): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(20): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(21): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(22): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(23): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(24): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(25): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(26): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(27): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(28): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(29): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(30): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(31): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(32): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(33): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(34): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(35): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(36): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(37): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(38): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(39): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(40): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(41): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(42): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(43): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(44): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(45): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(46): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(47): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(48): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(49): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(50): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(51): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(52): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(53): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(54): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(55): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(56): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(57): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(58): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(59): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(60): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(61): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(62): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(63): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(64): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(65): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(66): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(67): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(68): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(69): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(70): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(71): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(72): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(73): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(74): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(75): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(76): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(77): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(78): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(79): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(80): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(81): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(82): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(83): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(84): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(85): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(86): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(87): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(88): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(89): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(90): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(91): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(92): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(93): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(94): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(95): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(96): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(97): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(98): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(99): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(100): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(101): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(102): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(103): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(104): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(105): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(106): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(107): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(108): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(109): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(110): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(111): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(112): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(113): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(114): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(115): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(116): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(117): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(118): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(119): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(120): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(121): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(122): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(123): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(124): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(125): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(126): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(127): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(128): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(129): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(130): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(131): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(132): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(133): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(134): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(135): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(136): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(137): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(138): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(139): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(140): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(141): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(142): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(143): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(144): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(145): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(146): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(147): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(148): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(149): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(150): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(151): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(152): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(153): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(154): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(155): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(156): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(157): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(158): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(159): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(160): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(161): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(162): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(163): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(164): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(165): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(166): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(167): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(168): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(169): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(170): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(171): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(172): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(173): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(174): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(175): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(176): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(177): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(178): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(179): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(180): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(181): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(182): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(183): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(184): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(185): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(186): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(187): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(188): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(189): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(190): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(191): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(192): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(193): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(194): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(195): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(196): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(197): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(198): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(199): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(200): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(201): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(202): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(203): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(204): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(205): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(206): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(207): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(208): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(209): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(210): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(211): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(212): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(213): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(214): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(215): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(216): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(217): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(218): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(219): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(220): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(221): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(222): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(223): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(224): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(225): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(226): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(227): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(228): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(229): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(230): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(231): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(232): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(233): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(234): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(235): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(236): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(237): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(238): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(239): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(240): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(241): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(242): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(243): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(244): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(245): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(246): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(247): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(248): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(249): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(250): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(251): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(252): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(253): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(254): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(255): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(256): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(257): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(258): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(259): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(260): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(261): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(262): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(263): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(264): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(265): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(266): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(267): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(268): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(269): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(270): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(271): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(272): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(273): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(274): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(275): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(276): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(277): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(278): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(279): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(280): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(281): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(282): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(283): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(284): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(285): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(286): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(287): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(288): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(289): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(290): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(291): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(292): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(293): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(294): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(295): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(296): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(297): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(298): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(299): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(300): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(301): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(302): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(303): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(304): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(305): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(306): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(307): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(308): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(309): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(310): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(311): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(312): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(313): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(314): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(315): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(316): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(317): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(318): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(319): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(320): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(321): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(322): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(323): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(324): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(325): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(326): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(327): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(328): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(329): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(330): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(331): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(332): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(333): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(334): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(335): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(336): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(337): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(338): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(339): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(340): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(341): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(342): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(343): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(344): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(345): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(346): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(347): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(348): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(349): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(350): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(351): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(352): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(353): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(354): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(355): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(356): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(357): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(358): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(359): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(360): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(361): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(362): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(363): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(364): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(365): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(366): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(367): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(368): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(369): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(370): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(371): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(372): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(373): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(374): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(375): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(376): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(377): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(378): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(379): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(380): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(381): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(382): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(383): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(384): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(385): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(386): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(387): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(388): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(389): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(390): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(391): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(392): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(393): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(394): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(395): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(396): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(397): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(398): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(399): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(400): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(401): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(402): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(403): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(404): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(405): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(406): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(407): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(408): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(409): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(410): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(411): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(412): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(413): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(414): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(415): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(416): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(417): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(418): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(419): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(420): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(421): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(422): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(423): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(424): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(425): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(426): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(427): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(428): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(429): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(430): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(431): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(432): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(433): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(434): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(435): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(436): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(437): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(438): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(439): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(440): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(441): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(442): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(443): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(444): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(445): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(446): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(447): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(448): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(449): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(450): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(451): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(452): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(453): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(454): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(455): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(456): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(457): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(458): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(459): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(460): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(461): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(462): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(463): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(464): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(465): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(466): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(467): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(468): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(469): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(470): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(471): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(472): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(473): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(474): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(475): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(476): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(477): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(478): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(479): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(480): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(481): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(482): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(483): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(484): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(485): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(486): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(487): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(488): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(489): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(490): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(491): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(492): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(493): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(494): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(495): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(496): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(497): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(498): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(499): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(500): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(501): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(502): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(503): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(504): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(505): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(506): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(507): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(508): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(509): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(510): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(511): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(512): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(513): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(514): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(515): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(516): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(517): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(518): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(519): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(520): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(521): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(522): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(523): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(524): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(525): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(526): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(527): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(528): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(529): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(530): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(531): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(532): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(533): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(534): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(535): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(536): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(537): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(538): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(539): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(540): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(541): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(542): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(543): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(544): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(545): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(546): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(547): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(548): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(549): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(550): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(551): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(552): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(553): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(554): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(555): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(556): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(557): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(558): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(559): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(560): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(561): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(562): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(563): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(564): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(565): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(566): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(567): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(568): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(569): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(570): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(571): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(572): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(573): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(574): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(575): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(576): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(577): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(578): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(579): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(580): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(581): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(582): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(583): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(584): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(585): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(586): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(587): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(588): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(589): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(590): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(591): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(592): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(593): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(594): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(595): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(596): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(597): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(598): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(599): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(600): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(601): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(602): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(603): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(604): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(605): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(606): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(607): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(608): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(609): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(610): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(611): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(612): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(613): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(614): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(615): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(616): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(617): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(618): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(619): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(620): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(621): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(622): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(623): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(624): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(625): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(626): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(627): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(628): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(629): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(630): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(631): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(632): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(633): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(634): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(635): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(636): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(637): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(638): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(639): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(640): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(641): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(642): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(643): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(644): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(645): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(646): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(647): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(648): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(649): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(650): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(651): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(652): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(653): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(654): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(655): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(656): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(657): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(658): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(659): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(660): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(661): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(662): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(663): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(664): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(665): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(666): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(667): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(668): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(669): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(670): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(671): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(672): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(673): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(674): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(675): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(676): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(677): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(678): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(679): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(680): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(681): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(682): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(683): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(684): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(685): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(686): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(687): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(688): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(689): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(690): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(691): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(692): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(693): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(694): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(695): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(696): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(697): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(698): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(699): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(700): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(701): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(702): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(703): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(704): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(705): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(706): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(707): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(708): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(709): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(710): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(711): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(712): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(713): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(714): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(715): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(716): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(717): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(718): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(719): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(720): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(721): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(722): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(723): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(724): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(725): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(726): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(727): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(728): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(729): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(730): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(731): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(732): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(733): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(734): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(735): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(736): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(737): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(738): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(739): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(740): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(741): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(742): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(743): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(744): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(745): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(746): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(747): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(748): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(749): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(750): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(751): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(752): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(753): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(754): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(755): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(756): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(757): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(758): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(759): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(760): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(761): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(762): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(763): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(764): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(765): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(766): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(767): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(768): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(769): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(770): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(771): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(772): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(773): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(774): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(775): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(776): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(777): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(778): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(779): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(780): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(781): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(782): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(783): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(784): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(785): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(786): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(787): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(788): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(789): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(790): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(791): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(792): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(793): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(794): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(795): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(796): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(797): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(798): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(799): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(800): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(801): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(802): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(803): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(804): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(805): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(806): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(807): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(808): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(809): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(810): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(811): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(812): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(813): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(814): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(815): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(816): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(817): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(818): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(819): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(820): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(821): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(822): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(823): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(824): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(825): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(826): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(827): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(828): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(829): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(830): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(831): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(832): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(833): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(834): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(835): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(836): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(837): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(838): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(839): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(840): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(841): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(842): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(843): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(844): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(845): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(846): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(847): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(848): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(849): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(850): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(851): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(852): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(853): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(854): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(855): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(856): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(857): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(858): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(859): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(860): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(861): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(862): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(863): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(864): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(865): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(866): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(867): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(868): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(869): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(870): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(871): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(872): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(873): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(874): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(875): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(876): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(877): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(878): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(879): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(880): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(881): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(882): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(883): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(884): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(885): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(886): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(887): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(888): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(889): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(890): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(891): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(892): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(893): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(894): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(895): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(896): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(897): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(898): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(899): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(900): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(901): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(902): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(903): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(904): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(905): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(906): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(907): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(908): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(909): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(910): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(911): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(912): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(913): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(914): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(915): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(916): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(917): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(918): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(919): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(920): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(921): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(922): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(923): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(924): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(925): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(926): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(927): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(928): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(929): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(930): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(931): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(932): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(933): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(934): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(935): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(936): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(937): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(938): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(939): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(940): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(941): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(942): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(943): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(944): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(945): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(946): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(947): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(948): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(949): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(950): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(951): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(952): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(953): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(954): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(955): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(956): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(957): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(958): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(959): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(960): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(961): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(962): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(963): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(964): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(965): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(966): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(967): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(968): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(969): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(970): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(971): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(972): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(973): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(974): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(975): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(976): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(977): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(978): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(979): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(980): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(981): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(982): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(983): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(984): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(985): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(986): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(987): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(988): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(989): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(990): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(991): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(992): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(993): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(994): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(995): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(996): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(997): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(998): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(999): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1000): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1001): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1002): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1003): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1004): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1005): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1006): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1007): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1008): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1009): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1010): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1011): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1012): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1013): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1014): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1015): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1016): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1017): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1018): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1019): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1020): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1021): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1022): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1023): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sin_lut.hex(1024): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ddfs_sine_lut.v(34): truncated value with size 32 to match size of target (10)
Warning (10030): Net "sine_rom.data_a" at ddfs_sine_lut.v(21) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sine_rom.waddr_a" at ddfs_sine_lut.v(21) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sine_rom.we_a" at ddfs_sine_lut.v(21) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "mixer" for hierarchy "lockin_math_top:u_lockin_math_top|mixer:u_mixer"
Info (12128): Elaborating entity "lp_cic_filter" for hierarchy "lockin_math_top:u_lockin_math_top|lp_cic_filter:u_lp_cic_filter"
Warning (10230): Verilog HDL assignment warning at lp_cic_filter.v(74): truncated value with size 60 to match size of target (42)
Warning (10230): Verilog HDL assignment warning at lp_cic_filter.v(80): truncated value with size 60 to match size of target (42)
Info (12128): Elaborating entity "cordic" for hierarchy "lockin_math_top:u_lockin_math_top|cordic:u_cordic"
Info (12128): Elaborating entity "vga_top_system" for hierarchy "vga_top_system:u_vga_top_system"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_top_system:u_vga_top_system|vga_controller:u_vga_controller"
Warning (10230): Verilog HDL assignment warning at vga_controller.v(48): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(52): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "fft_vga_visualizer" for hierarchy "vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer"
Info (12128): Elaborating entity "lockin_vga_visualizer" for hierarchy "vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer"
Warning (10230): Verilog HDL assignment warning at lockin_vga_visualizer.v(70): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at lockin_vga_visualizer.v(84): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at lockin_vga_visualizer.v(103): truncated value with size 10 to match size of target (9)
Warning (276027): Inferred dual-clock RAM node "vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|video_ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|video_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M4K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|video_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M4K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|ram_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|mem_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|sine_rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M4K
        Info (286033): Parameter INIT_FILE set to db/BigBrother.ram0_ddfs_sine_lut_23246693.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|twiddle_rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/BigBrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif
Info (278001): Inferred 9 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft_top:u_fft_top|fft_controller:u_fft_controller|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft_top:u_fft_top|fft_controller:u_fft_controller|Mult0"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "lockin_math_top:u_lockin_math_top|cordic:u_cordic|Add4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lockin_math_top:u_lockin_math_top|mixer:u_mixer|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lockin_math_top:u_lockin_math_top|mixer:u_mixer|Mult1"
Info (12130): Elaborated megafunction instantiation "vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0"
Info (12133): Instantiated megafunction "vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer|altsyncram:video_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M4K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uve1.tdf
    Info (12023): Found entity 1: altsyncram_uve1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ji1.tdf
    Info (12023): Found entity 1: altsyncram_1ji1
Info (12130): Elaborated megafunction instantiation "vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0"
Info (12133): Instantiated megafunction "vga_top_system:u_vga_top_system|fft_vga_visualizer:U_fft_vga_visualizer|altsyncram:video_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M4K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_use1.tdf
    Info (12023): Found entity 1: altsyncram_use1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1gi1.tdf
    Info (12023): Found entity 1: altsyncram_1gi1
Info (12130): Elaborated megafunction instantiation "fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0"
Info (12133): Instantiated megafunction "fft_top:u_fft_top|fft_working_ram:u_fft_working_ram|altsyncram:ram_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iim1.tdf
    Info (12023): Found entity 1: altsyncram_iim1
Info (12130): Elaborated megafunction instantiation "top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0"
Info (12133): Instantiated megafunction "top_audio:u_top_audio|i2s_double_buffer:u_i2s_double_buffer|altsyncram:mem_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q0h1.tdf
    Info (12023): Found entity 1: altsyncram_q0h1
Info (12130): Elaborated megafunction instantiation "lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0"
Info (12133): Instantiated megafunction "lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M4K"
    Info (12134): Parameter "INIT_FILE" = "db/BigBrother.ram0_ddfs_sine_lut_23246693.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7fr1.tdf
    Info (12023): Found entity 1: altsyncram_7fr1
Info (12130): Elaborated megafunction instantiation "fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0"
Info (12133): Instantiated megafunction "fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom|altsyncram:twiddle_rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/BigBrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n881.tdf
    Info (12023): Found entity 1: altsyncram_n881
Info (12130): Elaborated megafunction instantiation "fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "fft_top:u_fft_top|fft_controller:u_fft_controller|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s5t.tdf
    Info (12023): Found entity 1: mult_s5t
Info (12130): Elaborated megafunction instantiation "lockin_math_top:u_lockin_math_top|cordic:u_cordic|lpm_add_sub:Add4"
Info (12133): Instantiated megafunction "lockin_math_top:u_lockin_math_top|cordic:u_cordic|lpm_add_sub:Add4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "46"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cri.tdf
    Info (12023): Found entity 1: add_sub_cri
Info (12130): Elaborated megafunction instantiation "fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "fft_top:u_fft_top|fft_butterfly:u_fft_butterfly|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf
    Info (12023): Found entity 1: mult_m1t
Info (12130): Elaborated megafunction instantiation "lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lockin_math_top:u_lockin_math_top|mixer:u_mixer|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "42"
    Info (12134): Parameter "LPM_WIDTHR" = "42"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j1t.tdf
    Info (12023): Found entity 1: mult_j1t
Info (13014): Ignored 816 buffer(s)
    Info (13019): Ignored 816 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_DACLRCK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/pietr/Documents/Verilog/Progetto/Quartus/output_files/BigBrother.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 4802 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 122 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 4449 logic cells
    Info (21064): Implemented 165 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 38 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1098 warnings
    Info: Peak virtual memory: 424 megabytes
    Info: Processing ended: Tue Jan 13 19:59:49 2026
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/pietr/Documents/Verilog/Progetto/Quartus/output_files/BigBrother.map.smsg.


