set_property SRC_FILE_INFO {cfile:/home/media/Documents/FPGA_Design_Basys3/top_timing.xdc rfile:../top_timing.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_100m 0.200
