Timing Analyzer report for or1420SingleCore
Tue Mar 12 18:39:49 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk2'
 14. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'clk1'
 16. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'clk2'
 24. Slow 1200mV 85C Model Hold: 'clk1'
 25. Slow 1200mV 85C Model Recovery: 'clk1'
 26. Slow 1200mV 85C Model Recovery: 'clk2'
 27. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 85C Model Removal: 'clk2'
 32. Slow 1200mV 85C Model Removal: 'clk1'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'clk2'
 41. Slow 1200mV 0C Model Setup: 'clk1'
 42. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 44. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 49. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'clk2'
 51. Slow 1200mV 0C Model Hold: 'clk1'
 52. Slow 1200mV 0C Model Recovery: 'clk1'
 53. Slow 1200mV 0C Model Recovery: 'clk2'
 54. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Removal: 'clk2'
 59. Slow 1200mV 0C Model Removal: 'clk1'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Setup: 'clk2'
 68. Fast 1200mV 0C Model Setup: 'clk1'
 69. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 70. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 73. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 74. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Hold: 'clk2'
 77. Fast 1200mV 0C Model Hold: 'clk1'
 78. Fast 1200mV 0C Model Recovery: 'clk1'
 79. Fast 1200mV 0C Model Recovery: 'clk2'
 80. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 81. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'clk1'
 84. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 85. Fast 1200mV 0C Model Removal: 'clk2'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; or1420SingleCore                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.9%      ;
;     Processor 3            ;  18.3%      ;
;     Processor 4            ;  13.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ../scripts/clocks_sdc.tcl ; OK     ; Tue Mar 12 18:39:44 2024 ;
+---------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; altpll_component|auto_generated|pll1|clk[2] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[2] } ;
; altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[3] } ;
; clk1                                        ; Base      ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.667 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock12MHz }                                  ;
; clk2                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock50MHz }                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 67.7 MHz   ; 67.7 MHz        ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 74.69 MHz  ; 74.69 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 137.06 MHz ; 137.06 MHz      ; clk2                                        ;                                                ;
; 144.8 MHz  ; 144.8 MHz       ; clk1                                        ;                                                ;
; 192.79 MHz ; 192.79 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 648.51 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.326 ; -69.216       ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.982 ; -16.265       ;
; clk1                                        ; -3.643 ; -17.633       ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.050  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.299  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 2.092  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.431 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.451 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
; clk2                                        ; 0.761 ; 0.000         ;
; clk1                                        ; 1.144 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -6.539 ; -14.045       ;
; clk2                                        ; -4.401 ; -4.401        ;
; altpll_component|auto_generated|pll1|clk[2] ; -4.171 ; -4.171        ;
; altpll_component|auto_generated|pll1|clk[0] ; 8.330  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.497 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 2.257 ; 0.000         ;
; clk2                                        ; 2.485 ; 0.000         ;
; clk1                                        ; 2.539 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.056  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.058  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.300  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.403  ; 0.000         ;
; clk2                                        ; 9.757  ; 0.000         ;
; clk1                                        ; 41.426 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                    ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -4.326 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.653      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; -3.956 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.405      ; 6.283      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.704 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.215      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.879 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.040      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.895 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 7.024      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 12.990 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.929      ;
; 13.083 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.836      ;
; 13.083 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.836      ;
; 13.083 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.836      ;
; 13.083 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.836      ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                              ;
+--------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.982 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]     ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.027     ; 0.907      ;
; -2.878 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]     ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.548     ; 1.103      ;
; -1.304 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.433      ; 15.205     ;
; -1.288 ; or1420Top:cpu1|decodeStage:decode|exeAdderCntrl[0]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.433      ; 15.189     ;
; -1.190 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.444      ; 15.102     ;
; -1.187 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.430      ; 15.085     ;
; -1.162 ; or1420Top:cpu1|decodeStage:decode|exeAdderCntrl[1]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.433      ; 15.063     ;
; -1.114 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.430      ; 15.012     ;
; -1.070 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.433      ; 14.971     ;
; -0.922 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[0] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.433      ; 14.823     ;
; -0.886 ; or1420Top:cpu1|memoryStage:mem|wbWriteData[0]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.430      ; 14.784     ;
; -0.856 ; or1420Top:cpu1|decodeStage:decode|exePortBData[2]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.427      ; 14.751     ;
; -0.853 ; or1420Top:cpu1|decodeStage:decode|exePortBData[4]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.427      ; 14.748     ;
; -0.819 ; or1420Top:cpu1|decodeStage:decode|memStoreMode[1]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.433      ; 14.720     ;
; -0.815 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.628     ; 13.655     ;
; -0.795 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 13.684     ;
; -0.783 ; or1420Top:cpu1|s_wbDataReg[0]                         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.416      ; 14.667     ;
; -0.749 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.584     ; 13.633     ;
; -0.713 ; or1420Top:cpu1|decodeStage:decode|exePortBData[0]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.430      ; 14.611     ;
; -0.641 ; or1420Top:cpu1|decodeStage:decode|memStoreMode[0]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.433      ; 14.542     ;
; -0.579 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.132     ; 13.915     ;
; -0.568 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 13.930     ;
; -0.565 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 13.913     ;
; -0.561 ; or1420Top:cpu1|decodeStage:decode|exePortBData[8]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.427      ; 14.456     ;
; -0.558 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.576     ; 13.450     ;
; -0.557 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 13.951     ;
; -0.554 ; or1420Top:cpu1|memoryStage:mem|wbWriteData[2]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.430      ; 14.452     ;
; -0.553 ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.451     ;
; -0.551 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.144     ; 13.875     ;
; -0.543 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.576     ; 13.435     ;
; -0.534 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.625     ; 13.377     ;
; -0.519 ; or1420Top:cpu1|decodeStage:decode|exePortBData[6]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.427      ; 14.414     ;
; -0.514 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.583     ; 13.399     ;
; -0.513 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.621     ; 13.360     ;
; -0.513 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.124     ; 13.857     ;
; -0.511 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 13.900     ;
; -0.508 ; or1420Top:cpu1|executeStage:exe|wbWriteData[8]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.434      ; 14.410     ;
; -0.507 ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.575     ; 13.400     ;
; -0.497 ; or1420Top:cpu1|executeStage:exe|wbWriteData[6]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.603     ; 13.362     ;
; -0.496 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 13.853     ;
; -0.495 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.436      ; 14.399     ;
; -0.493 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 13.836     ;
; -0.488 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 13.836     ;
; -0.487 ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[2]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.573     ; 13.382     ;
; -0.485 ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.383     ;
; -0.485 ; or1420Top:cpu1|executeStage:exe|wbWriteData[0]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.433      ; 14.386     ;
; -0.475 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.132     ; 13.811     ;
; -0.462 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[28]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.576     ; 13.354     ;
; -0.451 ; or1420Top:cpu1|executeStage:exe|wbWriteData[6]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.608     ; 13.311     ;
; -0.445 ; or1420Top:cpu1|executeStage:exe|wbWriteData[6]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.053     ; 13.860     ;
; -0.439 ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.575     ; 13.332     ;
; -0.434 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.124     ; 13.778     ;
; -0.432 ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.434      ; 14.334     ;
; -0.426 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 13.820     ;
; -0.425 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.436      ; 14.329     ;
; -0.425 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[21]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.615     ; 13.278     ;
; -0.422 ; or1420Top:cpu1|executeStage:exe|wbWriteData[17]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 13.322     ;
; -0.416 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 13.759     ;
; -0.412 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[9]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.628     ; 13.252     ;
; -0.401 ; or1420Top:cpu1|decodeStage:decode|exePortBData[5]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.427      ; 14.296     ;
; -0.381 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[2]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.584     ; 13.265     ;
; -0.380 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 13.769     ;
; -0.376 ; or1420Top:cpu1|executeStage:exe|wbWriteData[17]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.573     ; 13.271     ;
; -0.343 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.127     ; 13.684     ;
; -0.338 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.127     ; 13.679     ;
; -0.333 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.121     ; 13.680     ;
; -0.324 ; or1420Top:cpu1|decodeStage:decode|exePortBData[23]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.123     ; 13.669     ;
; -0.321 ; or1420Top:cpu1|decodeStage:decode|exePortBData[3]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.427      ; 14.216     ;
; -0.321 ; or1420Top:cpu1|executeStage:exe|wbWriteData[4]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.444      ; 14.233     ;
; -0.320 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 13.717     ;
; -0.316 ; or1420Top:cpu1|memoryStage:mem|wbWriteData[10]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 13.705     ;
; -0.316 ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.567     ; 13.217     ;
; -0.316 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.103     ; 13.681     ;
; -0.315 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.352      ; 14.135     ;
; -0.313 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.117     ; 13.664     ;
; -0.312 ; or1420Top:cpu1|memoryStage:mem|wbWriteData[3]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.436      ; 14.216     ;
; -0.312 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.117     ; 13.663     ;
; -0.306 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[21]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.573     ; 13.201     ;
; -0.305 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 13.702     ;
; -0.305 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.103     ; 13.670     ;
; -0.305 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.129     ; 13.644     ;
; -0.302 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.117     ; 13.653     ;
; -0.301 ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.567     ; 13.202     ;
; -0.287 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 13.645     ;
; -0.285 ; or1420Top:cpu1|memoryStage:mem|wbWriteData[0]         ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.124     ; 13.629     ;
; -0.284 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 13.627     ;
; -0.284 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.124     ; 13.628     ;
; -0.279 ; or1420Top:cpu1|decodeStage:decode|exePortBData[6]     ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.123     ; 13.624     ;
; -0.278 ; or1420Top:cpu1|decodeStage:decode|exePortBData[23]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.128     ; 13.618     ;
; -0.276 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 13.666     ;
; -0.275 ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[29]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 13.164     ;
; -0.272 ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.574     ; 13.166     ;
; -0.270 ; or1420Top:cpu1|memoryStage:mem|wbWriteData[10]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 13.654     ;
; -0.269 ; or1420Top:cpu1|decodeStage:decode|exePortBData[25]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.123     ; 13.614     ;
; -0.264 ; or1420Top:cpu1|executeStage:exe|wbWriteData[9]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.435      ; 14.167     ;
; -0.260 ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.574     ; 13.154     ;
; -0.260 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.124     ; 13.604     ;
; -0.260 ; or1420Top:cpu1|executeStage:exe|wbWriteData[6]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.128     ;
; -0.255 ; or1420Top:cpu1|executeStage:exe|wbWriteData[14]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 13.144     ;
; -0.253 ; or1420Top:cpu1|memoryStage:mem|wbWriteData[8]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.430      ; 14.151     ;
+--------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.643 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 6.882      ;
; -3.550 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 6.789      ;
; -3.516 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 6.755      ;
; -3.495 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 6.734      ;
; -3.429 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.669      ;
; -3.162 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 6.401      ;
; -3.056 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 6.295      ;
; -3.011 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 6.250      ;
; -2.835 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 6.074      ;
; 76.427 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 6.834      ;
; 76.613 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 6.648      ;
; 76.805 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 6.456      ;
; 76.971 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 6.290      ;
; 77.014 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.088     ; 6.232      ;
; 77.211 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 6.041      ;
; 77.303 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.949      ;
; 77.313 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.939      ;
; 77.392 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.860      ;
; 77.397 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.855      ;
; 77.458 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.794      ;
; 77.556 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.696      ;
; 77.589 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.663      ;
; 77.629 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.623      ;
; 77.701 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.088     ; 5.545      ;
; 77.738 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.514      ;
; 77.755 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.497      ;
; 78.005 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.247      ;
; 78.459 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.793      ;
; 78.596 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.088     ; 4.650      ;
; 78.768 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.088     ; 4.478      ;
; 79.108 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.144      ;
; 81.733 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 1.519      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.050 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.129      ; 13.594     ;
; 0.079 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 13.645     ;
; 0.095 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.136      ; 13.556     ;
; 0.109 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.129      ; 13.535     ;
; 0.113 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.126      ; 13.528     ;
; 0.120 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.139      ; 13.534     ;
; 0.124 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.607     ;
; 0.130 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.138      ; 13.523     ;
; 0.134 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.137      ; 13.518     ;
; 0.136 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.131      ; 13.510     ;
; 0.142 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 13.579     ;
; 0.149 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.585     ;
; 0.154 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.136      ; 13.497     ;
; 0.159 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 13.574     ;
; 0.163 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.569     ;
; 0.165 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 13.561     ;
; 0.172 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.126      ; 13.469     ;
; 0.179 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.139      ; 13.475     ;
; 0.189 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.138      ; 13.464     ;
; 0.193 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.137      ; 13.459     ;
; 0.195 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.131      ; 13.451     ;
; 0.196 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 13.528     ;
; 0.241 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.490     ;
; 0.259 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 13.462     ;
; 0.266 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.468     ;
; 0.276 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 13.457     ;
; 0.280 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.452     ;
; 0.282 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 13.444     ;
; 0.305 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 13.419     ;
; 0.350 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.381     ;
; 0.368 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 13.353     ;
; 0.375 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.359     ;
; 0.385 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 13.348     ;
; 0.389 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.343     ;
; 0.391 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 13.335     ;
; 0.405 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 13.319     ;
; 0.432 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 13.292     ;
; 0.438 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 13.286     ;
; 0.450 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.281     ;
; 0.468 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 13.253     ;
; 0.475 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.259     ;
; 0.477 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.254     ;
; 0.483 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.248     ;
; 0.485 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 13.248     ;
; 0.489 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.243     ;
; 0.491 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 13.235     ;
; 0.495 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 13.226     ;
; 0.501 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 13.220     ;
; 0.502 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.232     ;
; 0.508 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.226     ;
; 0.510 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.134      ; 13.139     ;
; 0.512 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 13.221     ;
; 0.516 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.216     ;
; 0.518 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 13.215     ;
; 0.518 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 13.208     ;
; 0.522 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.210     ;
; 0.524 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 13.202     ;
; 0.539 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 13.190     ;
; 0.569 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.134      ; 13.080     ;
; 0.656 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 13.073     ;
; 0.765 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.964     ;
; 0.865 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.864     ;
; 0.892 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.837     ;
; 0.894 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.186     ; 12.388     ;
; 0.898 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.831     ;
; 0.923 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.106     ; 12.439     ;
; 0.953 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.186     ; 12.329     ;
; 1.040 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.106     ; 12.322     ;
; 1.149 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.106     ; 12.213     ;
; 1.204 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.520     ;
; 1.249 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.482     ;
; 1.249 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.106     ; 12.113     ;
; 1.267 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.454     ;
; 1.274 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 12.460     ;
; 1.276 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.106     ; 12.086     ;
; 1.282 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.106     ; 12.080     ;
; 1.284 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 12.449     ;
; 1.288 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 12.444     ;
; 1.290 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 12.436     ;
; 1.310 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.127      ; 12.332     ;
; 1.355 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.134      ; 12.294     ;
; 1.373 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.124      ; 12.266     ;
; 1.380 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.137      ; 12.272     ;
; 1.390 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.136      ; 12.261     ;
; 1.394 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.135      ; 12.256     ;
; 1.396 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.129      ; 12.248     ;
; 1.613 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.255     ; 4.866      ;
; 1.613 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.255     ; 4.866      ;
; 1.613 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.255     ; 4.866      ;
; 1.613 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.255     ; 4.866      ;
; 1.664 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.065     ;
; 1.770 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.132      ; 11.877     ;
; 1.972 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.255     ; 4.507      ;
; 1.985 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.032     ; 4.718      ;
; 2.017 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.032     ; 4.686      ;
; 2.019 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.255     ; 4.460      ;
; 2.022 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.255     ; 4.457      ;
; 2.048 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.106     ; 11.314     ;
; 2.085 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.032     ; 4.618      ;
; 2.085 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.032     ; 4.618      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                            ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.299 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 6.256      ;
; 0.371 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 6.185      ;
; 0.465 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 6.090      ;
; 0.537 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 6.019      ;
; 0.564 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.991      ;
; 0.601 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.956      ;
; 0.610 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.945      ;
; 0.636 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.920      ;
; 0.661 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.895      ;
; 0.682 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.874      ;
; 0.703 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.852      ;
; 0.731 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.824      ;
; 0.750 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.806      ;
; 0.767 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.790      ;
; 0.771 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.775      ;
; 0.775 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.781      ;
; 0.803 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.753      ;
; 0.819 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.728      ;
; 0.827 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.729      ;
; 0.834 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.712      ;
; 0.843 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.704      ;
; 0.847 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.708      ;
; 0.866 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.691      ;
; 0.912 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.645      ;
; 0.913 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.646      ;
; 0.916 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.640      ;
; 0.919 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.637      ;
; 0.926 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.630      ;
; 0.939 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.618      ;
; 0.942 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.604      ;
; 0.968 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.579      ;
; 0.972 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.584      ;
; 0.979 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.567      ;
; 1.003 ; bios:start|s_addressReg[9]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.676     ; 5.055      ;
; 1.005 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.552      ;
; 1.014 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.533      ;
; 1.015 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.541      ;
; 1.030 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 5.528      ;
; 1.033 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.524      ;
; 1.050 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.498      ;
; 1.059 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.498      ;
; 1.061 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.495      ;
; 1.065 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.491      ;
; 1.073 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.475      ;
; 1.075 ; bios:start|s_addressReg[9]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.675     ; 4.984      ;
; 1.079 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.476      ;
; 1.086 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.460      ;
; 1.093 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.463      ;
; 1.104 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.443      ;
; 1.115 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.431      ;
; 1.126 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.421      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[9]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[10]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[11]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[12]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[13]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.127 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[14]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.428      ;
; 1.133 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.414      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[9]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[10]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[11]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[12]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[13]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.148 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[14]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.407      ;
; 1.149 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.408      ;
; 1.154 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.402      ;
; 1.156 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.401      ;
; 1.157 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.400      ;
; 1.158 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.389      ;
; 1.163 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.385      ;
; 1.165 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[5]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.391      ;
; 1.166 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.390      ;
; 1.169 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.387      ;
; 1.182 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.374      ;
; 1.189 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.368      ;
; 1.196 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 5.362      ;
; 1.199 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.349      ;
; 1.207 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[6]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.349      ;
; 1.209 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.347      ;
; 1.211 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.336      ;
; 1.222 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.325      ;
; 1.225 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.332      ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.092 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.189     ; 4.453      ;
; 4.064 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.540      ;
; 4.073 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.531      ;
; 4.075 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.529      ;
; 4.194 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.410      ;
; 4.195 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.409      ;
; 4.195 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.409      ;
; 4.196 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.408      ;
; 4.197 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.407      ;
; 4.198 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.406      ;
; 4.200 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.404      ;
; 4.205 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.399      ;
; 4.206 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.398      ;
; 4.307 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 2.247      ;
; 4.309 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 2.245      ;
; 4.310 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 2.244      ;
; 4.312 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 2.242      ;
; 4.314 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 2.240      ;
; 4.320 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 2.234      ;
; 4.321 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 2.233      ;
; 4.585 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 1.969      ;
; 4.587 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 1.967      ;
; 4.590 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 1.964      ;
; 4.595 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 1.959      ;
; 4.598 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 1.956      ;
; 4.612 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.174     ; 1.948      ;
; 4.658 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 1.905      ;
; 4.762 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 1.792      ;
; 4.861 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.701      ;
; 4.889 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 1.674      ;
; 4.911 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.651      ;
; 4.981 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.581      ;
; 5.100 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.462      ;
; 5.102 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.175     ; 1.457      ;
; 5.112 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.450      ;
; 5.126 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.436      ;
; 5.133 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.429      ;
; 5.138 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.175     ; 1.421      ;
; 5.156 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.406      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.296 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.175     ; 1.263      ;
; 5.794 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.858      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.431 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[30]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[30]                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[28]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[28]                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[29]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[29]                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.746      ;
; 0.432 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.746      ;
; 0.437 ; busArbiter:arbiter|s_queueInsertPointerReg[3]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.171      ;
; 0.450 ; uartBus:uart1|uartRx:RXC|s_breakReg                                 ; uartBus:uart1|uartRx:RXC|s_breakReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                           ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartRx:RXC|s_bitCounterReg[0]                         ; uartBus:uart1|uartRx:RXC|s_bitCounterReg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|s_lineStatus1Reg                                      ; uartBus:uart1|s_lineStatus1Reg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                       ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                  ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                     ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                     ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION          ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_stallReg                          ; or1420Top:cpu1|dCache:loadStore|s_stallReg                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                   ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|executeStage:exe|s_exceptionPrefixReg                ; or1420Top:cpu1|executeStage:exe|s_exceptionPrefixReg                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTx:TXC|s_halfBitCountReg[4]                       ; uartBus:uart1|uartTx:TXC|s_halfBitCountReg[4]                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.SHIFT                    ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.SHIFT                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                  ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; bios:start|s_stateMachineReg.BUSERROR                               ; bios:start|s_stateMachineReg.BUSERROR                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_readStateReg.WAIT                                   ; uartBus:uart1|s_readStateReg.WAIT                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_writeCountReg[8]                            ; sdramController:sdram|s_writeCountReg[8]                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]         ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]      ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_delayedWriteDoneReg[0]                      ; sdramController:sdram|s_delayedWriteDoneReg[0]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg             ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg             ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_smallCharsReg                  ; screens:hdmi|textController:textC1|s_smallCharsReg                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_initBusyReg                                 ; sdramController:sdram|s_initBusyReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|synchroFlop:sfps|s_states[0]                           ; camera:camIf|synchroFlop:sfps|s_states[0]                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[0]                                        ; camera:camIf|s_hzCountReg[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[1]                                        ; camera:camIf|s_hzCountReg[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[2]                                        ; camera:camIf|s_hzCountReg[2]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[3]                                        ; camera:camIf|s_hzCountReg[3]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[4]                                        ; camera:camIf|s_hzCountReg[4]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[5]                                        ; camera:camIf|s_hzCountReg[5]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[6]                                        ; camera:camIf|s_hzCountReg[6]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[7]                                        ; camera:camIf|s_hzCountReg[7]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[8]                                        ; camera:camIf|s_hzCountReg[8]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[9]                                        ; camera:camIf|s_hzCountReg[9]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]                   ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[3]                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; camera:camIf|synchroFlop:spclk|s_states[0]                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_endTransactionPendingReg                    ; sdramController:sdram|s_endTransactionPendingReg                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg               ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.451 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.483 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.501 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.511 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.805      ;
; 0.518 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.543 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.837      ;
; 0.665 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.959      ;
; 0.667 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.672 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.966      ;
; 0.674 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.968      ;
; 0.675 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.969      ;
; 0.697 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.700 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.714 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.008      ;
; 0.717 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.011      ;
; 0.721 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.015      ;
; 0.739 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.741 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.036      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.038      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.042      ;
; 0.747 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.759 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.060      ;
; 0.766 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.771 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.773 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.068      ;
; 0.776 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.070      ;
; 0.779 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.787 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.792 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[0]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.087      ;
; 0.801 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.094      ;
; 0.840 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.135      ;
; 0.876 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.720      ;
; 0.950 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.245      ;
; 0.970 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.264      ;
; 0.971 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.265      ;
; 1.006 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.743      ;
; 1.013 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.308      ;
; 1.013 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[4]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.308      ;
; 1.017 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.754      ;
; 1.020 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.314      ;
; 1.029 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.341      ;
; 1.035 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.324      ;
; 1.044 ; screens:hdmi|s_textContent[0]                                  ; screens:hdmi|s_textContent[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.314      ;
; 1.086 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.823      ;
; 1.087 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.373      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.392      ;
; 1.098 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.393      ;
; 1.099 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramDataValidReg                        ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_columnAddressReg[0]                      ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.503 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.797      ;
; 0.640 ; sdramController:sdram|s_dataToRamReg[0]                          ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.935      ;
; 0.640 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.936      ;
; 0.645 ; sdramController:sdram|s_dataToRamReg[2]                          ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.939      ;
; 0.665 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.960      ;
; 0.667 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.962      ;
; 0.669 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.964      ;
; 0.671 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.966      ;
; 0.679 ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.974      ;
; 0.680 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.975      ;
; 0.695 ; sdramController:sdram|s_dataToRamReg[19]                         ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.987      ;
; 0.698 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE         ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.992      ;
; 0.708 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.002      ;
; 0.710 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.005      ;
; 0.722 ; sdramController:sdram|s_rowAddressReg[13]                        ; sdramController:sdram|sdramBa[0]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.017      ;
; 0.742 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.036      ;
; 0.746 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.040      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[5]                         ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[1]                         ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[13]                        ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[2]                         ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[12]                        ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[10]                        ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_columnAddressReg[7]                      ; sdramController:sdram|sdramAddr[7]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[7]                         ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[4]                         ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[14]                        ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; sdramController:sdram|s_columnAddressReg[8]                      ; sdramController:sdram|sdramAddr[8]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.060      ;
; 0.765 ; sdramController:sdram|s_rowAddressReg[8]                         ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_rowAddressReg[6]                         ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_columnAddressReg[3]                      ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.060      ;
; 0.766 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.061      ;
; 0.774 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.069      ;
; 0.774 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.069      ;
; 0.786 ; sdramController:sdram|s_rowAddressReg[0]                         ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.080      ;
; 0.789 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.084      ;
; 0.792 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.087      ;
; 0.798 ; sdramController:sdram|s_sdramClkReg                              ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.093      ;
; 0.802 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]      ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.215      ; 1.248      ;
; 0.831 ; sdramController:sdram|s_readPendingReg                           ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.208      ; 1.270      ;
; 0.834 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.129      ;
; 0.837 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]      ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.285      ;
; 0.846 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]      ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.294      ;
; 0.866 ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.161      ;
; 0.888 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]      ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.225      ; 1.344      ;
; 0.888 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.183      ;
; 0.914 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]       ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.207      ; 1.352      ;
; 0.916 ; sdramController:sdram|s_rowAddressReg[14]                        ; sdramController:sdram|sdramBa[1]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.211      ;
; 0.964 ; sdramController:sdram|s_shortCountReg[0]                         ; sdramController:sdram|s_shortCountReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.259      ;
; 0.966 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|sdramAddr[9]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.261      ;
; 0.969 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 1.267      ;
; 0.972 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.267      ;
; 0.972 ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 1.269      ;
; 0.995 ; sdramController:sdram|s_dataToRamReg[3]                          ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.287      ;
; 0.996 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[20]      ; sdramController:sdram|s_dataToRamReg[20]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.445      ;
; 1.007 ; sdramController:sdram|s_dataToRamReg[21]                         ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.295      ;
; 1.013 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]      ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.215      ; 1.459      ;
; 1.017 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]      ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.215      ; 1.463      ;
; 1.021 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]      ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.214      ; 1.466      ;
; 1.021 ; sdramController:sdram|s_rowAddressReg[10]                        ; sdramController:sdram|sdramAddr[10]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.316      ;
; 1.039 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]      ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.215      ; 1.485      ;
; 1.039 ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.333      ;
; 1.046 ; sdramController:sdram|s_dataToRamReg[16]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.334      ;
; 1.048 ; sdramController:sdram|s_rowAddressReg[12]                        ; sdramController:sdram|sdramAddr[12]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.341      ;
; 1.049 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|sdramAddr[11]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.342      ;
; 1.068 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]      ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.516      ;
; 1.085 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.379      ;
; 1.086 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]      ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.214      ; 1.531      ;
; 1.100 ; sdramController:sdram|s_dataToRamReg[7]                          ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.385      ;
; 1.104 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]      ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.552      ;
; 1.108 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]      ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.214      ; 1.553      ;
; 1.113 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]      ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.561      ;
; 1.115 ; sdramController:sdram|s_rowAddressReg[1]                         ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; sdramController:sdram|s_rowAddressReg[13]                        ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; sdramController:sdram|s_rowAddressReg[5]                         ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; sdramController:sdram|s_rowAddressReg[7]                         ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.121 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]       ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.215      ; 1.567      ;
; 1.123 ; sdramController:sdram|s_rowAddressReg[2]                         ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; sdramController:sdram|s_rowAddressReg[4]                         ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; sdramController:sdram|s_rowAddressReg[0]                         ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; sdramController:sdram|s_rowAddressReg[12]                        ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; sdramController:sdram|s_rowAddressReg[10]                        ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.418      ;
; 1.126 ; sdramController:sdram|s_rowAddressReg[8]                         ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; sdramController:sdram|s_rowAddressReg[6]                         ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.420      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.464 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.724 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.220      ; 1.175      ;
; 0.854 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.223      ; 1.308      ;
; 0.863 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.220      ; 1.314      ;
; 0.877 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.223      ; 1.331      ;
; 0.884 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.223      ; 1.338      ;
; 0.892 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.223      ; 1.346      ;
; 0.893 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.220      ; 1.344      ;
; 0.914 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.223      ; 1.368      ;
; 1.041 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.223      ; 1.495      ;
; 1.076 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.531      ;
; 1.113 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.223      ; 1.567      ;
; 1.132 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.223      ; 1.586      ;
; 1.206 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 1.652      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.290 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.745      ;
; 1.330 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.221      ; 1.782      ;
; 1.390 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 1.836      ;
; 1.393 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 1.839      ;
; 1.399 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 1.845      ;
; 1.403 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 1.849      ;
; 1.405 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 1.851      ;
; 1.653 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 2.099      ;
; 1.654 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 2.100      ;
; 1.660 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 2.106      ;
; 1.663 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 2.109      ;
; 1.666 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 2.112      ;
; 1.667 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 2.113      ;
; 1.669 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 2.115      ;
; 1.742 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.237      ;
; 1.743 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.238      ;
; 1.749 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.244      ;
; 1.751 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.246      ;
; 1.752 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.247      ;
; 1.753 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.248      ;
; 1.754 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.249      ;
; 1.755 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.250      ;
; 1.756 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.251      ;
; 1.842 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.337      ;
; 1.845 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.340      ;
; 1.855 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.264      ; 2.350      ;
; 3.533 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.207      ; 3.971      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.059      ;
; 0.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.079      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.411      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.542      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.551      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.559      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.568      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.569      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.569      ;
; 1.345 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.639      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.680      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.680      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.681      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.682      ;
; 1.388 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.682      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.689      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.690      ;
; 1.397 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.691      ;
; 1.397 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.691      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.697      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.698      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.698      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.699      ;
; 1.406 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.700      ;
; 1.406 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.700      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.706      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.707      ;
; 1.414 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.708      ;
; 1.415 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.709      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.820      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.820      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.821      ;
; 1.528 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.822      ;
; 1.528 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.822      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.829      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.829      ;
; 1.536 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.830      ;
; 1.537 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.831      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.837      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.838      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.838      ;
; 1.545 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.839      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.144 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 1.438      ;
; 2.383 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 5.772      ;
; 2.463 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 5.852      ;
; 2.575 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 5.964      ;
; 2.600 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 5.990      ;
; 2.604 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 5.993      ;
; 2.706 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 6.095      ;
; 2.712 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 6.101      ;
; 2.730 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 6.119      ;
; 2.891 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 6.280      ;
; 3.577 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.871      ;
; 3.830 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.124      ;
; 3.952 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.076      ; 4.240      ;
; 4.011 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.076      ; 4.299      ;
; 4.076 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.370      ;
; 4.093 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.387      ;
; 4.588 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.882      ;
; 4.628 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.922      ;
; 4.654 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.948      ;
; 4.731 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.076      ; 5.019      ;
; 4.749 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.043      ;
; 4.888 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.182      ;
; 4.906 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.200      ;
; 4.919 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.213      ;
; 4.953 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.247      ;
; 5.020 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.314      ;
; 5.033 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.327      ;
; 5.172 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 5.475      ;
; 5.329 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 5.632      ;
; 5.534 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.076      ; 5.822      ;
; 5.537 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 5.840      ;
; 5.765 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 6.068      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk1'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -6.539 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.410      ; 9.787      ;
; -6.503 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.406      ; 9.747      ;
; -6.341 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.395      ; 9.574      ;
; -6.319 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.406      ; 9.563      ;
; -6.163 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.395      ; 9.396      ;
; -5.759 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.410      ; 9.007      ;
; -5.713 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.395      ; 8.946      ;
; -5.651 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.392      ; 8.881      ;
; -5.579 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.392      ; 8.809      ;
; -5.438 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.401      ; 8.677      ;
; -4.978 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.389      ; 8.205      ;
; -3.854 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.907      ; 6.599      ;
; -3.753 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.407      ; 6.998      ;
; -3.753 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.407      ; 6.998      ;
; -2.973 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.407      ; 6.218      ;
; -2.973 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.407      ; 6.218      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk2'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.401 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.727      ;
; -4.262 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.407      ; 6.591      ;
; -3.835 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.161      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.171 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -3.023     ; 1.921      ;
; 5.611  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 7.773      ;
; 5.611  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 7.773      ;
; 5.611  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 7.773      ;
; 5.611  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 7.773      ;
; 6.391  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 6.993      ;
; 6.391  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 6.993      ;
; 6.391  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 6.993      ;
; 6.391  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 6.993      ;
; 7.088  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 6.295      ;
; 7.088  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 6.295      ;
; 7.780  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 5.603      ;
; 7.780  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 5.603      ;
; 8.234  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.400      ; 5.634      ;
; 8.234  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.400      ; 5.634      ;
; 8.532  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.376      ; 5.312      ;
; 8.532  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.376      ; 5.312      ;
; 8.694  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 5.139      ;
; 8.694  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 5.139      ;
; 8.716  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.376      ; 5.128      ;
; 8.716  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.376      ; 5.128      ;
; 8.793  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 4.594      ;
; 8.812  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.400      ; 5.056      ;
; 8.812  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.400      ; 5.056      ;
; 8.872  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 4.961      ;
; 8.872  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 4.961      ;
; 9.160  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 4.188      ;
; 9.456  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.362      ; 4.374      ;
; 9.456  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.362      ; 4.374      ;
; 9.534  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.113     ; 3.821      ;
; 9.534  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.113     ; 3.821      ;
; 9.534  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.113     ; 3.821      ;
; 9.588  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 3.799      ;
; 9.597  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.371      ; 4.242      ;
; 9.597  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.371      ; 4.242      ;
; 9.630  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 3.757      ;
; 10.026 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 3.364      ;
; 10.057 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.359      ; 3.770      ;
; 10.057 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.359      ; 3.770      ;
; 10.145 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 3.245      ;
; 10.281 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 3.552      ;
; 10.281 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 3.552      ;
; 10.352 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 3.035      ;
; 10.584 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.362      ; 3.246      ;
; 10.584 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.362      ; 3.246      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 8.330  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.206     ; 4.932      ;
; 8.591  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.215     ; 4.662      ;
; 10.945 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.195     ; 2.328      ;
; 11.216 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.197     ; 2.055      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.497 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.926      ;
; 1.713 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.144      ;
; 3.969 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 4.381      ;
; 4.186 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 4.607      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.257 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 3.057      ;
; 2.257 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 3.057      ;
; 2.557 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.591      ; 3.360      ;
; 2.557 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.591      ; 3.360      ;
; 2.604 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.901      ;
; 2.765 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.065      ;
; 2.813 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 3.611      ;
; 2.813 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 3.611      ;
; 2.831 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.131      ;
; 3.180 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.477      ;
; 3.180 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.597      ; 3.989      ;
; 3.180 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.597      ; 3.989      ;
; 3.230 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.527      ;
; 3.232 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 3.536      ;
; 3.232 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 3.536      ;
; 3.232 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 3.536      ;
; 3.310 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 4.110      ;
; 3.310 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 4.110      ;
; 3.552 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.849      ;
; 3.722 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.591      ; 4.525      ;
; 3.722 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.591      ; 4.525      ;
; 3.777 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 4.575      ;
; 3.777 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 4.575      ;
; 3.908 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.205      ;
; 3.911 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.725      ;
; 3.911 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.725      ;
; 3.958 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.591      ; 4.761      ;
; 3.958 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.591      ; 4.761      ;
; 3.980 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.402     ; 1.785      ;
; 4.108 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.922      ;
; 4.108 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.922      ;
; 4.222 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 5.020      ;
; 4.222 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 5.020      ;
; 5.002 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.294      ;
; 5.002 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.294      ;
; 5.359 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.651      ;
; 5.359 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.651      ;
; 6.351 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 6.645      ;
; 6.351 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 6.645      ;
; 6.351 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 6.645      ;
; 6.351 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 6.645      ;
; 6.628 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 6.922      ;
; 6.628 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 6.922      ;
; 6.628 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 6.922      ;
; 6.628 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 6.922      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk2'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.485 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.025      ; 5.792      ;
; 2.873 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.027      ; 6.182      ;
; 2.900 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.025      ; 6.207      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk1'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.539 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.028      ; 5.934      ;
; 2.539 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.028      ; 5.934      ;
; 2.816 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.028      ; 6.211      ;
; 2.816 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.028      ; 6.211      ;
; 3.222 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.548      ; 6.137      ;
; 4.393 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.011      ; 7.771      ;
; 4.760 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.022      ; 8.149      ;
; 4.883 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.013      ; 8.263      ;
; 4.890 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.013      ; 8.270      ;
; 5.103 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.016      ; 8.486      ;
; 5.235 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.031      ; 8.633      ;
; 5.302 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.016      ; 8.685      ;
; 5.491 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.027      ; 8.885      ;
; 5.512 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.031      ; 8.910      ;
; 5.538 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.016      ; 8.921      ;
; 5.688 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.027      ; 9.082      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 71.79 MHz  ; 71.79 MHz       ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 80.67 MHz  ; 80.67 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 145.92 MHz ; 145.92 MHz      ; clk2                                        ;                                                ;
; 152.7 MHz  ; 152.7 MHz       ; clk1                                        ;                                                ;
; 208.07 MHz ; 208.07 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 706.71 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.358 ; -69.728       ;
; clk1                                        ; -3.698 ; -17.891       ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.485 ; -6.535        ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.849  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.988  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 2.330  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.380 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.399 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.400 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; clk2                                        ; 0.704 ; 0.000         ;
; clk1                                        ; 1.036 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -6.402 ; -13.914       ;
; clk2                                        ; -4.378 ; -4.378        ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.583 ; -3.583        ;
; altpll_component|auto_generated|pll1|clk[0] ; 8.677  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.339 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 1.992 ; 0.000         ;
; clk2                                        ; 2.434 ; 0.000         ;
; clk1                                        ; 2.509 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.061  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.062  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.310  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.377  ; 0.000         ;
; clk2                                        ; 9.749  ; 0.000         ;
; clk1                                        ; 41.416 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                     ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -4.358 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.359      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; -3.841 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.842      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.147 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.781      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.607      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.333 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.595      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.394 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.534      ;
; 13.480 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.448      ;
; 13.480 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.448      ;
; 13.480 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.448      ;
; 13.480 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.448      ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.698 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.613      ;
; -3.590 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.505      ;
; -3.555 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.470      ;
; -3.549 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.464      ;
; -3.499 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 6.413      ;
; -3.014 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.929      ;
; -2.917 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.832      ;
; -2.869 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.784      ;
; -2.715 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.630      ;
; 76.784 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.065     ; 6.486      ;
; 76.943 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.065     ; 6.327      ;
; 77.105 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.065     ; 6.165      ;
; 77.256 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.065     ; 6.014      ;
; 77.497 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.080     ; 5.758      ;
; 77.549 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.713      ;
; 77.613 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.649      ;
; 77.623 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.639      ;
; 77.708 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.554      ;
; 77.727 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.535      ;
; 77.776 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.486      ;
; 77.870 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.392      ;
; 77.938 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.080     ; 5.317      ;
; 77.976 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.286      ;
; 78.001 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.261      ;
; 78.015 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.247      ;
; 78.021 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 5.241      ;
; 78.374 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 4.888      ;
; 78.687 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.574      ;
; 78.803 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.080     ; 4.452      ;
; 78.954 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.080     ; 4.301      ;
; 79.358 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.073     ; 3.904      ;
; 81.832 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 1.429      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                               ;
+--------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.485 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]     ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.620     ; 0.818      ;
; -2.406 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]     ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.167     ; 1.013      ;
; -0.462 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.428      ; 14.359     ;
; -0.459 ; or1420Top:cpu1|decodeStage:decode|exeAdderCntrl[0]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 14.341     ;
; -0.448 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 14.330     ;
; -0.382 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 14.264     ;
; -0.370 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 14.252     ;
; -0.340 ; or1420Top:cpu1|decodeStage:decode|exeAdderCntrl[1]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 14.222     ;
; -0.185 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 14.067     ;
; -0.182 ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.585     ; 13.066     ;
; -0.047 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[0] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.929     ;
; -0.007 ; or1420Top:cpu1|decodeStage:decode|exePortBData[4]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 13.885     ;
; 0.019  ; or1420Top:cpu1|memoryStage:mem|wbWriteData[0]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.863     ;
; 0.026  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.114     ; 13.329     ;
; 0.056  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.131     ; 13.282     ;
; 0.066  ; or1420Top:cpu1|decodeStage:decode|exePortBData[2]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 13.812     ;
; 0.074  ; or1420Top:cpu1|decodeStage:decode|memStoreMode[1]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.808     ;
; 0.089  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 12.801     ;
; 0.098  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.575     ; 12.796     ;
; 0.116  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 13.245     ;
; 0.119  ; or1420Top:cpu1|s_wbDataReg[0]                         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.402      ; 13.752     ;
; 0.121  ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[2]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.530     ; 12.818     ;
; 0.148  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.114     ; 13.207     ;
; 0.167  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[21]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.573     ; 12.729     ;
; 0.174  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[9]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.586     ; 12.709     ;
; 0.182  ; or1420Top:cpu1|decodeStage:decode|exePortBData[0]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.700     ;
; 0.206  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.114     ; 13.149     ;
; 0.223  ; or1420Top:cpu1|decodeStage:decode|memStoreMode[0]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.659     ;
; 0.239  ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.537     ; 12.693     ;
; 0.247  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.416      ; 13.638     ;
; 0.263  ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.419      ; 13.625     ;
; 0.264  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 13.545     ;
; 0.267  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[2]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.546     ; 12.656     ;
; 0.281  ; or1420Top:cpu1|memoryStage:mem|wbWriteData[0]         ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 13.080     ;
; 0.286  ; or1420Top:cpu1|decodeStage:decode|exePortBData[5]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 13.592     ;
; 0.297  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 13.064     ;
; 0.299  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 13.062     ;
; 0.304  ; or1420Top:cpu1|decodeStage:decode|exePortBData[8]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 13.574     ;
; 0.306  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 13.059     ;
; 0.308  ; or1420Top:cpu1|decodeStage:decode|exePortBData[6]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 13.570     ;
; 0.308  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 13.057     ;
; 0.309  ; or1420Top:cpu1|executeStage:exe|wbWriteData[0]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.573     ;
; 0.310  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 13.051     ;
; 0.312  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[1] ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.416      ; 13.573     ;
; 0.319  ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.542     ; 12.608     ;
; 0.329  ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.528     ; 12.612     ;
; 0.331  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.114     ; 13.024     ;
; 0.339  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 13.026     ;
; 0.343  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.114     ; 13.012     ;
; 0.357  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[17]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.146     ; 12.966     ;
; 0.359  ; or1420Top:cpu1|executeStage:exe|wbWriteData[6]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 13.069     ;
; 0.372  ; or1420Top:cpu1|executeStage:exe|wbWriteData[8]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.419      ; 13.516     ;
; 0.375  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[21]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 12.992     ;
; 0.382  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[9]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 12.972     ;
; 0.385  ; or1420Top:cpu1|memoryStage:mem|wbWriteData[2]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.497     ;
; 0.386  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 13.423     ;
; 0.387  ; or1420Top:cpu1|memoryStage:mem|wbWriteData[3]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.423      ; 13.505     ;
; 0.388  ; or1420Top:cpu1|decodeStage:decode|exePortBData[3]     ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 13.490     ;
; 0.403  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.114     ; 12.952     ;
; 0.405  ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.535     ; 12.529     ;
; 0.415  ; or1420Top:cpu1|s_wbDataReg[0]                         ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 12.969     ;
; 0.419  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 12.942     ;
; 0.428  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 12.937     ;
; 0.431  ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 12.949     ;
; 0.432  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.067     ; 12.970     ;
; 0.433  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 12.932     ;
; 0.436  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[9]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 12.918     ;
; 0.444  ; or1420Top:cpu1|decodeStage:decode|exePortBData[0]     ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 12.917     ;
; 0.449  ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.433     ;
; 0.450  ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.524     ; 12.495     ;
; 0.453  ; or1420Top:cpu1|memoryStage:mem|wbWriteData[0]         ; or1420Top:cpu1|executeStage:exe|wbWriteData[0]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 12.941     ;
; 0.455  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 13.354     ;
; 0.458  ; or1420Top:cpu1|executeStage:exe|wbWriteData[0]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[0]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 12.936     ;
; 0.462  ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.536     ; 12.471     ;
; 0.462  ; or1420Top:cpu1|executeStage:exe|wbWriteData[9]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.420      ; 13.427     ;
; 0.474  ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[26]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.536     ; 12.459     ;
; 0.475  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[2]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 12.919     ;
; 0.477  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|executeStage:exe|wbWriteData[2]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 12.917     ;
; 0.478  ; or1420Top:cpu1|executeStage:exe|wbWriteData[1]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.413      ; 13.404     ;
; 0.486  ; or1420Top:cpu1|executeStage:exe|wbWriteData[6]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.558     ; 12.425     ;
; 0.496  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[7]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 12.865     ;
; 0.497  ; or1420Top:cpu1|memoryStage:mem|wbWriteData[1]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.416      ; 13.388     ;
; 0.497  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[21]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 12.870     ;
; 0.500  ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.541     ; 12.428     ;
; 0.503  ; or1420Top:cpu1|memoryStage:mem|wbWriteData[5]         ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.423      ; 13.389     ;
; 0.504  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[9]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.115     ; 12.850     ;
; 0.504  ; or1420Top:cpu1|memoryStage:mem|wbWriteData[0]         ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 12.861     ;
; 0.505  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 12.860     ;
; 0.508  ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.525     ; 12.436     ;
; 0.511  ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 12.864     ;
; 0.512  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 12.885     ;
; 0.525  ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1] ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 12.835     ;
; 0.530  ; or1420Top:cpu1|executeStage:exe|wbWriteData[22]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.529     ; 12.410     ;
; 0.541  ; or1420Top:cpu1|executeStage:exe|wbWriteData[4]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.428      ; 13.356     ;
; 0.541  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[0] ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.114     ; 12.814     ;
; 0.546  ; or1420Top:cpu1|executeStage:exe|wbWriteData[6]        ; or1420Top:cpu1|executeStage:exe|wbWriteData[5]    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 12.355     ;
; 0.555  ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2] ; or1420Top:cpu1|executeStage:exe|wbWriteData[21]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 12.812     ;
; 0.558  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[15]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.582     ; 12.329     ;
; 0.562  ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]       ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 12.826     ;
; 0.565  ; or1420Top:cpu1|decodeStage:decode|exeShiftCntrl[2]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[17]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.325      ; 13.229     ;
+--------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                             ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.849 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.729      ;
; 0.933 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.646      ;
; 0.993 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.585      ;
; 1.077 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.502      ;
; 1.083 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.495      ;
; 1.117 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.461      ;
; 1.165 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.421      ;
; 1.167 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.412      ;
; 1.171 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.408      ;
; 1.201 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.378      ;
; 1.203 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.375      ;
; 1.212 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.367      ;
; 1.220 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.358      ;
; 1.287 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.292      ;
; 1.291 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.279      ;
; 1.302 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.277      ;
; 1.304 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.275      ;
; 1.315 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.264      ;
; 1.327 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.251      ;
; 1.350 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.220      ;
; 1.352 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.217      ;
; 1.353 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.226      ;
; 1.356 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.223      ;
; 1.377 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.192      ;
; 1.405 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.174      ;
; 1.411 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.168      ;
; 1.419 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.151      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[9]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[10]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[11]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[12]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[13]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.437 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[14]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.140      ;
; 1.439 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.140      ;
; 1.443 ; bios:start|s_addressReg[9]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.626     ; 4.666      ;
; 1.446 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.133      ;
; 1.446 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.133      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[9]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[10]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[11]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[12]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[13]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.454 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[14]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.123      ;
; 1.474 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[5]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.154     ; 5.107      ;
; 1.474 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[7]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.112      ;
; 1.475 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.154     ; 5.106      ;
; 1.477 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[8]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.109      ;
; 1.478 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.154     ; 5.103      ;
; 1.480 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.099      ;
; 1.486 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.084      ;
; 1.501 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.069      ;
; 1.502 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.067      ;
; 1.505 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.064      ;
; 1.512 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[6]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.154     ; 5.069      ;
; 1.525 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.054      ;
; 1.527 ; bios:start|s_addressReg[9]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.625     ; 4.583      ;
; 1.529 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[0]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.154     ; 5.052      ;
; 1.535 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.035      ;
; 1.536 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.043      ;
; 1.542 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.037      ;
; 1.545 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.025      ;
; 1.556 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.154     ; 5.025      ;
; 1.557 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.013      ;
; 1.558 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.021      ;
; 1.562 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.016      ;
; 1.566 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.013      ;
; 1.570 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.009      ;
; 1.581 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 4.998      ;
; 1.583 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 4.996      ;
; 1.586 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 4.993      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[9]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[10]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
; 1.609 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[11]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.968      ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.988 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 12.633     ;
; 1.033 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.121      ; 12.594     ;
; 1.052 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.565     ;
; 1.061 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.125      ; 12.570     ;
; 1.065 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.124      ; 12.565     ;
; 1.069 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.123      ; 12.560     ;
; 1.071 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.624     ;
; 1.076 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.117      ; 12.547     ;
; 1.094 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 12.527     ;
; 1.116 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.585     ;
; 1.135 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.185      ; 12.556     ;
; 1.139 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.121      ; 12.488     ;
; 1.144 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.199      ; 12.561     ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.556     ;
; 1.152 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.551     ;
; 1.158 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.459     ;
; 1.159 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.191      ; 12.538     ;
; 1.165 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.530     ;
; 1.167 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.125      ; 12.464     ;
; 1.171 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.124      ; 12.459     ;
; 1.175 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.123      ; 12.454     ;
; 1.182 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.117      ; 12.441     ;
; 1.210 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.491     ;
; 1.229 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.185      ; 12.462     ;
; 1.238 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.199      ; 12.467     ;
; 1.242 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.462     ;
; 1.246 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.457     ;
; 1.253 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.191      ; 12.444     ;
; 1.318 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.377     ;
; 1.353 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.342     ;
; 1.363 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.338     ;
; 1.382 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.185      ; 12.309     ;
; 1.391 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.199      ; 12.314     ;
; 1.395 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.309     ;
; 1.398 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.303     ;
; 1.399 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.304     ;
; 1.406 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.191      ; 12.291     ;
; 1.417 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.185      ; 12.274     ;
; 1.426 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.199      ; 12.279     ;
; 1.427 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.268     ;
; 1.430 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.274     ;
; 1.431 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.120      ; 12.195     ;
; 1.434 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.269     ;
; 1.434 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.261     ;
; 1.441 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.191      ; 12.256     ;
; 1.472 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.229     ;
; 1.479 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.222     ;
; 1.491 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.185      ; 12.200     ;
; 1.498 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.185      ; 12.193     ;
; 1.500 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.199      ; 12.205     ;
; 1.504 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.200     ;
; 1.507 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.199      ; 12.198     ;
; 1.508 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.195     ;
; 1.511 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.193     ;
; 1.514 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.194      ; 12.186     ;
; 1.515 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.191      ; 12.182     ;
; 1.515 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.188     ;
; 1.522 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.191      ; 12.175     ;
; 1.537 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.120      ; 12.089     ;
; 1.608 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.194      ; 12.092     ;
; 1.761 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.194      ; 11.939     ;
; 1.796 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.194      ; 11.904     ;
; 1.869 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.163     ; 11.437     ;
; 1.870 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.194      ; 11.830     ;
; 1.877 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.194      ; 11.823     ;
; 1.938 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.229     ; 4.568      ;
; 1.938 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.229     ; 4.568      ;
; 1.938 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.229     ; 4.568      ;
; 1.938 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.229     ; 4.568      ;
; 1.952 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.089     ; 11.428     ;
; 1.975 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.163     ; 11.331     ;
; 2.040 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 11.655     ;
; 2.046 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.089     ; 11.334     ;
; 2.085 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 11.616     ;
; 2.104 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.185      ; 11.587     ;
; 2.113 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.199      ; 11.592     ;
; 2.117 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 11.587     ;
; 2.121 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 11.582     ;
; 2.128 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.191      ; 11.569     ;
; 2.182 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.113      ; 11.437     ;
; 2.199 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.089     ; 11.181     ;
; 2.227 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 11.398     ;
; 2.234 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.089     ; 11.146     ;
; 2.246 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 11.369     ;
; 2.255 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.123      ; 11.374     ;
; 2.259 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.122      ; 11.369     ;
; 2.263 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.121      ; 11.364     ;
; 2.270 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 11.351     ;
; 2.283 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.229     ; 4.223      ;
; 2.286 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.433      ;
; 2.308 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.089     ; 11.072     ;
; 2.312 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.407      ;
; 2.315 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.089     ; 11.065     ;
; 2.317 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.229     ; 4.189      ;
; 2.321 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.229     ; 4.185      ;
; 2.369 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.350      ;
; 2.370 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.349      ;
; 2.371 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.348      ;
; 2.372 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.347      ;
; 2.373 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.346      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.330 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.163     ; 4.242      ;
; 4.201 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.429      ;
; 4.211 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.419      ;
; 4.214 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.416      ;
; 4.325 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.305      ;
; 4.326 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.304      ;
; 4.327 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.303      ;
; 4.328 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.302      ;
; 4.329 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.301      ;
; 4.330 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.300      ;
; 4.333 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.297      ;
; 4.338 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.292      ;
; 4.339 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.105     ; 2.291      ;
; 4.438 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 2.135      ;
; 4.440 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 2.133      ;
; 4.441 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 2.132      ;
; 4.443 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 2.130      ;
; 4.445 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 2.128      ;
; 4.452 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 2.121      ;
; 4.453 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 2.120      ;
; 4.694 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 1.879      ;
; 4.696 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 1.877      ;
; 4.699 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 1.874      ;
; 4.705 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 1.868      ;
; 4.708 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 1.865      ;
; 4.733 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.153     ; 1.849      ;
; 4.768 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.150     ; 1.817      ;
; 4.861 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.162     ; 1.712      ;
; 4.986 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.150     ; 1.599      ;
; 4.989 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.151     ; 1.595      ;
; 5.011 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.151     ; 1.573      ;
; 5.103 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.151     ; 1.481      ;
; 5.191 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.155     ; 1.389      ;
; 5.193 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.151     ; 1.391      ;
; 5.204 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.151     ; 1.380      ;
; 5.215 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.151     ; 1.369      ;
; 5.218 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.151     ; 1.366      ;
; 5.229 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.155     ; 1.351      ;
; 5.248 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.151     ; 1.336      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.412 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.155     ; 1.168      ;
; 5.891 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 0.770      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.380 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[28]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[29]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[30]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.398 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                  ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; uartBus:uart1|s_lineStatus1Reg                                      ; uartBus:uart1|s_lineStatus1Reg                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRx:RXC|s_breakReg                                 ; uartBus:uart1|uartRx:RXC|s_breakReg                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                           ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRx:RXC|s_bitCounterReg[0]                         ; uartBus:uart1|uartRx:RXC|s_bitCounterReg[0]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]         ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]      ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                       ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                  ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                     ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[0]                                        ; camera:camIf|s_hzCountReg[0]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[1]                                        ; camera:camIf|s_hzCountReg[1]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[2]                                        ; camera:camIf|s_hzCountReg[2]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[3]                                        ; camera:camIf|s_hzCountReg[3]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[4]                                        ; camera:camIf|s_hzCountReg[4]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[5]                                        ; camera:camIf|s_hzCountReg[5]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[6]                                        ; camera:camIf|s_hzCountReg[6]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[7]                                        ; camera:camIf|s_hzCountReg[7]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[9]                                        ; camera:camIf|s_hzCountReg[9]                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]                   ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                     ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION          ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stallReg                          ; or1420Top:cpu1|dCache:loadStore|s_stallReg                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD       ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS1           ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS1           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS2           ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS2           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READJDEC              ; spiBus:flash|spiShiftSingle:single|s_stateReg.READJDEC              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                   ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.WAIT_CACHE_LINE          ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.WAIT_CACHE_LINE          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.IDLE                     ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.IDLE                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_stallReg                          ; or1420Top:cpu1|fetchStage:fetch|s_stallReg                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_insertNopReg                      ; or1420Top:cpu1|fetchStage:fetch|s_insertNopReg                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|executeStage:exe|s_carryReg                          ; or1420Top:cpu1|executeStage:exe|s_carryReg                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                   ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~21 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~28 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~23 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~31 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~11 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~7  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~7  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~6  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~4  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~5  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~12 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~23 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~31 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~28 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~20 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~16 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~21 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~21 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.399 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.447 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.716      ;
; 0.469 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.480 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.749      ;
; 0.480 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.509 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.778      ;
; 0.618 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.887      ;
; 0.619 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.888      ;
; 0.622 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.888      ;
; 0.623 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.892      ;
; 0.624 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.893      ;
; 0.627 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.896      ;
; 0.628 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.897      ;
; 0.641 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.910      ;
; 0.644 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.676 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.945      ;
; 0.679 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.948      ;
; 0.686 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.955      ;
; 0.687 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.956      ;
; 0.689 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.690 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.697 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.966      ;
; 0.703 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.709 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.713 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.713 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.716 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.985      ;
; 0.717 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.987      ;
; 0.717 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.719 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.989      ;
; 0.726 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.995      ;
; 0.731 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.000      ;
; 0.740 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[0]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.010      ;
; 0.748 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.014      ;
; 0.761 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.547      ;
; 0.773 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.042      ;
; 0.857 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.126      ;
; 0.864 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.130      ;
; 0.864 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.130      ;
; 0.904 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.174      ;
; 0.904 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[4]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.174      ;
; 0.924 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.186      ;
; 0.925 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.582      ;
; 0.928 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.208      ;
; 0.931 ; screens:hdmi|s_textContent[0]                                  ; screens:hdmi|s_textContent[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.179      ;
; 0.933 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.590      ;
; 0.938 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.207      ;
; 0.973 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.231      ;
; 0.993 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.650      ;
; 0.994 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.260      ;
; 1.010 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.010 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.011 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.280      ;
; 1.012 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.281      ;
; 1.012 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.281      ;
; 1.013 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.282      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.400 ; sdramController:sdram|s_columnAddressReg[0]                      ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramDataValidReg                        ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.472 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.741      ;
; 0.596 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; sdramController:sdram|s_dataToRamReg[0]                          ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.867      ;
; 0.601 ; sdramController:sdram|s_dataToRamReg[2]                          ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.869      ;
; 0.615 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.884      ;
; 0.620 ; sdramController:sdram|s_dataToRamReg[19]                         ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.889      ;
; 0.621 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.890      ;
; 0.625 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.894      ;
; 0.626 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.895      ;
; 0.633 ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.902      ;
; 0.633 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.902      ;
; 0.633 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.902      ;
; 0.644 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE         ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.913      ;
; 0.645 ; sdramController:sdram|s_rowAddressReg[13]                        ; sdramController:sdram|sdramBa[0]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.915      ;
; 0.687 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.956      ;
; 0.691 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.960      ;
; 0.704 ; sdramController:sdram|s_rowAddressReg[5]                         ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[12]                        ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[4]                         ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[2]                         ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[1]                         ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[13]                        ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[10]                        ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_columnAddressReg[7]                      ; sdramController:sdram|sdramAddr[7]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[14]                        ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[7]                         ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[8]                         ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[6]                         ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; sdramController:sdram|s_columnAddressReg[3]                      ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; sdramController:sdram|s_columnAddressReg[8]                      ; sdramController:sdram|sdramAddr[8]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.980      ;
; 0.714 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]      ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.187      ; 1.115      ;
; 0.720 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.989      ;
; 0.721 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.990      ;
; 0.732 ; sdramController:sdram|s_rowAddressReg[0]                         ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.001      ;
; 0.733 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.002      ;
; 0.741 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.010      ;
; 0.743 ; sdramController:sdram|s_sdramClkReg                              ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.012      ;
; 0.747 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]      ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.151      ;
; 0.752 ; sdramController:sdram|s_readPendingReg                           ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.181      ; 1.147      ;
; 0.755 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]      ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.158      ;
; 0.772 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.041      ;
; 0.790 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]      ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.200      ; 1.204      ;
; 0.804 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.073      ;
; 0.807 ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.076      ;
; 0.822 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]       ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.178      ; 1.214      ;
; 0.836 ; sdramController:sdram|s_rowAddressReg[14]                        ; sdramController:sdram|sdramBa[1]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.106      ;
; 0.856 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.131      ;
; 0.863 ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.134      ;
; 0.886 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[20]      ; sdramController:sdram|s_dataToRamReg[20]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.290      ;
; 0.886 ; sdramController:sdram|s_dataToRamReg[3]                          ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.153      ;
; 0.892 ; sdramController:sdram|s_shortCountReg[0]                         ; sdramController:sdram|s_shortCountReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.161      ;
; 0.899 ; sdramController:sdram|s_dataToRamReg[21]                         ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 1.160      ;
; 0.903 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]      ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.186      ; 1.303      ;
; 0.905 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]      ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.187      ; 1.306      ;
; 0.905 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.174      ;
; 0.906 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|sdramAddr[9]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.176      ;
; 0.909 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]      ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.187      ; 1.310      ;
; 0.919 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]      ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.187      ; 1.320      ;
; 0.920 ; sdramController:sdram|s_rowAddressReg[10]                        ; sdramController:sdram|sdramAddr[10]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.190      ;
; 0.923 ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.192      ;
; 0.932 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|sdramAddr[11]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.200      ;
; 0.933 ; sdramController:sdram|s_dataToRamReg[16]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 1.194      ;
; 0.934 ; sdramController:sdram|s_rowAddressReg[12]                        ; sdramController:sdram|sdramAddr[12]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.202      ;
; 0.950 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]      ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.353      ;
; 0.962 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]      ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.186      ; 1.362      ;
; 0.977 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]      ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.380      ;
; 0.983 ; sdramController:sdram|s_dataToRamReg[7]                          ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.240      ;
; 0.983 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.251      ;
; 0.985 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]      ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.388      ;
; 0.990 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]      ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.186      ; 1.390      ;
; 1.004 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]       ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.407      ;
; 1.016 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[27]      ; sdramController:sdram|s_dataToRamReg[27]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.419      ;
; 1.022 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG          ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.291      ;
; 1.025 ; sdramController:sdram|s_rowAddressReg[4]                         ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.294      ;
; 1.025 ; sdramController:sdram|s_rowAddressReg[12]                        ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.294      ;
; 1.025 ; sdramController:sdram|s_rowAddressReg[2]                         ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; sdramController:sdram|s_rowAddressReg[0]                         ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; sdramController:sdram|s_rowAddressReg[5]                         ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; sdramController:sdram|s_rowAddressReg[10]                        ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.295      ;
; 1.028 ; sdramController:sdram|s_rowAddressReg[8]                         ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.297      ;
; 1.029 ; sdramController:sdram|s_rowAddressReg[6]                         ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.298      ;
; 1.030 ; sdramController:sdram|s_rowAddressReg[1]                         ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.299      ;
; 1.031 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.300      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.415 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.666 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.194      ; 1.074      ;
; 0.762 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.198      ; 1.174      ;
; 0.767 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.194      ; 1.175      ;
; 0.781 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.198      ; 1.193      ;
; 0.787 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.198      ; 1.199      ;
; 0.793 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.198      ; 1.205      ;
; 0.794 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.194      ; 1.202      ;
; 0.810 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.198      ; 1.222      ;
; 0.941 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.198      ; 1.353      ;
; 0.957 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.199      ; 1.370      ;
; 0.997 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.198      ; 1.409      ;
; 1.011 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.198      ; 1.423      ;
; 1.080 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.481      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.159 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.199      ; 1.572      ;
; 1.182 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.195      ; 1.591      ;
; 1.241 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.642      ;
; 1.244 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.645      ;
; 1.250 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.651      ;
; 1.253 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.654      ;
; 1.256 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.657      ;
; 1.474 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.875      ;
; 1.475 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.876      ;
; 1.481 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.882      ;
; 1.484 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.885      ;
; 1.486 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.887      ;
; 1.487 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.888      ;
; 1.489 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.890      ;
; 1.557 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.012      ;
; 1.557 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.012      ;
; 1.563 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.018      ;
; 1.566 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.021      ;
; 1.567 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.022      ;
; 1.568 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.023      ;
; 1.569 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.024      ;
; 1.570 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.025      ;
; 1.571 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.026      ;
; 1.639 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.094      ;
; 1.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.097      ;
; 1.652 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.241      ; 2.107      ;
; 3.177 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 3.577      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.704 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.732 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.001      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.040 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.309      ;
; 1.042 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.311      ;
; 1.043 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.312      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.045 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.314      ;
; 1.119 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.388      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.393      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.395      ;
; 1.127 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.396      ;
; 1.147 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.162 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.431      ;
; 1.164 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.433      ;
; 1.165 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.434      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.167 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.436      ;
; 1.194 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.073      ; 1.462      ;
; 1.241 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.510      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.515      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.517      ;
; 1.249 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.518      ;
; 1.269 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.538      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.541      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.284 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.553      ;
; 1.286 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.555      ;
; 1.287 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.556      ;
; 1.288 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.557      ;
; 1.289 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.558      ;
; 1.363 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.632      ;
; 1.364 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.633      ;
; 1.368 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.637      ;
; 1.370 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.639      ;
; 1.371 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.640      ;
; 1.391 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.660      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.036 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 1.305      ;
; 2.388 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 5.355      ;
; 2.406 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.374      ;
; 2.471 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 5.438      ;
; 2.497 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 5.464      ;
; 2.509 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 5.476      ;
; 2.521 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 5.488      ;
; 2.573 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 5.540      ;
; 2.591 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 5.558      ;
; 2.670 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 5.637      ;
; 3.258 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 3.526      ;
; 3.436 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 3.704      ;
; 3.531 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.067      ; 3.793      ;
; 3.602 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.067      ; 3.864      ;
; 3.668 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.937      ;
; 3.687 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 3.955      ;
; 4.123 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.391      ;
; 4.130 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.398      ;
; 4.239 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.067      ; 4.501      ;
; 4.275 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.543      ;
; 4.378 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.646      ;
; 4.379 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.647      ;
; 4.468 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.736      ;
; 4.502 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.770      ;
; 4.510 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.778      ;
; 4.525 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.793      ;
; 4.535 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 4.803      ;
; 4.651 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.928      ;
; 4.799 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.076      ;
; 4.996 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.273      ;
; 5.150 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.067      ; 5.412      ;
; 5.225 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 5.502      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -6.402 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.084      ; 9.325      ;
; -6.319 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.081      ; 9.239      ;
; -6.165 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.065      ; 9.069      ;
; -6.151 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.081      ; 9.071      ;
; -6.011 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.065      ; 8.915      ;
; -5.571 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.065      ; 8.475      ;
; -5.499 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.084      ; 8.422      ;
; -5.496 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.065      ; 8.400      ;
; -5.493 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.065      ; 8.397      ;
; -5.293 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.071      ; 8.203      ;
; -4.903 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.063      ; 7.805      ;
; -3.805 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.606      ; 6.250      ;
; -3.756 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.082      ; 6.677      ;
; -3.756 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.082      ; 6.677      ;
; -2.853 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.082      ; 5.774      ;
; -2.853 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.082      ; 5.774      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.378 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.378      ;
; -4.203 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.079      ; 6.205      ;
; -3.748 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.748      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.583 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.618     ; 1.739      ;
; 5.978  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 7.418      ;
; 5.978  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 7.418      ;
; 5.978  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 7.418      ;
; 5.978  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 7.418      ;
; 6.881  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.515      ;
; 6.881  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.515      ;
; 6.881  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.515      ;
; 6.881  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.515      ;
; 7.397  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 5.996      ;
; 7.397  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 5.996      ;
; 8.213  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 5.180      ;
; 8.213  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 5.180      ;
; 8.515  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.385      ; 5.339      ;
; 8.515  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.385      ; 5.339      ;
; 8.835  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 4.999      ;
; 8.835  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 4.999      ;
; 8.989  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 4.829      ;
; 8.989  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 4.829      ;
; 9.003  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 4.831      ;
; 9.003  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.365      ; 4.831      ;
; 9.024  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 4.374      ;
; 9.143  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 4.675      ;
; 9.143  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 4.675      ;
; 9.159  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.385      ; 4.695      ;
; 9.159  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.385      ; 4.695      ;
; 9.403  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 3.961      ;
; 9.661  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 4.157      ;
; 9.661  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 4.157      ;
; 9.751  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 3.624      ;
; 9.751  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 3.624      ;
; 9.751  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 3.624      ;
; 9.789  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 3.608      ;
; 9.861  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.355      ; 3.963      ;
; 9.861  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.355      ; 3.963      ;
; 9.922  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.072     ; 3.475      ;
; 10.251 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.347      ; 3.565      ;
; 10.251 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.347      ; 3.565      ;
; 10.252 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.068     ; 3.149      ;
; 10.376 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.068     ; 3.025      ;
; 10.498 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 3.320      ;
; 10.498 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 3.320      ;
; 10.583 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 2.815      ;
; 10.727 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 3.091      ;
; 10.727 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.349      ; 3.091      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 8.677  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.175     ; 4.617      ;
; 8.913  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.187     ; 4.369      ;
; 11.137 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.172     ; 2.160      ;
; 11.397 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.173     ; 1.899      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.339 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.729      ;
; 1.534 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.925      ;
; 3.612 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.988      ;
; 3.811 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 4.199      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.992 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 2.738      ;
; 1.992 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 2.738      ;
; 2.316 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 3.062      ;
; 2.316 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 3.062      ;
; 2.373 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.646      ;
; 2.484 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.760      ;
; 2.489 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.549      ; 3.233      ;
; 2.489 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.549      ; 3.233      ;
; 2.550 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.826      ;
; 2.890 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.556      ; 3.641      ;
; 2.890 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.556      ; 3.641      ;
; 2.894 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.177      ;
; 2.894 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.177      ;
; 2.894 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.177      ;
; 2.895 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 3.166      ;
; 2.922 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 3.193      ;
; 2.929 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 3.675      ;
; 2.929 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 3.675      ;
; 3.187 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.459      ;
; 3.334 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 4.080      ;
; 3.334 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 4.080      ;
; 3.427 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 4.174      ;
; 3.427 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 4.174      ;
; 3.487 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.760      ;
; 3.522 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.566      ; 4.283      ;
; 3.522 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.566      ; 4.283      ;
; 3.525 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.075     ; 1.640      ;
; 3.575 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 4.321      ;
; 3.575 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.551      ; 4.321      ;
; 3.711 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.566      ; 4.472      ;
; 3.711 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.566      ; 4.472      ;
; 3.741 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 4.488      ;
; 3.741 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 4.488      ;
; 4.622 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.889      ;
; 4.622 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.889      ;
; 4.785 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.052      ;
; 4.785 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.052      ;
; 5.847 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.117      ;
; 5.847 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.117      ;
; 5.847 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.117      ;
; 5.847 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.117      ;
; 5.930 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.200      ;
; 5.930 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.200      ;
; 5.930 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.200      ;
; 5.930 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 6.200      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.434 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.618      ; 5.317      ;
; 2.702 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.618      ; 5.585      ;
; 2.727 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.620      ; 5.612      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.509 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.624      ; 5.483      ;
; 2.509 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.624      ; 5.483      ;
; 2.592 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.624      ; 5.566      ;
; 2.592 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.624      ; 5.566      ;
; 3.002 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.167      ; 5.519      ;
; 4.028 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.606      ; 6.984      ;
; 4.429 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.613      ; 7.392      ;
; 4.464 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.608      ; 7.422      ;
; 4.468 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.608      ; 7.426      ;
; 4.798 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.608      ; 7.756      ;
; 4.873 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.608      ; 7.831      ;
; 4.937 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 7.913      ;
; 5.020 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 7.996      ;
; 5.061 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.623      ; 8.034      ;
; 5.114 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.608      ; 8.072      ;
; 5.250 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.623      ; 8.223      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -1.969 ; -2.984        ;
; clk2                                        ; -1.926 ; -30.816       ;
; clk1                                        ; -1.192 ; -5.290        ;
; altpll_component|auto_generated|pll1|clk[3] ; 4.019  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.396  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 4.521  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.150 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.185 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
; clk2                                        ; 0.305 ; 0.000         ;
; clk1                                        ; 0.439 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -2.566 ; -4.826        ;
; clk2                                        ; -2.165 ; -2.165        ;
; altpll_component|auto_generated|pll1|clk[2] ; -1.602 ; -1.602        ;
; altpll_component|auto_generated|pll1|clk[0] ; 11.055 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.615 ; 0.000         ;
; clk1                                        ; 0.876 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 0.932 ; 0.000         ;
; clk2                                        ; 0.955 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.148  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.151  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.483  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.485  ; 0.000         ;
; clk2                                        ; 9.445  ; 0.000         ;
; clk1                                        ; 41.111 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.969 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]                                                                                                  ; processorId:cpuFreq|synchroFlop:msync|s_states[1]                        ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.523     ; 0.384      ;
; -1.015 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]                                                                                                  ; delayIse:delayMicro|synchroFlop:usync|s_states[1]                        ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.330     ; 0.444      ;
; 4.281  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[17] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.209     ; 2.230      ;
; 4.390  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 2.120      ;
; 4.390  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[4]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 2.120      ;
; 4.451  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[7]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 2.059      ;
; 4.454  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[23] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 2.056      ;
; 4.455  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[15] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.209     ; 2.056      ;
; 4.465  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.209     ; 2.046      ;
; 4.466  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[18] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 2.044      ;
; 4.467  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[19] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 2.043      ;
; 4.474  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg0                                        ; bios:start|addressDataOut[9]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.221     ; 2.026      ;
; 4.474  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[8]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 2.036      ;
; 4.489  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg0                                        ; bios:start|addressDataOut[10]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.222     ; 2.010      ;
; 4.491  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg0                                        ; bios:start|addressDataOut[7]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.220     ; 2.010      ;
; 4.518  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.190      ;
; 4.518  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.190      ;
; 4.518  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.190      ;
; 4.523  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.185      ;
; 4.523  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.185      ;
; 4.523  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.185      ;
; 4.530  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg0                                        ; bios:start|addressDataOut[8]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.221     ; 1.970      ;
; 4.531  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a21~porta_address_reg0                                       ; bios:start|addressDataOut[23]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.219     ; 1.971      ;
; 4.534  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[30] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.205     ; 1.981      ;
; 4.536  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[11] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 1.974      ;
; 4.541  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.212     ; 1.967      ;
; 4.542  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[20] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 1.968      ;
; 4.556  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[21] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 1.954      ;
; 4.562  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.205     ; 1.953      ;
; 4.563  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[14] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 1.947      ;
; 4.570  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.137      ;
; 4.570  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[6]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.137      ;
; 4.570  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[9]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.137      ;
; 4.575  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.132      ;
; 4.575  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[6]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.132      ;
; 4.575  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[9]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.132      ;
; 4.615  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.211     ; 1.894      ;
; 4.635  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[10] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.210     ; 1.875      ;
; 4.642  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a11~porta_address_reg0                                       ; bios:start|addressDataOut[14]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.241     ; 1.838      ;
; 4.644  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg0                                        ; bios:start|addressDataOut[5]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.843      ;
; 4.644  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[25] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.008     ; 2.068      ;
; 4.646  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a11~porta_address_reg0                                       ; bios:start|addressDataOut[13]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.841      ;
; 4.647  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a25~porta_address_reg0                                       ; bios:start|addressDataOut[26]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.840      ;
; 4.649  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[6]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.212     ; 1.859      ;
; 4.656  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[9]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.212     ; 1.852      ;
; 4.657  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.212     ; 1.851      ;
; 4.659  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.049      ;
; 4.659  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.049      ;
; 4.659  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.049      ;
; 4.662  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg0                                        ; bios:start|addressDataOut[1]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.825      ;
; 4.662  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg0                                        ; bios:start|addressDataOut[29]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.825      ;
; 4.663  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a11~porta_address_reg0                                       ; bios:start|addressDataOut[15]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.824      ;
; 4.663  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[7]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.044      ;
; 4.663  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[7]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.044      ;
; 4.663  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[7]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.044      ;
; 4.665  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg0                                        ; bios:start|addressDataOut[31]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.822      ;
; 4.667  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg0                                        ; bios:start|addressDataOut[28]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.231     ; 1.823      ;
; 4.669  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg0                                        ; bios:start|addressDataOut[20]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.818      ;
; 4.672  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[5]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.043      ;
; 4.673  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[9]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.035      ;
; 4.673  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[9]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.035      ;
; 4.673  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[9]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.012     ; 2.035      ;
; 4.674  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg0                                       ; bios:start|addressDataOut[19]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.231     ; 1.816      ;
; 4.677  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.008     ; 2.035      ;
; 4.677  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[5]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.038      ;
; 4.678  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.029      ;
; 4.678  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.029      ;
; 4.678  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 2.029      ;
; 4.681  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.034      ;
; 4.681  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.034      ;
; 4.682  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[28] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.033      ;
; 4.683  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[30] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.032      ;
; 4.686  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.029      ;
; 4.686  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.029      ;
; 4.687  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[28] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.028      ;
; 4.688  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[30] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.005     ; 2.027      ;
; 4.711  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 1.996      ;
; 4.711  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[6]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 1.996      ;
; 4.711  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[9]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 1.996      ;
; 4.715  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[7]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.991      ;
; 4.715  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[7]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[6]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.991      ;
; 4.715  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[7]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[9]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.991      ;
; 4.717  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[5]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.205     ; 1.798      ;
; 4.721  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg0                                       ; bios:start|addressDataOut[17]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.231     ; 1.769      ;
; 4.723  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg0                                        ; bios:start|addressDataOut[4]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.231     ; 1.767      ;
; 4.725  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a21~porta_address_reg0                                       ; bios:start|addressDataOut[24]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.230     ; 1.766      ;
; 4.725  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[9]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 1.982      ;
; 4.725  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[9]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[6]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 1.982      ;
; 4.725  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[9]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[9]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.013     ; 1.982      ;
; 4.729  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[6]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[13] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.977      ;
; 4.729  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[6]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.977      ;
; 4.729  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[6]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.977      ;
; 4.730  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a11~porta_address_reg0                                       ; bios:start|addressDataOut[11]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.757      ;
; 4.730  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.976      ;
; 4.730  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[6]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.976      ;
; 4.730  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[9]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.014     ; 1.976      ;
; 4.731  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a25~porta_address_reg0                                       ; bios:start|addressDataOut[27]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.756      ;
; 4.733  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a21~porta_address_reg0                                       ; bios:start|addressDataOut[22]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.230     ; 1.758      ;
; 4.733  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg0                                        ; bios:start|addressDataOut[12]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.754      ;
; 4.734  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg0                                        ; bios:start|addressDataOut[0]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.753      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                     ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.926 ; sdramController:sdram|s_initBusyReg        ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.059      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; -1.649 ; s_resetCountReg[4]                         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.782      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.777 ; processorId:cpuFreq|s_miliSecCounterReg[4] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.174      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.836 ; processorId:cpuFreq|s_miliSecCounterReg[1] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.115      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.837 ; processorId:cpuFreq|s_miliSecCounterReg[8] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.114      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.900 ; processorId:cpuFreq|s_miliSecCounterReg[7] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.051      ;
; 16.940 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.011      ;
; 16.940 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.011      ;
; 16.940 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.011      ;
; 16.940 ; processorId:cpuFreq|s_miliSecCounterReg[5] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.036     ; 3.011      ;
+--------+--------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.192 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.238      ;
; -1.037 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.083      ;
; -1.035 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.082      ;
; -1.029 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.075      ;
; -0.997 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.043      ;
; -0.793 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 2.839      ;
; -0.776 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 2.822      ;
; -0.714 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 2.760      ;
; -0.693 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 2.739      ;
; 80.327 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.028     ; 2.965      ;
; 80.413 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.028     ; 2.879      ;
; 80.494 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.028     ; 2.798      ;
; 80.562 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.028     ; 2.730      ;
; 80.617 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.044     ; 2.659      ;
; 80.700 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.583      ;
; 80.705 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.578      ;
; 80.710 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.573      ;
; 80.740 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.543      ;
; 80.755 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.528      ;
; 80.796 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.487      ;
; 80.813 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.044     ; 2.463      ;
; 80.826 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.457      ;
; 80.828 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.455      ;
; 80.869 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.414      ;
; 80.877 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.406      ;
; 80.945 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.338      ;
; 80.991 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.292      ;
; 81.121 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.161      ;
; 81.149 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.044     ; 2.127      ;
; 81.164 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.044     ; 2.112      ;
; 81.413 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 1.870      ;
; 82.656 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 0.627      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                             ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.019 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.621      ;
; 4.021 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.617      ;
; 4.086 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.559      ;
; 4.094 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.546      ;
; 4.096 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.542      ;
; 4.112 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.526      ;
; 4.113 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.528      ;
; 4.142 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.498      ;
; 4.143 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.497      ;
; 4.152 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.488      ;
; 4.153 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.482      ;
; 4.155 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.478      ;
; 4.157 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.478      ;
; 4.159 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.474      ;
; 4.160 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.480      ;
; 4.162 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.476      ;
; 4.188 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.453      ;
; 4.196 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.442      ;
; 4.211 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.429      ;
; 4.217 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.423      ;
; 4.218 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.422      ;
; 4.219 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.419      ;
; 4.224 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.411      ;
; 4.226 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.407      ;
; 4.227 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.413      ;
; 4.236 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.405      ;
; 4.238 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.397      ;
; 4.240 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.393      ;
; 4.245 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[20]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.385      ;
; 4.245 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[30]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.385      ;
; 4.245 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[28]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.385      ;
; 4.245 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[25]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.385      ;
; 4.245 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[24]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.385      ;
; 4.247 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.389      ;
; 4.251 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.385      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[8]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[4]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[14]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[13]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[12]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[15]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[27]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[26]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[23]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[22]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[29]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[11]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.253 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[10]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.376      ;
; 4.254 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.387      ;
; 4.255 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[7]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.390      ;
; 4.257 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[5]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.381      ;
; 4.257 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[1]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.381      ;
; 4.257 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[16]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.381      ;
; 4.257 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[21]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.381      ;
; 4.257 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[9]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.381      ;
; 4.257 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[31]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.381      ;
; 4.259 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[8]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.386      ;
; 4.265 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[2]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.365      ;
; 4.265 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[0]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.365      ;
; 4.265 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[7]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.365      ;
; 4.266 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.374      ;
; 4.268 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[19]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.360      ;
; 4.268 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[18]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.360      ;
; 4.268 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[17]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.360      ;
; 4.268 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[6]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.360      ;
; 4.268 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[3]                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.360      ;
; 4.275 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.365      ;
; 4.277 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.366      ;
; 4.277 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[5]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.366      ;
; 4.277 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.358      ;
; 4.278 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.362      ;
; 4.280 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[0]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.363      ;
; 4.280 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.363      ;
; 4.280 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.358      ;
; 4.281 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.354      ;
; 4.283 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.352      ;
; 4.284 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.356      ;
; 4.285 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.348      ;
; 4.286 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.349      ;
; 4.288 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[6]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.355      ;
; 4.290 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.345      ;
; 4.293 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.347      ;
; 4.300 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.343      ;
; 4.305 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.336      ;
; 4.307 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.328      ;
; 4.309 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.324      ;
; 4.311 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.330      ;
; 4.315 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.326      ;
; 4.318 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.318      ;
; 4.326 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.315      ;
; 4.332 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.304      ;
; 4.335 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.305      ;
; 4.341 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.299      ;
; 4.342 ; bios:start|s_addressReg[9]   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.279     ; 2.099      ;
; 4.344 ; bios:start|s_addressReg[9]   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.281     ; 2.095      ;
; 4.344 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.296      ;
; 4.348 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.290      ;
; 4.348 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.287      ;
; 4.349 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.287      ;
; 4.350 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.290      ;
+-------+------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.396 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 2.243      ;
; 4.396 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 2.243      ;
; 4.396 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 2.243      ;
; 4.396 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 2.243      ;
; 4.574 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 2.065      ;
; 4.575 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 2.064      ;
; 4.584 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.080     ; 2.056      ;
; 4.691 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.977      ;
; 4.709 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.959      ;
; 4.715 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.953      ;
; 4.715 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.953      ;
; 4.717 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.951      ;
; 4.719 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.949      ;
; 4.719 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.949      ;
; 4.723 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.945      ;
; 4.731 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.937      ;
; 4.733 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.935      ;
; 4.733 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.935      ;
; 4.735 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.933      ;
; 4.737 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.931      ;
; 4.737 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.931      ;
; 4.741 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.927      ;
; 4.749 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.919      ;
; 4.764 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.904      ;
; 4.764 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.904      ;
; 4.764 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.904      ;
; 4.764 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.904      ;
; 4.774 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.894      ;
; 4.782 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.886      ;
; 4.782 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.886      ;
; 4.782 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.886      ;
; 4.782 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.886      ;
; 4.790 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.878      ;
; 4.798 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.870      ;
; 4.798 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.870      ;
; 4.800 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.868      ;
; 4.802 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.866      ;
; 4.802 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.866      ;
; 4.803 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.865      ;
; 4.806 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.862      ;
; 4.812 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.080     ; 1.828      ;
; 4.812 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.080     ; 1.828      ;
; 4.812 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.080     ; 1.828      ;
; 4.814 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.854      ;
; 4.814 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.854      ;
; 4.814 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.854      ;
; 4.816 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.852      ;
; 4.818 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.850      ;
; 4.818 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.850      ;
; 4.822 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.846      ;
; 4.827 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.841      ;
; 4.827 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.841      ;
; 4.829 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.839      ;
; 4.830 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.838      ;
; 4.831 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.837      ;
; 4.831 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.837      ;
; 4.835 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.833      ;
; 4.843 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.825      ;
; 4.847 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.821      ;
; 4.847 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.821      ;
; 4.847 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.821      ;
; 4.847 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6] ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.821      ;
; 4.863 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.805      ;
; 4.863 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.805      ;
; 4.863 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.805      ;
; 4.863 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8] ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.805      ;
; 4.876 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.792      ;
; 4.876 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.792      ;
; 4.876 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.792      ;
; 4.876 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3] ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.792      ;
; 4.877 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.791      ;
; 4.901 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.767      ;
; 4.901 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.767      ;
; 4.903 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.765      ;
; 4.905 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.763      ;
; 4.905 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.763      ;
; 4.909 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.759      ;
; 4.914 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.754      ;
; 4.917 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.751      ;
; 4.938 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.730      ;
; 4.938 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.730      ;
; 4.940 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.728      ;
; 4.942 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.726      ;
; 4.942 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.726      ;
; 4.942 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.726      ;
; 4.942 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.726      ;
; 4.946 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.722      ;
; 4.950 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.718      ;
; 4.950 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.718      ;
; 4.950 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.718      ;
; 4.950 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4] ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.718      ;
; 4.954 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.714      ;
; 4.960 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.708      ;
; 4.960 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.708      ;
; 4.977 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 1.662      ;
; 4.977 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 1.662      ;
; 4.977 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 1.662      ;
; 4.977 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 1.662      ;
; 4.977 ; s_resetCountReg[4]                                      ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.081     ; 1.662      ;
; 4.987 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.681      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.521 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.085     ; 2.114      ;
; 5.427 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.193      ;
; 5.438 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.182      ;
; 5.442 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.178      ;
; 5.496 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.124      ;
; 5.497 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.123      ;
; 5.498 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.122      ;
; 5.499 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.121      ;
; 5.500 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.120      ;
; 5.502 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.118      ;
; 5.504 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.116      ;
; 5.511 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.109      ;
; 5.512 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.108      ;
; 5.576 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 1.060      ;
; 5.578 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 1.058      ;
; 5.579 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 1.057      ;
; 5.581 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 1.055      ;
; 5.584 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 1.052      ;
; 5.591 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 1.045      ;
; 5.592 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 1.044      ;
; 5.713 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 0.923      ;
; 5.716 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 0.920      ;
; 5.719 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 0.917      ;
; 5.725 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 0.911      ;
; 5.729 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 0.907      ;
; 5.773 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.077     ; 0.870      ;
; 5.810 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 0.838      ;
; 5.814 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.084     ; 0.822      ;
; 5.870 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 0.776      ;
; 5.898 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 0.748      ;
; 5.899 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 0.749      ;
; 5.932 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 0.714      ;
; 5.985 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 0.662      ;
; 5.995 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 0.652      ;
; 6.000 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 0.646      ;
; 6.001 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.078     ; 0.641      ;
; 6.005 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 0.642      ;
; 6.015 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.073     ; 0.632      ;
; 6.016 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.078     ; 0.626      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.098 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.078     ; 0.544      ;
; 6.324 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.359      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.150 ; busArbiter:arbiter|s_queueInsertPointerReg[3]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.480      ;
; 0.158 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[1]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.496      ;
; 0.159 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[3]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[3]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.498      ;
; 0.162 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[0]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.500      ;
; 0.162 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[5]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.500      ;
; 0.166 ; busArbiter:arbiter|s_queueInsertPointerReg[0]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[4]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.505      ;
; 0.168 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; busArbiter:arbiter|s_queueInsertPointerReg[4]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.499      ;
; 0.173 ; busArbiter:arbiter|s_queueInsertPointerReg[2]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.503      ;
; 0.176 ; uartBus:uart1|uartRx:RXC|s_dataOutReg[6]                            ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[30]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[30]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[28]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[28]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[29]                         ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[29]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.504      ;
; 0.184 ; uartBus:uart1|uartRx:RXC|s_breakReg                                 ; uartBus:uart1|uartRx:RXC|s_breakReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                           ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|s_readStateReg.WAIT                                   ; uartBus:uart1|s_readStateReg.WAIT                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                         ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                  ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_bitCounterReg[0]                         ; uartBus:uart1|uartRx:RXC|s_bitCounterReg[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_lineStatus1Reg                                      ; uartBus:uart1|s_lineStatus1Reg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_stateMachineReg.BUSERROR                               ; bios:start|s_stateMachineReg.BUSERROR                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]         ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]      ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg             ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|textController:textC1|s_smallCharsReg                  ; screens:hdmi|textController:textC1|s_smallCharsReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                       ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                  ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_initBusyReg                                 ; sdramController:sdram|s_initBusyReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                     ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|synchroFlop:sfps|s_states[0]                           ; camera:camIf|synchroFlop:sfps|s_states[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[4]                                        ; camera:camIf|s_hzCountReg[4]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[5]                                        ; camera:camIf|s_hzCountReg[5]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[6]                                        ; camera:camIf|s_hzCountReg[6]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[7]                                        ; camera:camIf|s_hzCountReg[7]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[8]                                        ; camera:camIf|s_hzCountReg[8]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_hzCountReg[9]                                        ; camera:camIf|s_hzCountReg[9]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]                   ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; camera:camIf|synchroFlop:spclk|s_states[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                     ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION          ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_stallReg                          ; or1420Top:cpu1|dCache:loadStore|s_stallReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_endTransactionPendingReg                    ; sdramController:sdram|s_endTransactionPendingReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg               ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                               ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; s_resetCountReg[4]                                                  ; s_resetCountReg[4]                                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                   ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.WAIT_CACHE_LINE          ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.WAIT_CACHE_LINE                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.185 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_columnAddressReg[0]                      ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramDataValidReg                        ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.196 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.251 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sdramController:sdram|s_dataToRamReg[0]                          ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.374      ;
; 0.253 ; sdramController:sdram|s_dataToRamReg[2]                          ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.374      ;
; 0.263 ; sdramController:sdram|s_dataToRamReg[19]                         ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.382      ;
; 0.265 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE         ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; sdramController:sdram|s_rowAddressReg[13]                        ; sdramController:sdram|sdramBa[0]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.397      ;
; 0.275 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.396      ;
; 0.288 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]      ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.498      ;
; 0.289 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.410      ;
; 0.292 ; sdramController:sdram|s_readPendingReg                           ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.498      ;
; 0.293 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]      ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.504      ;
; 0.293 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]      ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.504      ;
; 0.297 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.303 ; sdramController:sdram|s_columnAddressReg[7]                      ; sdramController:sdram|sdramAddr[7]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[14]                        ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[5]                         ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[13]                        ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[12]                        ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[10]                        ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_columnAddressReg[8]                      ; sdramController:sdram|sdramAddr[8]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[7]                         ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[4]                         ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[2]                         ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[1]                         ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[8]                         ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[6]                         ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_columnAddressReg[3]                      ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.428      ;
; 0.312 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.434      ;
; 0.313 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; sdramController:sdram|s_rowAddressReg[0]                         ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.439      ;
; 0.317 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.438      ;
; 0.326 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]      ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.117      ; 0.546      ;
; 0.326 ; sdramController:sdram|s_sdramClkReg                              ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.447      ;
; 0.334 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.456      ;
; 0.339 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.460      ;
; 0.346 ; sdramController:sdram|s_rowAddressReg[14]                        ; sdramController:sdram|sdramBa[1]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.468      ;
; 0.351 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]       ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.098      ; 0.552      ;
; 0.351 ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.473      ;
; 0.361 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.484      ;
; 0.362 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[20]      ; sdramController:sdram|s_dataToRamReg[20]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.109      ; 0.574      ;
; 0.362 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]      ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.572      ;
; 0.363 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]      ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.573      ;
; 0.373 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|sdramAddr[9]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.495      ;
; 0.380 ; sdramController:sdram|s_shortCountReg[0]                         ; sdramController:sdram|s_shortCountReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.501      ;
; 0.380 ; sdramController:sdram|s_dataToRamReg[3]                          ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.499      ;
; 0.384 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|sdramAddr[3]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.509      ;
; 0.386 ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.510      ;
; 0.389 ; sdramController:sdram|s_rowAddressReg[10]                        ; sdramController:sdram|sdramAddr[10]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.511      ;
; 0.391 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]      ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.106      ; 0.600      ;
; 0.392 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]      ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.602      ;
; 0.394 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]      ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.605      ;
; 0.404 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]      ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.615      ;
; 0.409 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]      ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.620      ;
; 0.409 ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.529      ;
; 0.410 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]       ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.620      ;
; 0.416 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]      ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.106      ; 0.625      ;
; 0.416 ; sdramController:sdram|s_dataToRamReg[21]                         ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.029      ; 0.529      ;
; 0.418 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[27]      ; sdramController:sdram|s_dataToRamReg[27]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.629      ;
; 0.420 ; sdramController:sdram|s_rowAddressReg[12]                        ; sdramController:sdram|sdramAddr[12]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.539      ;
; 0.421 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|sdramAddr[11]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.540      ;
; 0.423 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]      ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.106      ; 0.632      ;
; 0.430 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG          ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.551      ;
; 0.430 ; sdramController:sdram|s_dataToRamReg[16]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.029      ; 0.543      ;
; 0.432 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.553      ;
; 0.440 ; bios:start|s_addressReg[7]                                       ; sdramController:sdram|s_shortCountReg[6]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.109      ; 0.652      ;
; 0.443 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.566      ;
; 0.444 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[5]       ; sdramController:sdram|s_dataToRamReg[5]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.654      ;
; 0.448 ; sdramController:sdram|s_dataToRamReg[7]                          ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.027      ; 0.559      ;
; 0.450 ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.573      ;
; 0.453 ; sdramController:sdram|s_rowAddressReg[5]                         ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; sdramController:sdram|s_rowAddressReg[13]                        ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; sdramController:sdram|s_rowAddressReg[3]                         ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; sdramController:sdram|s_rowAddressReg[1]                         ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; sdramController:sdram|s_rowAddressReg[7]                         ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; sdramController:sdram|s_rowAddressReg[11]                        ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; sdramController:sdram|s_rowAddressReg[9]                         ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; sdramController:sdram|s_rowAddressReg[4]                         ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.584      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.186 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.212 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.335      ;
; 0.216 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.262 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.385      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.276 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.282 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.285 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.290 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.293 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.421      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.431      ;
; 0.309 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.433      ;
; 0.312 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.434      ;
; 0.312 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.315 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[0]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.437      ;
; 0.319 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.444      ;
; 0.328 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.357 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.698      ;
; 0.367 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.488      ;
; 0.380 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.504      ;
; 0.381 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.505      ;
; 0.403 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.526      ;
; 0.403 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.534      ;
; 0.404 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[4]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.527      ;
; 0.406 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.527      ;
; 0.421 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.536      ;
; 0.424 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.745      ;
; 0.425 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.746      ;
; 0.433 ; screens:hdmi|s_textContent[0]                                  ; screens:hdmi|s_textContent[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 0.535      ;
; 0.438 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.561      ;
; 0.444 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.566      ;
; 0.444 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.566      ;
; 0.445 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.557      ;
; 0.447 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.447 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.193 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.241 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.112      ; 0.456      ;
; 0.312 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.112      ; 0.527      ;
; 0.313 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.116      ; 0.532      ;
; 0.322 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.116      ; 0.541      ;
; 0.322 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.112      ; 0.537      ;
; 0.324 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.116      ; 0.543      ;
; 0.328 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.116      ; 0.547      ;
; 0.334 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.116      ; 0.553      ;
; 0.380 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.116      ; 0.599      ;
; 0.403 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.116      ; 0.622      ;
; 0.417 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.117      ; 0.637      ;
; 0.419 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.116      ; 0.638      ;
; 0.481 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.689      ;
; 0.496 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.117      ; 0.716      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.512 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.113      ; 0.728      ;
; 0.556 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.764      ;
; 0.559 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.767      ;
; 0.564 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.772      ;
; 0.567 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.775      ;
; 0.569 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.777      ;
; 0.659 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.867      ;
; 0.660 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.868      ;
; 0.666 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.874      ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.876      ;
; 0.670 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.878      ;
; 0.671 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.879      ;
; 0.673 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.881      ;
; 0.737 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.931      ;
; 0.737 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.931      ;
; 0.743 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.937      ;
; 0.745 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.939      ;
; 0.746 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.940      ;
; 0.747 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.941      ;
; 0.748 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.942      ;
; 0.749 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.943      ;
; 0.750 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.944      ;
; 0.784 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.978      ;
; 0.786 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.980      ;
; 0.796 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.990      ;
; 1.543 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 1.751      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.437      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.575      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.589      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.641      ;
; 0.530 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.655      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.707      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.717      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.720      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.769      ;
; 0.650 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.770      ;
; 0.650 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.770      ;
; 0.652 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.772      ;
; 0.652 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.772      ;
; 0.652 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.772      ;
; 0.653 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.773      ;
; 0.662 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.782      ;
; 0.663 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.783      ;
; 0.663 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.783      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.439 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 0.560      ;
; 0.832 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.591      ;
; 0.846 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.605      ;
; 0.854 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.613      ;
; 0.860 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.619      ;
; 0.865 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.624      ;
; 0.875 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.521      ; 2.635      ;
; 0.883 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.642      ;
; 0.907 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.666      ;
; 0.965 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.724      ;
; 1.551 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.672      ;
; 1.613 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.734      ;
; 1.646 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.030      ; 1.760      ;
; 1.687 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.030      ; 1.801      ;
; 1.707 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.828      ;
; 1.726 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.848      ;
; 1.963 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.084      ;
; 1.967 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.088      ;
; 1.968 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.030      ; 2.082      ;
; 1.971 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.092      ;
; 1.974 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.095      ;
; 2.036 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.157      ;
; 2.059 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.180      ;
; 2.061 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.182      ;
; 2.107 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.228      ;
; 2.114 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.235      ;
; 2.120 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.241      ;
; 2.288 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.047      ; 2.419      ;
; 2.354 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.047      ; 2.485      ;
; 2.394 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.030      ; 2.508      ;
; 2.445 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.047      ; 2.576      ;
; 2.530 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.047      ; 2.661      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -2.566 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.231      ; 4.621      ;
; -2.489 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 4.547      ;
; -2.412 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 4.458      ;
; -2.408 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 4.466      ;
; -2.336 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 4.382      ;
; -2.202 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.219      ; 4.245      ;
; -2.174 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.219      ; 4.217      ;
; -2.161 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.231      ; 4.216      ;
; -2.137 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 4.183      ;
; -2.034 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.226      ; 4.084      ;
; -1.918 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.217      ; 3.959      ;
; -1.345 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.023      ; 3.192      ;
; -1.130 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 3.183      ;
; -1.130 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 3.183      ;
; -0.725 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.778      ;
; -0.725 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.778      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -2.165 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 3.298      ;
; -2.075 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.206      ;
; -1.649 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 2.780      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.602 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.521     ; 0.840      ;
; 9.840  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.577      ;
; 9.840  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.577      ;
; 9.840  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.577      ;
; 9.840  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.577      ;
; 10.245 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.172      ;
; 10.245 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.172      ;
; 10.245 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.172      ;
; 10.245 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.172      ;
; 10.547 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.040     ; 2.867      ;
; 10.547 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.040     ; 2.867      ;
; 10.948 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.040     ; 2.466      ;
; 10.948 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.040     ; 2.466      ;
; 11.093 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.162      ; 2.523      ;
; 11.093 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.162      ; 2.523      ;
; 11.316 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.154      ; 2.292      ;
; 11.316 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.154      ; 2.292      ;
; 11.352 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.035     ; 2.067      ;
; 11.375 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 2.018      ;
; 11.393 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.142      ; 2.203      ;
; 11.393 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.142      ; 2.203      ;
; 11.397 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.154      ; 2.211      ;
; 11.397 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.154      ; 2.211      ;
; 11.450 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.162      ; 2.166      ;
; 11.450 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.162      ; 2.166      ;
; 11.469 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.142      ; 2.127      ;
; 11.469 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.142      ; 2.127      ;
; 11.558 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.051     ; 1.845      ;
; 11.558 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.051     ; 1.845      ;
; 11.558 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.051     ; 1.845      ;
; 11.631 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.139      ; 1.962      ;
; 11.631 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.139      ; 1.962      ;
; 11.658 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 1.759      ;
; 11.771 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 1.829      ;
; 11.771 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 1.829      ;
; 11.772 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 1.645      ;
; 11.887 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.137      ; 1.704      ;
; 11.887 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.137      ; 1.704      ;
; 11.927 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.032     ; 1.495      ;
; 11.938 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.032     ; 1.484      ;
; 12.013 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.142      ; 1.583      ;
; 12.013 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.142      ; 1.583      ;
; 12.048 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.035     ; 1.371      ;
; 12.138 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.139      ; 1.455      ;
; 12.138 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.139      ; 1.455      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 11.055 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.095     ; 2.304      ;
; 11.153 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.107     ; 2.194      ;
; 12.349 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.092     ; 1.013      ;
; 12.457 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.094     ; 0.903      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.615 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.813      ;
; 0.715 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.915      ;
; 1.735 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.921      ;
; 1.798 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.996      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.876 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.642      ;
; 0.876 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.642      ;
; 0.950 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.716      ;
; 0.950 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.716      ;
; 1.146 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.330      ; 2.715      ;
; 1.581 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.516      ; 3.336      ;
; 1.797 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.518      ; 3.554      ;
; 1.816 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.518      ; 3.573      ;
; 1.821 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 3.585      ;
; 2.008 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.521      ; 3.768      ;
; 2.049 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 3.808      ;
; 2.059 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.530      ; 3.828      ;
; 2.133 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 3.892      ;
; 2.133 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.530      ; 3.902      ;
; 2.142 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.532      ; 3.913      ;
; 2.219 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.532      ; 3.990      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.932 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.245      ; 1.261      ;
; 0.932 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.245      ; 1.261      ;
; 1.092 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 1.424      ;
; 1.092 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 1.424      ;
; 1.113 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.238      ;
; 1.155 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.243      ; 1.482      ;
; 1.155 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.243      ; 1.482      ;
; 1.163 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.291      ;
; 1.204 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.332      ;
; 1.355 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.478      ;
; 1.371 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.245      ; 1.700      ;
; 1.371 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.245      ; 1.700      ;
; 1.395 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 1.731      ;
; 1.395 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 1.731      ;
; 1.402 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.532      ;
; 1.402 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.532      ;
; 1.402 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.532      ;
; 1.416 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.539      ;
; 1.565 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.685      ;
; 1.623 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.954      ;
; 1.623 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.954      ;
; 1.653 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.983      ;
; 1.659 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.784      ;
; 1.707 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 2.038      ;
; 1.707 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 2.038      ;
; 1.716 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.259      ; 2.059      ;
; 1.716 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.259      ; 2.059      ;
; 1.787 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 2.117      ;
; 1.787 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 2.117      ;
; 1.793 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.259      ; 2.136      ;
; 1.793 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.259      ; 2.136      ;
; 1.899 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -1.223     ; 0.755      ;
; 2.238 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.358      ;
; 2.238 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.358      ;
; 2.320 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.440      ;
; 2.320 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.440      ;
; 2.844 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.967      ;
; 2.844 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.967      ;
; 2.844 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.967      ;
; 2.844 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.967      ;
; 2.918 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 3.041      ;
; 2.918 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 3.041      ;
; 2.918 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 3.041      ;
; 2.918 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 3.041      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.955 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.521      ; 2.630      ;
; 1.003 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.521      ; 2.678      ;
; 1.098 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.523      ; 2.775      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -4.358   ; 0.150 ; -6.539   ; 0.615   ; 3.056               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.050    ; 0.186 ; 8.330    ; 0.615   ; 6.377               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 2.092    ; 0.193 ; N/A      ; N/A     ; 3.058               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -3.982   ; 0.150 ; -4.171   ; 0.932   ; 6.300               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.299    ; 0.185 ; N/A      ; N/A     ; 3.056               ;
;  clk1                                        ; -3.698   ; 0.439 ; -6.539   ; 0.876   ; 41.111              ;
;  clk2                                        ; -4.358   ; 0.305 ; -4.401   ; 0.955   ; 9.445               ;
; Design-wide TNS                              ; -103.114 ; 0.0   ; -22.617  ; 0.0     ; 0.0                 ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -16.265  ; 0.000 ; -4.171   ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk1                                        ; -17.891  ; 0.000 ; -14.045  ; 0.000   ; 0.000               ;
;  clk2                                        ; -69.728  ; 0.000 ; -4.401   ; 0.000   ; 0.000               ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TxD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramClk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCke       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCsN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramRasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramWeN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiScl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiNCs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixelClock     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horizontalSync ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; verticalSync   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; activePixel    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camnReset      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSiIo0       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSoIo1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdramData[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSiIo0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSoIo1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo2                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo3                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock12MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; biosBypass              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camPclk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camHsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camVsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock50MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301987   ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268518   ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27       ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 4393441  ; 64       ; 781      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282      ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1117     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9        ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32       ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301987   ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268518   ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27       ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 4393441  ; 64       ; 781      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282      ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1117     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9        ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32       ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 109   ; 109  ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; Target                                      ; Clock                                       ; Type      ; Status        ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained   ;
; camPclk                                     ;                                             ; Base      ; Unconstrained ;
; clock12MHz                                  ; clk1                                        ; Base      ; Constrained   ;
; clock50MHz                                  ; clk2                                        ; Base      ; Constrained   ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 12 18:39:42 2024
Info: Command: quartus_sta or1420SingleCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../scripts/clocks_sdc.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[2]} {altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[3]} {altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.326             -69.216 clk2 
    Info (332119):    -3.982             -16.265 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.643             -17.633 clk1 
    Info (332119):     0.050               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.299               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.092               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.464               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.761               0.000 clk2 
    Info (332119):     1.144               0.000 clk1 
Info (332146): Worst-case recovery slack is -6.539
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.539             -14.045 clk1 
    Info (332119):    -4.401              -4.401 clk2 
    Info (332119):    -4.171              -4.171 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.330               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.497               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.257               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.485               0.000 clk2 
    Info (332119):     2.539               0.000 clk1 
Info (332146): Worst-case minimum pulse width slack is 3.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.056               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.058               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.300               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.403               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.757               0.000 clk2 
    Info (332119):    41.426               0.000 clk1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.358             -69.728 clk2 
    Info (332119):    -3.698             -17.891 clk1 
    Info (332119):    -3.485              -6.535 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.849               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.988               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.330               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.380               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.399               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.415               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.704               0.000 clk2 
    Info (332119):     1.036               0.000 clk1 
Info (332146): Worst-case recovery slack is -6.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.402             -13.914 clk1 
    Info (332119):    -4.378              -4.378 clk2 
    Info (332119):    -3.583              -3.583 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.677               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.339               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.992               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.434               0.000 clk2 
    Info (332119):     2.509               0.000 clk1 
Info (332146): Worst-case minimum pulse width slack is 3.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.061               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.062               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.310               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.377               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.749               0.000 clk2 
    Info (332119):    41.416               0.000 clk1 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.969              -2.984 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.926             -30.816 clk2 
    Info (332119):    -1.192              -5.290 clk1 
    Info (332119):     4.019               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.396               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.521               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.185               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.186               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.305               0.000 clk2 
    Info (332119):     0.439               0.000 clk1 
Info (332146): Worst-case recovery slack is -2.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.566              -4.826 clk1 
    Info (332119):    -2.165              -2.165 clk2 
    Info (332119):    -1.602              -1.602 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    11.055               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.615               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.876               0.000 clk1 
    Info (332119):     0.932               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.955               0.000 clk2 
Info (332146): Worst-case minimum pulse width slack is 3.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.148               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.151               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.483               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.485               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.445               0.000 clk2 
    Info (332119):    41.111               0.000 clk1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1021 megabytes
    Info: Processing ended: Tue Mar 12 18:39:49 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:10


