
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'carlositcr' on host 'carlositcr-HP-ProBook-640-G1' (Linux_x86_64 version 4.15.0-142-generic) on Sat May 15 00:00:03 CST 2021
INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS
INFO: [HLS 200-10] In directory '/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion'
INFO: [HLS 200-10] Creating and opening project '/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj'.
INFO: [HLS 200-10] Adding design file 'modules/I_calc/I_calc.cpp' to the project
INFO: [HLS 200-10] Adding design file 'Stream.cpp' to the project
INFO: [HLS 200-10] Adding design file 'modules/V_read/V_read.cpp' to the project
INFO: [HLS 200-10] Adding design file 'modules/acc/acc.cpp' to the project
INFO: [HLS 200-10] Adding design file 'modules/blockControl/blockControl.cpp' to the project
INFO: [HLS 200-10] Adding design file 'modules/calc/calc.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'StreamTest.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'StreamTest.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1'.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../StreamTest.cpp in debug mode
   Compiling ../../../../modules/calc/calc.cpp in debug mode
   Compiling ../../../../modules/blockControl/blockControl.cpp in debug mode
   Compiling ../../../../modules/acc/acc.cpp in debug mode
   Compiling ../../../../modules/V_read/V_read.cpp in debug mode
   Compiling ../../../../Stream.cpp in debug mode
   Compiling ../../../../modules/I_calc/I_calc.cpp in debug mode
   Generating csim.exe
#############################################################
Running Test 1
#############################################################
Testing IP with cell population of 24_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 48_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 72_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 96_______________________________________ 
******************************************
Successful result
________________________________________________________ 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'modules/calc/calc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/../../Stream.h:7:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/blockControl/blockControl.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.hpp:1:
In file included from modules/blockControl/../../Stream.h:7:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/acc/acc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.hpp:1:
In file included from modules/acc/../../Stream.h:7:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/V_read/V_read.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.hpp:1:
In file included from modules/V_read/../../Stream.h:7:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from Stream.cpp:1:
In file included from Stream.cpp:1:
In file included from ./Stream.h:7:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/I_calc/I_calc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.hpp:1:
In file included from modules/I_calc/../../Stream.h:7:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:18 ; elapsed = 00:01:14 . Memory (MB): peak = 436.273 ; gain = 0.125 ; free physical = 2230 ; free virtual = 6432
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:18 ; elapsed = 00:01:14 . Memory (MB): peak = 436.273 ; gain = 0.125 ; free physical = 2230 ; free virtual = 6432
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'simulationConfig<config<27> >' into 'GapJunctionIP' (Stream.cpp:56).
INFO: [XFORM 203-603] Inlining function 'dataToProcess<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, idxArray<4u>, hls::stream<idxArray<4u> > >' into 'writeV2calc' (modules/V_read/V_read.cpp:84).
INFO: [XFORM 203-603] Inlining function 'accBlockCurrents<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 14, 4>' into 'I_calc' (modules/I_calc/I_calc.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:19 ; elapsed = 00:01:15 . Memory (MB): peak = 564.832 ; gain = 128.684 ; free physical = 2207 ; free virtual = 6413
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:01:15 . Memory (MB): peak = 564.832 ; gain = 128.684 ; free physical = 2195 ; free virtual = 6400
INFO: [XFORM 203-1101] Packing variable 'input.V.data' (Stream.cpp:45) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'accumulation<dataPackage<float, 4>, float, 4>' (modules/acc/acc.cpp:15).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/acc/acc.cpp:72) in function 'acc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:14).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:65) in function 'I_calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:22).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/V_read/V_read.cpp:78) in function 'writeV2calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' (modules/V_read/V_read.cpp:32:53).
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0-0' (modules/V_read/V_read.cpp:18:1) in function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:66:1) in function 'I_calc'.
INFO: [HLS 200-489] Unrolling loop 'init_Loop' (modules/I_calc/I_calc.cpp:5) in function 'initIacc<dataPackage<float, 4> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/acc/acc.cpp:21) in function 'accumulation<dataPackage<float, 4>, float, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/acc/acc.cpp:75) in function 'acc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:15) in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/I_calc/I_calc.cpp:21) in function 'I_calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:23) in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/V_read/V_read.hpp:25) in function 'writeV2calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (modules/V_read/V_read.cpp:49) in function 'writeV2calc' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (modules/V_read/V_read.cpp:34) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (modules/V_read/V_read.cpp:37) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'newData.data' (modules/V_read/V_read.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'idx.data.V' (modules/V_read/V_read.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'Vj.data' (modules/calc/calc.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_calc.data' (modules/calc/calc.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_calc.data' (modules/calc/calc.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'accArray.data' (modules/acc/acc.cpp:17) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_vector.data' (modules/acc/acc.cpp:54) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_vector.data' (modules/acc/acc.cpp:55) automatically.
INFO: [XFORM 203-102] Partitioning array 'f_acc' (modules/acc/acc.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'v_acc' (modules/acc/acc.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'newFdata.data' (modules/acc/acc.cpp:65) automatically.
INFO: [XFORM 203-102] Partitioning array 'newVdata.data' (modules/acc/acc.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_acc_read.data' (modules/I_calc/I_calc.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_acc_read.data' (modules/I_calc/I_calc.cpp:52) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'processedData.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vj_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vi_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_data.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F.V.data' .
INFO: [XFORM 203-101] Partitioning array 'processedData.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vj_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vi_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F.V.data' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'accumulation<dataPackage<float, 4>, float, 4>' into 'acc' (modules/acc/acc.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'voltagesBackup.i.i' should be updated in process function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'V_read', detected/extracted 4 process function(s): 
	 'V_read.entry169179'
	 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>'
	 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'
	 'writeV2calc'.
INFO: [XFORM 203-712] Applying dataflow to function 'execute', detected/extracted 5 process function(s): 
	 'blockControl173'
	 'V_read'
	 'calc'
	 'acc'
	 'I_calc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 564.832 ; gain = 128.684 ; free physical = 2166 ; free virtual = 6370
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (modules/V_read/V_read.cpp:70:34) in function 'writeV2calc' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/calc/calc.cpp:37:39) in function 'calc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/acc/acc.cpp:69:32) in function 'acc'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'RowOfBlocks_Loop' (modules/I_calc/I_calc.cpp:58:102) in function 'I_calc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' to 'readVoltages' (modules/V_read/V_read.cpp:33:42)
WARNING: [XFORM 203-631] Renaming function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' to 'readCalcData' (modules/acc/acc.cpp:7:1)
WARNING: [XFORM 203-631] Renaming function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>' to 'indexGeneration' (modules/V_read/V_read.cpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getVoltages' (modules/blockControl/blockControl.cpp:17:49)
WARNING: [XFORM 203-631] Renaming function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' to 'getTotalCurrent' (modules/I_calc/I_calc.cpp:34:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:01:19 . Memory (MB): peak = 628.148 ; gain = 192.000 ; free physical = 2047 ; free virtual = 6251
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GapJunctionIP' ...
WARNING: [SYN 201-103] Legalizing function name 'V_read.entry169179' to 'V_read_entry169179'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.77 seconds; current allocated memory: 241.382 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 241.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockControl173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 241.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 241.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read_entry169179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 241.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 242.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 242.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 242.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 243.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:81) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:82) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:83) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 243.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 243.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 245.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readCalcData'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 246.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 246.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 247.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 248.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Blocks_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_51_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 249.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 249.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 250.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 250.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 250.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 251.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockControl173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockControl173'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 252.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read_entry169179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read_entry169179'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 252.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 253.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'indexGeneration'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 254.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeV2calc'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 255.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 257.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_29ns_56_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 260.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCalcData'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_27ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acc'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 263.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dadd_64ns_64ns_64_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dmul_64ns_64ns_64_10_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fpext_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getTotalCurrent'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 265.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'I_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 267.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d2_A' is changed to 'fifo_w27_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 270.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/input_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_tlast_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/FirstRow' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/LastRow' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GapJunctionIP' to 'ap_ctrl_chain' (register).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GapJunctionIP'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 273.050 MB.
INFO: [RTMG 210-278] Implementing memory 'V_read_voltagesBackup_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowBegin_V_2_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowEnd_V_c_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_5_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_indexGeneration_U0_U(start_for_indexGeneration_U0)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_29ns_56_5_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'I_calc_F_temp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowBegin_V_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowEnd_V_c_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_4_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_4_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_data_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_data_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_data_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_data_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_3_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_3_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fixedData_V_data_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fixedData_V_tlast_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'processedData_V_data_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'processedData_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'processedData_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'processedData_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_2_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_2_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_1_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_1_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'F_acc_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_acc_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_acc_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_acc_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_acc_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_acc_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_acc_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_acc_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_V_read_U0_U(start_for_V_read_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_calc_U0_U(start_for_calc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_acc_U0_U(start_for_acc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_I_calc_U0_U(start_for_I_calc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:32 ; elapsed = 00:01:28 . Memory (MB): peak = 756.148 ; gain = 320.000 ; free physical = 2005 ; free virtual = 6224
INFO: [SYSC 207-301] Generating SystemC RTL for GapJunctionIP.
INFO: [VHDL 208-304] Generating VHDL RTL for GapJunctionIP.
INFO: [VLOG 209-307] Generating Verilog RTL for GapJunctionIP.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling StreamTest.cpp_pre.cpp.tb.cpp
   Compiling calc.cpp_pre.cpp.tb.cpp
   Compiling apatb_GapJunctionIP.cpp
   Compiling acc.cpp_pre.cpp.tb.cpp
   Compiling I_calc.cpp_pre.cpp.tb.cpp
   Compiling V_read.cpp_pre.cpp.tb.cpp
   Compiling Stream.cpp_pre.cpp.tb.cpp
   Compiling blockControl.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
#############################################################
Running Test 1
#############################################################
Testing IP with cell population of 24_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 48_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 72_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 96_______________________________________ 
******************************************
Successful result
________________________________________________________ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_GapJunctionIP_top glbl -prj GapJunctionIP.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s GapJunctionIP 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/fifo_w27_d3_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w27_d3_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w27_d3_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_fpext_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_fpext_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/blockControl173.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockControl173
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/V_read_voltagesBackup_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module V_read_voltagesBackup_memcore_ram
INFO: [VRFC 10-311] analyzing module V_read_voltagesBackup_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/start_for_acc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_acc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_acc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/fifo_w32_d128_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d128_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/start_for_indexGeneration_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_indexGeneration_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_indexGeneration_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_fptrunc_64ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_fptrunc_64ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/start_for_V_read_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_V_read_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_V_read_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/fifo_w27_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w27_d1024_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/start_for_I_calc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_I_calc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_I_calc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/readVoltages.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readVoltages
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/indexGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module indexGeneration
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/AESL_axi_s_input_V_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_V_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_mul_27ns_29ns_56_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_mul_27ns_29ns_56_5_1_MulnS_0
INFO: [VRFC 10-311] analyzing module GapJunctionIP_mul_27ns_29ns_56_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_GapJunctionIP_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/V_read_voltagesBackup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module V_read_voltagesBackup
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/fifo_w1_d128_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w1_d128_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d128_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/getTotalCurrent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getTotalCurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/fifo_w27_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w27_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w27_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_dmul_64ns_64ns_64_10_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_dmul_64ns_64ns_64_10_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/I_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_calc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/V_read_entry169179.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module V_read_entry169179
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/readCalcData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readCalcData
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/I_calc_F_temp_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_calc_F_temp_data_ram
INFO: [VRFC 10-311] analyzing module I_calc_F_temp_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/V_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module V_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/start_for_calc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_calc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_calc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_dadd_64ns_64ns_64_9_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_dadd_64ns_64ns_64_9_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/getVoltages.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getVoltages
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1
INFO: [VRFC 10-311] analyzing module GapJunctionIP_mul_27ns_27ns_54_7_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/fifo_w27_d2_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w27_d2_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w27_d2_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/writeV2calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeV2calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_dadd_7_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GapJunctionIP_ap_dadd_7_full_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GapJunctionIP_ap_fadd_6_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GapJunctionIP_ap_fsub_6_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_dmul_8_max_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GapJunctionIP_ap_dmul_8_max_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GapJunctionIP_ap_fpext_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fmul_3_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GapJunctionIP_ap_fmul_3_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fexp_16_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GapJunctionIP_ap_fexp_16_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GapJunctionIP_ap_fptrunc_0_no_dsp_64'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fmul_3_max_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14216]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:79206]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77294]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:78210]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14403]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fexp_16_full_dsp_32.vhd:190]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:184]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:184]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_dadd_7_full_dsp_64.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/ip/xil_defaultlib/GapJunctionIP_ap_dmul_8_max_dsp_64.vhd:195]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.getVoltages
Compiling module xil_defaultlib.blockControl173
Compiling module xil_defaultlib.V_read_voltagesBackup_memcore_ra...
Compiling module xil_defaultlib.V_read_voltagesBackup_memcore
Compiling module xil_defaultlib.V_read_voltagesBackup(AddressRan...
Compiling module xil_defaultlib.V_read_entry169179
Compiling module xil_defaultlib.readVoltages
Compiling module xil_defaultlib.indexGeneration
Compiling module xil_defaultlib.writeV2calc
Compiling module xil_defaultlib.fifo_w27_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w27_d2_A
Compiling module xil_defaultlib.fifo_w27_d3_A_shiftReg
Compiling module xil_defaultlib.fifo_w27_d3_A
Compiling module xil_defaultlib.fifo_w27_d1024_A
Compiling module xil_defaultlib.start_for_indexGeneration_U0_shi...
Compiling module xil_defaultlib.start_for_indexGeneration_U0
Compiling module xil_defaultlib.V_read
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_7.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture gapjunctionip_ap_fsub_6_full_dsp_32_arch of entity xil_defaultlib.GapJunctionIP_ap_fsub_6_full_dsp_32 [gapjunctionip_ap_fsub_6_full_dsp...]
Compiling module xil_defaultlib.GapJunctionIP_fsub_32ns_32ns_32_...
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_7.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture gapjunctionip_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.GapJunctionIP_ap_fmul_3_max_dsp_32 [gapjunctionip_ap_fmul_3_max_dsp_...]
Compiling module xil_defaultlib.GapJunctionIP_fmul_32ns_32ns_32_...
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=43)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=14)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=14,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=15)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.delay_s [\delay_s(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=34,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=36,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=33,length=6)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_exp [\flt_exp(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture gapjunctionip_ap_fexp_16_full_dsp_32_arch of entity xil_defaultlib.GapJunctionIP_ap_fexp_16_full_dsp_32 [gapjunctionip_ap_fexp_16_full_ds...]
Compiling module xil_defaultlib.GapJunctionIP_fexp_32ns_32ns_32_...
Compiling module xil_defaultlib.GapJunctionIP_mul_27ns_29ns_56_5...
Compiling module xil_defaultlib.GapJunctionIP_mul_27ns_29ns_56_5...
Compiling module xil_defaultlib.calc
Compiling module xil_defaultlib.readCalcData
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture gapjunctionip_ap_fadd_6_full_dsp_32_arch of entity xil_defaultlib.GapJunctionIP_ap_fadd_6_full_dsp_32 [gapjunctionip_ap_fadd_6_full_dsp...]
Compiling module xil_defaultlib.GapJunctionIP_fadd_32ns_32ns_32_...
Compiling module xil_defaultlib.GapJunctionIP_mul_27ns_27ns_54_7...
Compiling module xil_defaultlib.GapJunctionIP_mul_27ns_27ns_54_7...
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.I_calc_F_temp_data_ram
Compiling module xil_defaultlib.I_calc_F_temp_data(DataWidth=32,...
Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture gapjunctionip_ap_fptrunc_0_no_dsp_64_arch of entity xil_defaultlib.GapJunctionIP_ap_fptrunc_0_no_dsp_64 [gapjunctionip_ap_fptrunc_0_no_ds...]
Compiling module xil_defaultlib.GapJunctionIP_fptrunc_64ns_32_2_...
Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture gapjunctionip_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.GapJunctionIP_ap_fpext_0_no_dsp_32 [gapjunctionip_ap_fpext_0_no_dsp_...]
Compiling module xil_defaultlib.GapJunctionIP_fpext_32ns_64_1_1(...
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_7.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_7.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_7.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=4)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=5,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture gapjunctionip_ap_dadd_7_full_dsp_64_arch of entity xil_defaultlib.GapJunctionIP_ap_dadd_7_full_dsp_64 [gapjunctionip_ap_dadd_7_full_dsp...]
Compiling module xil_defaultlib.GapJunctionIP_dadd_64ns_64ns_64_...
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=19,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_7.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture gapjunctionip_ap_dmul_8_max_dsp_64_arch of entity xil_defaultlib.GapJunctionIP_ap_dmul_8_max_dsp_64 [gapjunctionip_ap_dmul_8_max_dsp_...]
Compiling module xil_defaultlib.GapJunctionIP_dmul_64ns_64ns_64_...
Compiling module xil_defaultlib.getTotalCurrent
Compiling module xil_defaultlib.I_calc
Compiling module xil_defaultlib.fifo_w27_d2_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w27_d2_A_x
Compiling module xil_defaultlib.fifo_w32_d128_A
Compiling module xil_defaultlib.fifo_w1_d128_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d128_A
Compiling module xil_defaultlib.start_for_V_read_U0_shiftReg
Compiling module xil_defaultlib.start_for_V_read_U0
Compiling module xil_defaultlib.start_for_calc_U0_shiftReg
Compiling module xil_defaultlib.start_for_calc_U0
Compiling module xil_defaultlib.start_for_acc_U0_shiftReg
Compiling module xil_defaultlib.start_for_acc_U0
Compiling module xil_defaultlib.start_for_I_calc_U0_shiftReg
Compiling module xil_defaultlib.start_for_I_calc_U0
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.GapJunctionIP
Compiling module xil_defaultlib.fifo(DEPTH=48,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_input_V_data
Compiling module xil_defaultlib.fifo(DEPTH=96,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=96,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_GapJunctionIP_top
Compiling module work.glbl
Built simulation snapshot GapJunctionIP

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/xsim.dir/GapJunctionIP/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 15 00:04:53 2021...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/GapJunctionIP/xsim_script.tcl
# xsim {GapJunctionIP} -autoloadwcfg -tclbatch {GapJunctionIP.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source GapJunctionIP.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_10_max_dsp_1_U170/GapJunctionIP_ap_dmul_8_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_10_max_dsp_1_U169/GapJunctionIP_ap_dmul_8_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_9_full_dsp_1_U168/GapJunctionIP_ap_dadd_7_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "113000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U98/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U99/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U106/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U107/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 547500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 547500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 547500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 597500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 597500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 602500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 692500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 942500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1752500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1772500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U98/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1772500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U99/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1922500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U106/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1922500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U107/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2012500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2012500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2012500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2052500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2052500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2052500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2562500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3372500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4182500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4992500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 4 [100.00%] @ "5538000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6107500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6107500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6112500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6692500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7742500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8792500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9842500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10892500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11602500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U98/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11602500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U99/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11752500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U106/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11752500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U107/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11842500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11842500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11842500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11882500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11882500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11882500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11942500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12992500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14042500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15092500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16142500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17192500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18242500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 4 [100.00%] @ "18788000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19447500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19447500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19452500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20272500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21562500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22852500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24142500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25432500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26722500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28012500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29302500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30592500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31882500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32142500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U98/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32142500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U99/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32292500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U106/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32292500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U107/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32937500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32937500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32937500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32977500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32977500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32977500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33172500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34462500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35752500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37042500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38332500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39622500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40912500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42202500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 4 [100.00%] @ "42748000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43497500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43497500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43502500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44562500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46092500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47622500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49152500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50682500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52212500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53742500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55272500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56802500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58332500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59862500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61392500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62922500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64452500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65982500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67512500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68987500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U98/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68987500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U99/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69042500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69707500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U106/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69707500 ps  Iteration: 8  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U107/GapJunctionIP_ap_fexp_16_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70572500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71627500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71627500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71627500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71667500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U139/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71667500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U140/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71667500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U141/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72102500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73632500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75162500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76692500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78222500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79752500 ps  Iteration: 4  Process: /apatb_GapJunctionIP_top/AESL_inst_GapJunctionIP/grp_execute_fu_142/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U182/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 4 [100.00%] @ "80298000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 80317500 ps : File "/home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_GapJuntion/hls_gapjuntion_prj/solution1/sim/verilog/GapJunctionIP.autotb.v" Line 445
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:42 . Memory (MB): peak = 1276.598 ; gain = 0.000 ; free physical = 1590 ; free virtual = 6083
## quit
INFO: [Common 17-206] Exiting xsim at Sat May 15 00:05:44 2021...
INFO: [COSIM 212-316] Starting C post checking ...
#############################################################
Running Test 1
#############################################################
Testing IP with cell population of 24_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 48_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 72_______________________________________ 
******************************************
Successful result
________________________________________________________ 
Testing IP with cell population of 96_______________________________________ 
******************************************
Successful result
________________________________________________________ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_dadd_7_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_dadd_7_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_dadd_7_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_dmul_8_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_dmul_8_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_dmul_8_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fadd_6_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fexp_16_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fexp_16_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fexp_16_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fmul_3_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fmul_3_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fptrunc_0_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fsub_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fsub_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fsub_6_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat May 15 00:06:07 2021...
[2Kvivado_hls> [12C
[2Kvivado_hls> [12C[2Kvivado_hls> v[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 374.47 seconds; peak allocated memory: 273.050 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat May 15 00:06:17 2021...
