<module name="PRU_ICSSG1_PR1_CFG_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PR1_CFG__SLV__REGS_pid_reg" acronym="PR1_CFG__SLV__REGS_pid_reg" offset="0x0" width="32" description="">
		<bitfield id="ICSS_IDVER" width="32" begin="31" end="0" resetval="0x1795162371" description="Module ID field" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_hwdis_reg" acronym="PR1_CFG__SLV__REGS_hwdis_reg" offset="0x4" width="32" description="">
		<bitfield id="HWDIS" width="8" begin="7" end="0" resetval="0x0" description="HW Disable Observation" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_gpcfg0_reg" acronym="PR1_CFG__SLV__REGS_gpcfg0_reg" offset="0x8" width="32" description="">
		<bitfield id="PR1_PRU0_GP_MUX_SEL" width="4" begin="29" end="26" resetval="0x0" description="" range="29 - 26" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPO_SH1_SEL" width="1" begin="25" end="25" resetval="0x0" description="" range="25" rwaccess="R"/> 
		<bitfield id="PRU0_GPO_DIV1" width="5" begin="24" end="20" resetval="0x0" description="" range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPO_DIV0" width="5" begin="19" end="15" resetval="0x0" description="" range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPO_MODE" width="1" begin="14" end="14" resetval="0x0" description="" range="14" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPI_SB" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="PRU0_GPI_DIV1" width="5" begin="12" end="8" resetval="0x0" description="" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPI_DIV0" width="5" begin="7" end="3" resetval="0x0" description="" range="7 - 3" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPI_CLK_MODE" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPI_MODE" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_gpcfg1_reg" acronym="PR1_CFG__SLV__REGS_gpcfg1_reg" offset="0xC" width="32" description="">
		<bitfield id="PR1_PRU1_GP_MUX_SEL" width="4" begin="29" end="26" resetval="0x0" description="" range="29 - 26" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPO_SH1_SEL" width="1" begin="25" end="25" resetval="0x0" description="" range="25" rwaccess="R"/> 
		<bitfield id="PRU1_GPO_DIV1" width="5" begin="24" end="20" resetval="0x0" description="" range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPO_DIV0" width="5" begin="19" end="15" resetval="0x0" description="" range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPO_MODE" width="1" begin="14" end="14" resetval="0x0" description="" range="14" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPI_SB" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="PRU1_GPI_DIV1" width="5" begin="12" end="8" resetval="0x0" description="" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPI_DIV0" width="5" begin="7" end="3" resetval="0x0" description="" range="7 - 3" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPI_CLK_MODE" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPI_MODE" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_cgr_reg" acronym="PR1_CFG__SLV__REGS_cgr_reg" offset="0x10" width="32" description="">
		<bitfield id="ICSS_STOP_ACK" width="1" begin="31" end="31" resetval="0x1" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="ICSS_STOP_REQ" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R"/> 
		<bitfield id="ICSS_PWR_IDLE" width="1" begin="29" end="29" resetval="0x1" description="" range="29" rwaccess="R/W"/> 
		<bitfield id="BOTTOM_HALF_CLK_GATE_EN" width="1" begin="21" end="21" resetval="0x1" description="" range="21" rwaccess="R/W"/> 
		<bitfield id="TOP_HALF_CLK_GATE_EN" width="1" begin="20" end="20" resetval="0x1" description="" range="20" rwaccess="R/W"/> 
		<bitfield id="AUTO_SLICE1_CLK_GATE_EN" width="1" begin="19" end="19" resetval="0x0" description="" range="19" rwaccess="R/W"/> 
		<bitfield id="AUTO_SLICE0_CLK_GATE_EN" width="1" begin="18" end="18" resetval="0x0" description="" range="18" rwaccess="R/W"/> 
		<bitfield id="IEP_CLK_EN" width="1" begin="17" end="17" resetval="0x1" description="" range="17" rwaccess="R/W"/> 
		<bitfield id="IEP_CLK_STOP_ACK" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R"/> 
		<bitfield id="IEP_CLK_STOP_REQ" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R/W"/> 
		<bitfield id="ECAP_CLK_EN" width="1" begin="14" end="14" resetval="0x1" description="" range="14" rwaccess="R/W"/> 
		<bitfield id="ECAP_CLK_STOP_ACK" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R"/> 
		<bitfield id="ECAP_CLK_STOP_REQ" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R/W"/> 
		<bitfield id="UART_CLK_EN" width="1" begin="11" end="11" resetval="0x1" description="" range="11" rwaccess="R/W"/> 
		<bitfield id="UART_CLK_STOP_ACK" width="1" begin="10" end="10" resetval="0x0" description="" range="10" rwaccess="R"/> 
		<bitfield id="UART_CLK_STOP_REQ" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R/W"/> 
		<bitfield id="INTC_CLK_EN" width="1" begin="8" end="8" resetval="0x1" description="" range="8" rwaccess="R/W"/> 
		<bitfield id="INTC_CLK_STOP_ACK" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="INTC_CLK_STOP_REQ" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_gpecfg0_reg" acronym="PR1_CFG__SLV__REGS_gpecfg0_reg" offset="0x14" width="32" description="">
		<bitfield id="PRU0_GPO_SHIFT_CLK_DONE" width="1" begin="17" end="17" resetval="0x0" description="" range="17" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_GPO_SHIFT_CLK_HIGH" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPO_SHIFT_CNT" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPO_SHIFT_GP_EN" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPO_SHIFT_CLK_FREE" width="1" begin="5" end="5" resetval="0x1" description="" range="5" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPO_SHIFT_SWAP" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPI_SHIFT_EN" width="1" begin="1" end="1" resetval="0x1" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="PRU0_GPI_SB_P" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_gpecfg1_reg" acronym="PR1_CFG__SLV__REGS_gpecfg1_reg" offset="0x18" width="32" description="">
		<bitfield id="PRU1_GPO_SHIFT_CLK_DONE" width="1" begin="17" end="17" resetval="0x0" description="" range="17" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_GPO_SHIFT_CLK_HIGH" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPO_SHIFT_CNT" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPO_SHIFT_GP_EN" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPO_SHIFT_CLK_FREE" width="1" begin="5" end="5" resetval="0x1" description="" range="5" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPO_SHIFT_SWAP" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPI_SHIFT_EN" width="1" begin="1" end="1" resetval="0x1" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="PRU1_GPI_SB_P" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_reset_iso_reg" acronym="PR1_CFG__SLV__REGS_reset_iso_reg" offset="0x1C" width="32" description="">
		<bitfield id="RESET_ISO_EDGE" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="W"/> 
		<bitfield id="RESET_ISO_ACK" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="W"/> 
		<bitfield id="RESET_ISO_REQ" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W1C"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_mii_rt_reg" acronym="PR1_CFG__SLV__REGS_mii_rt_reg" offset="0x2C" width="32" description="">
		<bitfield id="MII_RT_EVENT_EN" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_iepclk_reg" acronym="PR1_CFG__SLV__REGS_iepclk_reg" offset="0x30" width="32" description="">
		<bitfield id="IEP1_SLV_EN" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="IEP_OCP_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_spp_reg" acronym="PR1_CFG__SLV__REGS_spp_reg" offset="0x34" width="32" description="">
		<bitfield id="RTU_XFR_SHIFT_EN" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="XFR_BYTE_SHIFT_EN" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="XFR_SHIFT_EN" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="PRU1_PAD_HP_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_core_sync_reg" acronym="PR1_CFG__SLV__REGS_core_sync_reg" offset="0x3C" width="32" description="">
		<bitfield id="CORE_VBUSP_SYNC_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_sa_mx_reg" acronym="PR1_CFG__SLV__REGS_sa_mx_reg" offset="0x40" width="32" description="">
		<bitfield id="PWM_EFC_EN" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="PWM3_REMAP_EN" width="2" begin="11" end="10" resetval="0x0" description="" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM0_REMAP_EN" width="2" begin="9" end="8" resetval="0x0" description="" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="SA_MUX_SEL" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_div_reg" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_div_reg" offset="0x44" width="32" description="">
		<bitfield id="PRU0_SD_MAN_REC_CLK_PERIOD" width="8" begin="31" end="24" resetval="0x0" description="" range="31 - 24" rwaccess="R"/> 
		<bitfield id="PRU0_SD_MAN_CLK_CAL_DONE" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R"/> 
		<bitfield id="PRU0_SD_MAN_STATUS" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R"/> 
		<bitfield id="PRU0_SD_CH_SEL" width="4" begin="14" end="11" resetval="0x0" description="" range="14 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_MAN_NV_DATA_EN" width="1" begin="10" end="10" resetval="0x0" description="" range="10" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_MAN_EN" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SHARE_EN" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg0" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg0" offset="0x48" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_0" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_0" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_0" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_0" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL0" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV0" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg0" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg0" offset="0x4C" width="32" description="">
		<bitfield id="PRU0_FD_EN_0" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_0" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_0" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_0" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_0" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_0" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE0" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg1" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg1" offset="0x50" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_1" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_1" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_1" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_1" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL1" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV1" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL1" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg1" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg1" offset="0x54" width="32" description="">
		<bitfield id="PRU0_FD_EN_1" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_1" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_1" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_1" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_1" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_1" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE1" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg2" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg2" offset="0x58" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_2" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_2" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_2" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_2" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL2" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV2" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL2" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg2" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg2" offset="0x5C" width="32" description="">
		<bitfield id="PRU0_FD_EN_2" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_2" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_2" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_2" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_2" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_2" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE2" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg3" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg3" offset="0x60" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_3" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_3" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_3" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_3" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL3" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV3" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL3" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg3" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg3" offset="0x64" width="32" description="">
		<bitfield id="PRU0_FD_EN_3" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_3" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_3" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_3" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_3" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_3" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE3" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg4" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg4" offset="0x68" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_4" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_4" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_4" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_4" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL4" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV4" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL4" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg4" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg4" offset="0x6C" width="32" description="">
		<bitfield id="PRU0_FD_EN_4" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_4" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_4" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_4" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_4" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_4" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE4" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg5" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg5" offset="0x70" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_5" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_5" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_5" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_5" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL5" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV5" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL5" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg5" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg5" offset="0x74" width="32" description="">
		<bitfield id="PRU0_FD_EN_5" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_5" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_5" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_5" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_5" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_5" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE5" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg6" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg6" offset="0x78" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_6" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_6" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_6" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_6" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL6" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV6" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL6" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg6" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg6" offset="0x7C" width="32" description="">
		<bitfield id="PRU0_FD_EN_6" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_6" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_6" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_6" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_6" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_6" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE6" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg7" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg7" offset="0x80" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_7" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_7" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_7" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_7" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL7" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV7" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL7" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg7" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg7" offset="0x84" width="32" description="">
		<bitfield id="PRU0_FD_EN_7" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_7" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_7" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_7" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_7" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_7" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE7" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg8" acronym="PR1_CFG__SLV__REGS_pru0_sd_clk_sel_reg8" offset="0x88" width="32" description="">
		<bitfield id="PRU0_FD_ZERO_MAX_8" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MAX_LIMIT_8" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_8" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ZERO_MIN_LIMIT_8" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_ACC_SEL8" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_INV8" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_CLK_SEL8" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg8" acronym="PR1_CFG__SLV__REGS_pru0_sd_sample_size_reg8" offset="0x8C" width="32" description="">
		<bitfield id="PRU0_FD_EN_8" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MAX_8" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MAX_LIMIT_8" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_ONE_MIN_8" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU0_FD_ONE_MIN_LIMIT_8" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_FD_WINDOW_SIZE_8" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU0_SD_SAMPLE_SIZE8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_div_reg" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_div_reg" offset="0x90" width="32" description="">
		<bitfield id="PRU1_SD_MAN_REC_CLK_PERIOD" width="8" begin="31" end="24" resetval="0x0" description="" range="31 - 24" rwaccess="R"/> 
		<bitfield id="PRU1_SD_MAN_CLK_CAL_DONE" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R"/> 
		<bitfield id="PRU1_SD_MAN_STATUS" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R"/> 
		<bitfield id="PRU1_SD_CH_SEL" width="4" begin="14" end="11" resetval="0x0" description="" range="14 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_MAN_NV_DATA_EN" width="1" begin="10" end="10" resetval="0x0" description="" range="10" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_MAN_EN" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SHARE_EN" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg0" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg0" offset="0x94" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_0" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_0" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_0" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_0" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL0" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV0" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg0" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg0" offset="0x98" width="32" description="">
		<bitfield id="PRU1_FD_EN_0" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_0" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_0" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_0" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_0" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_0" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE0" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg1" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg1" offset="0x9C" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_1" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_1" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_1" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_1" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL1" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV1" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL1" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg1" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg1" offset="0xA0" width="32" description="">
		<bitfield id="PRU1_FD_EN_1" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_1" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_1" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_1" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_1" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_1" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE1" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg2" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg2" offset="0xA4" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_2" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_2" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_2" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_2" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL2" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV2" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL2" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg2" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg2" offset="0xA8" width="32" description="">
		<bitfield id="PRU1_FD_EN_2" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_2" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_2" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_2" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_2" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_2" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE2" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg3" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg3" offset="0xAC" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_3" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_3" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_3" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_3" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL3" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV3" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL3" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg3" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg3" offset="0xB0" width="32" description="">
		<bitfield id="PRU1_FD_EN_3" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_3" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_3" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_3" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_3" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_3" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE3" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg4" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg4" offset="0xB4" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_4" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_4" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_4" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_4" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL4" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV4" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL4" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg4" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg4" offset="0xB8" width="32" description="">
		<bitfield id="PRU1_FD_EN_4" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_4" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_4" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_4" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_4" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_4" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE4" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg5" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg5" offset="0xBC" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_5" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_5" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_5" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_5" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL5" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV5" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL5" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg5" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg5" offset="0xC0" width="32" description="">
		<bitfield id="PRU1_FD_EN_5" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_5" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_5" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_5" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_5" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_5" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE5" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg6" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg6" offset="0xC4" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_6" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_6" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_6" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_6" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL6" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV6" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL6" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg6" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg6" offset="0xC8" width="32" description="">
		<bitfield id="PRU1_FD_EN_6" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_6" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_6" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_6" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_6" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_6" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE6" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg7" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg7" offset="0xCC" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_7" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_7" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_7" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_7" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL7" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV7" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL7" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg7" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg7" offset="0xD0" width="32" description="">
		<bitfield id="PRU1_FD_EN_7" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_7" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_7" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_7" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_7" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_7" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE7" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg8" acronym="PR1_CFG__SLV__REGS_pru1_sd_clk_sel_reg8" offset="0xD4" width="32" description="">
		<bitfield id="PRU1_FD_ZERO_MAX_8" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MAX_LIMIT_8" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_8" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ZERO_MIN_LIMIT_8" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_ACC_SEL8" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_INV8" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_CLK_SEL8" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg8" acronym="PR1_CFG__SLV__REGS_pru1_sd_sample_size_reg8" offset="0xD8" width="32" description="">
		<bitfield id="PRU1_FD_EN_8" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MAX_8" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MAX_LIMIT_8" width="5" begin="21" end="17" resetval="0x0" description="" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_ONE_MIN_8" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W1C"/> 
		<bitfield id="PRU1_FD_ONE_MIN_LIMIT_8" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_FD_WINDOW_SIZE_8" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRU1_SD_SAMPLE_SIZE8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_ed_rx_cfg_reg" acronym="PR1_CFG__SLV__REGS_pru0_ed_rx_cfg_reg" offset="0xE0" width="32" description="">
		<bitfield id="PRU0_ED_RX_DIV_FACTOR" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_RX_DIV_FACTOR_FRAC" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_RX_CLK_SEL" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_RX_SB_POL" width="1" begin="3" end="3" resetval="0x1" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_RX_SAMPLE_SIZE" width="3" begin="2" end="0" resetval="0x7" description="" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_ed_tx_cfg_reg" acronym="PR1_CFG__SLV__REGS_pru0_ed_tx_cfg_reg" offset="0xE4" width="32" description="">
		<bitfield id="PRU0_ED_TX_DIV_FACTOR" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TX_DIV_FACTOR_FRAC" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R/W"/> 
		<bitfield id="PRU0_ENDAT_SHARE_EN" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R/W"/> 
		<bitfield id="PRU0_ENDAT2_CLK_SYNC" width="1" begin="10" end="10" resetval="0x1" description="" range="10" rwaccess="R"/> 
		<bitfield id="PRU0_ENDAT1_CLK_SYNC" width="1" begin="9" end="9" resetval="0x1" description="" range="9" rwaccess="R"/> 
		<bitfield id="PRU0_ENDAT0_CLK_SYNC" width="1" begin="8" end="8" resetval="0x1" description="" range="8" rwaccess="R"/> 
		<bitfield id="PRU0_ED_BUSY_2" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="PRU0_ED_BUSY_1" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="PRU0_ED_BUSY_0" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="PRU0_ED_TX_CLK_SEL" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_ed_ch0_cfg0_reg" acronym="PR1_CFG__SLV__REGS_pru0_ed_ch0_cfg0_reg" offset="0xE8" width="32" description="">
		<bitfield id="PRU0_ED_TX_FIFO_SWAP_BITS0" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_SW_CLK_OUT0" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_CLK_OUT_OVR_EN0" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_RX_SNOOP0" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="PRU0_ED_RX_FRAME_SIZE0" width="12" begin="27" end="16" resetval="0x0" description="" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TX_FRAME_SIZE0" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TX_WDLY0" width="11" begin="10" end="0" resetval="0x0" description="" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_ed_ch0_cfg1_reg" acronym="PR1_CFG__SLV__REGS_pru0_ed_ch0_cfg1_reg" offset="0xEC" width="32" description="">
		<bitfield id="PRU0_ED_RX_EN_COUNTER0" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TST_DELAY_COUNTER0" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_ed_ch1_cfg0_reg" acronym="PR1_CFG__SLV__REGS_pru0_ed_ch1_cfg0_reg" offset="0xF0" width="32" description="">
		<bitfield id="PRU0_ED_TX_FIFO_SWAP_BITS1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_SW_CLK_OUT1" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_CLK_OUT_OVR_EN1" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_RX_SNOOP1" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="PRU0_ED_RX_FRAME_SIZE1" width="12" begin="27" end="16" resetval="0x0" description="" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TX_FRAME_SIZE1" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TX_WDLY1" width="11" begin="10" end="0" resetval="0x0" description="" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_ed_ch1_cfg1_reg" acronym="PR1_CFG__SLV__REGS_pru0_ed_ch1_cfg1_reg" offset="0xF4" width="32" description="">
		<bitfield id="PRU0_ED_RX_EN_COUNTER1" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TST_DELAY_COUNTER1" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_ed_ch2_cfg0_reg" acronym="PR1_CFG__SLV__REGS_pru0_ed_ch2_cfg0_reg" offset="0xF8" width="32" description="">
		<bitfield id="PRU0_ED_TX_FIFO_SWAP_BITS2" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_SW_CLK_OUT2" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_CLK_OUT_OVR_EN2" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_RX_SNOOP2" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="PRU0_ED_RX_FRAME_SIZE2" width="12" begin="27" end="16" resetval="0x0" description="" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TX_FRAME_SIZE2" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TX_WDLY2" width="11" begin="10" end="0" resetval="0x0" description="" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru0_ed_ch2_cfg1_reg" acronym="PR1_CFG__SLV__REGS_pru0_ed_ch2_cfg1_reg" offset="0xFC" width="32" description="">
		<bitfield id="PRU0_ED_RX_EN_COUNTER2" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU0_ED_TST_DELAY_COUNTER2" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_ed_rx_cfg_reg" acronym="PR1_CFG__SLV__REGS_pru1_ed_rx_cfg_reg" offset="0x100" width="32" description="">
		<bitfield id="PRU1_ED_RX_DIV_FACTOR" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_RX_DIV_FACTOR_FRAC" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_RX_CLK_SEL" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_RX_SB_POL" width="1" begin="3" end="3" resetval="0x1" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_RX_SAMPLE_SIZE" width="3" begin="2" end="0" resetval="0x7" description="" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_ed_tx_cfg_reg" acronym="PR1_CFG__SLV__REGS_pru1_ed_tx_cfg_reg" offset="0x104" width="32" description="">
		<bitfield id="PRU1_ED_TX_DIV_FACTOR" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TX_DIV_FACTOR_FRAC" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R/W"/> 
		<bitfield id="PRU1_ENDAT_SHARE_EN" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R/W"/> 
		<bitfield id="PRU1_ENDAT2_CLK_SYNC" width="1" begin="10" end="10" resetval="0x1" description="" range="10" rwaccess="R"/> 
		<bitfield id="PRU1_ENDAT1_CLK_SYNC" width="1" begin="9" end="9" resetval="0x1" description="" range="9" rwaccess="R"/> 
		<bitfield id="PRU1_ENDAT0_CLK_SYNC" width="1" begin="8" end="8" resetval="0x1" description="" range="8" rwaccess="R"/> 
		<bitfield id="PRU1_ED_BUSY_2" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="PRU1_ED_BUSY_1" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="PRU1_ED_BUSY_0" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="PRU1_ED_TX_CLK_SEL" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_ed_ch0_cfg0_reg" acronym="PR1_CFG__SLV__REGS_pru1_ed_ch0_cfg0_reg" offset="0x108" width="32" description="">
		<bitfield id="PRU1_ED_TX_FIFO_SWAP_BITS0" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_SW_CLK_OUT0" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_CLK_OUT_OVR_EN0" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_RX_SNOOP0" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="PRU1_ED_RX_FRAME_SIZE0" width="12" begin="27" end="16" resetval="0x0" description="" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TX_FRAME_SIZE0" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TX_WDLY0" width="11" begin="10" end="0" resetval="0x0" description="" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_ed_ch0_cfg1_reg" acronym="PR1_CFG__SLV__REGS_pru1_ed_ch0_cfg1_reg" offset="0x10C" width="32" description="">
		<bitfield id="PRU1_ED_RX_EN_COUNTER0" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TST_DELAY_COUNTER0" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_ed_ch1_cfg0_reg" acronym="PR1_CFG__SLV__REGS_pru1_ed_ch1_cfg0_reg" offset="0x110" width="32" description="">
		<bitfield id="PRU1_ED_TX_FIFO_SWAP_BITS1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_SW_CLK_OUT1" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_CLK_OUT_OVR_EN1" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_RX_SNOOP1" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="PRU1_ED_RX_FRAME_SIZE1" width="12" begin="27" end="16" resetval="0x0" description="" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TX_FRAME_SIZE1" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TX_WDLY1" width="11" begin="10" end="0" resetval="0x0" description="" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_ed_ch1_cfg1_reg" acronym="PR1_CFG__SLV__REGS_pru1_ed_ch1_cfg1_reg" offset="0x114" width="32" description="">
		<bitfield id="PRU1_ED_RX_EN_COUNTER1" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TST_DELAY_COUNTER1" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_ed_ch2_cfg0_reg" acronym="PR1_CFG__SLV__REGS_pru1_ed_ch2_cfg0_reg" offset="0x118" width="32" description="">
		<bitfield id="PRU1_ED_TX_FIFO_SWAP_BITS2" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_SW_CLK_OUT2" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_CLK_OUT_OVR_EN2" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_RX_SNOOP2" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="PRU1_ED_RX_FRAME_SIZE2" width="12" begin="27" end="16" resetval="0x0" description="" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TX_FRAME_SIZE2" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TX_WDLY2" width="11" begin="10" end="0" resetval="0x0" description="" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pru1_ed_ch2_cfg1_reg" acronym="PR1_CFG__SLV__REGS_pru1_ed_ch2_cfg1_reg" offset="0x11C" width="32" description="">
		<bitfield id="PRU1_ED_RX_EN_COUNTER2" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PRU1_ED_TST_DELAY_COUNTER2" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_rtu0_poke_en0_reg" acronym="PR1_CFG__SLV__REGS_rtu0_poke_en0_reg" offset="0x124" width="32" description="">
		<bitfield id="RTU0_POKE_R27_EN" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="RTU0_POKE_R26_EN" width="4" begin="27" end="24" resetval="0x0" description="" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RTU0_POKE_R25_EN" width="4" begin="23" end="20" resetval="0x0" description="" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="RTU0_POKE_R24_EN" width="4" begin="19" end="16" resetval="0x0" description="" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RTU0_POKE_R23_EN" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="RTU0_POKE_R22_EN" width="4" begin="11" end="8" resetval="0x0" description="" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RTU0_POKE_R21_EN" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RTU0_POKE_R20_EN" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_rtu1_poke_en0_reg" acronym="PR1_CFG__SLV__REGS_rtu1_poke_en0_reg" offset="0x12C" width="32" description="">
		<bitfield id="RTU1_POKE_R27_EN" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="RTU1_POKE_R26_EN" width="4" begin="27" end="24" resetval="0x0" description="" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RTU1_POKE_R25_EN" width="4" begin="23" end="20" resetval="0x0" description="" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="RTU1_POKE_R24_EN" width="4" begin="19" end="16" resetval="0x0" description="" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RTU1_POKE_R23_EN" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="RTU1_POKE_R22_EN" width="4" begin="11" end="8" resetval="0x0" description="" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RTU1_POKE_R21_EN" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RTU1_POKE_R20_EN" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm0" acronym="PR1_CFG__SLV__REGS_pwm0" offset="0x130" width="32" description="">
		<bitfield id="PWM0_TRIP_S" width="1" begin="30" end="30" resetval="0x0" description="Safety trip status" range="30" rwaccess="R/W1C"/> 
		<bitfield id="PWM0_TRIP_VEC" width="9" begin="29" end="21" resetval="0x0" description="Safety trip trigger cause vector" range="29 - 21" rwaccess="R"/> 
		<bitfield id="PWM0_POS_ERR_TRIP" width="1" begin="20" end="20" resetval="0x0" description="SW position saftey error trip" range="20" rwaccess="R/W"/> 
		<bitfield id="PWM0_OVER_ERR_TRIP" width="1" begin="19" end="19" resetval="0x0" description="SW over safety error trip" range="19" rwaccess="R/W"/> 
		<bitfield id="PWM0_TRIP_RESET" width="1" begin="18" end="18" resetval="0x0" description="SW reset safety flag" range="18" rwaccess="R/W"/> 
		<bitfield id="PWM0_TRIP_CMP0_EN" width="1" begin="17" end="17" resetval="0x0" description="CMP0 reset safety trip clear enable" range="17" rwaccess="R/W"/> 
		<bitfield id="PWM0_TRIP_MASK" width="9" begin="16" end="8" resetval="0x0" description="SW mask for safety trip, one hot" range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM0_DEBOUNCE_VALUE" width="8" begin="7" end="0" resetval="0x0" description="debounce counter , defines the number of core_clk required for the pulse not to get rejected " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm1" acronym="PR1_CFG__SLV__REGS_pwm1" offset="0x134" width="32" description="">
		<bitfield id="PWM1_TRIP_S" width="1" begin="30" end="30" resetval="0x0" description="Safety trip status" range="30" rwaccess="R/W1C"/> 
		<bitfield id="PWM1_TRIP_VEC" width="9" begin="29" end="21" resetval="0x0" description="Safety trip trigger cause vector" range="29 - 21" rwaccess="R"/> 
		<bitfield id="PWM1_POS_ERR_TRIP" width="1" begin="20" end="20" resetval="0x0" description="SW position saftey error trip" range="20" rwaccess="R/W"/> 
		<bitfield id="PWM1_OVER_ERR_TRIP" width="1" begin="19" end="19" resetval="0x0" description="SW over safety error trip" range="19" rwaccess="R/W"/> 
		<bitfield id="PWM1_TRIP_RESET" width="1" begin="18" end="18" resetval="0x0" description="SW reset safety flag" range="18" rwaccess="R/W"/> 
		<bitfield id="PWM1_TRIP_CMP0_EN" width="1" begin="17" end="17" resetval="0x0" description="CMP0 reset safety trip clear enable" range="17" rwaccess="R/W"/> 
		<bitfield id="PWM1_TRIP_MASK" width="9" begin="16" end="8" resetval="0x0" description="SW mask for safety trip, one hot" range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM1_DEBOUNCE_VALUE" width="8" begin="7" end="0" resetval="0x0" description="debounce counter , defines the number of core_clk required for the pulse not to get rejected " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm2" acronym="PR1_CFG__SLV__REGS_pwm2" offset="0x138" width="32" description="">
		<bitfield id="PWM2_TRIP_S" width="1" begin="30" end="30" resetval="0x0" description="Safety trip status" range="30" rwaccess="R/W1C"/> 
		<bitfield id="PWM2_TRIP_VEC" width="9" begin="29" end="21" resetval="0x0" description="Safety trip trigger cause vector" range="29 - 21" rwaccess="R"/> 
		<bitfield id="PWM2_POS_ERR_TRIP" width="1" begin="20" end="20" resetval="0x0" description="SW position saftey error trip" range="20" rwaccess="R/W"/> 
		<bitfield id="PWM2_OVER_ERR_TRIP" width="1" begin="19" end="19" resetval="0x0" description="SW over safety error trip" range="19" rwaccess="R/W"/> 
		<bitfield id="PWM2_TRIP_RESET" width="1" begin="18" end="18" resetval="0x0" description="SW reset safety flag" range="18" rwaccess="R/W"/> 
		<bitfield id="PWM2_TRIP_CMP0_EN" width="1" begin="17" end="17" resetval="0x0" description="CMP0 reset safety trip clear enable" range="17" rwaccess="R/W"/> 
		<bitfield id="PWM2_TRIP_MASK" width="9" begin="16" end="8" resetval="0x0" description="SW mask for safety trip, one hot" range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM2_DEBOUNCE_VALUE" width="8" begin="7" end="0" resetval="0x0" description="debounce counter , defines the number of core_clk required for the pulse not to get rejected " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm3" acronym="PR1_CFG__SLV__REGS_pwm3" offset="0x13C" width="32" description="">
		<bitfield id="PWM3_TRIP_S" width="1" begin="30" end="30" resetval="0x0" description="Safety trip status" range="30" rwaccess="R/W1C"/> 
		<bitfield id="PWM3_TRIP_VEC" width="9" begin="29" end="21" resetval="0x0" description="Safety trip trigger cause vector" range="29 - 21" rwaccess="R"/> 
		<bitfield id="PWM3_POS_ERR_TRIP" width="1" begin="20" end="20" resetval="0x0" description="SW position saftey error trip" range="20" rwaccess="R/W"/> 
		<bitfield id="PWM3_OVER_ERR_TRIP" width="1" begin="19" end="19" resetval="0x0" description="SW over safety error trip" range="19" rwaccess="R/W"/> 
		<bitfield id="PWM3_TRIP_RESET" width="1" begin="18" end="18" resetval="0x0" description="SW reset safety flag" range="18" rwaccess="R/W"/> 
		<bitfield id="PWM3_TRIP_CMP0_EN" width="1" begin="17" end="17" resetval="0x0" description="CMP0 reset safety trip clear enable" range="17" rwaccess="R/W"/> 
		<bitfield id="PWM3_TRIP_MASK" width="9" begin="16" end="8" resetval="0x0" description="SW mask for safety trip, one hot" range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM3_DEBOUNCE_VALUE" width="8" begin="7" end="0" resetval="0x0" description="debounce counter , defines the number of core_clk required for the pulse not to get rejected " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm0_0" acronym="PR1_CFG__SLV__REGS_pwm0_0" offset="0x140" width="32" description="">
		<bitfield id="PWM0_0_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM0_0_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM0_0_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM0_0_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM0_0_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM0_0_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm0_1" acronym="PR1_CFG__SLV__REGS_pwm0_1" offset="0x144" width="32" description="">
		<bitfield id="PWM0_1_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM0_1_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM0_1_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM0_1_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM0_1_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM0_1_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm0_2" acronym="PR1_CFG__SLV__REGS_pwm0_2" offset="0x148" width="32" description="">
		<bitfield id="PWM0_2_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM0_2_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM0_2_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM0_2_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM0_2_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM0_2_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm1_0" acronym="PR1_CFG__SLV__REGS_pwm1_0" offset="0x14C" width="32" description="">
		<bitfield id="PWM1_0_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM1_0_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM1_0_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM1_0_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM1_0_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM1_0_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm1_1" acronym="PR1_CFG__SLV__REGS_pwm1_1" offset="0x150" width="32" description="">
		<bitfield id="PWM1_1_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM1_1_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM1_1_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM1_1_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM1_1_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM1_1_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm1_2" acronym="PR1_CFG__SLV__REGS_pwm1_2" offset="0x154" width="32" description="">
		<bitfield id="PWM1_2_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM1_2_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM1_2_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM1_2_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM1_2_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM1_2_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm2_0" acronym="PR1_CFG__SLV__REGS_pwm2_0" offset="0x158" width="32" description="">
		<bitfield id="PWM2_0_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM2_0_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM2_0_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM2_0_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM2_0_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM2_0_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm2_1" acronym="PR1_CFG__SLV__REGS_pwm2_1" offset="0x15C" width="32" description="">
		<bitfield id="PWM2_1_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM2_1_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM2_1_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM2_1_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM2_1_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM2_1_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm2_2" acronym="PR1_CFG__SLV__REGS_pwm2_2" offset="0x160" width="32" description="">
		<bitfield id="PWM2_2_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM2_2_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM2_2_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM2_2_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM2_2_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM2_2_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm3_0" acronym="PR1_CFG__SLV__REGS_pwm3_0" offset="0x164" width="32" description="">
		<bitfield id="PWM3_0_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM3_0_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM3_0_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM3_0_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM3_0_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM3_0_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm3_1" acronym="PR1_CFG__SLV__REGS_pwm3_1" offset="0x168" width="32" description="">
		<bitfield id="PWM3_1_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM3_1_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM3_1_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM3_1_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM3_1_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM3_1_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pwm3_2" acronym="PR1_CFG__SLV__REGS_pwm3_2" offset="0x16C" width="32" description="">
		<bitfield id="PWM3_2_NEG_ACT" width="2" begin="11" end="10" resetval="0x0" description="Active neg state 00 toggle 01 L 10 H" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PWM3_2_POS_ACT" width="2" begin="9" end="8" resetval="0x0" description="Active pos state 00 toggle 01 L 10 H" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PWM3_2_NEG_TRIP" width="2" begin="7" end="6" resetval="0x0" description="Safety Trip neg state 00 z 01 L 10 H" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PWM3_2_POS_TRIP" width="2" begin="5" end="4" resetval="0x0" description="Safety Trip pos state 00 z 01 L 10 H" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PWM3_2_NEG_INIT" width="2" begin="3" end="2" resetval="0x0" description="Initial neg state 00 z 01 L 10 H" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PWM3_2_POS_INIT" width="2" begin="1" end="0" resetval="0x0" description="Initial pos state 00 z 01 L 10 H" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_spin_lock0" acronym="PR1_CFG__SLV__REGS_spin_lock0" offset="0x170" width="32" description="">
		<bitfield id="MMR_OWN_REQ_VECTOR_0" width="6" begin="13" end="8" resetval="0x0" description="Spin Lock flag Vector " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="MMR_OWN_REQ_CLR_0" width="1" begin="1" end="1" resetval="0x0" description="Spin Lock Status Clear" range="1" rwaccess="W1C"/> 
		<bitfield id="MMR_OWN_REQ_STATUS_0" width="1" begin="0" end="0" resetval="0x0" description="Spin Lock Status" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_spin_lock1" acronym="PR1_CFG__SLV__REGS_spin_lock1" offset="0x174" width="32" description="">
		<bitfield id="MMR_OWN_REQ_VECTOR_1" width="6" begin="13" end="8" resetval="0x0" description="Spin Lock flag Vector " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="MMR_OWN_REQ_CLR_1" width="1" begin="1" end="1" resetval="0x0" description="Spin Lock Status Clear" range="1" rwaccess="W1C"/> 
		<bitfield id="MMR_OWN_REQ_STATUS_1" width="1" begin="0" end="0" resetval="0x0" description="Spin Lock Status" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pa_stat_pdsp_cfg0" acronym="PR1_CFG__SLV__REGS_pa_stat_pdsp_cfg0" offset="0x178" width="32" description="">
		<bitfield id="PA_PDSP0_INC_TYPE" width="1" begin="31" end="31" resetval="0x0" description="pa_pdsp0_inc_type" range="31" rwaccess="R/W"/> 
		<bitfield id="PA_PDSP0_INC_VAL" width="17" begin="30" end="14" resetval="0x0" description="pa_pdsp0_inc_val" range="30 - 14" rwaccess="R/W"/> 
		<bitfield id="PA_PDSP0_INDEX" width="14" begin="13" end="0" resetval="0x0" description="pa_pdsp0_index" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pa_stat_pdsp_stat0" acronym="PR1_CFG__SLV__REGS_pa_stat_pdsp_stat0" offset="0x17C" width="32" description="">
		<bitfield id="PA_PDSP0_STATUS" width="3" begin="3" end="1" resetval="0x0" description="pa_pdsp0_status" range="3 - 1" rwaccess="R"/> 
		<bitfield id="PA_PDSP0_READY" width="1" begin="0" end="0" resetval="0x0" description="pa_pdsp0_ready" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pa_stat_pdsp_cfg1" acronym="PR1_CFG__SLV__REGS_pa_stat_pdsp_cfg1" offset="0x180" width="32" description="">
		<bitfield id="PA_PDSP1_INC_TYPE" width="1" begin="31" end="31" resetval="0x0" description="pa_pdsp1_inc_type" range="31" rwaccess="R/W"/> 
		<bitfield id="PA_PDSP1_INC_VAL" width="17" begin="30" end="14" resetval="0x0" description="pa_pdsp1_inc_val" range="30 - 14" rwaccess="R/W"/> 
		<bitfield id="PA_PDSP1_INDEX" width="14" begin="13" end="0" resetval="0x0" description="pa_pdsp1_index" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pa_stat_pdsp_stat1" acronym="PR1_CFG__SLV__REGS_pa_stat_pdsp_stat1" offset="0x184" width="32" description="">
		<bitfield id="PA_PDSP1_STATUS" width="3" begin="3" end="1" resetval="0x0" description="pa_pdsp1_status" range="3 - 1" rwaccess="R"/> 
		<bitfield id="PA_PDSP1_READY" width="1" begin="0" end="0" resetval="0x0" description="pa_pdsp1_ready" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pa_stat_pdsp_cfg2" acronym="PR1_CFG__SLV__REGS_pa_stat_pdsp_cfg2" offset="0x188" width="32" description="">
		<bitfield id="PA_PDSP2_INC_TYPE" width="1" begin="31" end="31" resetval="0x0" description="pa_pdsp2_inc_type" range="31" rwaccess="R/W"/> 
		<bitfield id="PA_PDSP2_INC_VAL" width="17" begin="30" end="14" resetval="0x0" description="pa_pdsp2_inc_val" range="30 - 14" rwaccess="R/W"/> 
		<bitfield id="PA_PDSP2_INDEX" width="14" begin="13" end="0" resetval="0x0" description="pa_pdsp2_index" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pa_stat_pdsp_stat2" acronym="PR1_CFG__SLV__REGS_pa_stat_pdsp_stat2" offset="0x18C" width="32" description="">
		<bitfield id="PA_PDSP2_STATUS" width="3" begin="3" end="1" resetval="0x0" description="pa_pdsp2_status" range="3 - 1" rwaccess="R"/> 
		<bitfield id="PA_PDSP2_READY" width="1" begin="0" end="0" resetval="0x0" description="pa_pdsp2_ready" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pa_stat_pdsp_cfg3" acronym="PR1_CFG__SLV__REGS_pa_stat_pdsp_cfg3" offset="0x190" width="32" description="">
		<bitfield id="PA_PDSP3_INC_TYPE" width="1" begin="31" end="31" resetval="0x0" description="pa_pdsp3_inc_type" range="31" rwaccess="R/W"/> 
		<bitfield id="PA_PDSP3_INC_VAL" width="17" begin="30" end="14" resetval="0x0" description="pa_pdsp3_inc_val" range="30 - 14" rwaccess="R/W"/> 
		<bitfield id="PA_PDSP3_INDEX" width="14" begin="13" end="0" resetval="0x0" description="pa_pdsp3_index" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_CFG__SLV__REGS_pa_stat_pdsp_stat3" acronym="PR1_CFG__SLV__REGS_pa_stat_pdsp_stat3" offset="0x194" width="32" description="">
		<bitfield id="PA_PDSP3_STATUS" width="3" begin="3" end="1" resetval="0x0" description="pa_pdsp3_status" range="3 - 1" rwaccess="R"/> 
		<bitfield id="PA_PDSP3_READY" width="1" begin="0" end="0" resetval="0x0" description="pa_pdsp3_ready" range="0" rwaccess="R"/>
	</register>
</module>