{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762128608851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762128608851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 21:10:08 2025 " "Processing started: Sun Nov  2 21:10:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762128608851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762128608851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parte_D -c Parte_D " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parte_D -c Parte_D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762128608851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762128608972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762128608972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplicador_SS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplicador_SS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador_SS-bdf_type " "Found design unit 1: Multiplicador_SS-bdf_type" {  } { { "Multiplicador_SS.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Multiplicador_SS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616367 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_SS " "Found entity 1: Multiplicador_SS" {  } { { "Multiplicador_SS.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Multiplicador_SS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762128616367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplicador_CS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplicador_CS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador_CS-bdf_type " "Found design unit 1: Multiplicador_CS-bdf_type" {  } { { "Multiplicador_CS.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Multiplicador_CS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616367 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_CS " "Found entity 1: Multiplicador_CS" {  } { { "Multiplicador_CS.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Multiplicador_CS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762128616367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-FA " "Found design unit 1: Full_Adder-FA" {  } { { "Full_Adder.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Full_Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616367 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762128616367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Parte_D.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Parte_D.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Parte_D " "Found entity 1: Parte_D" {  } { { "Parte_D.bdf" "" { Schematic "/home/rodrigo/Escritorio/Parte_D/Parte_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762128616368 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1762128616368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-arquitectura " "Found design unit 1: Mux-arquitectura" {  } { { "Mux.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Mux.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "/home/rodrigo/Escritorio/Parte_D/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762128616368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762128616368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parte_D " "Elaborating entity \"Parte_D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762128616400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:inst3 " "Elaborating entity \"Mux\" for hierarchy \"Mux:inst3\"" {  } { { "Parte_D.bdf" "inst3" { Schematic "/home/rodrigo/Escritorio/Parte_D/Parte_D.bdf" { { 80 784 920 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762128616404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_SS Multiplicador_SS:inst " "Elaborating entity \"Multiplicador_SS\" for hierarchy \"Multiplicador_SS:inst\"" {  } { { "Parte_D.bdf" "inst" { Schematic "/home/rodrigo/Escritorio/Parte_D/Parte_D.bdf" { { 48 544 672 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762128616405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Multiplicador_SS:inst\|Full_Adder:b2v_inst2 " "Elaborating entity \"Full_Adder\" for hierarchy \"Multiplicador_SS:inst\|Full_Adder:b2v_inst2\"" {  } { { "Multiplicador_SS.vhd" "b2v_inst2" { Text "/home/rodrigo/Escritorio/Parte_D/Multiplicador_SS.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762128616405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_CS Multiplicador_CS:inst2 " "Elaborating entity \"Multiplicador_CS\" for hierarchy \"Multiplicador_CS:inst2\"" {  } { { "Parte_D.bdf" "inst2" { Schematic "/home/rodrigo/Escritorio/Parte_D/Parte_D.bdf" { { 176 544 712 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762128616406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762128616866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762128617230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762128617230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762128617250 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762128617250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762128617250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762128617250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762128617254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 21:10:17 2025 " "Processing ended: Sun Nov  2 21:10:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762128617254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762128617254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762128617254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762128617254 ""}
