SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex7
SET_PREFERENCE device xc7vx330t
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package ffg1157
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/Xilinx/backups/6/DK_lab4_/ipcore_dir/
SET_PREFERENCE workingdirectory D:/Xilinx/backups/6/DK_lab4_/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory D:/Xilinx/backups/6/DK_lab4_/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory D:/Xilinx/backups/6/DK_lab4_/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name ADD16_to32
SET_CORE_NAME Adder Subtracter
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_addsub:11.0
SET_CORE_CLASS com.xilinx.ip.c_addsub_v11_0.c_addsub_v11_0
SET_CORE_PATH D:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0
SET_CORE_GUIPATH D:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/gui/c_addsub_v11_0.tcl
SET_CORE_DATASHEET D:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_addsub_v11_0\doc\ds214_addsub.pdf
ADD_CORE_DOCUMENT <D:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_addsub_v11_0\doc\c_addsub_v11_0_readme.txt><c_addsub_v11_0_readme.txt>
ADD_CORE_DOCUMENT <D:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_addsub_v11_0\doc\c_addsub_v11_0_vinfo.html><c_addsub_v11_0_vinfo.html>
ADD_CORE_DOCUMENT <D:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_addsub_v11_0\doc\ds214_addsub.pdf><ds214_addsub.pdf>
