
lab13exc2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001924  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001a30  08001a30  00011a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001a58  08001a58  00011a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001a5c  08001a5c  00011a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  20000000  08001a60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000034  20000078  08001ad8  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  200000ac  08001ad8  000200ac  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007d83  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001412  00000000  00000000  00027e24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008b0  00000000  00000000  00029238  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007e8  00000000  00000000  00029ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003072  00000000  00000000  0002a2d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002915  00000000  00000000  0002d342  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002fc57  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000272c  00000000  00000000  0002fcd4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00032400  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08001a18 	.word	0x08001a18

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08001a18 	.word	0x08001a18

0800014c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000154:	2300      	movs	r3, #0
 8000156:	617b      	str	r3, [r7, #20]
 8000158:	2300      	movs	r3, #0
 800015a:	613b      	str	r3, [r7, #16]
 800015c:	230f      	movs	r3, #15
 800015e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	78db      	ldrb	r3, [r3, #3]
 8000164:	2b00      	cmp	r3, #0
 8000166:	d03a      	beq.n	80001de <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000168:	4b27      	ldr	r3, [pc, #156]	; (8000208 <NVIC_Init+0xbc>)
 800016a:	68db      	ldr	r3, [r3, #12]
 800016c:	43db      	mvns	r3, r3
 800016e:	0a1b      	lsrs	r3, r3, #8
 8000170:	f003 0307 	and.w	r3, r3, #7
 8000174:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000176:	697b      	ldr	r3, [r7, #20]
 8000178:	f1c3 0304 	rsb	r3, r3, #4
 800017c:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800017e:	68fa      	ldr	r2, [r7, #12]
 8000180:	697b      	ldr	r3, [r7, #20]
 8000182:	fa22 f303 	lsr.w	r3, r2, r3
 8000186:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	785b      	ldrb	r3, [r3, #1]
 800018c:	461a      	mov	r2, r3
 800018e:	693b      	ldr	r3, [r7, #16]
 8000190:	fa02 f303 	lsl.w	r3, r2, r3
 8000194:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	789b      	ldrb	r3, [r3, #2]
 800019a:	461a      	mov	r2, r3
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	4013      	ands	r3, r2
 80001a0:	697a      	ldr	r2, [r7, #20]
 80001a2:	4313      	orrs	r3, r2
 80001a4:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001a6:	697b      	ldr	r3, [r7, #20]
 80001a8:	011b      	lsls	r3, r3, #4
 80001aa:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001ac:	4a17      	ldr	r2, [pc, #92]	; (800020c <NVIC_Init+0xc0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	6979      	ldr	r1, [r7, #20]
 80001b4:	b2c9      	uxtb	r1, r1
 80001b6:	4413      	add	r3, r2
 80001b8:	460a      	mov	r2, r1
 80001ba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001be:	4a13      	ldr	r2, [pc, #76]	; (800020c <NVIC_Init+0xc0>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	095b      	lsrs	r3, r3, #5
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	781b      	ldrb	r3, [r3, #0]
 80001ce:	f003 031f 	and.w	r3, r3, #31
 80001d2:	2101      	movs	r1, #1
 80001d4:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001d8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80001dc:	e00f      	b.n	80001fe <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001de:	490b      	ldr	r1, [pc, #44]	; (800020c <NVIC_Init+0xc0>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	095b      	lsrs	r3, r3, #5
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	f003 031f 	and.w	r3, r3, #31
 80001f2:	2201      	movs	r2, #1
 80001f4:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001f6:	f100 0320 	add.w	r3, r0, #32
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80001fe:	bf00      	nop
 8000200:	371c      	adds	r7, #28
 8000202:	46bd      	mov	sp, r7
 8000204:	bc80      	pop	{r7}
 8000206:	4770      	bx	lr
 8000208:	e000ed00 	.word	0xe000ed00
 800020c:	e000e100 	.word	0xe000e100

08000210 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000210:	b480      	push	{r7}
 8000212:	b089      	sub	sp, #36	; 0x24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
 8000218:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800021a:	2300      	movs	r3, #0
 800021c:	61fb      	str	r3, [r7, #28]
 800021e:	2300      	movs	r3, #0
 8000220:	613b      	str	r3, [r7, #16]
 8000222:	2300      	movs	r3, #0
 8000224:	61bb      	str	r3, [r7, #24]
 8000226:	2300      	movs	r3, #0
 8000228:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 800022a:	2300      	movs	r3, #0
 800022c:	617b      	str	r3, [r7, #20]
 800022e:	2300      	movs	r3, #0
 8000230:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	78db      	ldrb	r3, [r3, #3]
 8000236:	f003 030f 	and.w	r3, r3, #15
 800023a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 800023c:	683b      	ldr	r3, [r7, #0]
 800023e:	78db      	ldrb	r3, [r3, #3]
 8000240:	f003 0310 	and.w	r3, r3, #16
 8000244:	2b00      	cmp	r3, #0
 8000246:	d005      	beq.n	8000254 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000248:	683b      	ldr	r3, [r7, #0]
 800024a:	789b      	ldrb	r3, [r3, #2]
 800024c:	461a      	mov	r2, r3
 800024e:	69fb      	ldr	r3, [r7, #28]
 8000250:	4313      	orrs	r3, r2
 8000252:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000254:	683b      	ldr	r3, [r7, #0]
 8000256:	881b      	ldrh	r3, [r3, #0]
 8000258:	b2db      	uxtb	r3, r3
 800025a:	2b00      	cmp	r3, #0
 800025c:	d044      	beq.n	80002e8 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000264:	2300      	movs	r3, #0
 8000266:	61bb      	str	r3, [r7, #24]
 8000268:	e038      	b.n	80002dc <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800026a:	2201      	movs	r2, #1
 800026c:	69bb      	ldr	r3, [r7, #24]
 800026e:	fa02 f303 	lsl.w	r3, r2, r3
 8000272:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000274:	683b      	ldr	r3, [r7, #0]
 8000276:	881b      	ldrh	r3, [r3, #0]
 8000278:	461a      	mov	r2, r3
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	4013      	ands	r3, r2
 800027e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000280:	693a      	ldr	r2, [r7, #16]
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	429a      	cmp	r2, r3
 8000286:	d126      	bne.n	80002d6 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000288:	69bb      	ldr	r3, [r7, #24]
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800028e:	220f      	movs	r2, #15
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	fa02 f303 	lsl.w	r3, r2, r3
 8000296:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	43db      	mvns	r3, r3
 800029c:	697a      	ldr	r2, [r7, #20]
 800029e:	4013      	ands	r3, r2
 80002a0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80002a2:	69fa      	ldr	r2, [r7, #28]
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	fa02 f303 	lsl.w	r3, r2, r3
 80002aa:	697a      	ldr	r2, [r7, #20]
 80002ac:	4313      	orrs	r3, r2
 80002ae:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	78db      	ldrb	r3, [r3, #3]
 80002b4:	2b28      	cmp	r3, #40	; 0x28
 80002b6:	d105      	bne.n	80002c4 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80002b8:	2201      	movs	r2, #1
 80002ba:	69bb      	ldr	r3, [r7, #24]
 80002bc:	409a      	lsls	r2, r3
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	615a      	str	r2, [r3, #20]
 80002c2:	e008      	b.n	80002d6 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	78db      	ldrb	r3, [r3, #3]
 80002c8:	2b48      	cmp	r3, #72	; 0x48
 80002ca:	d104      	bne.n	80002d6 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80002cc:	2201      	movs	r2, #1
 80002ce:	69bb      	ldr	r3, [r7, #24]
 80002d0:	409a      	lsls	r2, r3
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002d6:	69bb      	ldr	r3, [r7, #24]
 80002d8:	3301      	adds	r3, #1
 80002da:	61bb      	str	r3, [r7, #24]
 80002dc:	69bb      	ldr	r3, [r7, #24]
 80002de:	2b07      	cmp	r3, #7
 80002e0:	d9c3      	bls.n	800026a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	697a      	ldr	r2, [r7, #20]
 80002e6:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	881b      	ldrh	r3, [r3, #0]
 80002ec:	2bff      	cmp	r3, #255	; 0xff
 80002ee:	d946      	bls.n	800037e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	685b      	ldr	r3, [r3, #4]
 80002f4:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002f6:	2300      	movs	r3, #0
 80002f8:	61bb      	str	r3, [r7, #24]
 80002fa:	e03a      	b.n	8000372 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80002fc:	69bb      	ldr	r3, [r7, #24]
 80002fe:	3308      	adds	r3, #8
 8000300:	2201      	movs	r2, #1
 8000302:	fa02 f303 	lsl.w	r3, r2, r3
 8000306:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	881b      	ldrh	r3, [r3, #0]
 800030c:	461a      	mov	r2, r3
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	4013      	ands	r3, r2
 8000312:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000314:	693a      	ldr	r2, [r7, #16]
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	429a      	cmp	r2, r3
 800031a:	d127      	bne.n	800036c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 800031c:	69bb      	ldr	r3, [r7, #24]
 800031e:	009b      	lsls	r3, r3, #2
 8000320:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000322:	220f      	movs	r2, #15
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	fa02 f303 	lsl.w	r3, r2, r3
 800032a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	43db      	mvns	r3, r3
 8000330:	697a      	ldr	r2, [r7, #20]
 8000332:	4013      	ands	r3, r2
 8000334:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000336:	69fa      	ldr	r2, [r7, #28]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	fa02 f303 	lsl.w	r3, r2, r3
 800033e:	697a      	ldr	r2, [r7, #20]
 8000340:	4313      	orrs	r3, r2
 8000342:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	78db      	ldrb	r3, [r3, #3]
 8000348:	2b28      	cmp	r3, #40	; 0x28
 800034a:	d105      	bne.n	8000358 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800034c:	69bb      	ldr	r3, [r7, #24]
 800034e:	3308      	adds	r3, #8
 8000350:	2201      	movs	r2, #1
 8000352:	409a      	lsls	r2, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000358:	683b      	ldr	r3, [r7, #0]
 800035a:	78db      	ldrb	r3, [r3, #3]
 800035c:	2b48      	cmp	r3, #72	; 0x48
 800035e:	d105      	bne.n	800036c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000360:	69bb      	ldr	r3, [r7, #24]
 8000362:	3308      	adds	r3, #8
 8000364:	2201      	movs	r2, #1
 8000366:	409a      	lsls	r2, r3
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800036c:	69bb      	ldr	r3, [r7, #24]
 800036e:	3301      	adds	r3, #1
 8000370:	61bb      	str	r3, [r7, #24]
 8000372:	69bb      	ldr	r3, [r7, #24]
 8000374:	2b07      	cmp	r3, #7
 8000376:	d9c1      	bls.n	80002fc <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	697a      	ldr	r2, [r7, #20]
 800037c:	605a      	str	r2, [r3, #4]
  }
}
 800037e:	bf00      	nop
 8000380:	3724      	adds	r7, #36	; 0x24
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr

08000388 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b08a      	sub	sp, #40	; 0x28
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8000392:	2300      	movs	r3, #0
 8000394:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000396:	2300      	movs	r3, #0
 8000398:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 800039a:	2304      	movs	r3, #4
 800039c:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 800039e:	4b57      	ldr	r3, [pc, #348]	; (80004fc <I2C_Init+0x174>)
 80003a0:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	889b      	ldrh	r3, [r3, #4]
 80003a6:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 80003a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80003aa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80003ae:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80003b0:	f107 0308 	add.w	r3, r7, #8
 80003b4:	4618      	mov	r0, r3
 80003b6:	f000 f98d 	bl	80006d4 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80003ba:	693b      	ldr	r3, [r7, #16]
 80003bc:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80003be:	69fb      	ldr	r3, [r7, #28]
 80003c0:	4a4f      	ldr	r2, [pc, #316]	; (8000500 <I2C_Init+0x178>)
 80003c2:	fba2 2303 	umull	r2, r3, r2, r3
 80003c6:	0c9b      	lsrs	r3, r3, #18
 80003c8:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 80003ca:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80003cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80003ce:	4313      	orrs	r3, r2
 80003d0:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80003d6:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	881b      	ldrh	r3, [r3, #0]
 80003dc:	b29b      	uxth	r3, r3
 80003de:	f023 0301 	bic.w	r3, r3, #1
 80003e2:	b29a      	uxth	r2, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 80003e8:	2300      	movs	r3, #0
 80003ea:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80003ec:	683b      	ldr	r3, [r7, #0]
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a44      	ldr	r2, [pc, #272]	; (8000504 <I2C_Init+0x17c>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d815      	bhi.n	8000422 <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80003f6:	683b      	ldr	r3, [r7, #0]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	005b      	lsls	r3, r3, #1
 80003fc:	69fa      	ldr	r2, [r7, #28]
 80003fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000402:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8000404:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000406:	2b03      	cmp	r3, #3
 8000408:	d801      	bhi.n	800040e <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 800040a:	2304      	movs	r3, #4
 800040c:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 800040e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000410:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000412:	4313      	orrs	r3, r2
 8000414:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8000416:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000418:	3301      	adds	r3, #1
 800041a:	b29a      	uxth	r2, r3
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	841a      	strh	r2, [r3, #32]
 8000420:	e040      	b.n	80004a4 <I2C_Init+0x11c>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8000422:	683b      	ldr	r3, [r7, #0]
 8000424:	88db      	ldrh	r3, [r3, #6]
 8000426:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 800042a:	4293      	cmp	r3, r2
 800042c:	d109      	bne.n	8000442 <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	681a      	ldr	r2, [r3, #0]
 8000432:	4613      	mov	r3, r2
 8000434:	005b      	lsls	r3, r3, #1
 8000436:	4413      	add	r3, r2
 8000438:	69fa      	ldr	r2, [r7, #28]
 800043a:	fbb2 f3f3 	udiv	r3, r2, r3
 800043e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000440:	e00e      	b.n	8000460 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	681a      	ldr	r2, [r3, #0]
 8000446:	4613      	mov	r3, r2
 8000448:	009b      	lsls	r3, r3, #2
 800044a:	4413      	add	r3, r2
 800044c:	009a      	lsls	r2, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	69fa      	ldr	r2, [r7, #28]
 8000452:	fbb2 f3f3 	udiv	r3, r2, r3
 8000456:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8000458:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800045a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800045e:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8000460:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000462:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000466:	2b00      	cmp	r3, #0
 8000468:	d103      	bne.n	8000472 <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 800046a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8000472:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000474:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000476:	4313      	orrs	r3, r2
 8000478:	b29b      	uxth	r3, r3
 800047a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800047e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000482:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8000484:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000486:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800048a:	fb02 f303 	mul.w	r3, r2, r3
 800048e:	4a1e      	ldr	r2, [pc, #120]	; (8000508 <I2C_Init+0x180>)
 8000490:	fb82 1203 	smull	r1, r2, r2, r3
 8000494:	1192      	asrs	r2, r2, #6
 8000496:	17db      	asrs	r3, r3, #31
 8000498:	1ad3      	subs	r3, r2, r3
 800049a:	b29b      	uxth	r3, r3
 800049c:	3301      	adds	r3, #1
 800049e:	b29a      	uxth	r2, r3
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80004a8:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	881b      	ldrh	r3, [r3, #0]
 80004ae:	b29b      	uxth	r3, r3
 80004b0:	f043 0301 	orr.w	r3, r3, #1
 80004b4:	b29a      	uxth	r2, r3
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	881b      	ldrh	r3, [r3, #0]
 80004be:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 80004c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80004c2:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 80004c6:	f023 0302 	bic.w	r3, r3, #2
 80004ca:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	889a      	ldrh	r2, [r3, #4]
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	895b      	ldrh	r3, [r3, #10]
 80004d4:	4313      	orrs	r3, r2
 80004d6:	b29a      	uxth	r2, r3
 80004d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80004da:	4313      	orrs	r3, r2
 80004dc:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80004e2:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	899a      	ldrh	r2, [r3, #12]
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	891b      	ldrh	r3, [r3, #8]
 80004ec:	4313      	orrs	r3, r2
 80004ee:	b29a      	uxth	r2, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	811a      	strh	r2, [r3, #8]
}
 80004f4:	bf00      	nop
 80004f6:	3728      	adds	r7, #40	; 0x28
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	007a1200 	.word	0x007a1200
 8000500:	431bde83 	.word	0x431bde83
 8000504:	000186a0 	.word	0x000186a0
 8000508:	10624dd3 	.word	0x10624dd3

0800050c <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
 8000514:	460b      	mov	r3, r1
 8000516:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000518:	78fb      	ldrb	r3, [r7, #3]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d008      	beq.n	8000530 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	881b      	ldrh	r3, [r3, #0]
 8000522:	b29b      	uxth	r3, r3
 8000524:	f043 0301 	orr.w	r3, r3, #1
 8000528:	b29a      	uxth	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
  }
}
 800052e:	e007      	b.n	8000540 <I2C_Cmd+0x34>
    I2Cx->CR1 &= CR1_PE_Reset;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	881b      	ldrh	r3, [r3, #0]
 8000534:	b29b      	uxth	r3, r3
 8000536:	f023 0301 	bic.w	r3, r3, #1
 800053a:	b29a      	uxth	r2, r3
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	801a      	strh	r2, [r3, #0]
}
 8000540:	bf00      	nop
 8000542:	370c      	adds	r7, #12
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr

0800054a <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	460b      	mov	r3, r1
 8000554:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000556:	78fb      	ldrb	r3, [r7, #3]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d008      	beq.n	800056e <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	881b      	ldrh	r3, [r3, #0]
 8000560:	b29b      	uxth	r3, r3
 8000562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000566:	b29a      	uxth	r2, r3
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
  }
}
 800056c:	e007      	b.n	800057e <I2C_GenerateSTART+0x34>
    I2Cx->CR1 &= CR1_START_Reset;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	881b      	ldrh	r3, [r3, #0]
 8000572:	b29b      	uxth	r3, r3
 8000574:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000578:	b29a      	uxth	r2, r3
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	801a      	strh	r2, [r3, #0]
}
 800057e:	bf00      	nop
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr

08000588 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	460b      	mov	r3, r1
 8000592:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000594:	78fb      	ldrb	r3, [r7, #3]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d008      	beq.n	80005ac <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	881b      	ldrh	r3, [r3, #0]
 800059e:	b29b      	uxth	r3, r3
 80005a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
  }
}
 80005aa:	e007      	b.n	80005bc <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= CR1_STOP_Reset;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	881b      	ldrh	r3, [r3, #0]
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80005b6:	b29a      	uxth	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	801a      	strh	r2, [r3, #0]
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bc80      	pop	{r7}
 80005c4:	4770      	bx	lr

080005c6 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80005c6:	b480      	push	{r7}
 80005c8:	b083      	sub	sp, #12
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	6078      	str	r0, [r7, #4]
 80005ce:	460b      	mov	r3, r1
 80005d0:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80005d2:	78fb      	ldrb	r3, [r7, #3]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d008      	beq.n	80005ea <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	881b      	ldrh	r3, [r3, #0]
 80005dc:	b29b      	uxth	r3, r3
 80005de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005e2:	b29a      	uxth	r2, r3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
  }
}
 80005e8:	e007      	b.n	80005fa <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 &= CR1_ACK_Reset;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	881b      	ldrh	r3, [r3, #0]
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	801a      	strh	r2, [r3, #0]
}
 80005fa:	bf00      	nop
 80005fc:	370c      	adds	r7, #12
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr

08000604 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	460b      	mov	r3, r1
 800060e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8000610:	78fb      	ldrb	r3, [r7, #3]
 8000612:	b29a      	uxth	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	821a      	strh	r2, [r3, #16]
}
 8000618:	bf00      	nop
 800061a:	370c      	adds	r7, #12
 800061c:	46bd      	mov	sp, r7
 800061e:	bc80      	pop	{r7}
 8000620:	4770      	bx	lr

08000622 <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 8000622:	b480      	push	{r7}
 8000624:	b083      	sub	sp, #12
 8000626:	af00      	add	r7, sp, #0
 8000628:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	8a1b      	ldrh	r3, [r3, #16]
 800062e:	b29b      	uxth	r3, r3
 8000630:	b2db      	uxtb	r3, r3
}
 8000632:	4618      	mov	r0, r3
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	bc80      	pop	{r7}
 800063a:	4770      	bx	lr

0800063c <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	460b      	mov	r3, r1
 8000646:	70fb      	strb	r3, [r7, #3]
 8000648:	4613      	mov	r3, r2
 800064a:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 800064c:	78bb      	ldrb	r3, [r7, #2]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d004      	beq.n	800065c <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8000652:	78fb      	ldrb	r3, [r7, #3]
 8000654:	f043 0301 	orr.w	r3, r3, #1
 8000658:	70fb      	strb	r3, [r7, #3]
 800065a:	e003      	b.n	8000664 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 800065c:	78fb      	ldrb	r3, [r7, #3]
 800065e:	f023 0301 	bic.w	r3, r3, #1
 8000662:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8000664:	78fb      	ldrb	r3, [r7, #3]
 8000666:	b29a      	uxth	r2, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	821a      	strh	r2, [r3, #16]
}
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	bc80      	pop	{r7}
 8000674:	4770      	bx	lr

08000676 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8000676:	b480      	push	{r7}
 8000678:	b087      	sub	sp, #28
 800067a:	af00      	add	r7, sp, #0
 800067c:	6078      	str	r0, [r7, #4]
 800067e:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8000680:	2300      	movs	r3, #0
 8000682:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8000684:	2300      	movs	r3, #0
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	2300      	movs	r3, #0
 800068a:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 800068c:	2300      	movs	r3, #0
 800068e:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	8a9b      	ldrh	r3, [r3, #20]
 8000694:	b29b      	uxth	r3, r3
 8000696:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	8b1b      	ldrh	r3, [r3, #24]
 800069c:	b29b      	uxth	r3, r3
 800069e:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	041b      	lsls	r3, r3, #16
 80006a4:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 80006a6:	68fa      	ldr	r2, [r7, #12]
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	4313      	orrs	r3, r2
 80006ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80006b0:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 80006b2:	693a      	ldr	r2, [r7, #16]
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	401a      	ands	r2, r3
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	429a      	cmp	r2, r3
 80006bc:	d102      	bne.n	80006c4 <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 80006be:	2301      	movs	r3, #1
 80006c0:	75fb      	strb	r3, [r7, #23]
 80006c2:	e001      	b.n	80006c8 <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 80006c4:	2300      	movs	r3, #0
 80006c6:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 80006c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	371c      	adds	r7, #28
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bc80      	pop	{r7}
 80006d2:	4770      	bx	lr

080006d4 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b087      	sub	sp, #28
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
 80006e0:	2300      	movs	r3, #0
 80006e2:	613b      	str	r3, [r7, #16]
 80006e4:	2300      	movs	r3, #0
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	2300      	movs	r3, #0
 80006ea:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80006ec:	4b4c      	ldr	r3, [pc, #304]	; (8000820 <RCC_GetClocksFreq+0x14c>)
 80006ee:	685b      	ldr	r3, [r3, #4]
 80006f0:	f003 030c 	and.w	r3, r3, #12
 80006f4:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80006f6:	697b      	ldr	r3, [r7, #20]
 80006f8:	2b04      	cmp	r3, #4
 80006fa:	d007      	beq.n	800070c <RCC_GetClocksFreq+0x38>
 80006fc:	2b08      	cmp	r3, #8
 80006fe:	d009      	beq.n	8000714 <RCC_GetClocksFreq+0x40>
 8000700:	2b00      	cmp	r3, #0
 8000702:	d133      	bne.n	800076c <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	4a47      	ldr	r2, [pc, #284]	; (8000824 <RCC_GetClocksFreq+0x150>)
 8000708:	601a      	str	r2, [r3, #0]
      break;
 800070a:	e033      	b.n	8000774 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4a45      	ldr	r2, [pc, #276]	; (8000824 <RCC_GetClocksFreq+0x150>)
 8000710:	601a      	str	r2, [r3, #0]
      break;
 8000712:	e02f      	b.n	8000774 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000714:	4b42      	ldr	r3, [pc, #264]	; (8000820 <RCC_GetClocksFreq+0x14c>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800071c:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800071e:	4b40      	ldr	r3, [pc, #256]	; (8000820 <RCC_GetClocksFreq+0x14c>)
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000726:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000728:	693b      	ldr	r3, [r7, #16]
 800072a:	0c9b      	lsrs	r3, r3, #18
 800072c:	3302      	adds	r3, #2
 800072e:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d106      	bne.n	8000744 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	4a3b      	ldr	r2, [pc, #236]	; (8000828 <RCC_GetClocksFreq+0x154>)
 800073a:	fb02 f203 	mul.w	r2, r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000742:	e017      	b.n	8000774 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000744:	4b36      	ldr	r3, [pc, #216]	; (8000820 <RCC_GetClocksFreq+0x14c>)
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800074c:	2b00      	cmp	r3, #0
 800074e:	d006      	beq.n	800075e <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000750:	693b      	ldr	r3, [r7, #16]
 8000752:	4a35      	ldr	r2, [pc, #212]	; (8000828 <RCC_GetClocksFreq+0x154>)
 8000754:	fb02 f203 	mul.w	r2, r2, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	601a      	str	r2, [r3, #0]
      break;
 800075c:	e00a      	b.n	8000774 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800075e:	693b      	ldr	r3, [r7, #16]
 8000760:	4a30      	ldr	r2, [pc, #192]	; (8000824 <RCC_GetClocksFreq+0x150>)
 8000762:	fb02 f203 	mul.w	r2, r2, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	601a      	str	r2, [r3, #0]
      break;
 800076a:	e003      	b.n	8000774 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4a2d      	ldr	r2, [pc, #180]	; (8000824 <RCC_GetClocksFreq+0x150>)
 8000770:	601a      	str	r2, [r3, #0]
      break;
 8000772:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000774:	4b2a      	ldr	r3, [pc, #168]	; (8000820 <RCC_GetClocksFreq+0x14c>)
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800077c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800077e:	697b      	ldr	r3, [r7, #20]
 8000780:	091b      	lsrs	r3, r3, #4
 8000782:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000784:	4a29      	ldr	r2, [pc, #164]	; (800082c <RCC_GetClocksFreq+0x158>)
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	4413      	add	r3, r2
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	40da      	lsrs	r2, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800079c:	4b20      	ldr	r3, [pc, #128]	; (8000820 <RCC_GetClocksFreq+0x14c>)
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80007a4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80007a6:	697b      	ldr	r3, [r7, #20]
 80007a8:	0a1b      	lsrs	r3, r3, #8
 80007aa:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80007ac:	4a1f      	ldr	r2, [pc, #124]	; (800082c <RCC_GetClocksFreq+0x158>)
 80007ae:	697b      	ldr	r3, [r7, #20]
 80007b0:	4413      	add	r3, r2
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	685a      	ldr	r2, [r3, #4]
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	40da      	lsrs	r2, r3
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80007c4:	4b16      	ldr	r3, [pc, #88]	; (8000820 <RCC_GetClocksFreq+0x14c>)
 80007c6:	685b      	ldr	r3, [r3, #4]
 80007c8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80007cc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	0adb      	lsrs	r3, r3, #11
 80007d2:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80007d4:	4a15      	ldr	r2, [pc, #84]	; (800082c <RCC_GetClocksFreq+0x158>)
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	4413      	add	r3, r2
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685a      	ldr	r2, [r3, #4]
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	40da      	lsrs	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <RCC_GetClocksFreq+0x14c>)
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007f4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	0b9b      	lsrs	r3, r3, #14
 80007fa:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80007fc:	4a0c      	ldr	r2, [pc, #48]	; (8000830 <RCC_GetClocksFreq+0x15c>)
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	4413      	add	r3, r2
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	b2db      	uxtb	r3, r3
 8000806:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	68da      	ldr	r2, [r3, #12]
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	611a      	str	r2, [r3, #16]
}
 8000816:	bf00      	nop
 8000818:	371c      	adds	r7, #28
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr
 8000820:	40021000 	.word	0x40021000
 8000824:	007a1200 	.word	0x007a1200
 8000828:	003d0900 	.word	0x003d0900
 800082c:	20000000 	.word	0x20000000
 8000830:	20000010 	.word	0x20000010

08000834 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	460b      	mov	r3, r1
 800083e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000840:	78fb      	ldrb	r3, [r7, #3]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d006      	beq.n	8000854 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000846:	4909      	ldr	r1, [pc, #36]	; (800086c <RCC_APB2PeriphClockCmd+0x38>)
 8000848:	4b08      	ldr	r3, [pc, #32]	; (800086c <RCC_APB2PeriphClockCmd+0x38>)
 800084a:	699a      	ldr	r2, [r3, #24]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4313      	orrs	r3, r2
 8000850:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000852:	e006      	b.n	8000862 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000854:	4905      	ldr	r1, [pc, #20]	; (800086c <RCC_APB2PeriphClockCmd+0x38>)
 8000856:	4b05      	ldr	r3, [pc, #20]	; (800086c <RCC_APB2PeriphClockCmd+0x38>)
 8000858:	699a      	ldr	r2, [r3, #24]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	43db      	mvns	r3, r3
 800085e:	4013      	ands	r3, r2
 8000860:	618b      	str	r3, [r1, #24]
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr
 800086c:	40021000 	.word	0x40021000

08000870 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	460b      	mov	r3, r1
 800087a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d006      	beq.n	8000890 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000882:	4909      	ldr	r1, [pc, #36]	; (80008a8 <RCC_APB1PeriphClockCmd+0x38>)
 8000884:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <RCC_APB1PeriphClockCmd+0x38>)
 8000886:	69da      	ldr	r2, [r3, #28]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4313      	orrs	r3, r2
 800088c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800088e:	e006      	b.n	800089e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000890:	4905      	ldr	r1, [pc, #20]	; (80008a8 <RCC_APB1PeriphClockCmd+0x38>)
 8000892:	4b05      	ldr	r3, [pc, #20]	; (80008a8 <RCC_APB1PeriphClockCmd+0x38>)
 8000894:	69da      	ldr	r2, [r3, #28]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	43db      	mvns	r3, r3
 800089a:	4013      	ands	r3, r2
 800089c:	61cb      	str	r3, [r1, #28]
}
 800089e:	bf00      	nop
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr
 80008a8:	40021000 	.word	0x40021000

080008ac <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80008b6:	2300      	movs	r3, #0
 80008b8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	881b      	ldrh	r3, [r3, #0]
 80008be:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4a2e      	ldr	r2, [pc, #184]	; (800097c <TIM_TimeBaseInit+0xd0>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d013      	beq.n	80008f0 <TIM_TimeBaseInit+0x44>
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4a2d      	ldr	r2, [pc, #180]	; (8000980 <TIM_TimeBaseInit+0xd4>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d00f      	beq.n	80008f0 <TIM_TimeBaseInit+0x44>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008d6:	d00b      	beq.n	80008f0 <TIM_TimeBaseInit+0x44>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a2a      	ldr	r2, [pc, #168]	; (8000984 <TIM_TimeBaseInit+0xd8>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d007      	beq.n	80008f0 <TIM_TimeBaseInit+0x44>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a29      	ldr	r2, [pc, #164]	; (8000988 <TIM_TimeBaseInit+0xdc>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d003      	beq.n	80008f0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a28      	ldr	r2, [pc, #160]	; (800098c <TIM_TimeBaseInit+0xe0>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d108      	bne.n	8000902 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80008f0:	89fb      	ldrh	r3, [r7, #14]
 80008f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80008f6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	885a      	ldrh	r2, [r3, #2]
 80008fc:	89fb      	ldrh	r3, [r7, #14]
 80008fe:	4313      	orrs	r3, r2
 8000900:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	4a22      	ldr	r2, [pc, #136]	; (8000990 <TIM_TimeBaseInit+0xe4>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d00c      	beq.n	8000924 <TIM_TimeBaseInit+0x78>
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4a21      	ldr	r2, [pc, #132]	; (8000994 <TIM_TimeBaseInit+0xe8>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d008      	beq.n	8000924 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000912:	89fb      	ldrh	r3, [r7, #14]
 8000914:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000918:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	88da      	ldrh	r2, [r3, #6]
 800091e:	89fb      	ldrh	r3, [r7, #14]
 8000920:	4313      	orrs	r3, r2
 8000922:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	89fa      	ldrh	r2, [r7, #14]
 8000928:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	889a      	ldrh	r2, [r3, #4]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	881a      	ldrh	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	4a0f      	ldr	r2, [pc, #60]	; (800097c <TIM_TimeBaseInit+0xd0>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d00f      	beq.n	8000962 <TIM_TimeBaseInit+0xb6>
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4a0e      	ldr	r2, [pc, #56]	; (8000980 <TIM_TimeBaseInit+0xd4>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d00b      	beq.n	8000962 <TIM_TimeBaseInit+0xb6>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a12      	ldr	r2, [pc, #72]	; (8000998 <TIM_TimeBaseInit+0xec>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d007      	beq.n	8000962 <TIM_TimeBaseInit+0xb6>
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a11      	ldr	r2, [pc, #68]	; (800099c <TIM_TimeBaseInit+0xf0>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d003      	beq.n	8000962 <TIM_TimeBaseInit+0xb6>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a10      	ldr	r2, [pc, #64]	; (80009a0 <TIM_TimeBaseInit+0xf4>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d104      	bne.n	800096c <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	7a1b      	ldrb	r3, [r3, #8]
 8000966:	b29a      	uxth	r2, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2201      	movs	r2, #1
 8000970:	829a      	strh	r2, [r3, #20]
}
 8000972:	bf00      	nop
 8000974:	3714      	adds	r7, #20
 8000976:	46bd      	mov	sp, r7
 8000978:	bc80      	pop	{r7}
 800097a:	4770      	bx	lr
 800097c:	40012c00 	.word	0x40012c00
 8000980:	40013400 	.word	0x40013400
 8000984:	40000400 	.word	0x40000400
 8000988:	40000800 	.word	0x40000800
 800098c:	40000c00 	.word	0x40000c00
 8000990:	40001000 	.word	0x40001000
 8000994:	40001400 	.word	0x40001400
 8000998:	40014000 	.word	0x40014000
 800099c:	40014400 	.word	0x40014400
 80009a0:	40014800 	.word	0x40014800

080009a4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	460b      	mov	r3, r1
 80009ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009b0:	78fb      	ldrb	r3, [r7, #3]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d008      	beq.n	80009c8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	881b      	ldrh	r3, [r3, #0]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	f043 0301 	orr.w	r3, r3, #1
 80009c0:	b29a      	uxth	r2, r3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80009c6:	e007      	b.n	80009d8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	881b      	ldrh	r3, [r3, #0]
 80009cc:	b29b      	uxth	r3, r3
 80009ce:	f023 0301 	bic.w	r3, r3, #1
 80009d2:	b29a      	uxth	r2, r3
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	801a      	strh	r2, [r3, #0]
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	bc80      	pop	{r7}
 80009e0:	4770      	bx	lr

080009e2 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80009e2:	b480      	push	{r7}
 80009e4:	b083      	sub	sp, #12
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
 80009ea:	460b      	mov	r3, r1
 80009ec:	807b      	strh	r3, [r7, #2]
 80009ee:	4613      	mov	r3, r2
 80009f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009f2:	787b      	ldrb	r3, [r7, #1]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d008      	beq.n	8000a0a <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	899b      	ldrh	r3, [r3, #12]
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	887b      	ldrh	r3, [r7, #2]
 8000a00:	4313      	orrs	r3, r2
 8000a02:	b29a      	uxth	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000a08:	e009      	b.n	8000a1e <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	899b      	ldrh	r3, [r3, #12]
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	887b      	ldrh	r3, [r7, #2]
 8000a12:	43db      	mvns	r3, r3
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	4013      	ands	r3, r2
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	819a      	strh	r2, [r3, #12]
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr

08000a28 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000a34:	887b      	ldrh	r3, [r7, #2]
 8000a36:	43db      	mvns	r3, r3
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	821a      	strh	r2, [r3, #16]
}
 8000a3e:	bf00      	nop
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr

08000a48 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08c      	sub	sp, #48	; 0x30
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000a52:	2300      	movs	r3, #0
 8000a54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a56:	2300      	movs	r3, #0
 8000a58:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	8a1b      	ldrh	r3, [r3, #16]
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000a72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a74:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000a78:	4013      	ands	r3, r2
 8000a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	88db      	ldrh	r3, [r3, #6]
 8000a80:	461a      	mov	r2, r3
 8000a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a84:	4313      	orrs	r3, r2
 8000a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a8a:	b29a      	uxth	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	899b      	ldrh	r3, [r3, #12]
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a9a:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	889a      	ldrh	r2, [r3, #4]
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	891b      	ldrh	r3, [r3, #8]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aba:	4313      	orrs	r3, r2
 8000abc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	8a9b      	ldrh	r3, [r3, #20]
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000ace:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ad0:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	899b      	ldrh	r3, [r3, #12]
 8000adc:	461a      	mov	r2, r3
 8000ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000aec:	f107 0308 	add.w	r3, r7, #8
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff fdef 	bl	80006d4 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	4a2e      	ldr	r2, [pc, #184]	; (8000bb4 <USART_Init+0x16c>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d102      	bne.n	8000b04 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b02:	e001      	b.n	8000b08 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	899b      	ldrh	r3, [r3, #12]
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	b21b      	sxth	r3, r3
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	da0c      	bge.n	8000b2e <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000b14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b16:	4613      	mov	r3, r2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	4413      	add	r3, r2
 8000b1c:	009a      	lsls	r2, r3, #2
 8000b1e:	441a      	add	r2, r3
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
 8000b2c:	e00b      	b.n	8000b46 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b30:	4613      	mov	r3, r2
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	4413      	add	r3, r2
 8000b36:	009a      	lsls	r2, r3, #2
 8000b38:	441a      	add	r2, r3
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b44:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b48:	4a1b      	ldr	r2, [pc, #108]	; (8000bb8 <USART_Init+0x170>)
 8000b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4e:	095b      	lsrs	r3, r3, #5
 8000b50:	011b      	lsls	r3, r3, #4
 8000b52:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b56:	091b      	lsrs	r3, r3, #4
 8000b58:	2264      	movs	r2, #100	; 0x64
 8000b5a:	fb02 f303 	mul.w	r3, r2, r3
 8000b5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	899b      	ldrh	r3, [r3, #12]
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	b21b      	sxth	r3, r3
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	da0c      	bge.n	8000b8a <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b70:	6a3b      	ldr	r3, [r7, #32]
 8000b72:	00db      	lsls	r3, r3, #3
 8000b74:	3332      	adds	r3, #50	; 0x32
 8000b76:	4a10      	ldr	r2, [pc, #64]	; (8000bb8 <USART_Init+0x170>)
 8000b78:	fba2 2303 	umull	r2, r3, r2, r3
 8000b7c:	095b      	lsrs	r3, r3, #5
 8000b7e:	f003 0307 	and.w	r3, r3, #7
 8000b82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b84:	4313      	orrs	r3, r2
 8000b86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b88:	e00b      	b.n	8000ba2 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000b8a:	6a3b      	ldr	r3, [r7, #32]
 8000b8c:	011b      	lsls	r3, r3, #4
 8000b8e:	3332      	adds	r3, #50	; 0x32
 8000b90:	4a09      	ldr	r2, [pc, #36]	; (8000bb8 <USART_Init+0x170>)
 8000b92:	fba2 2303 	umull	r2, r3, r2, r3
 8000b96:	095b      	lsrs	r3, r3, #5
 8000b98:	f003 030f 	and.w	r3, r3, #15
 8000b9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ba4:	b29a      	uxth	r2, r3
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	811a      	strh	r2, [r3, #8]
}
 8000baa:	bf00      	nop
 8000bac:	3730      	adds	r7, #48	; 0x30
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40013800 	.word	0x40013800
 8000bb8:	51eb851f 	.word	0x51eb851f

08000bbc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000bc8:	78fb      	ldrb	r3, [r7, #3]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d008      	beq.n	8000be0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	899b      	ldrh	r3, [r3, #12]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8000bde:	e007      	b.n	8000bf0 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	899b      	ldrh	r3, [r3, #12]
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	819a      	strh	r2, [r3, #12]
}
 8000bf0:	bf00      	nop
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr

08000bfa <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	b087      	sub	sp, #28
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
 8000c02:	460b      	mov	r3, r1
 8000c04:	807b      	strh	r3, [r7, #2]
 8000c06:	4613      	mov	r3, r2
 8000c08:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	2300      	movs	r3, #0
 8000c14:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000c1e:	887b      	ldrh	r3, [r7, #2]
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	095b      	lsrs	r3, r3, #5
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8000c28:	887b      	ldrh	r3, [r7, #2]
 8000c2a:	f003 031f 	and.w	r3, r3, #31
 8000c2e:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000c30:	2201      	movs	r2, #1
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	fa02 f303 	lsl.w	r3, r2, r3
 8000c38:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d103      	bne.n	8000c48 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	330c      	adds	r3, #12
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	e009      	b.n	8000c5c <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d103      	bne.n	8000c56 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	3310      	adds	r3, #16
 8000c52:	617b      	str	r3, [r7, #20]
 8000c54:	e002      	b.n	8000c5c <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	3314      	adds	r3, #20
 8000c5a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000c5c:	787b      	ldrb	r3, [r7, #1]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d006      	beq.n	8000c70 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	697a      	ldr	r2, [r7, #20]
 8000c66:	6811      	ldr	r1, [r2, #0]
 8000c68:	68ba      	ldr	r2, [r7, #8]
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000c6e:	e006      	b.n	8000c7e <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	697a      	ldr	r2, [r7, #20]
 8000c74:	6811      	ldr	r1, [r2, #0]
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	43d2      	mvns	r2, r2
 8000c7a:	400a      	ands	r2, r1
 8000c7c:	601a      	str	r2, [r3, #0]
}
 8000c7e:	bf00      	nop
 8000c80:	371c      	adds	r7, #28
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr

08000c88 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000c94:	887b      	ldrh	r3, [r7, #2]
 8000c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c9a:	b29a      	uxth	r2, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	809a      	strh	r2, [r3, #4]
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bc80      	pop	{r7}
 8000ca8:	4770      	bx	lr

08000caa <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	889b      	ldrh	r3, [r3, #4]
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000cbc:	b29b      	uxth	r3, r3
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr

08000cc8 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	881b      	ldrh	r3, [r3, #0]
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	887b      	ldrh	r3, [r7, #2]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d002      	beq.n	8000cee <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	73fb      	strb	r3, [r7, #15]
 8000cec:	e001      	b.n	8000cf2 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bc80      	pop	{r7}
 8000cfc:	4770      	bx	lr

08000cfe <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b085      	sub	sp, #20
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
 8000d06:	460b      	mov	r3, r1
 8000d08:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	81fb      	strh	r3, [r7, #14]
 8000d0e:	2300      	movs	r3, #0
 8000d10:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8000d12:	887b      	ldrh	r3, [r7, #2]
 8000d14:	0a1b      	lsrs	r3, r3, #8
 8000d16:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000d18:	89fb      	ldrh	r3, [r7, #14]
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d20:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8000d22:	89bb      	ldrh	r3, [r7, #12]
 8000d24:	43db      	mvns	r3, r3
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	801a      	strh	r2, [r3, #0]
}
 8000d2c:	bf00      	nop
 8000d2e:	3714      	adds	r7, #20
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bc80      	pop	{r7}
 8000d34:	4770      	bx	lr
	...

08000d38 <Conf_GPIO>:
#include <conf_gpio.h>

void Conf_GPIO(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000d3e:	2101      	movs	r1, #1
 8000d40:	2004      	movs	r0, #4
 8000d42:	f7ff fd77 	bl	8000834 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000d46:	2101      	movs	r1, #1
 8000d48:	2008      	movs	r0, #8
 8000d4a:	f7ff fd73 	bl	8000834 <RCC_APB2PeriphClockCmd>
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);

  //USART2
  GPIO_InitTypeDef gpio_structA;
  gpio_structA.GPIO_Mode = GPIO_Mode_AF_PP;
 8000d4e:	2318      	movs	r3, #24
 8000d50:	71fb      	strb	r3, [r7, #7]
  gpio_structA.GPIO_Pin = GPIO_Pin_2;
 8000d52:	2304      	movs	r3, #4
 8000d54:	80bb      	strh	r3, [r7, #4]
  gpio_structA.GPIO_Speed = GPIO_Speed_2MHz;
 8000d56:	2302      	movs	r3, #2
 8000d58:	71bb      	strb	r3, [r7, #6]
  GPIO_Init(GPIOA, &gpio_structA);
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4818      	ldr	r0, [pc, #96]	; (8000dc0 <Conf_GPIO+0x88>)
 8000d60:	f7ff fa56 	bl	8000210 <GPIO_Init>

  gpio_structA.GPIO_Pin = GPIO_Pin_3;
 8000d64:	2308      	movs	r3, #8
 8000d66:	80bb      	strh	r3, [r7, #4]
  gpio_structA.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000d68:	2304      	movs	r3, #4
 8000d6a:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &gpio_structA);
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4813      	ldr	r0, [pc, #76]	; (8000dc0 <Conf_GPIO+0x88>)
 8000d72:	f7ff fa4d 	bl	8000210 <GPIO_Init>

  //I2C1
  GPIO_InitTypeDef gpio_structB;
  gpio_structB.GPIO_Mode = GPIO_Mode_AF_OD;
 8000d76:	231c      	movs	r3, #28
 8000d78:	70fb      	strb	r3, [r7, #3]
  gpio_structB.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8000d7a:	23c0      	movs	r3, #192	; 0xc0
 8000d7c:	803b      	strh	r3, [r7, #0]
  gpio_structB.GPIO_Speed = GPIO_Speed_50MHz;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	70bb      	strb	r3, [r7, #2]
  GPIO_Init(GPIOB, &gpio_structB);
 8000d82:	463b      	mov	r3, r7
 8000d84:	4619      	mov	r1, r3
 8000d86:	480f      	ldr	r0, [pc, #60]	; (8000dc4 <Conf_GPIO+0x8c>)
 8000d88:	f7ff fa42 	bl	8000210 <GPIO_Init>

  //USART3
  gpio_structB.GPIO_Mode = GPIO_Mode_AF_PP;
 8000d8c:	2318      	movs	r3, #24
 8000d8e:	70fb      	strb	r3, [r7, #3]
  gpio_structB.GPIO_Pin = GPIO_Pin_10;
 8000d90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d94:	803b      	strh	r3, [r7, #0]
  gpio_structB.GPIO_Speed = GPIO_Speed_2MHz;
 8000d96:	2302      	movs	r3, #2
 8000d98:	70bb      	strb	r3, [r7, #2]
  GPIO_Init(GPIOB, &gpio_structB);
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4809      	ldr	r0, [pc, #36]	; (8000dc4 <Conf_GPIO+0x8c>)
 8000da0:	f7ff fa36 	bl	8000210 <GPIO_Init>

  gpio_structB.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000da4:	2304      	movs	r3, #4
 8000da6:	70fb      	strb	r3, [r7, #3]
  gpio_structB.GPIO_Pin = GPIO_Pin_11;
 8000da8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000dac:	803b      	strh	r3, [r7, #0]
  GPIO_Init(GPIOB, &gpio_structB);
 8000dae:	463b      	mov	r3, r7
 8000db0:	4619      	mov	r1, r3
 8000db2:	4804      	ldr	r0, [pc, #16]	; (8000dc4 <Conf_GPIO+0x8c>)
 8000db4:	f7ff fa2c 	bl	8000210 <GPIO_Init>
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40010800 	.word	0x40010800
 8000dc4:	40010c00 	.word	0x40010c00

08000dc8 <EEPROM_WriteBlock>:
#include "eeprom.h"

volatile uint32_t contador_ms = 0;

void EEPROM_WriteBlock(uint8_t endereco, void *ptr, unsigned char tam)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	71bb      	strb	r3, [r7, #6]
  unsigned char *data = ptr;
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	60fb      	str	r3, [r7, #12]

  while (tam--)
 8000ddc:	e00a      	b.n	8000df4 <EEPROM_WriteBlock+0x2c>
    EEPROM_Write(endereco++, *data++, 0xA0);
 8000dde:	79f8      	ldrb	r0, [r7, #7]
 8000de0:	1c43      	adds	r3, r0, #1
 8000de2:	71fb      	strb	r3, [r7, #7]
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	1c5a      	adds	r2, r3, #1
 8000de8:	60fa      	str	r2, [r7, #12]
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	22a0      	movs	r2, #160	; 0xa0
 8000dee:	4619      	mov	r1, r3
 8000df0:	f000 f82a 	bl	8000e48 <EEPROM_Write>
  while (tam--)
 8000df4:	79bb      	ldrb	r3, [r7, #6]
 8000df6:	1e5a      	subs	r2, r3, #1
 8000df8:	71ba      	strb	r2, [r7, #6]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1ef      	bne.n	8000dde <EEPROM_WriteBlock+0x16>
}
 8000dfe:	bf00      	nop
 8000e00:	3710      	adds	r7, #16
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <EEPROM_ReadBlock>:

void EEPROM_ReadBlock(uint8_t endereco, void *ptr, unsigned char tam)
{
 8000e06:	b590      	push	{r4, r7, lr}
 8000e08:	b085      	sub	sp, #20
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	6039      	str	r1, [r7, #0]
 8000e10:	71fb      	strb	r3, [r7, #7]
 8000e12:	4613      	mov	r3, r2
 8000e14:	71bb      	strb	r3, [r7, #6]
  unsigned char *data = ptr;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	60fb      	str	r3, [r7, #12]

  while (tam--)
 8000e1a:	e00c      	b.n	8000e36 <EEPROM_ReadBlock+0x30>
    *data++ = EEPROM_Read(endereco++, 0xA1);
 8000e1c:	68fc      	ldr	r4, [r7, #12]
 8000e1e:	1c63      	adds	r3, r4, #1
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	1c5a      	adds	r2, r3, #1
 8000e26:	71fa      	strb	r2, [r7, #7]
 8000e28:	21a1      	movs	r1, #161	; 0xa1
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 f85e 	bl	8000eec <EEPROM_Read>
 8000e30:	4603      	mov	r3, r0
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	7023      	strb	r3, [r4, #0]
  while (tam--)
 8000e36:	79bb      	ldrb	r3, [r7, #6]
 8000e38:	1e5a      	subs	r2, r3, #1
 8000e3a:	71ba      	strb	r2, [r7, #6]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d1ed      	bne.n	8000e1c <EEPROM_ReadBlock+0x16>
}
 8000e40:	bf00      	nop
 8000e42:	3714      	adds	r7, #20
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd90      	pop	{r4, r7, pc}

08000e48 <EEPROM_Write>:

void EEPROM_Write(uint8_t endereco, uint8_t comando, uint16_t escravo)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
 8000e52:	460b      	mov	r3, r1
 8000e54:	71bb      	strb	r3, [r7, #6]
 8000e56:	4613      	mov	r3, r2
 8000e58:	80bb      	strh	r3, [r7, #4]
  I2C_GenerateSTART(I2C1, ENABLE);
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	481f      	ldr	r0, [pc, #124]	; (8000edc <EEPROM_Write+0x94>)
 8000e5e:	f7ff fb74 	bl	800054a <I2C_GenerateSTART>
  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT));
 8000e62:	bf00      	nop
 8000e64:	491e      	ldr	r1, [pc, #120]	; (8000ee0 <EEPROM_Write+0x98>)
 8000e66:	481d      	ldr	r0, [pc, #116]	; (8000edc <EEPROM_Write+0x94>)
 8000e68:	f7ff fc05 	bl	8000676 <I2C_CheckEvent>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d0f8      	beq.n	8000e64 <EEPROM_Write+0x1c>

  I2C_Send7bitAddress(I2C1, escravo, I2C_Direction_Transmitter);
 8000e72:	88bb      	ldrh	r3, [r7, #4]
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	2200      	movs	r2, #0
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4818      	ldr	r0, [pc, #96]	; (8000edc <EEPROM_Write+0x94>)
 8000e7c:	f7ff fbde 	bl	800063c <I2C_Send7bitAddress>
  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8000e80:	bf00      	nop
 8000e82:	4918      	ldr	r1, [pc, #96]	; (8000ee4 <EEPROM_Write+0x9c>)
 8000e84:	4815      	ldr	r0, [pc, #84]	; (8000edc <EEPROM_Write+0x94>)
 8000e86:	f7ff fbf6 	bl	8000676 <I2C_CheckEvent>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d0f8      	beq.n	8000e82 <EEPROM_Write+0x3a>

  I2C_SendData(I2C1, endereco);
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	4619      	mov	r1, r3
 8000e94:	4811      	ldr	r0, [pc, #68]	; (8000edc <EEPROM_Write+0x94>)
 8000e96:	f7ff fbb5 	bl	8000604 <I2C_SendData>
  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8000e9a:	bf00      	nop
 8000e9c:	4912      	ldr	r1, [pc, #72]	; (8000ee8 <EEPROM_Write+0xa0>)
 8000e9e:	480f      	ldr	r0, [pc, #60]	; (8000edc <EEPROM_Write+0x94>)
 8000ea0:	f7ff fbe9 	bl	8000676 <I2C_CheckEvent>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d0f8      	beq.n	8000e9c <EEPROM_Write+0x54>

  I2C_SendData(I2C1, comando);
 8000eaa:	79bb      	ldrb	r3, [r7, #6]
 8000eac:	4619      	mov	r1, r3
 8000eae:	480b      	ldr	r0, [pc, #44]	; (8000edc <EEPROM_Write+0x94>)
 8000eb0:	f7ff fba8 	bl	8000604 <I2C_SendData>
  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8000eb4:	bf00      	nop
 8000eb6:	490c      	ldr	r1, [pc, #48]	; (8000ee8 <EEPROM_Write+0xa0>)
 8000eb8:	4808      	ldr	r0, [pc, #32]	; (8000edc <EEPROM_Write+0x94>)
 8000eba:	f7ff fbdc 	bl	8000676 <I2C_CheckEvent>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d0f8      	beq.n	8000eb6 <EEPROM_Write+0x6e>

  I2C_GenerateSTOP(I2C1, ENABLE);
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	4805      	ldr	r0, [pc, #20]	; (8000edc <EEPROM_Write+0x94>)
 8000ec8:	f7ff fb5e 	bl	8000588 <I2C_GenerateSTOP>
  TIM3_Delay(1000);
 8000ecc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ed0:	f000 f8ac 	bl	800102c <TIM3_Delay>
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40005400 	.word	0x40005400
 8000ee0:	00030001 	.word	0x00030001
 8000ee4:	00070082 	.word	0x00070082
 8000ee8:	00070084 	.word	0x00070084

08000eec <EEPROM_Read>:

int8_t EEPROM_Read(uint8_t endereco, uint8_t escravo)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	460a      	mov	r2, r1
 8000ef6:	71fb      	strb	r3, [r7, #7]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	71bb      	strb	r3, [r7, #6]
  int8_t dado;

  I2C_AcknowledgeConfig(I2C1, ENABLE);
 8000efc:	2101      	movs	r1, #1
 8000efe:	4831      	ldr	r0, [pc, #196]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f00:	f7ff fb61 	bl	80005c6 <I2C_AcknowledgeConfig>

  I2C_GenerateSTART(I2C1, ENABLE);
 8000f04:	2101      	movs	r1, #1
 8000f06:	482f      	ldr	r0, [pc, #188]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f08:	f7ff fb1f 	bl	800054a <I2C_GenerateSTART>

  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT));
 8000f0c:	bf00      	nop
 8000f0e:	492e      	ldr	r1, [pc, #184]	; (8000fc8 <EEPROM_Read+0xdc>)
 8000f10:	482c      	ldr	r0, [pc, #176]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f12:	f7ff fbb0 	bl	8000676 <I2C_CheckEvent>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d0f8      	beq.n	8000f0e <EEPROM_Read+0x22>

  I2C_Send7bitAddress(I2C1, escravo, I2C_Direction_Transmitter);
 8000f1c:	79bb      	ldrb	r3, [r7, #6]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	4619      	mov	r1, r3
 8000f22:	4828      	ldr	r0, [pc, #160]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f24:	f7ff fb8a 	bl	800063c <I2C_Send7bitAddress>
  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8000f28:	bf00      	nop
 8000f2a:	4928      	ldr	r1, [pc, #160]	; (8000fcc <EEPROM_Read+0xe0>)
 8000f2c:	4825      	ldr	r0, [pc, #148]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f2e:	f7ff fba2 	bl	8000676 <I2C_CheckEvent>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d0f8      	beq.n	8000f2a <EEPROM_Read+0x3e>

  I2C_SendData(I2C1, endereco);
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4821      	ldr	r0, [pc, #132]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f3e:	f7ff fb61 	bl	8000604 <I2C_SendData>
  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8000f42:	bf00      	nop
 8000f44:	4922      	ldr	r1, [pc, #136]	; (8000fd0 <EEPROM_Read+0xe4>)
 8000f46:	481f      	ldr	r0, [pc, #124]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f48:	f7ff fb95 	bl	8000676 <I2C_CheckEvent>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d0f8      	beq.n	8000f44 <EEPROM_Read+0x58>

  I2C_GenerateSTART(I2C1, ENABLE);
 8000f52:	2101      	movs	r1, #1
 8000f54:	481b      	ldr	r0, [pc, #108]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f56:	f7ff faf8 	bl	800054a <I2C_GenerateSTART>
  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT));
 8000f5a:	bf00      	nop
 8000f5c:	491a      	ldr	r1, [pc, #104]	; (8000fc8 <EEPROM_Read+0xdc>)
 8000f5e:	4819      	ldr	r0, [pc, #100]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f60:	f7ff fb89 	bl	8000676 <I2C_CheckEvent>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0f8      	beq.n	8000f5c <EEPROM_Read+0x70>

  I2C_Send7bitAddress(I2C1, escravo, I2C_Direction_Receiver);
 8000f6a:	79bb      	ldrb	r3, [r7, #6]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4814      	ldr	r0, [pc, #80]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f72:	f7ff fb63 	bl	800063c <I2C_Send7bitAddress>
  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
 8000f76:	bf00      	nop
 8000f78:	4916      	ldr	r1, [pc, #88]	; (8000fd4 <EEPROM_Read+0xe8>)
 8000f7a:	4812      	ldr	r0, [pc, #72]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f7c:	f7ff fb7b 	bl	8000676 <I2C_CheckEvent>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0f8      	beq.n	8000f78 <EEPROM_Read+0x8c>

  while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED));
 8000f86:	bf00      	nop
 8000f88:	4913      	ldr	r1, [pc, #76]	; (8000fd8 <EEPROM_Read+0xec>)
 8000f8a:	480e      	ldr	r0, [pc, #56]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f8c:	f7ff fb73 	bl	8000676 <I2C_CheckEvent>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d0f8      	beq.n	8000f88 <EEPROM_Read+0x9c>
  dado = I2C_ReceiveData(I2C1);
 8000f96:	480b      	ldr	r0, [pc, #44]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000f98:	f7ff fb43 	bl	8000622 <I2C_ReceiveData>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	73fb      	strb	r3, [r7, #15]

  I2C_AcknowledgeConfig(I2C1, DISABLE);
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4808      	ldr	r0, [pc, #32]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000fa4:	f7ff fb0f 	bl	80005c6 <I2C_AcknowledgeConfig>

  I2C_GenerateSTOP(I2C1, ENABLE);
 8000fa8:	2101      	movs	r1, #1
 8000faa:	4806      	ldr	r0, [pc, #24]	; (8000fc4 <EEPROM_Read+0xd8>)
 8000fac:	f7ff faec 	bl	8000588 <I2C_GenerateSTOP>
  TIM3_Delay(1000);
 8000fb0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fb4:	f000 f83a 	bl	800102c <TIM3_Delay>

  return dado;
 8000fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40005400 	.word	0x40005400
 8000fc8:	00030001 	.word	0x00030001
 8000fcc:	00070082 	.word	0x00070082
 8000fd0:	00070084 	.word	0x00070084
 8000fd4:	00030002 	.word	0x00030002
 8000fd8:	00030040 	.word	0x00030040

08000fdc <Conf_I2C1>:

void Conf_I2C1(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000fe8:	f7ff fc42 	bl	8000870 <RCC_APB1PeriphClockCmd>

  I2C_InitTypeDef i2c_struct;
  i2c_struct.I2C_Ack = I2C_Ack_Enable;
 8000fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff0:	817b      	strh	r3, [r7, #10]
  i2c_struct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8000ff2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ff6:	81bb      	strh	r3, [r7, #12]
  i2c_struct.I2C_ClockSpeed = 100000;
 8000ff8:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <Conf_I2C1+0x48>)
 8000ffa:	603b      	str	r3, [r7, #0]
  i2c_struct.I2C_DutyCycle = I2C_DutyCycle_2;
 8000ffc:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8001000:	80fb      	strh	r3, [r7, #6]
  i2c_struct.I2C_Mode = I2C_Mode_I2C;
 8001002:	2300      	movs	r3, #0
 8001004:	80bb      	strh	r3, [r7, #4]
  i2c_struct.I2C_OwnAddress1 = 0x00;
 8001006:	2300      	movs	r3, #0
 8001008:	813b      	strh	r3, [r7, #8]

  I2C_Init(I2C1, &i2c_struct);
 800100a:	463b      	mov	r3, r7
 800100c:	4619      	mov	r1, r3
 800100e:	4806      	ldr	r0, [pc, #24]	; (8001028 <Conf_I2C1+0x4c>)
 8001010:	f7ff f9ba 	bl	8000388 <I2C_Init>

  I2C_Cmd(I2C1, ENABLE);
 8001014:	2101      	movs	r1, #1
 8001016:	4804      	ldr	r0, [pc, #16]	; (8001028 <Conf_I2C1+0x4c>)
 8001018:	f7ff fa78 	bl	800050c <I2C_Cmd>
}
 800101c:	bf00      	nop
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	000186a0 	.word	0x000186a0
 8001028:	40005400 	.word	0x40005400

0800102c <TIM3_Delay>:

void TIM3_Delay(uint32_t tempo)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  TIM_Cmd(TIM3, ENABLE);
 8001034:	2101      	movs	r1, #1
 8001036:	480a      	ldr	r0, [pc, #40]	; (8001060 <TIM3_Delay+0x34>)
 8001038:	f7ff fcb4 	bl	80009a4 <TIM_Cmd>

  while(tempo != contador_ms);
 800103c:	bf00      	nop
 800103e:	4b09      	ldr	r3, [pc, #36]	; (8001064 <TIM3_Delay+0x38>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	429a      	cmp	r2, r3
 8001046:	d1fa      	bne.n	800103e <TIM3_Delay+0x12>

  contador_ms = 0;
 8001048:	4b06      	ldr	r3, [pc, #24]	; (8001064 <TIM3_Delay+0x38>)
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]

  TIM_Cmd(TIM3, DISABLE);
 800104e:	2100      	movs	r1, #0
 8001050:	4803      	ldr	r0, [pc, #12]	; (8001060 <TIM3_Delay+0x34>)
 8001052:	f7ff fca7 	bl	80009a4 <TIM_Cmd>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40000400 	.word	0x40000400
 8001064:	20000094 	.word	0x20000094

08001068 <main>:
} estado;

estado estado_GPS;

int main(void)
{
 8001068:	b5b0      	push	{r4, r5, r7, lr}
 800106a:	f5ad 6d92 	sub.w	sp, sp, #1168	; 0x490
 800106e:	af02      	add	r7, sp, #8
  char aux[50];
  char buffer[9][80];
  char pos_gps[100];
  uint16_t i = 0, j = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	f8a7 3486 	strh.w	r3, [r7, #1158]	; 0x486
 8001076:	2300      	movs	r3, #0
 8001078:	f8a7 3484 	strh.w	r3, [r7, #1156]	; 0x484
  char gps[15][13];
  int index = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
  char teste[80];
  Conf_GPIO();
 8001082:	f7ff fe59 	bl	8000d38 <Conf_GPIO>
  Conf_NVIC();
 8001086:	f000 f947 	bl	8001318 <Conf_NVIC>
  Conf_USART3();
 800108a:	f000 f97f 	bl	800138c <Conf_USART3>
  Conf_TIM3();
 800108e:	f000 f9a7 	bl	80013e0 <Conf_TIM3>
  Conf_I2C1();
 8001092:	f7ff ffa3 	bl	8000fdc <Conf_I2C1>

  uint16_t addr = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	f8a7 347e 	strh.w	r3, [r7, #1150]	; 0x47e

  while (1)
  {
    switch (estado_GPS)
 800109c:	4b53      	ldr	r3, [pc, #332]	; (80011ec <main+0x184>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b03      	cmp	r3, #3
 80010a2:	f200 809e 	bhi.w	80011e2 <main+0x17a>
 80010a6:	a201      	add	r2, pc, #4	; (adr r2, 80010ac <main+0x44>)
 80010a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ac:	080010bd 	.word	0x080010bd
 80010b0:	08001139 	.word	0x08001139
 80010b4:	0800116d 	.word	0x0800116d
 80010b8:	080011bf 	.word	0x080011bf
    {
      case received:
        buffer[i][j] = USART_ReceiveData(USART3);
 80010bc:	f8b7 4486 	ldrh.w	r4, [r7, #1158]	; 0x486
 80010c0:	f8b7 5484 	ldrh.w	r5, [r7, #1156]	; 0x484
 80010c4:	484a      	ldr	r0, [pc, #296]	; (80011f0 <main+0x188>)
 80010c6:	f7ff fdf0 	bl	8000caa <USART_ReceiveData>
 80010ca:	4603      	mov	r3, r0
 80010cc:	b2d9      	uxtb	r1, r3
 80010ce:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 80010d2:	4623      	mov	r3, r4
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	4423      	add	r3, r4
 80010d8:	011b      	lsls	r3, r3, #4
 80010da:	4413      	add	r3, r2
 80010dc:	442b      	add	r3, r5
 80010de:	460a      	mov	r2, r1
 80010e0:	701a      	strb	r2, [r3, #0]
//        USART_SendData(USART3, buffer[i][j]);
        j++;
 80010e2:	f8b7 3484 	ldrh.w	r3, [r7, #1156]	; 0x484
 80010e6:	3301      	adds	r3, #1
 80010e8:	f8a7 3484 	strh.w	r3, [r7, #1156]	; 0x484
        estado_GPS = wait; //espera at obter toda a string nmea
 80010ec:	4b3f      	ldr	r3, [pc, #252]	; (80011ec <main+0x184>)
 80010ee:	2204      	movs	r2, #4
 80010f0:	701a      	strb	r2, [r3, #0]

        if (buffer[i][j - 1] == '\n')
 80010f2:	f8b7 2486 	ldrh.w	r2, [r7, #1158]	; 0x486
 80010f6:	f8b7 3484 	ldrh.w	r3, [r7, #1156]	; 0x484
 80010fa:	1e59      	subs	r1, r3, #1
 80010fc:	f507 70be 	add.w	r0, r7, #380	; 0x17c
 8001100:	4613      	mov	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	4413      	add	r3, r2
 8001106:	011b      	lsls	r3, r3, #4
 8001108:	4403      	add	r3, r0
 800110a:	440b      	add	r3, r1
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b0a      	cmp	r3, #10
 8001110:	d169      	bne.n	80011e6 <main+0x17e>
        {
          i++;
 8001112:	f8b7 3486 	ldrh.w	r3, [r7, #1158]	; 0x486
 8001116:	3301      	adds	r3, #1
 8001118:	f8a7 3486 	strh.w	r3, [r7, #1158]	; 0x486
          j = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	f8a7 3484 	strh.w	r3, [r7, #1156]	; 0x484

          if (i == 9)
 8001122:	f8b7 3486 	ldrh.w	r3, [r7, #1158]	; 0x486
 8001126:	2b09      	cmp	r3, #9
 8001128:	d15d      	bne.n	80011e6 <main+0x17e>
          {
            i = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	f8a7 3486 	strh.w	r3, [r7, #1158]	; 0x486
            estado_GPS = process; //nmea obtido
 8001130:	4b2e      	ldr	r3, [pc, #184]	; (80011ec <main+0x184>)
 8001132:	2201      	movs	r2, #1
 8001134:	701a      	strb	r2, [r3, #0]
          }
        }
        break;
 8001136:	e056      	b.n	80011e6 <main+0x17e>
      case process:
        index = EncontraNMEA(buffer);
 8001138:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800113c:	4618      	mov	r0, r3
 800113e:	f000 f85b 	bl	80011f8 <EncontraNMEA>
 8001142:	f8c7 0480 	str.w	r0, [r7, #1152]	; 0x480
        SeparaNMEA(buffer[index], gps);
 8001146:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 800114a:	f8d7 2480 	ldr.w	r2, [r7, #1152]	; 0x480
 800114e:	4613      	mov	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	4413      	add	r3, r2
 8001154:	011b      	lsls	r3, r3, #4
 8001156:	440b      	add	r3, r1
 8001158:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800115c:	4611      	mov	r1, r2
 800115e:	4618      	mov	r0, r3
 8001160:	f000 f880 	bl	8001264 <SeparaNMEA>
        estado_GPS = store;
 8001164:	4b21      	ldr	r3, [pc, #132]	; (80011ec <main+0x184>)
 8001166:	2202      	movs	r2, #2
 8001168:	701a      	strb	r2, [r3, #0]
        break;
 800116a:	e03d      	b.n	80011e8 <main+0x180>
      case store:
        EEPROM_WriteBlock(addr, gps[2], sizeof(gps[2]));  // data_format range= +- 4g
 800116c:	f8b7 347e 	ldrh.w	r3, [r7, #1150]	; 0x47e
 8001170:	b2d8      	uxtb	r0, r3
 8001172:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001176:	331a      	adds	r3, #26
 8001178:	220d      	movs	r2, #13
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fe24 	bl	8000dc8 <EEPROM_WriteBlock>
//        addr += sizeof(gps[3]);
//        EEPROM_WriteBlock(addr, gps[4], sizeof(gps[4]));  // data_format range= +- 4g
//        addr += sizeof(gps[4]);
//        EEPROM_WriteBlock(addr, gps[5], sizeof(gps[5]));  // data_format range= +- 4g
//        addr += sizeof(gps[5]);
        sprintf(pos_gps, "Latitude: %s, %s\n\rLongitude: %s, %s\n\r", gps[2], gps[3], gps[4], gps[5]);
 8001180:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001184:	f103 0127 	add.w	r1, r3, #39	; 0x27
 8001188:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800118c:	f103 021a 	add.w	r2, r3, #26
 8001190:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8001194:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001198:	3341      	adds	r3, #65	; 0x41
 800119a:	9301      	str	r3, [sp, #4]
 800119c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011a0:	3334      	adds	r3, #52	; 0x34
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	460b      	mov	r3, r1
 80011a6:	4913      	ldr	r1, [pc, #76]	; (80011f4 <main+0x18c>)
 80011a8:	f000 fb21 	bl	80017ee <siprintf>
        Print_USART3(pos_gps);
 80011ac:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 f8cb 	bl	800134c <Print_USART3>
        estado_GPS = read;
 80011b6:	4b0d      	ldr	r3, [pc, #52]	; (80011ec <main+0x184>)
 80011b8:	2203      	movs	r2, #3
 80011ba:	701a      	strb	r2, [r3, #0]
        break;
 80011bc:	e014      	b.n	80011e8 <main+0x180>
      case read:
        EEPROM_ReadBlock(addr - sizeof(gps[2]), teste, sizeof(gps[2]));
 80011be:	f8b7 347e 	ldrh.w	r3, [r7, #1150]	; 0x47e
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	3b0d      	subs	r3, #13
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	1d39      	adds	r1, r7, #4
 80011ca:	220d      	movs	r2, #13
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff fe1a 	bl	8000e06 <EEPROM_ReadBlock>
//        sprintf(teste);
        Print_USART3(teste);
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	4618      	mov	r0, r3
 80011d6:	f000 f8b9 	bl	800134c <Print_USART3>
        estado_GPS = wait;
 80011da:	4b04      	ldr	r3, [pc, #16]	; (80011ec <main+0x184>)
 80011dc:	2204      	movs	r2, #4
 80011de:	701a      	strb	r2, [r3, #0]
        break;
 80011e0:	e002      	b.n	80011e8 <main+0x180>
      case wait:
      default:
        break;
 80011e2:	bf00      	nop
 80011e4:	e75a      	b.n	800109c <main+0x34>
        break;
 80011e6:	bf00      	nop
    switch (estado_GPS)
 80011e8:	e758      	b.n	800109c <main+0x34>
 80011ea:	bf00      	nop
 80011ec:	200000a4 	.word	0x200000a4
 80011f0:	40004800 	.word	0x40004800
 80011f4:	08001a30 	.word	0x08001a30

080011f8 <EncontraNMEA>:

  return 0;
}

int EncontraNMEA(char str[][80])
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  int i = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	60fb      	str	r3, [r7, #12]

  while(i < 10)
 8001204:	e025      	b.n	8001252 <EncontraNMEA+0x5a>
  {
    if (str[i][3] == 'G' && str[i][4] == 'G' && str[i][5] == 'A')
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	4613      	mov	r3, r2
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	4413      	add	r3, r2
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	461a      	mov	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4413      	add	r3, r2
 8001216:	78db      	ldrb	r3, [r3, #3]
 8001218:	2b47      	cmp	r3, #71	; 0x47
 800121a:	d117      	bne.n	800124c <EncontraNMEA+0x54>
 800121c:	68fa      	ldr	r2, [r7, #12]
 800121e:	4613      	mov	r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	011b      	lsls	r3, r3, #4
 8001226:	461a      	mov	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4413      	add	r3, r2
 800122c:	791b      	ldrb	r3, [r3, #4]
 800122e:	2b47      	cmp	r3, #71	; 0x47
 8001230:	d10c      	bne.n	800124c <EncontraNMEA+0x54>
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	4613      	mov	r3, r2
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	011b      	lsls	r3, r3, #4
 800123c:	461a      	mov	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	795b      	ldrb	r3, [r3, #5]
 8001244:	2b41      	cmp	r3, #65	; 0x41
 8001246:	d101      	bne.n	800124c <EncontraNMEA+0x54>
      return i;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	e006      	b.n	800125a <EncontraNMEA+0x62>

    i++;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	3301      	adds	r3, #1
 8001250:	60fb      	str	r3, [r7, #12]
  while(i < 10)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	2b09      	cmp	r3, #9
 8001256:	ddd6      	ble.n	8001206 <EncontraNMEA+0xe>
  }

  return 0;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <SeparaNMEA>:

int SeparaNMEA(char *str, char gps[][80])
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
  int i = 0, j = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	617b      	str	r3, [r7, #20]
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
  char *nmea;
  char c[2] = ",";
 8001276:	232c      	movs	r3, #44	; 0x2c
 8001278:	813b      	strh	r3, [r7, #8]

  nmea = strtok(str, c);
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	4619      	mov	r1, r3
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f000 faef 	bl	8001864 <strtok>
 8001286:	60f8      	str	r0, [r7, #12]

  while(1)
  {
    while(*nmea != '\0')
 8001288:	e025      	b.n	80012d6 <SeparaNMEA+0x72>
    {
      gps[i][j] = *nmea;
 800128a:	697a      	ldr	r2, [r7, #20]
 800128c:	4613      	mov	r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	4413      	add	r3, r2
 8001292:	011b      	lsls	r3, r3, #4
 8001294:	461a      	mov	r2, r3
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	441a      	add	r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	7819      	ldrb	r1, [r3, #0]
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	4413      	add	r3, r2
 80012a2:	460a      	mov	r2, r1
 80012a4:	701a      	strb	r2, [r3, #0]
      if (*nmea == '\r')
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b0d      	cmp	r3, #13
 80012ac:	d10d      	bne.n	80012ca <SeparaNMEA+0x66>
      {
        gps[i][j] = '\0';
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	4613      	mov	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	011b      	lsls	r3, r3, #4
 80012b8:	461a      	mov	r2, r3
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	441a      	add	r2, r3
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	4413      	add	r3, r2
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
        return 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	e022      	b.n	8001310 <SeparaNMEA+0xac>
      }
      nmea++;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	3301      	adds	r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
      j++;
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	3301      	adds	r3, #1
 80012d4:	613b      	str	r3, [r7, #16]
    while(*nmea != '\0')
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1d5      	bne.n	800128a <SeparaNMEA+0x26>
    }
    gps[i][j] = '\0';
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	4613      	mov	r3, r2
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	011b      	lsls	r3, r3, #4
 80012e8:	461a      	mov	r2, r3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	441a      	add	r2, r3
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	4413      	add	r3, r2
 80012f2:	2200      	movs	r2, #0
 80012f4:	701a      	strb	r2, [r3, #0]
    j = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	613b      	str	r3, [r7, #16]
    i++;
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	3301      	adds	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
    nmea = strtok(NULL, c);
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	4619      	mov	r1, r3
 8001306:	2000      	movs	r0, #0
 8001308:	f000 faac 	bl	8001864 <strtok>
 800130c:	60f8      	str	r0, [r7, #12]
    while(*nmea != '\0')
 800130e:	e7e2      	b.n	80012d6 <SeparaNMEA+0x72>
  }
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <Conf_NVIC>:

void Conf_NVIC(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef nvic_struct;
  nvic_struct.NVIC_IRQChannel = USART3_IRQn;
 800131e:	2327      	movs	r3, #39	; 0x27
 8001320:	713b      	strb	r3, [r7, #4]
  nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8001322:	2301      	movs	r3, #1
 8001324:	71fb      	strb	r3, [r7, #7]
  nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	717b      	strb	r3, [r7, #5]
  nvic_struct.NVIC_IRQChannelSubPriority = 0;
 800132a:	2300      	movs	r3, #0
 800132c:	71bb      	strb	r3, [r7, #6]
  NVIC_Init(&nvic_struct);
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	4618      	mov	r0, r3
 8001332:	f7fe ff0b 	bl	800014c <NVIC_Init>

  nvic_struct.NVIC_IRQChannel = TIM3_IRQn;
 8001336:	231d      	movs	r3, #29
 8001338:	713b      	strb	r3, [r7, #4]
  NVIC_Init(&nvic_struct);
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	4618      	mov	r0, r3
 800133e:	f7fe ff05 	bl	800014c <NVIC_Init>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <Print_USART3>:

void Print_USART3(char *string)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  while(*string != 0)
 8001354:	e010      	b.n	8001378 <Print_USART3+0x2c>
  {
    while(!USART_GetFlagStatus(USART3, USART_FLAG_TXE));
 8001356:	bf00      	nop
 8001358:	2180      	movs	r1, #128	; 0x80
 800135a:	480b      	ldr	r0, [pc, #44]	; (8001388 <Print_USART3+0x3c>)
 800135c:	f7ff fcb4 	bl	8000cc8 <USART_GetFlagStatus>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f8      	beq.n	8001358 <Print_USART3+0xc>
    USART_SendData(USART3, *string++);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	1c5a      	adds	r2, r3, #1
 800136a:	607a      	str	r2, [r7, #4]
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b29b      	uxth	r3, r3
 8001370:	4619      	mov	r1, r3
 8001372:	4805      	ldr	r0, [pc, #20]	; (8001388 <Print_USART3+0x3c>)
 8001374:	f7ff fc88 	bl	8000c88 <USART_SendData>
  while(*string != 0)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d1ea      	bne.n	8001356 <Print_USART3+0xa>
  }
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40004800 	.word	0x40004800

0800138c <Conf_USART3>:

void Conf_USART3(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8001392:	2101      	movs	r1, #1
 8001394:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001398:	f7ff fa6a 	bl	8000870 <RCC_APB1PeriphClockCmd>

  USART_InitTypeDef usart_struct;
  usart_struct.USART_BaudRate = 9600;
 800139c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80013a0:	603b      	str	r3, [r7, #0]
  usart_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80013a2:	2300      	movs	r3, #0
 80013a4:	81bb      	strh	r3, [r7, #12]
  usart_struct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 80013a6:	230c      	movs	r3, #12
 80013a8:	817b      	strh	r3, [r7, #10]
  usart_struct.USART_Parity = USART_Parity_No;
 80013aa:	2300      	movs	r3, #0
 80013ac:	813b      	strh	r3, [r7, #8]
  usart_struct.USART_StopBits = USART_StopBits_1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	80fb      	strh	r3, [r7, #6]
  usart_struct.USART_WordLength = USART_WordLength_8b;
 80013b2:	2300      	movs	r3, #0
 80013b4:	80bb      	strh	r3, [r7, #4]
  USART_Init(USART3, &usart_struct);
 80013b6:	463b      	mov	r3, r7
 80013b8:	4619      	mov	r1, r3
 80013ba:	4808      	ldr	r0, [pc, #32]	; (80013dc <Conf_USART3+0x50>)
 80013bc:	f7ff fb44 	bl	8000a48 <USART_Init>

  USART_Cmd(USART3, ENABLE);
 80013c0:	2101      	movs	r1, #1
 80013c2:	4806      	ldr	r0, [pc, #24]	; (80013dc <Conf_USART3+0x50>)
 80013c4:	f7ff fbfa 	bl	8000bbc <USART_Cmd>

  USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f240 5125 	movw	r1, #1317	; 0x525
 80013ce:	4803      	ldr	r0, [pc, #12]	; (80013dc <Conf_USART3+0x50>)
 80013d0:	f7ff fc13 	bl	8000bfa <USART_ITConfig>
}
 80013d4:	bf00      	nop
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40004800 	.word	0x40004800

080013e0 <Conf_TIM3>:

void Conf_TIM3(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80013e6:	2101      	movs	r1, #1
 80013e8:	2002      	movs	r0, #2
 80013ea:	f7ff fa41 	bl	8000870 <RCC_APB1PeriphClockCmd>

  TIM_TimeBaseInitTypeDef timer3;
  timer3.TIM_Prescaler = 72-1;
 80013ee:	2347      	movs	r3, #71	; 0x47
 80013f0:	80bb      	strh	r3, [r7, #4]
  timer3.TIM_Period = 2-1;
 80013f2:	2301      	movs	r3, #1
 80013f4:	813b      	strh	r3, [r7, #8]
  timer3.TIM_CounterMode =  TIM_CounterMode_Up;
 80013f6:	2300      	movs	r3, #0
 80013f8:	80fb      	strh	r3, [r7, #6]
  timer3.TIM_ClockDivision = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	817b      	strh	r3, [r7, #10]
  timer3.TIM_RepetitionCounter = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	733b      	strb	r3, [r7, #12]
  TIM_TimeBaseInit(TIM3, &timer3);
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	4619      	mov	r1, r3
 8001406:	4806      	ldr	r0, [pc, #24]	; (8001420 <Conf_TIM3+0x40>)
 8001408:	f7ff fa50 	bl	80008ac <TIM_TimeBaseInit>

  TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 800140c:	2201      	movs	r2, #1
 800140e:	2101      	movs	r1, #1
 8001410:	4803      	ldr	r0, [pc, #12]	; (8001420 <Conf_TIM3+0x40>)
 8001412:	f7ff fae6 	bl	80009e2 <TIM_ITConfig>
}
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40000400 	.word	0x40000400

08001424 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001424:	f8df d034 	ldr.w	sp, [pc, #52]	; 800145c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001428:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800142a:	e003      	b.n	8001434 <LoopCopyDataInit>

0800142c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800142e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001430:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001432:	3104      	adds	r1, #4

08001434 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001434:	480b      	ldr	r0, [pc, #44]	; (8001464 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8001436:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8001438:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800143a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800143c:	d3f6      	bcc.n	800142c <CopyDataInit>
	ldr	r2, =_sbss
 800143e:	4a0b      	ldr	r2, [pc, #44]	; (800146c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001440:	e002      	b.n	8001448 <LoopFillZerobss>

08001442 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001442:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001444:	f842 3b04 	str.w	r3, [r2], #4

08001448 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800144a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800144c:	d3f9      	bcc.n	8001442 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800144e:	f000 f835 	bl	80014bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001452:	f000 f9e3 	bl	800181c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001456:	f7ff fe07 	bl	8001068 <main>
	bx	lr
 800145a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800145c:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001460:	08001a60 	.word	0x08001a60
	ldr	r0, =_sdata
 8001464:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001468:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 800146c:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8001470:	200000ac 	.word	0x200000ac

08001474 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001474:	e7fe      	b.n	8001474 <ADC1_2_IRQHandler>
	...

08001478 <USART3_IRQHandler>:
} estado;

extern estado estado_GPS;

void USART3_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  estado_GPS = received;
 800147c:	4b04      	ldr	r3, [pc, #16]	; (8001490 <USART3_IRQHandler+0x18>)
 800147e:	2200      	movs	r2, #0
 8001480:	701a      	strb	r2, [r3, #0]

  USART_ClearITPendingBit(USART3, USART_IT_RXNE);
 8001482:	f240 5125 	movw	r1, #1317	; 0x525
 8001486:	4803      	ldr	r0, [pc, #12]	; (8001494 <USART3_IRQHandler+0x1c>)
 8001488:	f7ff fc39 	bl	8000cfe <USART_ClearITPendingBit>
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	200000a4 	.word	0x200000a4
 8001494:	40004800 	.word	0x40004800

08001498 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  contador_ms++;
 800149c:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <TIM3_IRQHandler+0x1c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	3301      	adds	r3, #1
 80014a2:	4a04      	ldr	r2, [pc, #16]	; (80014b4 <TIM3_IRQHandler+0x1c>)
 80014a4:	6013      	str	r3, [r2, #0]

  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 80014a6:	2101      	movs	r1, #1
 80014a8:	4803      	ldr	r0, [pc, #12]	; (80014b8 <TIM3_IRQHandler+0x20>)
 80014aa:	f7ff fabd 	bl	8000a28 <TIM_ClearITPendingBit>
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000094 	.word	0x20000094
 80014b8:	40000400 	.word	0x40000400

080014bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014c0:	4a15      	ldr	r2, [pc, #84]	; (8001518 <SystemInit+0x5c>)
 80014c2:	4b15      	ldr	r3, [pc, #84]	; (8001518 <SystemInit+0x5c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80014cc:	4912      	ldr	r1, [pc, #72]	; (8001518 <SystemInit+0x5c>)
 80014ce:	4b12      	ldr	r3, [pc, #72]	; (8001518 <SystemInit+0x5c>)
 80014d0:	685a      	ldr	r2, [r3, #4]
 80014d2:	4b12      	ldr	r3, [pc, #72]	; (800151c <SystemInit+0x60>)
 80014d4:	4013      	ands	r3, r2
 80014d6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80014d8:	4a0f      	ldr	r2, [pc, #60]	; (8001518 <SystemInit+0x5c>)
 80014da:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <SystemInit+0x5c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014e6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80014e8:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <SystemInit+0x5c>)
 80014ea:	4b0b      	ldr	r3, [pc, #44]	; (8001518 <SystemInit+0x5c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014f2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80014f4:	4a08      	ldr	r2, [pc, #32]	; (8001518 <SystemInit+0x5c>)
 80014f6:	4b08      	ldr	r3, [pc, #32]	; (8001518 <SystemInit+0x5c>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80014fe:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001500:	4b05      	ldr	r3, [pc, #20]	; (8001518 <SystemInit+0x5c>)
 8001502:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001506:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001508:	f000 f80c 	bl	8001524 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800150c:	4b04      	ldr	r3, [pc, #16]	; (8001520 <SystemInit+0x64>)
 800150e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001512:	609a      	str	r2, [r3, #8]
#endif 
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40021000 	.word	0x40021000
 800151c:	f8ff0000 	.word	0xf8ff0000
 8001520:	e000ed00 	.word	0xe000ed00

08001524 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001528:	f000 f802 	bl	8001530 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}

08001530 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	2300      	movs	r3, #0
 800153c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800153e:	4a3a      	ldr	r2, [pc, #232]	; (8001628 <SetSysClockTo72+0xf8>)
 8001540:	4b39      	ldr	r3, [pc, #228]	; (8001628 <SetSysClockTo72+0xf8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001548:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800154a:	4b37      	ldr	r3, [pc, #220]	; (8001628 <SetSysClockTo72+0xf8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001552:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3301      	adds	r3, #1
 8001558:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d103      	bne.n	8001568 <SetSysClockTo72+0x38>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001566:	d1f0      	bne.n	800154a <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001568:	4b2f      	ldr	r3, [pc, #188]	; (8001628 <SetSysClockTo72+0xf8>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001574:	2301      	movs	r3, #1
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	e001      	b.n	800157e <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800157a:	2300      	movs	r3, #0
 800157c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d14b      	bne.n	800161c <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001584:	4a29      	ldr	r2, [pc, #164]	; (800162c <SetSysClockTo72+0xfc>)
 8001586:	4b29      	ldr	r3, [pc, #164]	; (800162c <SetSysClockTo72+0xfc>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f043 0310 	orr.w	r3, r3, #16
 800158e:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001590:	4a26      	ldr	r2, [pc, #152]	; (800162c <SetSysClockTo72+0xfc>)
 8001592:	4b26      	ldr	r3, [pc, #152]	; (800162c <SetSysClockTo72+0xfc>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f023 0303 	bic.w	r3, r3, #3
 800159a:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 800159c:	4a23      	ldr	r2, [pc, #140]	; (800162c <SetSysClockTo72+0xfc>)
 800159e:	4b23      	ldr	r3, [pc, #140]	; (800162c <SetSysClockTo72+0xfc>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f043 0302 	orr.w	r3, r3, #2
 80015a6:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80015a8:	4a1f      	ldr	r2, [pc, #124]	; (8001628 <SetSysClockTo72+0xf8>)
 80015aa:	4b1f      	ldr	r3, [pc, #124]	; (8001628 <SetSysClockTo72+0xf8>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80015b0:	4a1d      	ldr	r2, [pc, #116]	; (8001628 <SetSysClockTo72+0xf8>)
 80015b2:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <SetSysClockTo72+0xf8>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80015b8:	4a1b      	ldr	r2, [pc, #108]	; (8001628 <SetSysClockTo72+0xf8>)
 80015ba:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <SetSysClockTo72+0xf8>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015c2:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80015c4:	4a18      	ldr	r2, [pc, #96]	; (8001628 <SetSysClockTo72+0xf8>)
 80015c6:	4b18      	ldr	r3, [pc, #96]	; (8001628 <SetSysClockTo72+0xf8>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80015ce:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80015d0:	4a15      	ldr	r2, [pc, #84]	; (8001628 <SetSysClockTo72+0xf8>)
 80015d2:	4b15      	ldr	r3, [pc, #84]	; (8001628 <SetSysClockTo72+0xf8>)
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 80015da:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80015dc:	4a12      	ldr	r2, [pc, #72]	; (8001628 <SetSysClockTo72+0xf8>)
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <SetSysClockTo72+0xf8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015e6:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80015e8:	bf00      	nop
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <SetSysClockTo72+0xf8>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0f9      	beq.n	80015ea <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80015f6:	4a0c      	ldr	r2, [pc, #48]	; (8001628 <SetSysClockTo72+0xf8>)
 80015f8:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <SetSysClockTo72+0xf8>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f023 0303 	bic.w	r3, r3, #3
 8001600:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001602:	4a09      	ldr	r2, [pc, #36]	; (8001628 <SetSysClockTo72+0xf8>)
 8001604:	4b08      	ldr	r3, [pc, #32]	; (8001628 <SetSysClockTo72+0xf8>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f043 0302 	orr.w	r3, r3, #2
 800160c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800160e:	bf00      	nop
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <SetSysClockTo72+0xf8>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f003 030c 	and.w	r3, r3, #12
 8001618:	2b08      	cmp	r3, #8
 800161a:	d1f9      	bne.n	8001610 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000
 800162c:	40022000 	.word	0x40022000

08001630 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001630:	b480      	push	{r7}
 8001632:	b087      	sub	sp, #28
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
	int div = 1;
 800163c:	2301      	movs	r3, #1
 800163e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001640:	e004      	b.n	800164c <ts_itoa+0x1c>
		div *= base;
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	fb02 f303 	mul.w	r3, r2, r3
 800164a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	fbb2 f2f3 	udiv	r2, r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	429a      	cmp	r2, r3
 8001658:	d2f3      	bcs.n	8001642 <ts_itoa+0x12>

	while (div != 0)
 800165a:	e029      	b.n	80016b0 <ts_itoa+0x80>
	{
		int num = d/div;
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	fbb2 f3f3 	udiv	r3, r2, r3
 8001664:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001666:	697a      	ldr	r2, [r7, #20]
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	fbb3 f1f2 	udiv	r1, r3, r2
 800166e:	fb02 f201 	mul.w	r2, r2, r1
 8001672:	1a9b      	subs	r3, r3, r2
 8001674:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001676:	697a      	ldr	r2, [r7, #20]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	fb92 f3f3 	sdiv	r3, r2, r3
 800167e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	2b09      	cmp	r3, #9
 8001684:	dd0a      	ble.n	800169c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	1c59      	adds	r1, r3, #1
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	6011      	str	r1, [r2, #0]
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	3237      	adds	r2, #55	; 0x37
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	e009      	b.n	80016b0 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	1c59      	adds	r1, r3, #1
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	6011      	str	r1, [r2, #0]
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	b2d2      	uxtb	r2, r2
 80016aa:	3230      	adds	r2, #48	; 0x30
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1d2      	bne.n	800165c <ts_itoa+0x2c>
	}
}
 80016b6:	bf00      	nop
 80016b8:	371c      	adds	r7, #28
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80016d0:	e07d      	b.n	80017ce <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b25      	cmp	r3, #37	; 0x25
 80016d8:	d171      	bne.n	80017be <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	3301      	adds	r3, #1
 80016de:	60bb      	str	r3, [r7, #8]
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b64      	cmp	r3, #100	; 0x64
 80016e6:	d01e      	beq.n	8001726 <ts_formatstring+0x66>
 80016e8:	2b64      	cmp	r3, #100	; 0x64
 80016ea:	dc06      	bgt.n	80016fa <ts_formatstring+0x3a>
 80016ec:	2b58      	cmp	r3, #88	; 0x58
 80016ee:	d050      	beq.n	8001792 <ts_formatstring+0xd2>
 80016f0:	2b63      	cmp	r3, #99	; 0x63
 80016f2:	d00e      	beq.n	8001712 <ts_formatstring+0x52>
 80016f4:	2b25      	cmp	r3, #37	; 0x25
 80016f6:	d058      	beq.n	80017aa <ts_formatstring+0xea>
 80016f8:	e05d      	b.n	80017b6 <ts_formatstring+0xf6>
 80016fa:	2b73      	cmp	r3, #115	; 0x73
 80016fc:	d02b      	beq.n	8001756 <ts_formatstring+0x96>
 80016fe:	2b73      	cmp	r3, #115	; 0x73
 8001700:	dc02      	bgt.n	8001708 <ts_formatstring+0x48>
 8001702:	2b69      	cmp	r3, #105	; 0x69
 8001704:	d00f      	beq.n	8001726 <ts_formatstring+0x66>
 8001706:	e056      	b.n	80017b6 <ts_formatstring+0xf6>
 8001708:	2b75      	cmp	r3, #117	; 0x75
 800170a:	d037      	beq.n	800177c <ts_formatstring+0xbc>
 800170c:	2b78      	cmp	r3, #120	; 0x78
 800170e:	d040      	beq.n	8001792 <ts_formatstring+0xd2>
 8001710:	e051      	b.n	80017b6 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	60fa      	str	r2, [r7, #12]
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	1d11      	adds	r1, r2, #4
 800171c:	6079      	str	r1, [r7, #4]
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	701a      	strb	r2, [r3, #0]
				break;
 8001724:	e047      	b.n	80017b6 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	1d1a      	adds	r2, r3, #4
 800172a:	607a      	str	r2, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	2b00      	cmp	r3, #0
 8001734:	da07      	bge.n	8001746 <ts_formatstring+0x86>
					{
						val *= -1;
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	425b      	negs	r3, r3
 800173a:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	1c5a      	adds	r2, r3, #1
 8001740:	60fa      	str	r2, [r7, #12]
 8001742:	222d      	movs	r2, #45	; 0x2d
 8001744:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001746:	69f9      	ldr	r1, [r7, #28]
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	220a      	movs	r2, #10
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff ff6e 	bl	8001630 <ts_itoa>
				}
				break;
 8001754:	e02f      	b.n	80017b6 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	1d1a      	adds	r2, r3, #4
 800175a:	607a      	str	r2, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001760:	e007      	b.n	8001772 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	1c5a      	adds	r2, r3, #1
 8001766:	60fa      	str	r2, [r7, #12]
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	1c51      	adds	r1, r2, #1
 800176c:	61b9      	str	r1, [r7, #24]
 800176e:	7812      	ldrb	r2, [r2, #0]
 8001770:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1f3      	bne.n	8001762 <ts_formatstring+0xa2>
					}
				}
				break;
 800177a:	e01c      	b.n	80017b6 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	1d1a      	adds	r2, r3, #4
 8001780:	607a      	str	r2, [r7, #4]
 8001782:	6819      	ldr	r1, [r3, #0]
 8001784:	f107 030c 	add.w	r3, r7, #12
 8001788:	220a      	movs	r2, #10
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff50 	bl	8001630 <ts_itoa>
				break;
 8001790:	e011      	b.n	80017b6 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	1d1a      	adds	r2, r3, #4
 8001796:	607a      	str	r2, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4619      	mov	r1, r3
 800179c:	f107 030c 	add.w	r3, r7, #12
 80017a0:	2210      	movs	r2, #16
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff ff44 	bl	8001630 <ts_itoa>
				break;
 80017a8:	e005      	b.n	80017b6 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	1c5a      	adds	r2, r3, #1
 80017ae:	60fa      	str	r2, [r7, #12]
 80017b0:	2225      	movs	r2, #37	; 0x25
 80017b2:	701a      	strb	r2, [r3, #0]
				  break;
 80017b4:	bf00      	nop
			}
			fmt++;
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	3301      	adds	r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	e007      	b.n	80017ce <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1c5a      	adds	r2, r3, #1
 80017c2:	60fa      	str	r2, [r7, #12]
 80017c4:	68ba      	ldr	r2, [r7, #8]
 80017c6:	1c51      	adds	r1, r2, #1
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	7812      	ldrb	r2, [r2, #0]
 80017cc:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f47f af7d 	bne.w	80016d2 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	461a      	mov	r2, r3
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	1ad3      	subs	r3, r2, r3
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3720      	adds	r7, #32
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 80017ee:	b40e      	push	{r1, r2, r3}
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80017f8:	f107 0320 	add.w	r3, r7, #32
 80017fc:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80017fe:	68ba      	ldr	r2, [r7, #8]
 8001800:	69f9      	ldr	r1, [r7, #28]
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff ff5c 	bl	80016c0 <ts_formatstring>
 8001808:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800180a:	68fb      	ldr	r3, [r7, #12]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001816:	b003      	add	sp, #12
 8001818:	4770      	bx	lr
	...

0800181c <__libc_init_array>:
 800181c:	b570      	push	{r4, r5, r6, lr}
 800181e:	2500      	movs	r5, #0
 8001820:	4e0c      	ldr	r6, [pc, #48]	; (8001854 <__libc_init_array+0x38>)
 8001822:	4c0d      	ldr	r4, [pc, #52]	; (8001858 <__libc_init_array+0x3c>)
 8001824:	1ba4      	subs	r4, r4, r6
 8001826:	10a4      	asrs	r4, r4, #2
 8001828:	42a5      	cmp	r5, r4
 800182a:	d109      	bne.n	8001840 <__libc_init_array+0x24>
 800182c:	f000 f8f4 	bl	8001a18 <_init>
 8001830:	2500      	movs	r5, #0
 8001832:	4e0a      	ldr	r6, [pc, #40]	; (800185c <__libc_init_array+0x40>)
 8001834:	4c0a      	ldr	r4, [pc, #40]	; (8001860 <__libc_init_array+0x44>)
 8001836:	1ba4      	subs	r4, r4, r6
 8001838:	10a4      	asrs	r4, r4, #2
 800183a:	42a5      	cmp	r5, r4
 800183c:	d105      	bne.n	800184a <__libc_init_array+0x2e>
 800183e:	bd70      	pop	{r4, r5, r6, pc}
 8001840:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001844:	4798      	blx	r3
 8001846:	3501      	adds	r5, #1
 8001848:	e7ee      	b.n	8001828 <__libc_init_array+0xc>
 800184a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800184e:	4798      	blx	r3
 8001850:	3501      	adds	r5, #1
 8001852:	e7f2      	b.n	800183a <__libc_init_array+0x1e>
 8001854:	08001a58 	.word	0x08001a58
 8001858:	08001a58 	.word	0x08001a58
 800185c:	08001a58 	.word	0x08001a58
 8001860:	08001a5c 	.word	0x08001a5c

08001864 <strtok>:
 8001864:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <strtok+0x50>)
 8001866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800186a:	681d      	ldr	r5, [r3, #0]
 800186c:	4606      	mov	r6, r0
 800186e:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8001870:	460f      	mov	r7, r1
 8001872:	b9b4      	cbnz	r4, 80018a2 <strtok+0x3e>
 8001874:	2050      	movs	r0, #80	; 0x50
 8001876:	f000 f849 	bl	800190c <malloc>
 800187a:	65a8      	str	r0, [r5, #88]	; 0x58
 800187c:	6004      	str	r4, [r0, #0]
 800187e:	6044      	str	r4, [r0, #4]
 8001880:	6084      	str	r4, [r0, #8]
 8001882:	60c4      	str	r4, [r0, #12]
 8001884:	6104      	str	r4, [r0, #16]
 8001886:	6144      	str	r4, [r0, #20]
 8001888:	6184      	str	r4, [r0, #24]
 800188a:	6284      	str	r4, [r0, #40]	; 0x28
 800188c:	62c4      	str	r4, [r0, #44]	; 0x2c
 800188e:	6304      	str	r4, [r0, #48]	; 0x30
 8001890:	6344      	str	r4, [r0, #52]	; 0x34
 8001892:	6384      	str	r4, [r0, #56]	; 0x38
 8001894:	63c4      	str	r4, [r0, #60]	; 0x3c
 8001896:	6404      	str	r4, [r0, #64]	; 0x40
 8001898:	6444      	str	r4, [r0, #68]	; 0x44
 800189a:	6484      	str	r4, [r0, #72]	; 0x48
 800189c:	64c4      	str	r4, [r0, #76]	; 0x4c
 800189e:	7704      	strb	r4, [r0, #28]
 80018a0:	6244      	str	r4, [r0, #36]	; 0x24
 80018a2:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80018a4:	4639      	mov	r1, r7
 80018a6:	4630      	mov	r0, r6
 80018a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80018ac:	2301      	movs	r3, #1
 80018ae:	f000 b803 	b.w	80018b8 <__strtok_r>
 80018b2:	bf00      	nop
 80018b4:	20000014 	.word	0x20000014

080018b8 <__strtok_r>:
 80018b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ba:	b918      	cbnz	r0, 80018c4 <__strtok_r+0xc>
 80018bc:	6810      	ldr	r0, [r2, #0]
 80018be:	b908      	cbnz	r0, 80018c4 <__strtok_r+0xc>
 80018c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018c2:	4620      	mov	r0, r4
 80018c4:	4604      	mov	r4, r0
 80018c6:	460f      	mov	r7, r1
 80018c8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80018cc:	f817 6b01 	ldrb.w	r6, [r7], #1
 80018d0:	b91e      	cbnz	r6, 80018da <__strtok_r+0x22>
 80018d2:	b965      	cbnz	r5, 80018ee <__strtok_r+0x36>
 80018d4:	6015      	str	r5, [r2, #0]
 80018d6:	4628      	mov	r0, r5
 80018d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018da:	42b5      	cmp	r5, r6
 80018dc:	d1f6      	bne.n	80018cc <__strtok_r+0x14>
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1ef      	bne.n	80018c2 <__strtok_r+0xa>
 80018e2:	6014      	str	r4, [r2, #0]
 80018e4:	7003      	strb	r3, [r0, #0]
 80018e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018e8:	461c      	mov	r4, r3
 80018ea:	e00c      	b.n	8001906 <__strtok_r+0x4e>
 80018ec:	b915      	cbnz	r5, 80018f4 <__strtok_r+0x3c>
 80018ee:	460e      	mov	r6, r1
 80018f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80018f4:	f816 5b01 	ldrb.w	r5, [r6], #1
 80018f8:	42ab      	cmp	r3, r5
 80018fa:	d1f7      	bne.n	80018ec <__strtok_r+0x34>
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0f3      	beq.n	80018e8 <__strtok_r+0x30>
 8001900:	2300      	movs	r3, #0
 8001902:	f804 3c01 	strb.w	r3, [r4, #-1]
 8001906:	6014      	str	r4, [r2, #0]
 8001908:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800190c <malloc>:
 800190c:	4b02      	ldr	r3, [pc, #8]	; (8001918 <malloc+0xc>)
 800190e:	4601      	mov	r1, r0
 8001910:	6818      	ldr	r0, [r3, #0]
 8001912:	f000 b803 	b.w	800191c <_malloc_r>
 8001916:	bf00      	nop
 8001918:	20000014 	.word	0x20000014

0800191c <_malloc_r>:
 800191c:	b570      	push	{r4, r5, r6, lr}
 800191e:	1ccd      	adds	r5, r1, #3
 8001920:	f025 0503 	bic.w	r5, r5, #3
 8001924:	3508      	adds	r5, #8
 8001926:	2d0c      	cmp	r5, #12
 8001928:	bf38      	it	cc
 800192a:	250c      	movcc	r5, #12
 800192c:	2d00      	cmp	r5, #0
 800192e:	4606      	mov	r6, r0
 8001930:	db01      	blt.n	8001936 <_malloc_r+0x1a>
 8001932:	42a9      	cmp	r1, r5
 8001934:	d903      	bls.n	800193e <_malloc_r+0x22>
 8001936:	230c      	movs	r3, #12
 8001938:	6033      	str	r3, [r6, #0]
 800193a:	2000      	movs	r0, #0
 800193c:	bd70      	pop	{r4, r5, r6, pc}
 800193e:	f000 f85b 	bl	80019f8 <__malloc_lock>
 8001942:	4a23      	ldr	r2, [pc, #140]	; (80019d0 <_malloc_r+0xb4>)
 8001944:	6814      	ldr	r4, [r2, #0]
 8001946:	4621      	mov	r1, r4
 8001948:	b991      	cbnz	r1, 8001970 <_malloc_r+0x54>
 800194a:	4c22      	ldr	r4, [pc, #136]	; (80019d4 <_malloc_r+0xb8>)
 800194c:	6823      	ldr	r3, [r4, #0]
 800194e:	b91b      	cbnz	r3, 8001958 <_malloc_r+0x3c>
 8001950:	4630      	mov	r0, r6
 8001952:	f000 f841 	bl	80019d8 <_sbrk_r>
 8001956:	6020      	str	r0, [r4, #0]
 8001958:	4629      	mov	r1, r5
 800195a:	4630      	mov	r0, r6
 800195c:	f000 f83c 	bl	80019d8 <_sbrk_r>
 8001960:	1c43      	adds	r3, r0, #1
 8001962:	d126      	bne.n	80019b2 <_malloc_r+0x96>
 8001964:	230c      	movs	r3, #12
 8001966:	4630      	mov	r0, r6
 8001968:	6033      	str	r3, [r6, #0]
 800196a:	f000 f846 	bl	80019fa <__malloc_unlock>
 800196e:	e7e4      	b.n	800193a <_malloc_r+0x1e>
 8001970:	680b      	ldr	r3, [r1, #0]
 8001972:	1b5b      	subs	r3, r3, r5
 8001974:	d41a      	bmi.n	80019ac <_malloc_r+0x90>
 8001976:	2b0b      	cmp	r3, #11
 8001978:	d90f      	bls.n	800199a <_malloc_r+0x7e>
 800197a:	600b      	str	r3, [r1, #0]
 800197c:	18cc      	adds	r4, r1, r3
 800197e:	50cd      	str	r5, [r1, r3]
 8001980:	4630      	mov	r0, r6
 8001982:	f000 f83a 	bl	80019fa <__malloc_unlock>
 8001986:	f104 000b 	add.w	r0, r4, #11
 800198a:	1d23      	adds	r3, r4, #4
 800198c:	f020 0007 	bic.w	r0, r0, #7
 8001990:	1ac3      	subs	r3, r0, r3
 8001992:	d01b      	beq.n	80019cc <_malloc_r+0xb0>
 8001994:	425a      	negs	r2, r3
 8001996:	50e2      	str	r2, [r4, r3]
 8001998:	bd70      	pop	{r4, r5, r6, pc}
 800199a:	428c      	cmp	r4, r1
 800199c:	bf0b      	itete	eq
 800199e:	6863      	ldreq	r3, [r4, #4]
 80019a0:	684b      	ldrne	r3, [r1, #4]
 80019a2:	6013      	streq	r3, [r2, #0]
 80019a4:	6063      	strne	r3, [r4, #4]
 80019a6:	bf18      	it	ne
 80019a8:	460c      	movne	r4, r1
 80019aa:	e7e9      	b.n	8001980 <_malloc_r+0x64>
 80019ac:	460c      	mov	r4, r1
 80019ae:	6849      	ldr	r1, [r1, #4]
 80019b0:	e7ca      	b.n	8001948 <_malloc_r+0x2c>
 80019b2:	1cc4      	adds	r4, r0, #3
 80019b4:	f024 0403 	bic.w	r4, r4, #3
 80019b8:	42a0      	cmp	r0, r4
 80019ba:	d005      	beq.n	80019c8 <_malloc_r+0xac>
 80019bc:	1a21      	subs	r1, r4, r0
 80019be:	4630      	mov	r0, r6
 80019c0:	f000 f80a 	bl	80019d8 <_sbrk_r>
 80019c4:	3001      	adds	r0, #1
 80019c6:	d0cd      	beq.n	8001964 <_malloc_r+0x48>
 80019c8:	6025      	str	r5, [r4, #0]
 80019ca:	e7d9      	b.n	8001980 <_malloc_r+0x64>
 80019cc:	bd70      	pop	{r4, r5, r6, pc}
 80019ce:	bf00      	nop
 80019d0:	20000098 	.word	0x20000098
 80019d4:	2000009c 	.word	0x2000009c

080019d8 <_sbrk_r>:
 80019d8:	b538      	push	{r3, r4, r5, lr}
 80019da:	2300      	movs	r3, #0
 80019dc:	4c05      	ldr	r4, [pc, #20]	; (80019f4 <_sbrk_r+0x1c>)
 80019de:	4605      	mov	r5, r0
 80019e0:	4608      	mov	r0, r1
 80019e2:	6023      	str	r3, [r4, #0]
 80019e4:	f000 f80a 	bl	80019fc <_sbrk>
 80019e8:	1c43      	adds	r3, r0, #1
 80019ea:	d102      	bne.n	80019f2 <_sbrk_r+0x1a>
 80019ec:	6823      	ldr	r3, [r4, #0]
 80019ee:	b103      	cbz	r3, 80019f2 <_sbrk_r+0x1a>
 80019f0:	602b      	str	r3, [r5, #0]
 80019f2:	bd38      	pop	{r3, r4, r5, pc}
 80019f4:	200000a8 	.word	0x200000a8

080019f8 <__malloc_lock>:
 80019f8:	4770      	bx	lr

080019fa <__malloc_unlock>:
 80019fa:	4770      	bx	lr

080019fc <_sbrk>:
 80019fc:	4b04      	ldr	r3, [pc, #16]	; (8001a10 <_sbrk+0x14>)
 80019fe:	4602      	mov	r2, r0
 8001a00:	6819      	ldr	r1, [r3, #0]
 8001a02:	b909      	cbnz	r1, 8001a08 <_sbrk+0xc>
 8001a04:	4903      	ldr	r1, [pc, #12]	; (8001a14 <_sbrk+0x18>)
 8001a06:	6019      	str	r1, [r3, #0]
 8001a08:	6818      	ldr	r0, [r3, #0]
 8001a0a:	4402      	add	r2, r0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	4770      	bx	lr
 8001a10:	200000a0 	.word	0x200000a0
 8001a14:	200000ac 	.word	0x200000ac

08001a18 <_init>:
 8001a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a1a:	bf00      	nop
 8001a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a1e:	bc08      	pop	{r3}
 8001a20:	469e      	mov	lr, r3
 8001a22:	4770      	bx	lr

08001a24 <_fini>:
 8001a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a26:	bf00      	nop
 8001a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a2a:	bc08      	pop	{r3}
 8001a2c:	469e      	mov	lr, r3
 8001a2e:	4770      	bx	lr
