Done!
Net 0, net132 
Net 1, vss 
Net 2, vb 
Net 3, vin 
Net 4, iout 
Net 5, vcb_kvco<0> 
Net 6, net145 
Net 7, vdd 
Net 8, vcb_kvco<1> 
Net 9, net146 
Net 10, vcb_kvco<2> 
Net 11, net147 
Net 12, vcb_kvco<3> 
Net 13, net149 
Net 14, net148 
Net 15, vc_kvco<3> 
Net 16, vc_kvco<2> 
Net 17, vc_kvco<1> 
Net 18, vc_kvco<0> 
Instance 0, xr2 
Pin 0, from  Instance xr2 to net 0:net132 
Pin 1, from  Instance xr2 to net 1:vss 
Pin 2, from  Instance xr2 to net 1:vss 
Instance 1, xr0 
Pin 3, from  Instance xr0 to net 1:vss 
Pin 4, from  Instance xr0 to net 1:vss 
Pin 5, from  Instance xr0 to net 1:vss 
Instance 2, xm3 
Pin 6, from  Instance xm3 to net 2:vb 
Pin 7, from  Instance xm3 to net 3:vin 
Pin 8, from  Instance xm3 to net 0:net132 
Pin 9, from  Instance xm3 to net 0:net132 
Instance 3, xm0 
Pin 10, from  Instance xm0 to net 0:net132 
Pin 11, from  Instance xm0 to net 0:net132 
Pin 12, from  Instance xm0 to net 0:net132 
Pin 13, from  Instance xm0 to net 0:net132 
Instance 4, m11 
Pin 14, from  Instance m11 to net 4:iout 
Pin 15, from  Instance m11 to net 5:vcb_kvco<0> 
Pin 16, from  Instance m11 to net 6:net145 
Pin 17, from  Instance m11 to net 7:vdd 
Instance 5, m9 
Pin 18, from  Instance m9 to net 4:iout 
Pin 19, from  Instance m9 to net 8:vcb_kvco<1> 
Pin 20, from  Instance m9 to net 9:net146 
Pin 21, from  Instance m9 to net 7:vdd 
Instance 6, m1 
Pin 22, from  Instance m1 to net 4:iout 
Pin 23, from  Instance m1 to net 10:vcb_kvco<2> 
Pin 24, from  Instance m1 to net 11:net147 
Pin 25, from  Instance m1 to net 7:vdd 
Instance 7, m6 
Pin 26, from  Instance m6 to net 4:iout 
Pin 27, from  Instance m6 to net 12:vcb_kvco<3> 
Pin 28, from  Instance m6 to net 13:net149 
Pin 29, from  Instance m6 to net 7:vdd 
Instance 8, m7 
Pin 30, from  Instance m7 to net 2:vb 
Pin 31, from  Instance m7 to net 1:vss 
Pin 32, from  Instance m7 to net 14:net148 
Pin 33, from  Instance m7 to net 7:vdd 
Instance 9, m13 
Pin 34, from  Instance m13 to net 7:vdd 
Pin 35, from  Instance m13 to net 1:vss 
Pin 36, from  Instance m13 to net 7:vdd 
Pin 37, from  Instance m13 to net 7:vdd 
Instance 10, xm10 
Pin 38, from  Instance xm10 to net 6:net145 
Pin 39, from  Instance xm10 to net 2:vb 
Pin 40, from  Instance xm10 to net 7:vdd 
Pin 41, from  Instance xm10 to net 7:vdd 
Instance 11, xm8 
Pin 42, from  Instance xm8 to net 9:net146 
Pin 43, from  Instance xm8 to net 2:vb 
Pin 44, from  Instance xm8 to net 7:vdd 
Pin 45, from  Instance xm8 to net 7:vdd 
Instance 12, xm2 
Pin 46, from  Instance xm2 to net 11:net147 
Pin 47, from  Instance xm2 to net 2:vb 
Pin 48, from  Instance xm2 to net 7:vdd 
Pin 49, from  Instance xm2 to net 7:vdd 
Instance 13, xm4 
Pin 50, from  Instance xm4 to net 14:net148 
Pin 51, from  Instance xm4 to net 2:vb 
Pin 52, from  Instance xm4 to net 7:vdd 
Pin 53, from  Instance xm4 to net 7:vdd 
Instance 14, xm5 
Pin 54, from  Instance xm5 to net 13:net149 
Pin 55, from  Instance xm5 to net 2:vb 
Pin 56, from  Instance xm5 to net 7:vdd 
Pin 57, from  Instance xm5 to net 7:vdd 
Instance 15, xm12 
Pin 58, from  Instance xm12 to net 7:vdd 
Pin 59, from  Instance xm12 to net 7:vdd 
Pin 60, from  Instance xm12 to net 7:vdd 
Pin 61, from  Instance xm12 to net 7:vdd 
Instance 16, xi1<3>/m0 
Pin 62, from  Instance xi1<3>/m0 to net 12:vcb_kvco<3> 
Pin 63, from  Instance xi1<3>/m0 to net 15:vc_kvco<3> 
Pin 64, from  Instance xi1<3>/m0 to net 7:vdd 
Pin 65, from  Instance xi1<3>/m0 to net 7:vdd 
Instance 17, xi1<3>/m1 
Pin 66, from  Instance xi1<3>/m1 to net 12:vcb_kvco<3> 
Pin 67, from  Instance xi1<3>/m1 to net 15:vc_kvco<3> 
Pin 68, from  Instance xi1<3>/m1 to net 7:vdd 
Pin 69, from  Instance xi1<3>/m1 to net 7:vdd 
Instance 18, xi1<3>/m2 
Pin 70, from  Instance xi1<3>/m2 to net 12:vcb_kvco<3> 
Pin 71, from  Instance xi1<3>/m2 to net 15:vc_kvco<3> 
Pin 72, from  Instance xi1<3>/m2 to net 7:vdd 
Pin 73, from  Instance xi1<3>/m2 to net 7:vdd 
Instance 19, xi1<3>/m3 
Pin 74, from  Instance xi1<3>/m3 to net 12:vcb_kvco<3> 
Pin 75, from  Instance xi1<3>/m3 to net 15:vc_kvco<3> 
Pin 76, from  Instance xi1<3>/m3 to net 7:vdd 
Pin 77, from  Instance xi1<3>/m3 to net 7:vdd 
Instance 20, xi1<3>/m4 
Pin 78, from  Instance xi1<3>/m4 to net 12:vcb_kvco<3> 
Pin 79, from  Instance xi1<3>/m4 to net 15:vc_kvco<3> 
Pin 80, from  Instance xi1<3>/m4 to net 1:vss 
Pin 81, from  Instance xi1<3>/m4 to net 1:vss 
Instance 21, xi1<3>/m5 
Pin 82, from  Instance xi1<3>/m5 to net 12:vcb_kvco<3> 
Pin 83, from  Instance xi1<3>/m5 to net 15:vc_kvco<3> 
Pin 84, from  Instance xi1<3>/m5 to net 1:vss 
Pin 85, from  Instance xi1<3>/m5 to net 1:vss 
Instance 22, xi1<3>/m6 
Pin 86, from  Instance xi1<3>/m6 to net 12:vcb_kvco<3> 
Pin 87, from  Instance xi1<3>/m6 to net 15:vc_kvco<3> 
Pin 88, from  Instance xi1<3>/m6 to net 1:vss 
Pin 89, from  Instance xi1<3>/m6 to net 1:vss 
Instance 23, xi1<3>/m7 
Pin 90, from  Instance xi1<3>/m7 to net 12:vcb_kvco<3> 
Pin 91, from  Instance xi1<3>/m7 to net 15:vc_kvco<3> 
Pin 92, from  Instance xi1<3>/m7 to net 1:vss 
Pin 93, from  Instance xi1<3>/m7 to net 1:vss 
Instance 24, xi1<2>/m0 
Pin 94, from  Instance xi1<2>/m0 to net 10:vcb_kvco<2> 
Pin 95, from  Instance xi1<2>/m0 to net 16:vc_kvco<2> 
Pin 96, from  Instance xi1<2>/m0 to net 7:vdd 
Pin 97, from  Instance xi1<2>/m0 to net 7:vdd 
Instance 25, xi1<2>/m1 
Pin 98, from  Instance xi1<2>/m1 to net 10:vcb_kvco<2> 
Pin 99, from  Instance xi1<2>/m1 to net 16:vc_kvco<2> 
Pin 100, from  Instance xi1<2>/m1 to net 7:vdd 
Pin 101, from  Instance xi1<2>/m1 to net 7:vdd 
Instance 26, xi1<2>/m2 
Pin 102, from  Instance xi1<2>/m2 to net 10:vcb_kvco<2> 
Pin 103, from  Instance xi1<2>/m2 to net 16:vc_kvco<2> 
Pin 104, from  Instance xi1<2>/m2 to net 7:vdd 
Pin 105, from  Instance xi1<2>/m2 to net 7:vdd 
Instance 27, xi1<2>/m3 
Pin 106, from  Instance xi1<2>/m3 to net 10:vcb_kvco<2> 
Pin 107, from  Instance xi1<2>/m3 to net 16:vc_kvco<2> 
Pin 108, from  Instance xi1<2>/m3 to net 7:vdd 
Pin 109, from  Instance xi1<2>/m3 to net 7:vdd 
Instance 28, xi1<2>/m4 
Pin 110, from  Instance xi1<2>/m4 to net 10:vcb_kvco<2> 
Pin 111, from  Instance xi1<2>/m4 to net 16:vc_kvco<2> 
Pin 112, from  Instance xi1<2>/m4 to net 1:vss 
Pin 113, from  Instance xi1<2>/m4 to net 1:vss 
Instance 29, xi1<2>/m5 
Pin 114, from  Instance xi1<2>/m5 to net 10:vcb_kvco<2> 
Pin 115, from  Instance xi1<2>/m5 to net 16:vc_kvco<2> 
Pin 116, from  Instance xi1<2>/m5 to net 1:vss 
Pin 117, from  Instance xi1<2>/m5 to net 1:vss 
Instance 30, xi1<2>/m6 
Pin 118, from  Instance xi1<2>/m6 to net 10:vcb_kvco<2> 
Pin 119, from  Instance xi1<2>/m6 to net 16:vc_kvco<2> 
Pin 120, from  Instance xi1<2>/m6 to net 1:vss 
Pin 121, from  Instance xi1<2>/m6 to net 1:vss 
Instance 31, xi1<2>/m7 
Pin 122, from  Instance xi1<2>/m7 to net 10:vcb_kvco<2> 
Pin 123, from  Instance xi1<2>/m7 to net 16:vc_kvco<2> 
Pin 124, from  Instance xi1<2>/m7 to net 1:vss 
Pin 125, from  Instance xi1<2>/m7 to net 1:vss 
Instance 32, xi1<1>/m0 
Pin 126, from  Instance xi1<1>/m0 to net 8:vcb_kvco<1> 
Pin 127, from  Instance xi1<1>/m0 to net 17:vc_kvco<1> 
Pin 128, from  Instance xi1<1>/m0 to net 7:vdd 
Pin 129, from  Instance xi1<1>/m0 to net 7:vdd 
Instance 33, xi1<1>/m1 
Pin 130, from  Instance xi1<1>/m1 to net 8:vcb_kvco<1> 
Pin 131, from  Instance xi1<1>/m1 to net 17:vc_kvco<1> 
Pin 132, from  Instance xi1<1>/m1 to net 7:vdd 
Pin 133, from  Instance xi1<1>/m1 to net 7:vdd 
Instance 34, xi1<1>/m2 
Pin 134, from  Instance xi1<1>/m2 to net 8:vcb_kvco<1> 
Pin 135, from  Instance xi1<1>/m2 to net 17:vc_kvco<1> 
Pin 136, from  Instance xi1<1>/m2 to net 7:vdd 
Pin 137, from  Instance xi1<1>/m2 to net 7:vdd 
Instance 35, xi1<1>/m3 
Pin 138, from  Instance xi1<1>/m3 to net 8:vcb_kvco<1> 
Pin 139, from  Instance xi1<1>/m3 to net 17:vc_kvco<1> 
Pin 140, from  Instance xi1<1>/m3 to net 7:vdd 
Pin 141, from  Instance xi1<1>/m3 to net 7:vdd 
Instance 36, xi1<1>/m4 
Pin 142, from  Instance xi1<1>/m4 to net 8:vcb_kvco<1> 
Pin 143, from  Instance xi1<1>/m4 to net 17:vc_kvco<1> 
Pin 144, from  Instance xi1<1>/m4 to net 1:vss 
Pin 145, from  Instance xi1<1>/m4 to net 1:vss 
Instance 37, xi1<1>/m5 
Pin 146, from  Instance xi1<1>/m5 to net 8:vcb_kvco<1> 
Pin 147, from  Instance xi1<1>/m5 to net 17:vc_kvco<1> 
Pin 148, from  Instance xi1<1>/m5 to net 1:vss 
Pin 149, from  Instance xi1<1>/m5 to net 1:vss 
Instance 38, xi1<1>/m6 
Pin 150, from  Instance xi1<1>/m6 to net 8:vcb_kvco<1> 
Pin 151, from  Instance xi1<1>/m6 to net 17:vc_kvco<1> 
Pin 152, from  Instance xi1<1>/m6 to net 1:vss 
Pin 153, from  Instance xi1<1>/m6 to net 1:vss 
Instance 39, xi1<1>/m7 
Pin 154, from  Instance xi1<1>/m7 to net 8:vcb_kvco<1> 
Pin 155, from  Instance xi1<1>/m7 to net 17:vc_kvco<1> 
Pin 156, from  Instance xi1<1>/m7 to net 1:vss 
Pin 157, from  Instance xi1<1>/m7 to net 1:vss 
Instance 40, xi1<0>/m0 
Pin 158, from  Instance xi1<0>/m0 to net 5:vcb_kvco<0> 
Pin 159, from  Instance xi1<0>/m0 to net 18:vc_kvco<0> 
Pin 160, from  Instance xi1<0>/m0 to net 7:vdd 
Pin 161, from  Instance xi1<0>/m0 to net 7:vdd 
Instance 41, xi1<0>/m1 
Pin 162, from  Instance xi1<0>/m1 to net 5:vcb_kvco<0> 
Pin 163, from  Instance xi1<0>/m1 to net 18:vc_kvco<0> 
Pin 164, from  Instance xi1<0>/m1 to net 7:vdd 
Pin 165, from  Instance xi1<0>/m1 to net 7:vdd 
Instance 42, xi1<0>/m2 
Pin 166, from  Instance xi1<0>/m2 to net 5:vcb_kvco<0> 
Pin 167, from  Instance xi1<0>/m2 to net 18:vc_kvco<0> 
Pin 168, from  Instance xi1<0>/m2 to net 7:vdd 
Pin 169, from  Instance xi1<0>/m2 to net 7:vdd 
Instance 43, xi1<0>/m3 
Pin 170, from  Instance xi1<0>/m3 to net 5:vcb_kvco<0> 
Pin 171, from  Instance xi1<0>/m3 to net 18:vc_kvco<0> 
Pin 172, from  Instance xi1<0>/m3 to net 7:vdd 
Pin 173, from  Instance xi1<0>/m3 to net 7:vdd 
Instance 44, xi1<0>/m4 
Pin 174, from  Instance xi1<0>/m4 to net 5:vcb_kvco<0> 
Pin 175, from  Instance xi1<0>/m4 to net 18:vc_kvco<0> 
Pin 176, from  Instance xi1<0>/m4 to net 1:vss 
Pin 177, from  Instance xi1<0>/m4 to net 1:vss 
Instance 45, xi1<0>/m5 
Pin 178, from  Instance xi1<0>/m5 to net 5:vcb_kvco<0> 
Pin 179, from  Instance xi1<0>/m5 to net 18:vc_kvco<0> 
Pin 180, from  Instance xi1<0>/m5 to net 1:vss 
Pin 181, from  Instance xi1<0>/m5 to net 1:vss 
Instance 46, xi1<0>/m6 
Pin 182, from  Instance xi1<0>/m6 to net 5:vcb_kvco<0> 
Pin 183, from  Instance xi1<0>/m6 to net 18:vc_kvco<0> 
Pin 184, from  Instance xi1<0>/m6 to net 1:vss 
Pin 185, from  Instance xi1<0>/m6 to net 1:vss 
Instance 47, xi1<0>/m7 
Pin 186, from  Instance xi1<0>/m7 to net 5:vcb_kvco<0> 
Pin 187, from  Instance xi1<0>/m7 to net 18:vc_kvco<0> 
Pin 188, from  Instance xi1<0>/m7 to net 1:vss 
Pin 189, from  Instance xi1<0>/m7 to net 1:vss 
Start diff pair recognition.19
Diff pair recognized.
