set ::env(PROJECT_NAME) and2_or2
set ::env(DESIGN_TOP) and2_or2
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/and2_or2/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/and2_or2/rtl/and2_or2.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
