# Reading D:/Program Files/modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do UNIT_FINAL_run_msim_rtl_verilog.do
# vmap altera_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/altera_ver 
# Copying D:/Program Files/modelsim/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vmap lpm_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vmap sgate_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vmap altera_mf_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vmap altera_lnsim_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vmap maxii_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sim/verilog_libs/maxii_ver 
# Modifying modelsim.ini
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/ad.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/ad.v 
# -- Compiling module ad
# 
# Top level modules:
# 	ad
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/rcvr.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/down_deal.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/down_deal.v 
# -- Compiling module down_deal
# 
# Top level modules:
# 	down_deal
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/PWM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/PWM.v 
# -- Compiling module PWM
# 
# Top level modules:
# 	PWM
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/pwm_down.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/pwm_down.v 
# -- Compiling module pwm_down
# 
# Top level modules:
# 	pwm_down
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/UNIT_FINAL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/UNIT_FINAL.v 
# -- Compiling module UNIT_FINAL
# 
# Top level modules:
# 	UNIT_FINAL
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/pwm_up.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/pwm_up.v 
# -- Compiling module pwm_up
# 
# Top level modules:
# 	pwm_up
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sign_deal.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/sign_deal.v 
# -- Compiling module sign_deal
# -- Compiling module error
# -- Compiling module alarm
# 
# Top level modules:
# 	sign_deal
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/up_sign.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/up_sign.v 
# -- Compiling module up_sign
# 
# Top level modules:
# 	up_sign
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/send.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/send.v 
# -- Compiling module send
# 
# Top level modules:
# 	send
# End time: 14:39:54 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1 {D:/cpldworks/7820H182_111020_1/7820H182_111020_1/tb_pwm.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:39:54 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cpldworks/7820H182_111020_1/7820H182_111020_1" D:/cpldworks/7820H182_111020_1/7820H182_111020_1/tb_pwm.v 
# -- Compiling module tb_PWM
# 
# Top level modules:
# 	tb_PWM
# End time: 14:39:55 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  tb_pwm
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" tb_pwm 
# Start time: 14:39:57 on Nov 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./UNIT_FINAL_run_msim_rtl_verilog.do PAUSED at line 27
# End time: 14:58:29 on Nov 22,2023, Elapsed time: 0:18:32
# Errors: 1, Warnings: 0
