{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"2.17638",
   "Default View_TopLeft":"1704,3705",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -690 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -690 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -690 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -690 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -690 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 26160 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 26160 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -690 -y 450 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -690 -y 430 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 26160 -y 220 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 26160 -y 200 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 26160 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 26160 -y 60 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 26160 -y 120 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 26160 -y 140 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 26160 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -690 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -690 -y 610 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 26160 -y 100 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 26160 -y 240 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 26160 -y 0 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 26160 -y 260 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 26160 -y 20 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -350 -y 442 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 1770 -y 3796 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 1770 -y -802 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -350 -y 1184 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 1770 -y -1272 -defaultsOSRD
preplace inst feedback_and_generation -pg 1 -lvl 3 -x 6554 -y 1612 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 25947 -y 260 -defaultsOSRD
preplace inst downsampling -pg 1 -lvl 3 -x 6554 -y -230 -defaultsOSRD
preplace inst Memory_IO|axi_sts_register_0 -pg 1 -lvl 2 -x 2090 -y 3966 -defaultsOSRD
preplace inst Memory_IO|axi_cfg_register_0 -pg 1 -lvl 2 -x 2090 -y 4116 -defaultsOSRD
preplace inst Memory_IO|xlconstant_0 -pg 1 -lvl 1 -x 1780 -y 3836 -defaultsOSRD
preplace inst Memory_IO|axis_ram_writer_1 -pg 1 -lvl 2 -x 2090 -y 3796 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -670J 450n
preplace netloc adc_clk_n_i_1 1 0 1 -660J 430n
preplace netloc rst_0_peripheral_aresetn 1 1 2 -130 1792 N
preplace netloc slice_0_dout 1 2 1 2590J -802n
preplace netloc slice_3_dout 1 1 2 -80 -542 2450
preplace netloc pll_0_clk_out1 1 0 4 -640 1104 -150 -220 2660 240 N
preplace netloc slice_1_dout 1 1 2 -90 -552 2410J
preplace netloc const_0_dout 1 0 3 -650 -572 N -572 2420
preplace netloc feedback_combined_0_trig_out 1 3 2 6760 140 26070
preplace netloc adc_dat_a_i_1 1 0 1 -670J 630n
preplace netloc adc_dat_b_i_1 1 0 1 -660J 610n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 4 -100 482 N 482 N 482 26110
preplace netloc Reg_Brakeout_dout4 1 2 1 2540J -842n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 26130 100n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 26080 60n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 26110 120n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 26140 140n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 26100 80n
preplace netloc Core_locked 1 1 3 NJ 462 NJ 462 6800
preplace netloc Core_clk_out2 1 1 3 -140J 442 NJ 442 6770
preplace netloc Core_clk_out3 1 1 3 -110J 452 NJ 452 6790
preplace netloc sts_data_1 1 1 2 -70 -532 2430J
preplace netloc Memory_IO_sts_data1 1 1 2 -60 -562 2440
preplace netloc Reg_Brakeout_Dout9 1 2 1 2520J -682n
preplace netloc Reg_Brakeout_Dout 1 2 1 2530J -722n
preplace netloc Memory_IO_cfg_data 1 1 2 -70 -1042 2460
preplace netloc polynomial_target_1 1 2 1 2470 -642n
preplace netloc input_select2_1 1 2 1 2480 -662n
preplace netloc input_select1_1 1 2 1 2490 -702n
preplace netloc input_select_1 1 2 1 2500 -742n
preplace netloc continuous_output_in_1 1 2 1 2510 -782n
preplace netloc Reg_Brakeout_Dout15 1 2 1 2550 -622n
preplace netloc S_AXIS_CFG_1 1 2 1 2600 -982n
preplace netloc ps_0_FIXED_IO 1 1 4 -170 230 N 230 6750 160 26090
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 -160 402n
preplace netloc ch1_mem_fb_split_M05_AXIS 1 2 1 2640J -1242n
preplace netloc feedback_and_generation_M00_AXIS 1 2 2 2700 -130 6730
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 -170 422n
preplace netloc S_AXIS_CFG2_1 1 2 1 2630 -942n
preplace netloc Reg_Brakeout_M_AXIS4 1 2 1 2560 -922n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 -180 -1292n
preplace netloc Reg_Brakeout_M_AXIS3 1 2 1 2570 -962n
preplace netloc ch1_mem_fb_split_M06_AXIS 1 2 1 2680 -1222n
preplace netloc S_AXIS_RNG2_1 1 2 1 2580 -902n
preplace netloc writer_0_M_AXI 1 0 3 -640 302 -120 472 2410
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 2700 -1342n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 2620J -1302n
preplace netloc feedback_and_generation_M01_AXIS 1 3 1 6780 220n
preplace netloc S_AXIS_ADC2_1 1 2 1 2610 -1282n
preplace netloc ps_0_DDR 1 1 4 -190 220 N 220 6740 150 26120
preplace netloc conv_0_M_AXIS 1 1 3 -60 80 N 80 6740
preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 2690 -1322n
preplace netloc ch1_mem_fb_split_M07_AXIS 1 2 1 2670 -1202n
preplace netloc ch1_mem_fb_split_M04_AXIS 1 2 1 2650J -1262n
preplace netloc Memory_IO|pll_0_clk_out1 1 0 2 NJ 3976 1880
preplace netloc Memory_IO|rst_0_peripheral_aresetn 1 0 2 NJ 3996 1890
preplace netloc Memory_IO|aresetn1_1 1 0 2 1690J 3766 1890
preplace netloc Memory_IO|sts_data_1 1 0 2 NJ 4016 1900
preplace netloc Memory_IO|axi_cfg_register_0_cfg_data 1 2 1 N 4116
preplace netloc Memory_IO|cfg_data1_1 1 0 2 1680J 3746 1900
preplace netloc Memory_IO|axis_ram_writer_1_sts_data 1 2 1 N 3806
preplace netloc Memory_IO|xlconstant_0_dout 1 1 1 NJ 3836
preplace netloc Memory_IO|S_AXIS_1 1 0 2 1670J 3756 N
preplace netloc Memory_IO|S_AXI1_1 1 0 2 NJ 3936 N
preplace netloc Memory_IO|axis_ram_writer_1_m_axi 1 2 1 N 3786
preplace netloc Memory_IO|S_AXI_1 1 0 2 NJ 3776 1870
levelinfo -pg 1 -690 -350 1770 6554 25947 26160
levelinfo -hier Memory_IO * 1780 2090 *
pagesize -pg 1 -db -bbox -sgen -870 -19800 26330 4220
pagesize -hier Memory_IO -db -bbox -sgen 1640 3696 2280 4196
"
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
