

================================================================
== Vivado HLS Report for 'array_addition'
================================================================
* Date:           Tue Feb 18 19:50:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        vivado_hls_examples
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     78|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|  15351|    -|
|Register         |        -|      -|     578|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     578|  15429|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |     29|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |grp_fu_29735_p2  |     +    |      0|  0|  39|          32|          32|
    |grp_fu_29741_p2  |     +    |      0|  0|  39|          32|          32|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  78|          64|          64|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+------+-----------+-----+-----------+
    |    Name    |  LUT | Input Size| Bits| Total Bits|
    +------------+------+-----------+-----+-----------+
    |a_address0  |  2193|        513|   10|       5130|
    |a_address1  |  2193|        513|   10|       5130|
    |ap_NS_fsm   |  2193|        515|    1|        515|
    |b_address0  |  2193|        513|   10|       5130|
    |b_address1  |  2193|        513|   10|       5130|
    |c_address0  |  2193|        513|   10|       5130|
    |c_address1  |  2193|        513|   10|       5130|
    +------------+------+-----------+-----+-----------+
    |Total       | 15351|       3593|   61|      31295|
    +------------+------+-----------+-----+-----------+

    * Register: 
    +-----------+-----+----+-----+-----------+
    |    Name   |  FF | LUT| Bits| Const Bits|
    +-----------+-----+----+-----+-----------+
    |ap_CS_fsm  |  514|   0|  514|          0|
    |reg_29747  |   32|   0|   32|          0|
    |reg_29752  |   32|   0|   32|          0|
    +-----------+-----+----+-----+-----------+
    |Total      |  578|   0|  578|          0|
    +-----------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | array_addition | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | array_addition | return value |
|ap_start    |  in |    1| ap_ctrl_hs | array_addition | return value |
|ap_done     | out |    1| ap_ctrl_hs | array_addition | return value |
|ap_idle     | out |    1| ap_ctrl_hs | array_addition | return value |
|ap_ready    | out |    1| ap_ctrl_hs | array_addition | return value |
|a_address0  | out |   10|  ap_memory |        a       |     array    |
|a_ce0       | out |    1|  ap_memory |        a       |     array    |
|a_q0        |  in |   32|  ap_memory |        a       |     array    |
|a_address1  | out |   10|  ap_memory |        a       |     array    |
|a_ce1       | out |    1|  ap_memory |        a       |     array    |
|a_q1        |  in |   32|  ap_memory |        a       |     array    |
|b_address0  | out |   10|  ap_memory |        b       |     array    |
|b_ce0       | out |    1|  ap_memory |        b       |     array    |
|b_q0        |  in |   32|  ap_memory |        b       |     array    |
|b_address1  | out |   10|  ap_memory |        b       |     array    |
|b_ce1       | out |    1|  ap_memory |        b       |     array    |
|b_q1        |  in |   32|  ap_memory |        b       |     array    |
|c_address0  | out |   10|  ap_memory |        c       |     array    |
|c_ce0       | out |    1|  ap_memory |        c       |     array    |
|c_we0       | out |    1|  ap_memory |        c       |     array    |
|c_d0        | out |   32|  ap_memory |        c       |     array    |
|c_address1  | out |   10|  ap_memory |        c       |     array    |
|c_ce1       | out |    1|  ap_memory |        c       |     array    |
|c_we1       | out |    1|  ap_memory |        c       |     array    |
|c_d1        | out |   32|  ap_memory |        c       |     array    |
+------------+-----+-----+------------+----------------+--------------+

