2025-12-30 21:58:09: Running command: ../../hw-cbmc/hw-cbmc  cmodel/ne_fp_ffp_add_mix.c  rtl/DW01_add_w36.v  rtl/ne_fp_ffp_add_mix.v --module ne_fp_ffp_add_mix --bound 1
2025-12-30 21:58:09: Starting verification...
HW-CBMC version 5.4
Parsing cmodel/ne_fp_ffp_add_mix.c
<command-line>: warning: "__STDC_VERSION__" redefined
<built-in>: note: this is the location of the previous definition
Parsing rtl/DW01_add_w36.v
Parsing rtl/ne_fp_ffp_add_mix.v
Converting
Type-checking Verilog::DW01_add_w36
Type-checking Verilog::ne_fp_ffp_add_mix
Type-checking ne_fp_ffp_add_mix
Mapping variables
mapping `ne_fp_ffp_add_mix.a' to `Verilog::ne_fp_ffp_add_mix.a'
mapping `ne_fp_ffp_add_mix.b' to `Verilog::ne_fp_ffp_add_mix.b'
mapping `ne_fp_ffp_add_mix.mode' to `Verilog::ne_fp_ffp_add_mix.mode'
mapping `ne_fp_ffp_add_mix.z' to `Verilog::ne_fp_ffp_add_mix.z'
Generating GOTO Program
Adding CPROVER library (x86_64)
Removal of function pointers and virtual functions
Partial Inlining
Generic Property Instrumentation
Starting Bounded Model Checking
size of program expression: 686 steps
simple slicing removed 10 assignments
Generated 1 VCC(s), 1 remaining after simplification
Passing problem to propositional reduction
Unwinding transition system Verilog::ne_fp_ffp_add_mix with 2 time frames
General constraints
Initial state
Transition relation
Transition 0->1
Transition 1
Unwinding transition system done
converting SSA
converting constraints
Running propositional reduction
Post-processing
Solving with MiniSAT 2.2.1 with simplifier
15060 variables, 27889 clauses
SAT checker: instance is UNSATISFIABLE
Runtime decision procedure: 0.455s
VERIFICATION SUCCESSFUL
2025-12-30 21:58:09: Verification completed
