<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_sbuf.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_sbuf.v</a>
defines: 
time_elapsed: 0.469s
ram usage: 15644 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_sbuf.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_sbuf.v</a>
module bsg_cache_sbuf (
	clk_i,
	reset_i,
	sbuf_entry_i,
	v_i,
	sbuf_entry_o,
	v_o,
	yumi_i,
	empty_o,
	full_o,
	bypass_addr_i,
	bypass_v_i,
	bypass_data_o,
	bypass_mask_o
);
	localparam [3:0] e_cache_amo_swap = 4&#39;b0000;
	localparam [3:0] e_cache_amo_add = 4&#39;b0001;
	localparam [3:0] e_cache_amo_xor = 4&#39;b0010;
	localparam [3:0] e_cache_amo_and = 4&#39;b0011;
	localparam [3:0] e_cache_amo_or = 4&#39;b0100;
	localparam [3:0] e_cache_amo_min = 4&#39;b0101;
	localparam [3:0] e_cache_amo_max = 4&#39;b0110;
	localparam [3:0] e_cache_amo_minu = 4&#39;b0111;
	localparam [3:0] e_cache_amo_maxu = 4&#39;b1000;
	localparam amo_support_level_none_lp = 1&#39;sb0;
	localparam amo_support_level_swap_lp = amo_support_level_none_lp | (1 &lt;&lt; e_cache_amo_swap);
	localparam amo_support_level_logical_lp = ((amo_support_level_swap_lp | (1 &lt;&lt; e_cache_amo_xor)) | (1 &lt;&lt; e_cache_amo_and)) | (1 &lt;&lt; e_cache_amo_or);
	localparam amo_support_level_arithmetic_lp = ((((amo_support_level_logical_lp | (1 &lt;&lt; e_cache_amo_add)) | (1 &lt;&lt; e_cache_amo_min)) | (1 &lt;&lt; e_cache_amo_max)) | (1 &lt;&lt; e_cache_amo_minu)) | (1 &lt;&lt; e_cache_amo_maxu);
	localparam [5:0] LB = 6&#39;b000000;
	localparam [5:0] LH = 6&#39;b000001;
	localparam [5:0] LW = 6&#39;b000010;
	localparam [5:0] LD = 6&#39;b000011;
	localparam [5:0] LBU = 6&#39;b000100;
	localparam [5:0] LHU = 6&#39;b000101;
	localparam [5:0] LWU = 6&#39;b000110;
	localparam [5:0] LDU = 6&#39;b000111;
	localparam [5:0] SB = 6&#39;b001000;
	localparam [5:0] SH = 6&#39;b001001;
	localparam [5:0] SW = 6&#39;b001010;
	localparam [5:0] SD = 6&#39;b001011;
	localparam [5:0] LM = 6&#39;b001100;
	localparam [5:0] SM = 6&#39;b001101;
	localparam [5:0] TAGST = 6&#39;b010000;
	localparam [5:0] TAGFL = 6&#39;b010001;
	localparam [5:0] TAGLV = 6&#39;b010010;
	localparam [5:0] TAGLA = 6&#39;b010011;
	localparam [5:0] AFL = 6&#39;b011000;
	localparam [5:0] AFLINV = 6&#39;b011001;
	localparam [5:0] AINV = 6&#39;b011010;
	localparam [5:0] ALOCK = 6&#39;b011011;
	localparam [5:0] AUNLOCK = 6&#39;b011100;
	localparam [5:0] AMOSWAP_W = 6&#39;b100000;
	localparam [5:0] AMOADD_W = 6&#39;b100001;
	localparam [5:0] AMOXOR_W = 6&#39;b100010;
	localparam [5:0] AMOAND_W = 6&#39;b100011;
	localparam [5:0] AMOOR_W = 6&#39;b100100;
	localparam [5:0] AMOMIN_W = 6&#39;b100101;
	localparam [5:0] AMOMAX_W = 6&#39;b100110;
	localparam [5:0] AMOMINU_W = 6&#39;b100111;
	localparam [5:0] AMOMAXU_W = 6&#39;b101000;
	localparam [5:0] AMOSWAP_D = 6&#39;b110000;
	localparam [5:0] AMOADD_D = 6&#39;b110001;
	localparam [5:0] AMOXOR_D = 6&#39;b110010;
	localparam [5:0] AMOAND_D = 6&#39;b110011;
	localparam [5:0] AMOOR_D = 6&#39;b110100;
	localparam [5:0] AMOMIN_D = 6&#39;b110101;
	localparam [5:0] AMOMAX_D = 6&#39;b110110;
	localparam [5:0] AMOMINU_D = 6&#39;b110111;
	localparam [5:0] AMOMAXU_D = 6&#39;b111000;
	localparam [3:0] e_dma_nop = 4&#39;b0000;
	localparam [3:0] e_dma_send_fill_addr = 4&#39;b0001;
	localparam [3:0] e_dma_send_evict_addr = 4&#39;b0010;
	localparam [3:0] e_dma_get_fill_data = 4&#39;b0100;
	localparam [3:0] e_dma_send_evict_data = 4&#39;b1000;
	parameter _sv2v_width_data_width_p = 24;
	parameter [_sv2v_width_data_width_p - 1:0] data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_addr_width_p = 24;
	parameter [_sv2v_width_addr_width_p - 1:0] addr_width_p = &#34;inv&#34;;
	parameter _sv2v_width_ways_p = 24;
	parameter [_sv2v_width_ways_p - 1:0] ways_p = &#34;inv&#34;;
	localparam data_mask_width_lp = data_width_p &gt;&gt; 3;
	localparam sbuf_entry_width_lp = ((addr_width_p + data_width_p) + (data_width_p &gt;&gt; 3)) + (ways_p == 1 ? 1 : $clog2(ways_p));
	input clk_i;
	input reset_i;
	input [sbuf_entry_width_lp - 1:0] sbuf_entry_i;
	input v_i;
	output wire [sbuf_entry_width_lp - 1:0] sbuf_entry_o;
	output reg v_o;
	input wire yumi_i;
	output reg empty_o;
	output reg full_o;
	input [addr_width_p - 1:0] bypass_addr_i;
	input bypass_v_i;
	output reg [data_width_p - 1:0] bypass_data_o;
	output reg [data_mask_width_lp - 1:0] bypass_mask_o;
	localparam lg_data_mask_width_lp = ((data_width_p &gt;&gt; 3) == 1 ? 1 : $clog2(data_width_p &gt;&gt; 3));
	wire [(((addr_width_p + data_width_p) + (data_width_p &gt;&gt; 3)) + (ways_p == 1 ? 1 : $clog2(ways_p))) - 1:0] el0;
	wire [(((addr_width_p + data_width_p) + (data_width_p &gt;&gt; 3)) + (ways_p == 1 ? 1 : $clog2(ways_p))) - 1:0] el1;
	reg [1:0] num_els_r;
	reg el0_valid;
	reg el1_valid;
	reg mux1_sel;
	reg mux0_sel;
	reg el0_enable;
	reg el1_enable;
	always @(*)
		case (num_els_r)
			0: begin
				v_o = v_i;
				empty_o = 1;
				full_o = 0;
				el0_valid = 0;
				el1_valid = 0;
				el0_enable = 0;
				el1_enable = v_i &amp; ~yumi_i;
				mux0_sel = 0;
				mux1_sel = 0;
			end
			1: begin
				v_o = 1;
				empty_o = 0;
				full_o = 0;
				el0_valid = 0;
				el1_valid = 1;
				el0_enable = v_i &amp; ~yumi_i;
				el1_enable = v_i &amp; yumi_i;
				mux0_sel = 0;
				mux1_sel = 1;
			end
			2: begin
				v_o = 1;
				empty_o = 0;
				full_o = 1;
				el0_valid = 1;
				el1_valid = 1;
				el0_enable = v_i &amp; yumi_i;
				el1_enable = yumi_i;
				mux0_sel = 1;
				mux1_sel = 1;
			end
			default: begin
				v_o = 0;
				empty_o = 0;
				full_o = 0;
				el0_valid = 0;
				el1_valid = 0;
				el0_enable = 0;
				el1_enable = 0;
				mux0_sel = 0;
				mux1_sel = 0;
			end
		endcase
	always @(posedge clk_i)
		if (reset_i)
			num_els_r &lt;= 2&#39;b00;
		else
			num_els_r &lt;= (num_els_r + v_i) - (v_o &amp; yumi_i);
	wire [(((addr_width_p + data_width_p) + (data_width_p &gt;&gt; 3)) + (ways_p == 1 ? 1 : $clog2(ways_p))) - 1:0] sbuf_entry_in;
	assign sbuf_entry_in = sbuf_entry_i;
	bsg_cache_sbuf_queue #(.width_p(sbuf_entry_width_lp)) sbq(
		.clk_i(clk_i),
		.data_i(sbuf_entry_in),
		.el0_en_i(el0_enable),
		.el1_en_i(el1_enable),
		.mux0_sel_i(mux0_sel),
		.mux1_sel_i(mux1_sel),
		.el0_snoop_o(el0),
		.el1_snoop_o(el1),
		.data_o(sbuf_entry_o)
	);
	wire tag_hit0;
	wire tag_hit0_n;
	wire tag_hit1;
	wire tag_hit1_n;
	wire tag_hit2;
	wire tag_hit2_n;
	wire [(addr_width_p - lg_data_mask_width_lp) - 1:0] bypass_word_addr;
	assign bypass_word_addr = bypass_addr_i[addr_width_p - 1:lg_data_mask_width_lp];
	assign tag_hit0_n = bypass_word_addr == el0[(addr_width_p + (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) - ((addr_width_p - 1) - (addr_width_p - 1)):(addr_width_p + (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) - ((addr_width_p - 1) - lg_data_mask_width_lp)];
	assign tag_hit1_n = bypass_word_addr == el1[(addr_width_p + (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) - ((addr_width_p - 1) - (addr_width_p - 1)):(addr_width_p + (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) - ((addr_width_p - 1) - lg_data_mask_width_lp)];
	assign tag_hit2_n = bypass_word_addr == sbuf_entry_in[(addr_width_p + (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) - ((addr_width_p - 1) - (addr_width_p - 1)):(addr_width_p + (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) - ((addr_width_p - 1) - lg_data_mask_width_lp)];
	assign tag_hit0 = tag_hit0_n &amp; el0_valid;
	assign tag_hit1 = tag_hit1_n &amp; el1_valid;
	assign tag_hit2 = tag_hit2_n &amp; v_i;
	wire [(data_width_p &gt;&gt; 3) - 1:0] tag_hit0x4;
	wire [(data_width_p &gt;&gt; 3) - 1:0] tag_hit1x4;
	wire [(data_width_p &gt;&gt; 3) - 1:0] tag_hit2x4;
	assign tag_hit0x4 = {data_width_p &gt;&gt; 3 {tag_hit0}};
	assign tag_hit1x4 = {data_width_p &gt;&gt; 3 {tag_hit1}};
	assign tag_hit2x4 = {data_width_p &gt;&gt; 3 {tag_hit2}};
	wire [data_width_p - 1:0] el0or1_data;
	wire [data_width_p - 1:0] bypass_data_n;
	wire [(data_width_p &gt;&gt; 3) - 1:0] bypass_mask_n;
	assign bypass_mask_n = ((tag_hit0x4 &amp; el0[(data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)-:(((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) &gt;= (ways_p == 1 ? 1 : $clog2(ways_p)) ? (((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) - (ways_p == 1 ? 1 : $clog2(ways_p))) + 1 : ((ways_p == 1 ? 1 : $clog2(ways_p)) - ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) + 1)]) | (tag_hit1x4 &amp; el1[(data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)-:(((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) &gt;= (ways_p == 1 ? 1 : $clog2(ways_p)) ? (((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) - (ways_p == 1 ? 1 : $clog2(ways_p))) + 1 : ((ways_p == 1 ? 1 : $clog2(ways_p)) - ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) + 1)])) | (tag_hit2x4 &amp; sbuf_entry_in[(data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)-:(((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) &gt;= (ways_p == 1 ? 1 : $clog2(ways_p)) ? (((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) - (ways_p == 1 ? 1 : $clog2(ways_p))) + 1 : ((ways_p == 1 ? 1 : $clog2(ways_p)) - ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) + 1)]);
	bsg_mux_segmented #(
		.segments_p(data_width_p &gt;&gt; 3),
		.segment_width_p(8)
	) mux_segmented_merge0(
		.data0_i(el1[data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))-:((data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) &gt;= ((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p))) ? ((data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) - ((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p)))) + 1 : (((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p))) - (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) + 1)]),
		.data1_i(el0[data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))-:((data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) &gt;= ((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p))) ? ((data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) - ((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p)))) + 1 : (((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p))) - (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) + 1)]),
		.sel_i(tag_hit0x4 &amp; el0[(data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)-:(((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) &gt;= (ways_p == 1 ? 1 : $clog2(ways_p)) ? (((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) - (ways_p == 1 ? 1 : $clog2(ways_p))) + 1 : ((ways_p == 1 ? 1 : $clog2(ways_p)) - ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) + 1)]),
		.data_o(el0or1_data)
	);
	bsg_mux_segmented #(
		.segments_p(data_width_p &gt;&gt; 3),
		.segment_width_p(8)
	) mux_segmented_merge1(
		.data0_i(el0or1_data),
		.data1_i(sbuf_entry_in[data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))-:((data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) &gt;= ((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p))) ? ((data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) - ((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p)))) + 1 : (((data_width_p &gt;&gt; 3) + (ways_p == 1 ? 1 : $clog2(ways_p))) - (data_width_p + ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)))) + 1)]),
		.sel_i(tag_hit2x4 &amp; sbuf_entry_in[(data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)-:(((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) &gt;= (ways_p == 1 ? 1 : $clog2(ways_p)) ? (((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1)) - (ways_p == 1 ? 1 : $clog2(ways_p))) + 1 : ((ways_p == 1 ? 1 : $clog2(ways_p)) - ((data_width_p &gt;&gt; 3) + ((ways_p == 1 ? 1 : $clog2(ways_p)) - 1))) + 1)]),
		.data_o(bypass_data_n)
	);
	always @(posedge clk_i)
		if (reset_i) begin
			bypass_mask_o &lt;= {data_mask_width_lp {1&#39;sb0}};
			bypass_data_o &lt;= {data_width_p {1&#39;sb0}};
		end
		else if (bypass_v_i) begin
			bypass_mask_o &lt;= bypass_mask_n;
			bypass_data_o &lt;= bypass_data_n;
		end
	always @(negedge clk_i)
		if (~reset_i &amp; (num_els_r !== 2&#39;bxx))
			;
endmodule

</pre>
</body>