

================================================================
== Vitis HLS Report for 'store_ap_uint_256_ap_int_8_ap_int_8_32u_s'
================================================================
* Date:           Sun Jun  9 10:52:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    1|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                              |                                                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1_fu_126  |store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1  |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     109|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     289|     133|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     419|    -|
|Register         |        -|     -|     184|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     473|     661|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_32_1_1_U94                                                        |mul_32s_32s_32_1_1                                                 |        0|   3|    0|   20|    0|
    |grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1_fu_126  |store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1  |        0|   0|  289|  113|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                         |                                                                   |        0|   3|  289|  133|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_174_p2   |         +|   0|  0|  71|          64|          64|
    |ap_block_state40      |       and|   0|  0|   2|           1|           1|
    |icmp_ln153_fu_156_p2  |      icmp|   0|  0|  17|          27|           1|
    |icmp_ln160_fu_200_p2  |      icmp|   0|  0|  17|          27|          27|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 109|         120|          94|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  183|         41|    1|         41|
    |ap_done                                   |    9|          2|    1|          2|
    |ap_phi_mux_count_0_lcssa_i_phi_fu_119_p4  |    9|          2|   27|         54|
    |count_0_lcssa_i_reg_115                   |    9|          2|   27|         54|
    |fm_COLS_blk_n                             |    9|          2|    1|          2|
    |fm_ROWS_blk_n                             |    9|          2|    1|          2|
    |m_axi_sparse_data_AWADDR                  |   14|          3|   64|        192|
    |m_axi_sparse_data_AWBURST                 |    9|          2|    2|          4|
    |m_axi_sparse_data_AWCACHE                 |    9|          2|    4|          8|
    |m_axi_sparse_data_AWID                    |    9|          2|    1|          2|
    |m_axi_sparse_data_AWLEN                   |   14|          3|   32|         96|
    |m_axi_sparse_data_AWLOCK                  |    9|          2|    2|          4|
    |m_axi_sparse_data_AWPROT                  |    9|          2|    3|          6|
    |m_axi_sparse_data_AWQOS                   |    9|          2|    4|          8|
    |m_axi_sparse_data_AWREGION                |    9|          2|    4|          8|
    |m_axi_sparse_data_AWSIZE                  |    9|          2|    3|          6|
    |m_axi_sparse_data_AWUSER                  |    9|          2|    1|          2|
    |m_axi_sparse_data_AWVALID                 |   14|          3|    1|          3|
    |m_axi_sparse_data_BREADY                  |   14|          3|    1|          3|
    |m_axi_sparse_data_WVALID                  |    9|          2|    1|          2|
    |outputs_blk_n                             |    9|          2|    1|          2|
    |quant_out_read                            |    9|          2|    1|          2|
    |sparse_data_blk_n_AW                      |    9|          2|    1|          2|
    |sparse_data_blk_n_B                       |    9|          2|    1|          2|
    |sparse_flag                               |    9|          2|    1|          2|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  419|         93|  186|        509|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |  40|   0|   40|          0|
    |ap_done_reg                                                                                |   1|   0|    1|          0|
    |count_0_lcssa_i_reg_115                                                                    |  27|   0|   27|          0|
    |grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln153_reg_217                                                                         |   1|   0|    1|          0|
    |loop_num_reg_205                                                                           |  27|   0|   27|          0|
    |sparse_flag_preg                                                                           |   1|   0|    1|          0|
    |trunc_ln1_reg_221                                                                          |  59|   0|   59|          0|
    |zext_ln150_reg_212                                                                         |  27|   0|   32|          5|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 184|   0|  189|          5|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|quant_out_dout              |   in|  256|     ap_fifo|                                       quant_out|       pointer|
|quant_out_num_data_valid    |   in|    2|     ap_fifo|                                       quant_out|       pointer|
|quant_out_fifo_cap          |   in|    2|     ap_fifo|                                       quant_out|       pointer|
|quant_out_empty_n           |   in|    1|     ap_fifo|                                       quant_out|       pointer|
|quant_out_read              |  out|    1|     ap_fifo|                                       quant_out|       pointer|
|m_axi_sparse_data_AWVALID   |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWREADY   |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWADDR    |  out|   64|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWID      |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWLEN     |  out|   32|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWSIZE    |  out|    3|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWBURST   |  out|    2|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWLOCK    |  out|    2|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWCACHE   |  out|    4|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWPROT    |  out|    3|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWQOS     |  out|    4|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWREGION  |  out|    4|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_AWUSER    |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_WVALID    |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_WREADY    |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_WDATA     |  out|  256|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_WSTRB     |  out|   32|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_WLAST     |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_WID       |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_WUSER     |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARVALID   |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARREADY   |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARADDR    |  out|   64|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARID      |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARLEN     |  out|   32|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARSIZE    |  out|    3|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARBURST   |  out|    2|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARLOCK    |  out|    2|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARCACHE   |  out|    4|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARPROT    |  out|    3|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARQOS     |  out|    4|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARREGION  |  out|    4|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_ARUSER    |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_RVALID    |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_RREADY    |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_RDATA     |   in|  256|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_RLAST     |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_RID       |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_RFIFONUM  |   in|    9|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_RUSER     |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_RRESP     |   in|    2|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_BVALID    |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_BREADY    |  out|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_BRESP     |   in|    2|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_BID       |   in|    1|       m_axi|                                     sparse_data|       pointer|
|m_axi_sparse_data_BUSER     |   in|    1|       m_axi|                                     sparse_data|       pointer|
|outputs_dout                |   in|   64|     ap_fifo|                                         outputs|       pointer|
|outputs_num_data_valid      |   in|    4|     ap_fifo|                                         outputs|       pointer|
|outputs_fifo_cap            |   in|    4|     ap_fifo|                                         outputs|       pointer|
|outputs_empty_n             |   in|    1|     ap_fifo|                                         outputs|       pointer|
|outputs_read                |  out|    1|     ap_fifo|                                         outputs|       pointer|
|p_read                      |   in|   27|     ap_none|                                          p_read|        scalar|
|fm_ROWS_dout                |   in|   32|     ap_fifo|                                         fm_ROWS|       pointer|
|fm_ROWS_num_data_valid      |   in|    2|     ap_fifo|                                         fm_ROWS|       pointer|
|fm_ROWS_fifo_cap            |   in|    2|     ap_fifo|                                         fm_ROWS|       pointer|
|fm_ROWS_empty_n             |   in|    1|     ap_fifo|                                         fm_ROWS|       pointer|
|fm_ROWS_read                |  out|    1|     ap_fifo|                                         fm_ROWS|       pointer|
|fm_COLS_dout                |   in|   32|     ap_fifo|                                         fm_COLS|       pointer|
|fm_COLS_num_data_valid      |   in|    2|     ap_fifo|                                         fm_COLS|       pointer|
|fm_COLS_fifo_cap            |   in|    2|     ap_fifo|                                         fm_COLS|       pointer|
|fm_COLS_empty_n             |   in|    1|     ap_fifo|                                         fm_COLS|       pointer|
|fm_COLS_read                |  out|    1|     ap_fifo|                                         fm_COLS|       pointer|
|sparse_flag                 |  out|    1|      ap_vld|                                     sparse_flag|       pointer|
|sparse_flag_ap_vld          |  out|    1|      ap_vld|                                     sparse_flag|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 40 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.83ns)   --->   "%p_read_1 = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %p_read"   --->   Operation 42 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 43 [1/1] (1.88ns)   --->   "%outputs_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %outputs"   --->   Operation 43 'read' 'outputs_read' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.83ns)   --->   "%fm_COLS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %fm_COLS"   --->   Operation 45 'read' 'fm_COLS_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.83ns)   --->   "%fm_ROWS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %fm_ROWS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:140->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 47 'read' 'fm_ROWS_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %quant_out, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %sparse_data, void @empty_15, i32 0, i32 0, void @empty_6, i32 32, i32 0, void @empty_26, void @empty_27, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (3.42ns)   --->   "%mul_ln150 = mul i32 %fm_COLS_read, i32 %fm_ROWS_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:150->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 50 'mul' 'mul_ln150' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%loop_num = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul_ln150, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:150->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 51 'partselect' 'loop_num' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i27 %loop_num" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:150->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 52 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.02ns)   --->   "%icmp_ln153 = icmp_eq  i27 %loop_num, i27 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 53 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.body.lr.ph.i, void %for.end.i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 54 'br' 'br_ln153' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %p_read_1, i5 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i32 %shl_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 56 'zext' 'zext_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.08ns)   --->   "%add_ln153 = add i64 %outputs_read, i64 %zext_ln153" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 57 'add' 'add_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln153, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 58 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i59 %trunc_ln1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 59 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sparse_data_addr = getelementptr i256 %sparse_data, i64 %sext_ln153" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 60 'getelementptr' 'sparse_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i64 %sparse_data_addr, i32 %zext_ln150" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 61 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.45ns)   --->   "%call_ln153 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_153_1, i256 %sparse_data, i59 %trunc_ln1, i27 %loop_num, i256 %quant_out" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 63 'call' 'call_ln153' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln153 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_153_1, i256 %sparse_data, i59 %trunc_ln1, i27 %loop_num, i256 %quant_out" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 64 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 65 [36/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 65 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 66 [35/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 66 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 67 [34/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 67 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 68 [33/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 68 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 69 [32/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 69 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 70 [31/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 70 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 71 [30/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 71 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 72 [29/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 72 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 73 [28/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 73 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 74 [27/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 74 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 75 [26/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 75 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 76 [25/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 76 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 77 [24/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 77 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 78 [23/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 78 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 79 [22/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 79 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 80 [21/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 80 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 81 [20/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 81 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 82 [19/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 82 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 83 [18/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 83 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 84 [17/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 84 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 85 [16/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 85 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 86 [15/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 86 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 87 [14/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 87 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 88 [13/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 88 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 89 [12/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 89 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 90 [11/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 90 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 91 [10/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 91 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 92 [9/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 92 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 93 [8/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 93 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 94 [7/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 94 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 95 [6/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 95 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 96 [5/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 96 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 97 [4/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 97 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 98 [3/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 98 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 99 [2/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 99 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 100 [1/36] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 100 'writeresp' 'empty_52' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 101 [1/1] (0.42ns)   --->   "%br_ln160 = br void %for.end.i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 101 'br' 'br_ln160' <Predicate = (!icmp_ln153)> <Delay = 0.42>
ST_40 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln160)   --->   "%count_0_lcssa_i = phi i27 %loop_num, void %for.body.lr.ph.i, i27 0, void %entry"   --->   Operation 102 'phi' 'count_0_lcssa_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%icmp_ln160 = icmp_eq  i27 %count_0_lcssa_i, i27 %loop_num" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 103 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit, void %if.then.i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:160->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 104 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_flag, i1 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:162->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 105 'write' 'write_ln162' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_40 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln163 = br void %store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:163->/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 106 'br' 'br_ln163' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_40 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:55]   --->   Operation 107 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ quant_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sparse_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_ROWS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fm_COLS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sparse_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000]
p_read_1          (read          ) [ 00000000000000000000000000000000000000000]
outputs_read      (read          ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000]
fm_COLS_read      (read          ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000]
fm_ROWS_read      (read          ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000]
mul_ln150         (mul           ) [ 00000000000000000000000000000000000000000]
loop_num          (partselect    ) [ 01111111111111111111111111111111111111111]
zext_ln150        (zext          ) [ 00100000000000000000000000000000000000000]
icmp_ln153        (icmp          ) [ 01111111111111111111111111111111111111111]
br_ln153          (br            ) [ 01111111111111111111111111111111111111111]
shl_ln            (bitconcatenate) [ 00000000000000000000000000000000000000000]
zext_ln153        (zext          ) [ 00000000000000000000000000000000000000000]
add_ln153         (add           ) [ 00000000000000000000000000000000000000000]
trunc_ln1         (partselect    ) [ 00111000000000000000000000000000000000000]
sext_ln153        (sext          ) [ 00000000000000000000000000000000000000000]
sparse_data_addr  (getelementptr ) [ 00011111111111111111111111111111111111111]
empty             (writereq      ) [ 00000000000000000000000000000000000000000]
empty_51          (wait          ) [ 00000000000000000000000000000000000000000]
call_ln153        (call          ) [ 00000000000000000000000000000000000000000]
empty_52          (writeresp     ) [ 00000000000000000000000000000000000000000]
br_ln160          (br            ) [ 00000000000000000000000000000000000000000]
count_0_lcssa_i   (phi           ) [ 00000000000000000000000000000000000000001]
icmp_ln160        (icmp          ) [ 00000000000000000000000000000000000000001]
br_ln160          (br            ) [ 00000000000000000000000000000000000000000]
write_ln162       (write         ) [ 00000000000000000000000000000000000000000]
br_ln163          (br            ) [ 00000000000000000000000000000000000000000]
ret_ln55          (ret           ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="quant_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sparse_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fm_ROWS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_ROWS"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fm_COLS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sparse_flag">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_flag"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_153_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="27" slack="0"/>
<pin id="78" dir="0" index="1" bw="27" slack="0"/>
<pin id="79" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="outputs_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="fm_COLS_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_COLS_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="fm_ROWS_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_ROWS_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_writeresp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="27" slack="1"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_52/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln162_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln162/40 "/>
</bind>
</comp>

<comp id="115" class="1005" name="count_0_lcssa_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="27" slack="39"/>
<pin id="117" dir="1" index="1" bw="27" slack="39"/>
</pin_list>
<bind>
<opset="count_0_lcssa_i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="count_0_lcssa_i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="27" slack="39"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="39"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0_lcssa_i/40 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="256" slack="0"/>
<pin id="129" dir="0" index="2" bw="59" slack="2"/>
<pin id="130" dir="0" index="3" bw="27" slack="2"/>
<pin id="131" dir="0" index="4" bw="256" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mul_ln150_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln150/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="loop_num_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="27" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loop_num/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln150_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="27" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln153_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="27" slack="0"/>
<pin id="158" dir="0" index="1" bw="27" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="39"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shl_ln_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="27" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln153_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln153_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="59" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="7" slack="0"/>
<pin id="185" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln153_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="59" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln153/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sparse_data_addr_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_data_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln160_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="27" slack="0"/>
<pin id="202" dir="0" index="1" bw="27" slack="39"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/40 "/>
</bind>
</comp>

<comp id="205" class="1005" name="loop_num_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="27" slack="2"/>
<pin id="207" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="loop_num "/>
</bind>
</comp>

<comp id="212" class="1005" name="zext_ln150_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln150 "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln153_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="39"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="221" class="1005" name="trunc_ln1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="59" slack="1"/>
<pin id="223" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="sparse_data_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="256" slack="3"/>
<pin id="229" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="sparse_data_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="70" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="72" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="74" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="140"><net_src comp="88" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="94" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="142" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="76" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="82" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="204"><net_src comp="119" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="142" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="215"><net_src comp="152" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="220"><net_src comp="156" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="180" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="230"><net_src comp="193" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sparse_data | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
	Port: sparse_flag | {40 }
 - Input state : 
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : quant_out | {3 4 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : sparse_data | {}
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : outputs | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : p_read | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : fm_ROWS | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : fm_COLS | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : sparse_flag | {}
  - Chain level:
	State 1
		loop_num : 1
		zext_ln150 : 2
		icmp_ln153 : 2
		br_ln153 : 3
		zext_ln153 : 1
		add_ln153 : 2
		trunc_ln1 : 3
	State 2
		sparse_data_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		count_0_lcssa_i : 1
		icmp_ln160 : 2
		br_ln160 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                Functional Unit                               |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1_fu_126 |    0    |   604   |    51   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                               add_ln153_fu_174                               |    0    |    0    |    71   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                               icmp_ln153_fu_156                              |    0    |    0    |    17   |
|          |                               icmp_ln160_fu_200                              |    0    |    0    |    17   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                               mul_ln150_fu_136                               |    3    |    0    |    20   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|          |                              p_read_1_read_fu_76                             |    0    |    0    |    0    |
|   read   |                            outputs_read_read_fu_82                           |    0    |    0    |    0    |
|          |                            fm_COLS_read_read_fu_88                           |    0    |    0    |    0    |
|          |                            fm_ROWS_read_read_fu_94                           |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
| writeresp|                             grp_writeresp_fu_100                             |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                           write_ln162_write_fu_107                           |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                loop_num_fu_142                               |    0    |    0    |    0    |
|          |                               trunc_ln1_fu_180                               |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                               zext_ln150_fu_152                              |    0    |    0    |    0    |
|          |                               zext_ln153_fu_170                              |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                 shl_ln_fu_162                                |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                               sext_ln153_fu_190                              |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                              |    3    |   604   |   176   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| count_0_lcssa_i_reg_115|   27   |
|   icmp_ln153_reg_217   |    1   |
|    loop_num_reg_205    |   27   |
|sparse_data_addr_reg_227|   256  |
|    trunc_ln1_reg_221   |   59   |
|   zext_ln150_reg_212   |   32   |
+------------------------+--------+
|          Total         |   402  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_100 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_100 |  p1  |   2  |  256 |   512  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   514  ||  0.854  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   604  |   176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   402  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |  1006  |   185  |
+-----------+--------+--------+--------+--------+
