# ç›®æ¨™
1. å»ºç«‹uvm sequenceï¼Œä½¿ç”¨UVM macros & methodså»ºç«‹stimulus
2. å®šç¾©sequencerè©²åŸ·è¡Œå“ªäº›sequence
3. èªªæ˜ UVM æ¨¡æ“¬çµæŸçš„æ©Ÿåˆ¶ï¼šObjectionï¼ˆç•°è­°ï¼‰æ©Ÿåˆ¶


---

## 1. ä»‹ç´¹Sequence

### ä¸€ã€ä»€éº¼æ˜¯Sequence?
- æ˜¯Transactionçš„é›†åˆï¼Œä¸¦æœƒå‚³é€çµ¦DUT
- ç‚ºä»€éº¼éœ€è¦sequence? é€šå¸¸testæœƒåœ¨transaction levelé€²è¡Œï¼Œä½†åƒ…æ†‘å–®ä¸€transactionç„¡æ³•æ‡‰ç”¨high levelæ¸¬è©¦ï¼Œéœ€è¦ä¸€é€£ä¸²æœ‰é †åºçš„transactionæ‰èƒ½é”æˆ
- Sequenceæ‡‰è©²è¢«è¨­è¨ˆæˆreusableï¼Œæ–¹ä¾¿å…¶ä»–é©—è­‰è€…å»¶ä¼¸ or reuse

### äºŒã€Sequenceæ¶æ§‹
![image](https://github.com/user-attachments/assets/d2ebc401-d307-4c12-9dc0-ec75b51d8c37)
1. å®£å‘Š : å¾uvm_sequence extendsä¾†çš„ï¼Œtransaction typeå¿…é ˆæŒ‡å®šç‚ºyapp_packet
2. è¨»å†Š : ä½¿ç”¨`uvm_object_utils(<class name>)
3. constructor : ä½¿ç”¨newï¼Œ`ä½†åªæœ‰æŒ‡å®šname`
4. body : åœ¨åœ–ä¸­çš„uvm_infoæ˜¯ç”¨ä¾†print messageç”¨çš„ï¼Œé€™æ˜¯sequenceçš„ä¸»è¦æµç¨‹ï¼Œuvm_doæ˜¯å¸¸ç”¨çš„UVMå·¨é›†ï¼Œ`ç”¨ä¾†ç”¢ç”Ÿ&é€å‡ºtransaction`ï¼Œç¬¬ä¸€ç­†æ˜¯éš¨æ©Ÿpacket : uvm_do(req)ï¼Œç¬¬äºŒç­†æ˜¯å¼·åˆ¶addr == 0
![image](https://github.com/user-attachments/assets/e80c6ee9-108b-406a-8eec-67a5787454f8)

### ä¸‰ã€uvm_do
æ‘˜è¦ï¼Œå¯¦éš›é‹ä½œäº†å“ªäº›æµç¨‹ :
1. create : ç”¨factoryè‡ªå‹•åˆ†é…å»ºç«‹reqï¼Œä¹Ÿå°±æ˜¯transaction item
2. Wait : sequencerç­‰driverèªªéœ€è¦è³‡æ–™äº†æ‰é€
3. Randomize : æœƒèˆ‡classå…§çš„constraintçµåˆ
4. Transfer : sequenceræŠŠitemå‚³çµ¦driverçš„seq_item_port
5. Wait done : sequenceræœƒç­‰driverå‘¼å«`item_done()`æ‰ç¹¼çºŒå¾€ä¸‹åŸ·è¡Œ

å¯¦éš›é‹è¡Œæµç¨‹ : 
![image](https://github.com/user-attachments/assets/21217e0a-f122-4772-aa88-9d165d398e18)
|æ­¥é©Ÿ|åç¨±|èªªæ˜|å°æ‡‰æ–¹æ³•|
|---|---|---|---|
|1ï¸âƒ£|	creation|	ä½¿ç”¨ factory å»ºç«‹ transaction å¯¦ä¾‹ï¼Œè¨­å®š parent èˆ‡ sequencer|	`create()`
|2ï¸âƒ£|	synchronize|	ç­‰å¾… sequencer ç™¼å‡º get_next_item() è«‹æ±‚ï¼ˆè¡¨ç¤º driver éœ€è¦ itemï¼‰|	`start_item()`
|3ï¸âƒ£|pre_do hook|	å‘¼å« pre_do() æ–¹æ³•ï¼ˆå¯ä»¥å®¢è£½åŒ–è¡Œç‚ºï¼‰|	â€”
|4ï¸âƒ£|	randomization|	å° item åšéš¨æ©ŸåŒ–`æ˜¯é‡å°transactionè£é¢çš„è®Šæ•¸åšrandï¼Œä¸æœƒé‡å°sequenceå…§çš„è®Šæ•¸åšrand`ï¼Œè‹¥å¤±æ•—æœƒç™¼å‡ºè­¦å‘Š	|`randomize()`
|5ï¸âƒ£|	mid_do hook|	éš¨æ©ŸåŒ–å¾Œï¼Œé€å‡ºå‰å¯åœ¨æ­¤é€²ä¸€æ­¥ä¿®æ”¹ item|	â€”
|6ï¸âƒ£|	send & wait|	å°‡ item å‚³çµ¦ driverï¼Œä¸¦ç­‰å¾…åŸ·è¡ŒçµæŸ|	`finish_item()`
|7ï¸âƒ£|	post_do hook|	driver åŸ·è¡ŒçµæŸå¾Œå‘¼å«ï¼Œå¯ä½œç‚ºå¾Œè™•ç†|	â€”

ğŸ”¹ pre_do(bit is_item)
åœ¨ éš¨æ©ŸåŒ–ä¹‹å‰åŸ·è¡Œ

é€šå¸¸ç”¨æ–¼ï¼šåˆå§‹åŒ–æ¬„ä½ã€æ¸…é™¤å‰ä¸€ç­†è³‡æ–™ç­‰

âš  æ³¨æ„ï¼šé€™æ˜¯ taskï¼Œè‹¥åŸ·è¡Œæ™‚é–“éä¹…æœƒå½±éŸ¿ TLM æ™‚åº

ğŸ”¹ mid_do(uvm_sequence_item this_item)
åœ¨ randomize ä¹‹å¾Œã€é€å‡ºä¹‹å‰ åŸ·è¡Œ

å¯ç”¨ä¾†ï¼šæª¢æŸ¥éš¨æ©Ÿçµæœã€åŠ è¨»æ™‚é–“æˆ³ã€æ”¹è®ŠæŸäº›æ¬„ä½å…§å®¹

ğŸ”¹ post_do(uvm_sequence_item this_item)
åœ¨ item_done() è¢« driver å‘¼å«ä¹‹å¾Œ åŸ·è¡Œ

å¯ç”¨ä¾†ï¼šè¨˜éŒ„ logã€çµ±è¨ˆ coverageã€æ¸…é™¤ temporary data

### ä¸‰ã€explicit flow (å–ä»£uvm_do)
ä½¿ç”¨ uvm_do å·¨é›†é›–ç„¶ç°¡æ½”ï¼Œä½†æœ‰æ™‚å€™ä½ å¯èƒ½æœƒå¸Œæœ›åœ¨æ¯å€‹æ­¥é©Ÿä¸­æ’å…¥å®¢è£½é‚è¼¯ï¼Œé€™æ™‚å°±å¯ä»¥ç”¨ã€Œé¡¯å¼å¯«æ³•ã€ä¾†é”æˆåŒæ¨£çš„åŠŸèƒ½ï¼Œè€Œä¸”æ§åˆ¶åŠ›æ›´é«˜ã€‚
uvm_doå„ªé»æ˜¯ä¸€è¡Œæå®šï¼Œä½†é›£ä»¥å®¢è£½åŒ–æµç¨‹ã€‚ä½†explicit flowå¯ä»¥è‡ªå·±æ§åˆ¶ã€‚
```systemverilog
virtual task body();
  req = yapp_packet::type_id::create("req");   // ç­‰åŒæ–¼ uvm_do çš„ step 1ã€‚é€™é‚Šè¦æ³¨æ„objectä¸éœ€è¦å‚³å…¥thisï¼Œåªæœ‰componentæ‰è¦
  start_item(req);                             // ç­‰åŒæ–¼ uvm_do çš„ step 2~3
  ok = req.randomize() with {addr == 0;};      // ç­‰åŒæ–¼ uvm_do çš„ step 4
  finish_item(req);                            // ç­‰åŒæ–¼ uvm_do çš„ step 5~7
endtask
```
![image](https://github.com/user-attachments/assets/23e96801-7101-433c-849d-ad713b7d8b1a)

### å››ã€Additional `uvm_do Macros
|å·¨é›†åç¨±|åŸ·è¡Œæ­¥é©Ÿ|ç‰¹æ€§èªªæ˜|ä½¿ç”¨æ™‚æ©Ÿ|
|---|---|---|---|
|`uvm_do(req)|æ­¥é©Ÿ 1 ~ 7ï¼ˆå…¨éƒ¨ï¼‰|æœ€å®Œæ•´ï¼Œä¸€éµå®Œæˆå»ºç«‹ã€éš¨æ©ŸåŒ–ã€å‚³é€èˆ‡å®Œæˆç­‰å¾…|è¦æ±‚å¿«é€Ÿå®Œæˆtransactionæµç¨‹|
|`uvm_do_with(req, {...})|	æ­¥é©Ÿ 1 ~ 7ï¼ˆå…¨éƒ¨ï¼‰ï¼Œä½†åŠ ä¸Š `constraint æ¢ä»¶`|åŠ å…¥é¡å¤–æ¢ä»¶é™åˆ¶çš„ç‰ˆæœ¬ï¼ˆrandomize with {}ï¼‰|è¦æ±‚å¿«é€Ÿå®Œæˆäº¤æ˜“æµç¨‹|
|`uvm_create(req)|åªåšæ­¥é©Ÿ 1ï¼ˆå»ºç«‹ï¼‰|å¯ä»¥ä¹‹å¾Œæ‰‹å‹•æ§åˆ¶é€å‡ºæˆ–éš¨æ©ŸåŒ–|æƒ³æ‰‹å‹•æ’å…¥å‰è™•ç†é‚è¼¯ã€æˆ–é¿å…éš¨æ©ŸåŒ–|
|`uvm_send(req)|æ­¥é©Ÿ 2 ~ 3, 5 ~ 7ï¼ˆä¸åš randomizeï¼‰|å·²æ‰‹å‹•å®Œæˆ randomize æˆ–è³‡æ–™å›ºå®šæ™‚ä½¿ç”¨|æƒ³æ‰‹å‹•æ’å…¥å‰è™•ç†é‚è¼¯ã€æˆ–é¿å…éš¨æ©ŸåŒ–|
|`uvm_rand_send(req)|æ­¥é©Ÿ 2 ~ 7ï¼ˆå« randomizeï¼‰|è‹¥ä½ å·²æ‰‹å‹•å»ºç«‹ reqï¼Œå¯ä»¥ç”¨é€™å€‹é€å‡º|è‡ªå·±è™•ç† randomizeï¼Œä½†ä»éœ€ sequencer ç®¡ç†é€å‡ºèˆ‡ç­‰å¾…|
|`uvm_rand_send_with(req, {...})|æ­¥é©Ÿ 2 ~ 7ï¼Œä¸”å¸¶é™åˆ¶æ¢ä»¶|æ‰‹å‹•å»ºç«‹ + é™„åŠ éš¨æ©Ÿæ¢ä»¶é€å‡º|æƒ³çµåˆæ‰‹å‹•å»ºç«‹ + éš¨æ©Ÿé™åˆ¶|

å¯¦éš›èªæ³•ä½¿ç”¨:
ç¯„ä¾‹1.
```systemverilog
`uvm_do(req)
`uvm_do_with(req, {addr == 0;})

`uvm_create(req)
`uvm_send(req)

`uvm_rand_send(req)
`uvm_rand_send_with(req, {addr inside {[0:15]};})
```

ç¯„ä¾‹2.  
![image](https://github.com/user-attachments/assets/2d50c2d1-09b2-4eb5-8947-d1b97fbbfccb)

---
## 2. å®šç¾©Sequencerä¸­çš„sequenceåŸ·è¡Œ
è¦å¦‚ä½•æ±ºå®šrunå“ªäº›Sequence / ä»€éº¼æ™‚å€™è·‘sequence?
1. run phaseæœ‰default_sequence
2. ä½¿ç”¨test classä¾†åŸ·è¡Œ
3. ä½¿ç”¨Sequence library

### 1. Run Phase Default Sequence
ä½¿ç”¨uvm_config_wrapper (é€™åœ¨ch7æœ‰ä»‹ç´¹éï¼Œè¨­å®šsequenceåˆ°æŸå€‹sequencerçš„phase)ï¼Œæœƒè®“ä¸€å€‹ç‰¹å®šsequenceè‡ªå‹•åœ¨æŸå€‹phaseå•Ÿå‹•ï¼Œå¦‚æ­¤ä¸€ä¾†ä¸ç”¨æ‰‹å‹•å‘¼å«start() / start_item()
1. default_sequenceæ˜¯è®“sequenceè‡ªå‹•åœ¨æŸå€‹phaseè¢«åŸ·è¡Œçš„è¨­å®šæ–¹æ³•
2. é€éuvm_config_dbæˆ–uvm_config_wrapperè¨­å®š
3. å¯ä»¥æŒ‡å®šphase : main_phaseã€run_phaseã€reset_phase
4. é€šå¸¸åœ¨test level (ä¸Šå±¤level)è¨­å®šæ–¼build phase
![image](https://github.com/user-attachments/assets/72275dbf-d487-4409-beb7-ca01bd5343ab)

è¨»: uvm_config_wrapperæ˜¯é€é`typedef uvm_config_db#(uvm_object_wrapper) uvm_config_wrapper;` ä¾†çš„

### 2. ä½¿ç”¨test classä¾†åŸ·è¡ŒSequence
1. éœ€è¦test classè£¡é¢createï¼Œæœƒåœ¨build phaseéšæ®µç”Ÿæˆsequenceï¼Œ`éœ€å‚³å…¥Parentè®“config_dbå¯ä»¥ä½œç”¨ï¼Œå„˜ç®¡æ˜¯object`
2. connect phaseå¿…é ˆé€£æ¥sequencerçš„handle
3. run phaseå¿…é ˆè®“æŒ‡å®šçš„sequence startèµ·ä¾†ï¼Œseq.start(seqr)
![image](https://github.com/user-attachments/assets/7bc0b42b-7884-4665-9bfc-6a576d1a8136)

## è£œå……
å°é¦¬èªª : æ­¤ç¨®test classï¼Œå¯ä»¥æŒ‡å®šåœ¨æŸä¸€phase(æ¯”å¦‚main phase)ï¼Œç„¶å¾Œå†æ‰“sequenceï¼Œæœƒæ¯”default sequenceæ›´æœ‰å½ˆæ€§

|default sequence| test class|
|---|---|
|![image](https://github.com/user-attachments/assets/dd867f9d-f2ca-4191-9659-b2d458eec40d)|![image](https://github.com/user-attachments/assets/7dfb8619-79e9-4d54-943a-99a2450378f2)|

//ä»¥ä¸‹å¯åˆª
1. ä¸€å®šè¦åœ¨test levelæ‰èƒ½å®£å‘Šseqr, seq? ä¸èƒ½åœ¨envå…ˆå®£å‘Š?
A: Sequenceræœƒæ”¾agent/envä¸­ï¼Œä½œç‚ºcomponentçµæ§‹çš„ä¸€éƒ¨åˆ†ã€‚sequenceæœƒæ”¾åœ¨testæˆ–virtual sequenceä¸­  
2. create sequenceä¸€å®šå¾—åœ¨super.build_phaseå‰å—? ç‚ºä»€éº¼?
A: super.build_phase() å¯èƒ½æœƒåš config_db::set()
UVM çš„å»ºæ§‹é †åºæ˜¯ ç”±ä¸Šè€Œä¸‹ã€ç”± test å»å»º envï¼Œå†å»º agentï¼Œå†å»º sequencer...
åœ¨æŸäº›å±¤ç´šçš„ componentï¼ˆå¦‚ base_test æˆ– envï¼‰è£¡ï¼Œå¯èƒ½æœƒä½¿ç”¨ uvm_config_db::set() å»å‚³éè¨­å®šçµ¦ sequenceã€‚
è‹¥ä½ åœ¨ super.build_phase() ä¹‹å¾Œæ‰ create() ä½ çš„ sequenceï¼Œé‚£éº¼é‚£äº› config è¨­å®šæ—©å°±å·²ç¶“å®Œæˆï¼Œä½†ä½ çš„ sequence é‚„æ²’å»ºç«‹ï¼Œè‡ªç„¶ä¹Ÿç„¡æ³•æ¥æ”¶åˆ°é€™äº›è¨­å®šã€‚
3. ç‚ºä»€éº¼ç›´åˆ°connect_phaseåœ¨è¦æŠŠsequencerçš„handleæŒ‡å®šå¥½ï¼Œè€Œä¸æ˜¯åœ¨build_phaseå°±æŒ‡å®šå¥½?
A: UVM æ¶æ§‹è¨­è¨ˆä¸Šå°±æ˜¯å¸Œæœ›ã€Œæ‰€æœ‰ handle æŒ‡å®šèˆ‡é€£æ¥å‹•ä½œã€æ”¾åœ¨ connect_phase è™•ç†ã€‚
4. æ‰€ä»¥åœ¨run_phaseé‚„å¾—æŒ‡å®šsequenceåšrandomizeï¼Œå¯ä»¥ä¸åšrandomizeç„¶å¾Œè®“sequenceè£¡é¢è‡ªå·±è·‘bodyï¼Œè®“ä»–randomizeå°±å¥½?
A: æ˜¯çš„ï¼Œä½ å¯ä»¥ä¸åœ¨ run_phase æ‰‹å‹• randomize()ï¼Œè®“ sequence è£¡çš„ body() è‡ªå·±è·‘ randomize() æ˜¯å¯è¡Œçš„ï¼Œå‰ææ˜¯ä½ åœ¨ body() ä¸­çœŸçš„æœ‰å¯« randomize() çš„é‚è¼¯ã€‚


## 3. èªªæ˜ UVM æ¨¡æ“¬çµæŸçš„æ©Ÿåˆ¶ï¼šObjectionï¼ˆç•°è­°ï¼‰æ©Ÿåˆ¶
Objecttionæ˜¯ä¸€å€‹UVMçš„åŒæ­¥æ§åˆ¶æ©Ÿåˆ¶ï¼Œç”¨ä¾†æ±ºå®šè©²ä¸è©²çµæŸä¸€å€‹Run Phase

ä¸‹åœ–èªªæ˜
raiseï¼šsequence é–‹å§‹ï¼Œé˜»æ­¢ run_phase çµæŸ
dropï¼šsequence åŸ·è¡Œå®Œï¼Œæ”¾æ‰‹è®“ run phase å¯ä»¥çµæŸ
drain timeï¼šæœ€å¾Œä¸€å€‹ drop å¾Œæœƒç­‰ä¸€å°æ®µæ™‚é–“ï¼ˆå¯è¨­ï¼‰å†çµæŸ
stop calledï¼šUVM é–‹å§‹æº–å‚™çµæŸ
stop executedï¼šçœŸçš„é—œé–‰æ¨¡æ“¬

ç¤ºæ„åœ–
![image](https://github.com/user-attachments/assets/85390075-4be2-42a7-813a-e4422468a1e7)

## 3.1 Objectionèªæ³• (objection method)
```systemverilog
raise_objection(<object>, <description>, <count>);
drop_objection(<object>, <description>, <count>);
```
*descriptionæ˜¯ä¸€ç¨®stringï¼Œç”¨ä¾†trace & debug

### 1. Objection handling
ç›®å‰æœ‰ä¸‰ç¨®æ–¹å¼åŸ·è¡Œobjection handling
1. test class handle
2. default sequence
3. another sequence

#### 1. test class objection
test objectionï¼Œæœƒåœ¨`run phase`è£¡é¢ä½¿ç”¨objection method
![image](https://github.com/user-attachments/assets/e7b92e5d-0a8c-42dd-bc44-40bfc39abc07)

#### 2. Sequence objection
sequence objectionï¼Œæœƒåœ¨body()è£¡é¢ä½¿ç”¨ï¼Œæœƒæ­é…starting_phaseä¾†ä½¿ç”¨
æœƒç¢ºèªstarting_phaseæ˜¯å¦ç‚ºnull? å¦‚æœsequenceæ˜¯ç”±teståŸ·è¡Œçš„(seq.start())ï¼Œstarting_phaseå°±æœƒç‚ºnullï¼Œå°±ç„¡æ³•åœ¨sequenceå…§ä½¿ç”¨objectionã€‚
å¦‚æœæ˜¯ç”¨uvm_config_db::setï¼Œé€™ç¨®å°±æ˜¯default sequenceï¼Œå°±ä¸æœƒæ˜¯nullã€‚  
![image](https://github.com/user-attachments/assets/0c65c752-e298-43f3-9cf7-6ca7c122741d)



ä½¿ç”¨ç¯„ä¾‹: æ³¨æ„ä¸æ˜¯æ‰€æœ‰Sequenceéƒ½è¦raise objection
```systemverilog
task body();
  `uvm_info("SEQ", "Start", UVM_LOW);
  starting_phase.raise_objection(this);

  repeat (10) `uvm_do(req);

  starting_phase.drop_objection(this);
  `uvm_info("SEQ", "Finished", UVM_LOW);
endtask
```

#### 3. Efficient Sequence Objections
åœ¨Pre/Post bodyä½¿ç”¨Objectionï¼Œçµ±ä¸€è™•ç†objection

#### 4. æ³¨æ„
raise objectionä¸èƒ½åŠ å…¥æ¶ˆè€—æ¨¡æ“¬æ™‚é–“çš„æ•˜è¿°ï¼Œå¦å‰‡æœ‰å¯èƒ½ç„¡æ³•èµ·ä½œç”¨
![image](https://github.com/user-attachments/assets/d8e62ca0-be0b-43e5-839c-f3b9927db001)

