--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml sameer_in_mem.twx sameer_in_mem.ncd -o sameer_in_mem.twr
sameer_in_mem.pcf -ucf constraintFile.ucf

Design file:              sameer_in_mem.ncd
Physical constraint file: sameer_in_mem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    2.251(R)|   -0.365(R)|clk_BUFGP         |   0.000|
rx_in       |    3.934(R)|   -0.373(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
block_read_out   |    9.428(R)|clk_BUFGP         |   0.000|
data_out<0>      |   16.420(R)|clk_BUFGP         |   0.000|
data_out<1>      |   15.945(R)|clk_BUFGP         |   0.000|
data_out<2>      |   16.986(R)|clk_BUFGP         |   0.000|
flag_out         |    9.339(R)|clk_BUFGP         |   0.000|
hsync            |    8.534(R)|clk_BUFGP         |   0.000|
rd_uart_out      |    9.588(R)|clk_BUFGP         |   0.000|
read_addr_out<0> |    6.591(R)|clk_BUFGP         |   0.000|
read_addr_out<1> |    6.589(R)|clk_BUFGP         |   0.000|
read_addr_out<2> |    6.591(R)|clk_BUFGP         |   0.000|
read_addr_out<3> |    6.591(R)|clk_BUFGP         |   0.000|
read_addr_out<4> |    6.591(R)|clk_BUFGP         |   0.000|
read_addr_out<5> |    6.577(R)|clk_BUFGP         |   0.000|
read_addr_out<6> |    6.577(R)|clk_BUFGP         |   0.000|
read_addr_out<7> |    6.582(R)|clk_BUFGP         |   0.000|
read_addr_out<8> |    6.588(R)|clk_BUFGP         |   0.000|
vsync            |    8.223(R)|clk_BUFGP         |   0.000|
write_addr_out<0>|    8.617(R)|clk_BUFGP         |   0.000|
write_addr_out<1>|    8.617(R)|clk_BUFGP         |   0.000|
write_addr_out<2>|    8.343(R)|clk_BUFGP         |   0.000|
write_addr_out<3>|    8.671(R)|clk_BUFGP         |   0.000|
write_addr_out<4>|    9.380(R)|clk_BUFGP         |   0.000|
write_addr_out<5>|    8.616(R)|clk_BUFGP         |   0.000|
write_addr_out<6>|    9.233(R)|clk_BUFGP         |   0.000|
write_addr_out<7>|    9.408(R)|clk_BUFGP         |   0.000|
write_addr_out<8>|    9.004(R)|clk_BUFGP         |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.890|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 01 13:41:39 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 134 MB



