================================================================================ 
Commit: 473396484a35fc5497b47d7c4bb660c7d2076a87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3163.01
Change-Id: Ic74dab3d7c1f1316b093479e4265a4fca355fa5c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ed06e99375293c82fffaf8a3506996bc6195b3c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:24 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Integrate GOP V1037
Change-Id: I45c8dcb588edf5da450e1bbb2bd7cc104ef85882


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 3e37e74eaa21b769b31b7c243a2305dae9c2cf46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Apr 15 19:50:24 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f8f3c03a55b864cfff891868d78eed79a49ca0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:21 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Platform gets stuck at pc 0080 during boot. If the boot is successful, it is stable for sometime but then next reboots cause the board to be stuck at pc 0080 frequently
Root cause:
Memory Clean input parameter is set by latest IFWI versions, therefore Memory Scrub is executed in Cold and Fast flow
Current Memory Scrub function executes MRH commands before MRC Restore Training values task in Fast/Warm flow causing failure to MRH timeout
Change:
Update MRC Call table to execute MrcEccClean for Memory Scrub after MrcRestoreTrainingValues in Warm and Fast flow
Impacted Platform: TGL
Merging "Commit:I93467ae4ed3da6d03f4e422e8c66206c6b94cda9" needed from MRC_Dev (0.6.7.25 version) to complete the fix in Tigerlake-Master
Change-Id: Ifad80c77090e92d0832bda45f8d2d1bec81325e8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 36cc26f8da2a433dadd22124a1ed6895eb236ac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Apr 15 19:05:00 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f99fa14084862213e995235c1475521716ca2051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:18 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Normal Mode failed if IBECC is enabled
Root Cause: STALL_DRAIN_STRUCT.sr_state remains 1 in normal mode function, due to Memory Scrubbing enable refresh_enable
Change: Save refresh_enable before setting to 1 and restore it back at the end of MrcEccClean
Change-Id: I93467ae4ed3da6d03f4e422e8c66206c6b94cda9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 856a7e5491b12fbbcd1bc1805f528a07865dfe60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I42683ff57bf65b60cfb3f2f01f2e2bbbd70cb3bf


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b83e62f7d16619b32dc4316c7db6a94dcb2d47be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3163_00
Change-Id: I068815f8faed6c74a642f383c4cf9e2720b218c4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 97215842c13b9970f5bd1dd10b04a11245f9ea9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Apr 15 01:07:00 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6dde975b615180b666ff5852f196f18615219d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:12 2020 -0700 
-------------------------------------------------------------------------------- 

Description: SUT fails to boot on warm reset/fastboot flow
Change: Putting back safe mode setting.
Change-Id: I8bcd2f03ac3b9c25b84f26824de0bc6c3c2440e2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 7978e5bad0a5905d9492acb48113e21a173c9ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:11 2020 -0700 
-------------------------------------------------------------------------------- 
Description: [MRC] SUT fails to boot
Solution: Increased the register array size.
Impacted Platform: TGL
Change-Id: I749eb96ec6e160ebc2afe40ca7b6c52df2e7dbf5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: c4c462c93a7c3c3d68bdff0f5fbb1dcd65258976 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:09 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update tags for IPClean compliance
- Fixing  tag not matching IPClean compliance
Change-Id: I9333548508a5a515af2935cf502203cc8e155660


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: 46eba738f4d074b6ea351391b52a9ded68ae01b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update TGL-B0 Microcode
TigerLake B0 Unified (uCode+Punit) Production Patch 0x20
Change-Id: Idd7fae9d80c4e9d58c768239d69ca23466a80566


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: beea3e1c907a0c8a1844bcda73e921784403902b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\PeiThcInitLib; THC stops power-gating after few S0ix cycles
- D0i2 setting happens regardless of THC disabled/enabled state.
Change-Id: I15b67aced4b83990a3fe5e32e5111487e91fc979


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 1824e3a993f9f083a649ccf83e1f287966091583 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I41e4fb99b64c896d91552fab6dc4a5631aa73dad


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5150beb75ef478b19b83962a22c8ba11da8e2a9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3162_00
Change-Id: I63c63415344875f8f132dd5f9e9e047f3843002a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4b1f44377e6a81e027bfbced6563add291c2145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:02 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Set PEG Port Tpower_on to 50us
Impacted platforms: TGL
Change-Id: I4947a64b201e41c3a96d6e0adeb99b587ee5763f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: f298d9721230ae8b08d227525e8bfe02bc34fb32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSataLib: Clear Automatic Partial to Slumber Transitions (APST)
- Setting ABAR + 24h[2] to 0b
Change-Id: Ie88ff2b7b95da5a893f4111b67042f6c6389d0a5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 86867a027f305b0389897aadc389423dc714ba03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Bluetooth does not enumerate after WARM RESET
Toggle survivability bit u2ub_survivability_reg1 [0] = 1'b0 --> 1'b1 --> 1'b0 to request rosc_aon_clock after warm reset in BIOS
Change-Id: I1decbbcc3417c94c8a9fe6d9d39f5510056aae4c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 46c93bff71371e32b3ceda902346752cc0bc452a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][SCT] Fail item in DriverModelTest\AdapterInformationProtocolTest
Implement error handling of SetInfo function in AdapterInformationProtocol.
Change-Id: I9064dbe6d7a84e81bff19d66cd43806c05df54cd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c

================================================================================ 
Commit: 00448ae50b62cb67446dccf32246ebc67a8b2fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Ie3c2d2afb401e706c846ede597ca519361215609


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7612920d4e34837134638007259f623f05736100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3161_00
Change-Id: Iac2b43cbe915908062ed82d9cd8793a0eceb527a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40ca4319c4a535bfcb06db466946f9f6a4a580cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:52 2020 -0700 
-------------------------------------------------------------------------------- 
FspPk/Upd/FspsUpd; Changing UART policy defaults.
- Disabling additional UARTs by default - for cross PCH compliance
Change-Id: I506571d983931c39cad8e9fe783bda24f92525b1


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 91cb94965b9226a43c70213340b82cc306ced5f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:51 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Correction for assert while setting system time for 2LM device.
Change-Id: I4d65541cedff98a575fe7f6e10adee60def37b60


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxCommands.c

================================================================================ 
Commit: 40a481709c24babd2b9d753cc65a5171f4cda4c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:49 2020 -0700 
-------------------------------------------------------------------------------- 
Description: DMI controller is nacking the block request on Pkgc6 entry.
Impact Platforms: TGL
Change-Id: I019e6bca1e4c3b91e3eb42935f99a22a00a92b2b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c1ff6b2db18efd76fba57702b7006a81714ac857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:48 2020 -0700 
-------------------------------------------------------------------------------- 
Board name for TGL Y LP5 is showing up as ICL
Change-Id: I62eecdb3aa8959d9bfcc1df755cf1399d29d06bd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 16f06ceb9786da9adcd59e6d0af9a1c919582cec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:46 2020 -0700 
-------------------------------------------------------------------------------- 
Missing ASL methods to support RTD3 for Peg60 and Peg10
Enable PcdTglHRvpRtd3TableEnable to install Rtd3 ACPI tables
Update RTD3 GPIOs
Change-Id: I82199624d03f9bfdb74d7dc2570108d9836b4308


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 2556b5ecd760250a39d0e2c4cc672732f806c8fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:45 2020 -0700 
-------------------------------------------------------------------------------- 
Remove virtual battery support in TGL-H
There is no virtual battery usage case on TGL-H,
so just remove the virtual battery support in PCDBatteryPresent
for TGL-H.
Change-Id: Ida68b4d3d8ccfe0fb822403eb9e4c18dc7f6d3fd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: e03c7bff661fc2747090396b5415ca0dd0f32de5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Comment update to Workaround regarding CSME measurements
Comment update to Workaround regarding CSME measurements.
Change-Id: I932cfbba628830e74f10f16e8cc4065e0d957900


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: 99c73f564434bceece6573232910707b1e964050 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I564e2d987bec7e1ee0e41c4869d5473501e6a5bc


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f9de2f98466f3dfb115c79de0c55b9c49699852e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster
Change-Id: I204aa2abc9c51e5fa89964fa3b9f6637654bca0b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1f300f36d32e631c57a5d5fb26540aed814b77e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3157_00
Change-Id: I6c5bd9e9db30554e6d13e1fcdd406f001ed7c10c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e390516b3433d8b29f879d8c48db373ead86371b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:38 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: System does not wake from S3/S4 with magic packet using Foxville LAN AiC
Added Test menu option to support Wake On Lan for Foxville Lan
Change-Id: Ib6006ec51f808cd3a6d033d32ab08b30e3c7f7d4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 1204a7695250e830075f097c69caf568b333d27d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sun Apr 12 04:30:03 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a4ddf52919bdb74d38af2ef0d09ba187c4cf0e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:35 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconePkg/Pch/Acpi/PchPcie.asl: Removed _DSD definiton for Storage D3 enable
Having _DSD for storage on all RootPorts is unwanted, and caused ACPI failiures:
"CreateNameSpaceObject: object already exist"
on devices that actually do support it.
Change-Id: Ie42b08c8211ec1cf6192eaecf6cb3d6ca4acf72f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl

================================================================================ 
Commit: bfd3b8dbff066a07f43e962e051f100d316c0905 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:33 2020 -0700 
-------------------------------------------------------------------------------- 
Description: BIOS shall support PRMRR_VALID_CONFIG values for TGL (2XMC support).
Number of MCs available, PRMRR size should be programmed in PRMRR MASK.
MRC has the capability to detect the available MCs.
Solution: Changed to 2MC and update the PRMRR Size programming for BSP.
BIOS Change is to use the PRMRR Mask value programmed in BSP and update the same for all AP's
Change-Id: I9d4dea2d9ff56a4e4560d3c44a918ad5062bdce3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 28dfff53f077336aed15bf930658ad9ee1a5da2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] BIOS shall support PRMRR_VALID_CONFIG values for TGL (2XMC support)
Change-Id: I71305c576b992e2ceb5e8646476bcc007ca24d16


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: 19d12b1a1c2e002229dbbd18329f94155cef73bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Enable VT-d set options per phase - phase 3
EnableVtd - Enabled
LocalX2ApicAvailable - Disabled
DmaControlGuarantee - Enabled
VtdIgdEnable - Enabled
VtdIpuEnable - Enabled
VtdIopEnable - Enabled
VtdItbtEnable- Enabled
D3ColdEnable - Enabled (enabled in phase 3 for B0, Ax remains disabled)
TbtVtdBaseSecurity - Enabled
ControlIommu - Disabled (will be enabled in phase 4)
Change-Id: I3ec133d2cc20f54dbb5fe82cd61bc965ea34a1c6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e7207ea8b1277db85e1028697ced705c9e018d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I1dc0ae6d8a079847b9d515b0d86fa364299f1e7e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 58a00e207a56a23ec7af33804e98599e40a5212f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] TGLMaster Replace tab characters with two spaces and trim trailing white space
Change-Id: I7e87cdb99db69582cbddb3faa3922e0870d67ed9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: b9a009707d431067b29fc45f891dcd8a4d416a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3156_00
Change-Id: I0a597c2346015097ec0ae6f90476570e758f90f3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d690a17c561a6d10143ed4b37e4796895a7dd568 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Apr 11 02:44:54 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae1c449fd258e00952372c84327f8d83582b2ad5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Fix Ipclean code issues
Change-Id: Iaaa85d3bb5fdbf8de9ffe7b9ea69c09499de5b98


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 85860da4311bf7a93faecf8f050f391e0735e53c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fix FOM Control Policy Option in BIOS.
Impacted platforms: TGL
Change-Id: I2a3768b4237cadfd4e4d5f8a8e997e19d5103026


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 1732564cfe82d76e2324675ba3dc38309c6f2602 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update TGL-B0 Microcode
TigerLake B0 Unified (uCode+Punit) Production Patch 0x1E.
Change-Id: Id1655b36e3938ed6e5a3bf4b46f1aa7c210c66bd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: abd887d245a8354fce25063e66b7268dd32a3310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Ib51624b16fd749c719532ff8e0a846cf8f6bfeb2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8a896d4520f64948aeb3aac4d9311e978761f3e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3155_00
Change-Id: I1e2034e9df63daeb23ca78d6ca0d9f6e059b11ef


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9761bec3c752d2e11fe87b5e608817b10cc80638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate Latest Gop 1036
Change-Id: I6f22885b4b58408db10202f70c884aa8fc7a4666


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin

================================================================================ 
Commit: 4aff2d5bd3ef81a260ed55f508c1951950e1e146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I1ae526e78649a2f7070861c3ee52690248a1e5fe


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 60cff9bbc8b547d6193bba8d61649051a45b0699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3154_00
Change-Id: I87441113bd73a1c9a1a079a3c6f7a0f55565cd50


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ae22389733c8167c00c3b6f0993878a291b0320 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:09 2020 -0700 
-------------------------------------------------------------------------------- 
Remove code in System Agent IPs
Change-Id: Ie264b9c26b495b6ef220b01746bfa439408d5f1d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: a8a9cd8d6695ea1490468c1b047b0b4a8ee869d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:07 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL-GCS] 4 Unknown Device Yellow Bangs with BIOS 2527.18
Implementation of power meter for Tiger Lake GCS
Change-Id: I4140fa1f6b2ba1a660429ce8920db11567df7e95


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 793ffabf9e967d8d61c42b4ee115212e51c5ecbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I46cad3552c1c54040ecb867c870263f8fa9b7326


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ecf29a8424e7c1efcdf8aa5ad675d8c40980d256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3153_00
Change-Id: Id12c442b3fd3df15ba3367051f0458c990408ed5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc6301cf5105017eb5a01e86dc1b7f5747d1e01c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:03 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Enable CPU PCIe ClkReq messaging with new Virtual wire mapping values
Change-Id: I014bdb2ba69a2e504c58f58d0aafa1c5e6e47ad6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: df77b59066fdb67901d1f42a70f1c7897fd85683 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] PEG11 and PEG12 are disabled during boot
Change-Id: Ia2f9dbfb8ce4df5216b5844a0e47b3442007680d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 90c3c0c6dc24ab155030fc16d74ba0e82a32b8a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Populating CPU M.2 slot, cause system to hang.
Change-Id: Ibe09dab5146309460908e78929fd2a157b11bc08


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 69ca5f270c9e22464e495192579a21dd4fa651c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:58 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix DMI PEG FIA programming in BIOS blocking PKGC states,
Impact Platforms: TGL
Change-Id: Ib47ecd2e1a9ee63ce57021c72733abe3b48cb3d4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf

================================================================================ 
Commit: 4eef0127b839df9296d362a5432f041ef7506e16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:57 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver;[THC][BIOS] ThcDriver  - Lack of support for PCH gen specific Device Id.
- Added missing device id to THC driver
Change-Id: I888406d36857a4d93cf5ec0d17e3687dad5eed22


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegsVer1.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: f3cb38cf68b518e5820dd1eedf6c2cbf22b2e426 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:55 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix BSOD issue while boot to OS.
Change-Id: I01d812cae4fa4665e97400b7ad31f22d0b6379a9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c

================================================================================ 
Commit: e2052f2d2b1d33c436d794bd1bd8fd1ed711a02e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:54 2020 -0700 
-------------------------------------------------------------------------------- 
TGL B0 microcode update
TigerLake B0 Unified (uCode+Punit) Production Patch 0x1C.
Change-Id: Ife0d827a1b4b1a757a55168683ece21075e0bc11


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1a800c852b9b6d30890a2fcf7e87d6be52e008df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I9e6a1bf5aeeba1d6ef19e532a4dd92d75ebb731f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 27162aa184aa51f4192bb279d80299461c93bfec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3152_00
Change-Id: Iccd9ee30d081fa5c85e095ba7ecf28e617b334be


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1745b2c28d03646afd75b727079d1acdccfb10aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:48 2020 -0700 
-------------------------------------------------------------------------------- 
Bluetooth: Sweyntooth-[BT-11178] Invalid L2cap fragment
This fix is some advance threat other than explained
in sweytooth document. Conside if the Total PDU lenght received
is 7 bytes (7 - 4) which leads to threat. This patch resolves
it
Change-Id: I22811d2158c3276a526ee2453af758661c175186


-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c

================================================================================ 
Commit: df93e88613b0593efeed2821eb6c77e9739d97e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Code fix for Workaround for HW bug regarding CSME measurements
Code fix for checking both HECI1_HERS.ERV and HECI1_ENH_HERS.ERC
bits to determine that the CSME measurement is ready.
Change-Id: Idd51047a16d98a9cf1412d8c6156bbf1486d0edc


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: fbcb30f2f2930a9b6dd6a5dcb8fc661e90086a3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:45 2020 -0700 
-------------------------------------------------------------------------------- 
[DG1] Setting the MB down bits in PCON offset in the OpRegion
Change-Id: I4ed4a4f156002e97baf4b1cd2390480e719005c5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegionInit.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 21488a9da549fc40330ff102c921a4fd03166d62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove PCH stepping check from PMC crash log flow.
Remove PCH stepping check.
Change-Id: Ic961dfea02c51fda97183a1e8dd04136a6ad2033


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: c1a5ddbee0dd8d05eeefaa08b01fb7901d90c6ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID 3151.01
Change-Id: I1e6045564757baeaf32e09b09de4cc6fb314e9dd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7b7f94f8fe3a44f60ab8c7ca464dfb8f76d7a5fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]:BSOD(VIDEO TDR FAILURE ) observed while waking from S3
Solution: Disable IGD/IPU PMR before hand over to OS
Change-Id: I426edb0f3eda127e9704fd1288b2e2a4ec379e50


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: 73f46932ebc00eac74232e514a8577c9f50980f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:38 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: CPU turbo disabled
Change-Id: I2e487c81514b5cbcda87de9f2d807d67adad9056


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 8aa56264132a15bfaec99e2260bba45c390bffac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]: Fix PEG Link hang/drops/speed change due to dropped CLKREQ.
Impact Platforms: TGL
Change-Id: I431469e013cedeb2e4b65dbbcba253c020b5f880


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 92e9a26590ac27976244c772f85221c1cd9686b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I981a01d8b4593e9e7189977f5a83cd6b62d155e2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 559a11717d82b15a32fc30262e3e3ca7cb412d55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3151_00
Change-Id: I1a94154760bea5583430e0c303551ac300ec46d6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db870ba5e5986acc72a013e8dc257a8ad243db1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:32 2020 -0700 
-------------------------------------------------------------------------------- 
[CAVS] BIOS programming for 8T mode not set correctly on the Audio controller
8T mode is default and POR mode for TGL B0.
Change-Id: I34f7bff6a8ec466657a448bb8ced9b429341537f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 513446937bf14bca9bc16326ce0a5f10d7d1655a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-GCS] BIOS setup option change request for remote TGL-GCS
State after G3 value change to 0
Change-Id: I61ebec8c36c929a3380339988604596c0b2c8a66


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 488d4af834a20260f40def04c1522ae0e4d867a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [Corp][PM]After configure to Me disable DID message disable  the platform can't boot to full responsive OS
Issue: IOM FW is not loaded if Dram Init Done command is not sent, and it causes system hang at IomReadyCheck.
Resolution: Discuss with CSME team, we agree to move SendDidMsg setup option to TestMenu to prevent misused.
Impacted: All TGL projects.
Change-Id: I6d15fc2b93baa608ba228741f9d26c19c91c8d74


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiMePolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/MeSetup.hfr
TigerLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: 6c909a6b4036bf69265a600a3c996b23ad0b8ad2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Prevent assume Intel EC asl for non-Intel EC design - re-submit
Use PcdEcEnable/PcdEcPresent(ECON) to isolate all Intel EC ASL references.
Change-Id: I2c7f6ee2e81361e32f30112c2b0df21f3628e286


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcieDg1.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c

================================================================================ 
Commit: 147b5281da8da3fd017d9b11bb25739b8ff56fa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:25 2020 -0700 
-------------------------------------------------------------------------------- 
Revert the GraphicsPlatformPolicyPpi implementation for GetVbtData
Recommendation is to use previous platform solution.
Change-Id: Ice4d8a2cf5df8a41a3ff221525f364324a8ed27c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: b1ec2a3956fdca7a6d1edcf649de778bc241ce96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I6ff6ae128c68b28f8c4da99d53b3c7437f0aba23


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0f4650acdce174c5ee63b4add74e1a6dc2f69425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster
Change-Id: I65ece5564a9b8d5b42e769c9cb54330974eaa88d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 91db606cfe8c75750be893c110c934b5ff821c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3147_00
Change-Id: I0f5ac4ed4651c879a863ec3f9f36606d95093f09


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e39c89d7e2777defc17548dfc744910db1a69cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I85944715e4ced9f53fbb1186f682bea510f17998


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b3470329a96ed4ea9125210a4bfb5480465ccb9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3146_00
Change-Id: Ifc4c4b4f50e4068e8314644bb389f9fa62a9a434


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 98402d51bf84cd75715679eec6591bec01850ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:15 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/DxeTelemetryAcpiLib: Remove unnecessary variable init
Remove the initialization of variable "MotherBoardHealth" in
PtdtStatusCodeListenerDxe(), this variable will be provided by MotherBoard
Health driver, which is not included in TigerLake Platform, thus
SetMotherBoardVariable() will not be called.
Change-Id: I943453927508206e42ebdb0f1874a7ad5a5c8d96


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: 2582d937cc643ad86bf83a4201e18f2dff798387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:14 2020 -0700 
-------------------------------------------------------------------------------- 
Pre-BIOS NPK tracing for customer platform
CSME early trace is enabled pre BIOS since TGL-LP B0 and TGP-H and derivatives, BIOS needs to disable it for S0ix regardless TH is enabled or not.
Change-Id: Ifcc8683ee56c6cdb415613e33070cd4670136795


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c

================================================================================ 
Commit: 5bb444112084a0eaa4061448673bd8a0d7a52ee5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:12 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiMultiBoardPreMemLib: Move variable patch table notify in Board detect
This commit moves the variable patch table notify registration
in Board detection phase so that variables patching can happen
as soon as Setup default variable HOB is created.
Change-Id: Ia0b0d55961d0e95cded19d72b3274d5b98ee341f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: 9ad56d5472491dc115a9766fb7f3ff351e0fa99c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:11 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/bld: Fix build time check logic on ACM alignment
Build time check to parse flash map FDFs and make sure
PcdFlashFvFirmwareBinariesOffset meets 128kB ACM alignment
didn't support the case the FDF has multiple entries of
PcdFlashFvFirmwareBinariesOffset with if/else.
This commit adds the support for checking all the entries of
PcdFlashFvFirmwareBinariesOffset in a FDF. As the execution line
verifies every PcdFlashFvFirmwareBinariesOffset one by one,
environment variables FLASH_BASE_ADDRESS and
FIRMWAREBINARIES_FV_ADDRESS take Delayed Expansion support.
Change-Id: I719521c6e1668e035cd18c6a2db07db3c7c3126a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/bld.bat

================================================================================ 
Commit: df07108037121a7ded8389a1213d787b958edc0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:09 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/bld.bat: Output active flash map FDF in build error
This commit makes the active flash map FDF file name output
at console on build error. This should help to get the
active flash map file visible and helps developers to
be aware which flash map file needs to be adjusted.
Change-Id: I6c781e3f079ec1373a15a7653c02d92eec4b81b7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/bld.bat

================================================================================ 
Commit: cdc4f05b394b10d65dbee371a9ae4682fcc66344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Ax Microcode 0x68
Change-Id: I3471499b4d4bf01cdc6b71215dd85f8b30c9e923


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 946ce05862efbb44dbcede30bcbb58e274e8a9e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Ic7b871e8d83e99589181829ce261f594e46e0273


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b7a48f63409b25c2605631bbd1145f819b2aea71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3145_00
Change-Id: Iccc5afde0c26853284ce76abc8d4dc2b01a74f40


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 568af12277f111558b0752c7308e56b36af8924e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:03 2020 -0700 
-------------------------------------------------------------------------------- 
Accessing PCI configure space via ECAM in ACPI op-region in order to access the device while executing all ACPI power management methods
Changed the access method from PCI to system memory
Change-Id: I0cbb6ef852ab8e7fd94efb09af676c33d448f392


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl

================================================================================ 
Commit: 763c4d415fafe2858110aefe8101c9d1507cc425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Whitelist/Blacklist flexibility for OEM.
When 'PcdDgrPolicyOverride' is TRUE, Looking for bitmap files in FV and
loading then instead of default. When both or any one of bitmap file is
not available in FV then load its corresponding default white list settings.
Change-Id: I792075a81b666cdb73de924569abd5f421dfe06b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e38cf32e86a2803e8c90d809eeb12171e9cd2e7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO]: Wrong offset of VGPIO_0_PADCFGLOCK
PadLock register offset changed from 0x9C to 0xAC
Change-Id: I2a51158a1470dc19c7d0a490715c2d9e56b72efd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h

================================================================================ 
Commit: 46de56cba29f5a023b75b8845db3609f63ec870a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:58 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Add 200ms delay between _OFF & _ON methods to support SSD drive power-off requirements for ACPI D3 cold flows
Added 200ms delay between PIN_OFF and PIN_ON to give enough time for 3.3V rail to power off during D3cold flows.
Change-Id: If043ea083c7db24f6d9558f2eec59d3cf1887b06


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: cf267b46e7af029e58d695a77e88712541878cf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]- Added DEKEL support DEKEL 
Change-Id: I51f0fd4a8edc6838ebc1b4cded64d347b389e83b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 9254246d57387162268297336c9e2076ae392be5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add support to control SMRAM State Save.
Change-Id: Iae444213d2e396c5861cede7ecf69e76f3e9df0f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc

================================================================================ 
Commit: 022b19807b5c17ef1f2edb9d7a8e32f2ad2e77ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:54 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BTEN default should be 0
Since BT_EN is defaulted to 1'b1, BIOS needs to toggle the BT_EN (vGPIO_0 programming) from 1 --> 0 --> 1 for the BT device to connect.
Change-Id: I09298d22dede8d95776e09863c34ae8466a9baa3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c

================================================================================ 
Commit: 54d4bbe9e2cec2a0ca28e128c2875f785177bf4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Updated MrcVersion.h and ReleaseNotes
Change-Id: Ic468534424a737123b32309f759b8c21d147d134


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5d25db1227d5297b9186c04d29df448b4b13046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Apr 2 01:29:25 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d6adff3bee593a2b48f3715eae6d2e871c8f5e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]: LP4 hang with CPGC test_busy=1 at ECT during LP4 SAGV enabling
Change-Id: I21ef4bfd122614e972aac275f3e0eb37a4607890


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8eba073c0ee75456aadac32a930d0a64f148333b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Apr 1 22:56:14 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c540e889458afbfb9621c5210eb46ce079602d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Per-bit RMT doesn't handle DDR4 PDA mode TxVref correctly
Solution: Adding PDA programming for DDR4 and TxVref after clean up call at the end of MrcGetMarginBit() function.
Change-Id: I913e6c22cb937035ca0e6942546103b95a9e0d57


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 60658f9e0081412ec76c82a0b0fa48600f608742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:45 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Apr 1 19:29:48 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dbf35026742ba9d99a35517bdb5d16603cadaae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Tx Rank Mux Delays were never mapped in the HAL for LPDDR.
Change-Id: I0c513bc7304f8d3c8fb2f974a673d75e911a3076


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 42744bf0a3ca39e02ec7d27f5fa5e6816ace54d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 31 19:45:25 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f30d1522dc6ade51a1433bba28c83ba2ed3db2b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]  Moved qos/qos2/qos3 to SaveDataCommonPerMc to properly save/restore.
Change-Id: I8f0917f1df605066a6f548c9b38448929db90fd2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 2da0682f6db5e7fe166659529defb43c4f4b7d35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 27 20:04:56 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4377057f122bad8098d3b71331c49711b9e24d17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Enable the SAGV in BIOS
Change-Id: Ieb4776f8647001f64bbbb9f42e65167b050de0e2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: d0f09d1b77998125abf91abeb8d2378079193c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:35 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 27 17:29:48 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca5f294bc9e81947b36713a11b7ce2863592c66a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Enabled SpineGate for all gears on lpddr4
Change-Id: Ic482130c6057566d1ba51f049ab6b00b16099059


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6ccaa65f68a999720b2610ac928cf7565765d3c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 27 00:39:29 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 738524b71a8fc978d63a805745fd528d32f289bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]  Warm reset/Fast boot enabling for ECC memory
Change-Id: I2b894ef9ce1c1ee85aeea2de7c7e6f7678f39f5c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 24a3dbfa12df232d45857fdd41345fd38691e543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:30 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Adjust FSP-M size for GCC build
Increase FSP-M size
Change-Id: Ia86aaebaf18a85fffcf6f004da488a0e207ced62


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 21e7a04c4fddd7f66a328b3c97a55f1b3b2f5d4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 26 22:44:17 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e96fda1a729330c2c427fdeec7390b9c397df05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] BIOS hangs at PC "dd1R" with Error "Invalid Offset alignment: 0x372C" 
Solution: Added support for per-bit CCC Lanes 13 and 14 which are used on TGL.
Change-Id: I4018f47d01df69a7154daaaa44ef64466432a49a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: cc30fa4b27a059fc13da9707baa1e9190983dd3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 26 22:02:51 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c48a9587edf60d3a85dfca07596acea083b31d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Systems w/ only MC1 populated is not correctly doing Reset Recovery
Solution: RankMask check to be done against ValidRankMask instead
Change-Id: Iffde0ea853861ed8d349ee855cdeea84e03b1150


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d1af3ef82a808c77f3bce47e44907a5d8d78be24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] ReleaseNotes and version fixes for EV LP5 Changes/Fixes/Tunings
Change-Id: I596cd812bdc09e528c2425c59ca0260b79e9720c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08003b0e0371eb7b24061c763cd29ed7419317b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] EV LP5 Changes/Fixes/Tunings
Change-Id: Ia3e1f4ac13266024d99ea972bb997ce0799c0a89


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 66acf83cdce40db868c846cf78f872ec33f00343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 26 17:55:06 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4ce20eb1a052eb6d0e98bf79f1789f1a9a6efcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Disable power setting from SPID during FAST BOOT to avoid lpmode2/3 entry during memory scrub.
Change-Id: Ic4327d07846d559be15366fc99c88380b2df3913


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: b95e087bd0cbb58c16f8ee0f904876e40c029b2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 26 17:35:21 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c67145e818586e82197c4a6e5a5e48843f617ce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Duty Cycle Correction Training Step: CCC Pin Update
Change-Id: I77fcd09b545b6b16eea53b0b19e4b69eb566d357


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 7be89110e224fc683a490ca341ac74ea1a03ec27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:13 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 26 17:06:45 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b425cb02ccd9f0e5ca0605b14f036cd588170a8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 26 03:40:02 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f44ef7217f71b9255590ea8c3bc30722f37741ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Limit DDR4 Memory Frequency to 2667 and Remove MrcSafeConfig\SafeMode overrides
Change-Id: Ic3fa9199aa425b301dc113471f539e16f858ed88


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: fe7749a40d505d5308fbf54948e21bfa2f98f870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 25 20:54:34 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e750816047241e870dd110eb671179dbc23369a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update ucode patches for TGL-Ax, TGL-Bx and TGL-Px 0x66, 0x18, 0x80000016 respectively.
Change-Id: I06ec0183042ea410d8cd3e779b9c2eb1272dd67f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000048.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000066.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000014.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000018.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_80000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_80000016.inc

================================================================================ 
Commit: 121c18eb1ff967f3801c0fd6fb07d48faabc2618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 25 01:17:57 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a4c5535f6fe5313ba90e2b3fe83e7945efa30b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][ MRC] Update VRCG to MRS_FSM programming (MR16)
Change-Id: Iefd71871a010698f5bfd175e67d9ffd0a459eccb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a938e66a76abf8631391bae0cb129f8962bbe79b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:59 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 25 00:18:55 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0ca67bd9f0c079ac0c713f4719f88172c243e56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TG:][MRC] TAT Training not selecting the correct offset
Solution: Changed Inc == -1 and Inc == 1 to Inc < 0 and Inc > 0
Change-Id: I09ef5c28a4bd1e5aff8b5f0f402c1a7f4eb0c5e9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 539dec97bd8b6600b2de1f1e4e2055cd4dd5f5ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 24 23:52:36 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 296b87c386a5cbc668f14f98cb151419a64c6304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Added setting of LPDDR4_switch_FSP for LPDDR5
Change-Id: I1daba811cea030012bc50fd0d6658fd53d72f05b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 2eeb23b44bf09ca069343012031bb9547def7323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 24 21:07:37 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a5de2dd1f9bdd8c282add7551e3b364d19fb491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL[MRC] Disable periodic comp during Fast Boot.
Solution: Change the save/restore register for Comp register to be 0x5F08 instead of 0x5F04
Change-Id: I7c1d2ee86e3513ee38c0ed343021a035e43bec97


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 089e55943054da5141402fa7fe10741ec401b975 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 24 19:28:54 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72c5a6b425c682ba46563ef8e73c453e8d14ca74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Updated Rmt even odd feature.
Change-Id: I9eb6f3492a8be62f566bc539d9f293615273a807


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 1ebb614dc9eaf54fb67ff3a669c15280e8686093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 24 18:56:54 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6c348fce2974e88d8058937dcab565d27d21282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable early 2D Write and Read centering for LP5
Change-Id: I66f7029782765fbef11e90d07efc0e1518709b52


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: b0f368c878e2bf5e5d40adbf9293f6f437f7364f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 24 18:03:28 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42b3f3ac0f08a444d823b5d78d9cca8e823013df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Removed internal heap.
Change-Id: I62d7a6a60ca50739648d1f103cef884bc87a70a4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: f8f38bbf7c84501786dcaf6e41d93f58c260481e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 24 01:51:50 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2549f02f0b7a76a18345ff2c45e01a45b9540eb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update ucode patch to 0x14 for TGL Bx.
Change-Id: I575d35154bb23c3da2ee976a443ba4f5f37dc608


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000014.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_80000004.inc

================================================================================ 
Commit: 1bd1a3f71754a194c7ff4e8dc627740fbbf988c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes
Change-Id: I84d42e76e0998b4e7e54b08647e451e3c80ac4f8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16d57d8ec8202baa9f6412123b9a55200aaad271 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: If9d4d9d6000577a577340fd8599f8df4cad51f8e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c1cf1833f5a41faa28d7832d9d2ab97808579689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3144_00
Change-Id: Ic47d47c777cafd336a4a5b26f6c296fe39de3f21


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9e69955b4c790e8def021b753c0e6dcd46052f10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:33 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix Gfx Gen12 GT PM in BIOS.
Change-Id: If1b3c4edbe28174606274d3962d39cc43c958934


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b82daaa789d68357b7456c66e4562755c0215b28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] No AMT options in MeSetup in case of disabled AMT
In case of disabling AMT in MEBx, all options in ME setup related to AMT must be hidden.
Change-Id: Ie2d5018d05e0035f67e2d4b8f00c797c737ed979


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
TigerLakePlatSamplePkg/Setup/MeSetup.c
TigerLakePlatSamplePkg/Setup/MeSetup.h
TigerLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: a591ac81f6a884e278a202dd231c3e5ded8cfd75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:29 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: fix boot failure for resiliency debug build
Resiliency debug build boot failure is caused by TPL ME Resiliency callback
function is executed in TPL_NOTIFY while some function invoked in the
callback is trying to raise Tpl to TPL_CALLBACK, change
it to tpl_callback to avoid this issue, also changed the meresiliency
callback registry place from endofdxe event to before endofdxe event.
Further more, change guid name from Efi to Platform to align
name convention.
Change-Id: I0b9fc55033b911a10ee5c10c1346259f8ca61ee7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 94465d5688edfeadf4cfb8c44a27dbf777905f5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:27 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Add FlashMapEmbeddedInclude.fdf and FlashmapEmbeddedIncludeEdk.fdf builds and Fix Boot FV debug issue.
Add FlashMapEmbeddedInclude.fdf and FlashmapEmbeddedIncludeEdk.fdf builds to avoid exception error in Sec Phase.
Change-Id: I7fdfd4c50da7101a9d48d18cdaa8ff96352497a3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/bld.bat
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat

================================================================================ 
Commit: 438d8f74d3d122f53c637330d836e444d5ee747f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Update Fusa library and function execution
Change-Id: I650523a69c10dce91eb1f99ec5451b1a31e2399e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/FusaRegs.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLibNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 8b8e35b05c204f14eabb9f1596ef9d2cb795be0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Iaa4cb0ae1dd6e017e5db8d2bbb540e5ed9813ec8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fa3de60fce644e11a2d9ebc68f2dda3a887372b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3143_00
Change-Id: I17da688645a45dff84d8e3a632dc46a6f038973e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3fb0dc3e0de1f7e574510d152818b9abfc46c794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][FSP WRAPPER API] boot firmware volume debug build has out of space
Also, add below changes:
the original patch want to do two things:
1. align with 128kb for FvFirmwareBinaries, this is not needed actually
because previous offset 0x00880000 meet this requirement.
2. add 64k more space to FvPreMemory.
However, this change caused total IBB size go to 4.2MB, this makes bios recovery
and resiliency can't work because top swap size is 4MB.
This issue was re-analysiied again, and found FlashFvFspMSize max is less than
0x12A000, so reduce 64k from 140000 to 130000 for FspMsize, and move this
extra 64k into FvPreMemory.
Also, for embedded case, it exceed 4M with 64k, so res build is not supported on
embedded case.
Change-Id: I89b34edb1fd598de1e2cd075036ad1bf13ac4ec2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: d24ee57d194c9f4b676abe9c79c7197936642770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] ME-SMBIOS submenu must be displayed only if PcdAmtEnable is enabled
Change-Id: I288e9e69d0246094e46a4d9f1b51870bb01f3855


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: 6142d21801314977e7bda72958c95a32b9e587c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL U/H/Y]PlatSamplePkg DEC [Include] section include relative path to ClientOneSiliconPkg IncludePrivate
To fix ClientOneSiliconPkg Includeprivate policy of CommitID(ac7a80678347034fb4bf043fc9f500cbefd3ef76).
1. Remove connect link which is Includeprivate folder of ClientOneSiliconPkg in platformPkg.dec
2. Add the TCSS_B_IOM_AUX_ORI_ENA_3 .
Change-Id: Ia3ba0892d33028815a6aebe7bed06cff21454e16


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 80b59ff0d93e4309f351d70253c3807683ccbaff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I936602a5f6ed52fdfd44ab0ec9732d725541f7d4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d0fceb84bcc61b20f9b378543118650bf90b6da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:12 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Enable VT-d set options.
Impact Platforms: TGL
Change-Id: I694bfeb709c56a3179a6d68990df11d792873994


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 1d96bc90ff403e4c72d6a9b1cd96e6b97463cc11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3142_00
Change-Id: I8a4ca605a9a5dfd87d0c54b2057af6b9b12fc83c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27072b8f4fbb2668173e5743aceb0291651a50f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:09 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: fix an possible leakage with case no new capsule and TS enabled
In resiliency callback, the logic is complicated for resliency sync up
or roll back action, this patch simply the logic and add cases for
no new capsule and ts enabled case, main actions are:
1.removed bios guard enabled case, since bios guard was disabled in PEI stage.
2.removed check new obb case, it is not necessary, when TS set, resiliency
should also need check.
3.also add opt fv into obb backup.
Change-Id: I0267d9616f5bf5aeedb87338d8856b909e929e45


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c

================================================================================ 
Commit: 6f0a6a9f8869eb1f825c75c3febb6b6bc3381290 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Modify PMC crash log flow.
1. Both support legacy flow and descriptor flow.
2. Change PMC crash log collection flow for multiple crash records support.
3. Modify PMC discovery return buffer.
4. Correct PMC crash log collection size.
5. Remove clear command from default flow and add a setup option to perform clear command.
Change-Id: I45d1f4fd6c8380cdca4ff4a10facd0ef62585598


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
TigerLakePlatSamplePkg/Include/Guid/CrashLog.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: a2b4e15e791056696d7a0e1d17924c7d2f25b789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:05 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: tcc mode removal of restrict flag
Change-Id: I5ba2f6083f345586df221260eafef09f46e04db2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/TccCpuPcieSetup.hfr
TigerLakePlatSamplePkg/Setup/TccPchPcieSetup.hfr
TigerLakePlatSamplePkg/Setup/TccSetup.c
TigerLakePlatSamplePkg/Setup/TccSetup.hfr

================================================================================ 
Commit: a08d949a16fa91dee7ef849fd92f6831f06d83c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update Tigerlake Bx (uCode+Punit) 0x1A
Change-Id: I10ee3c6e7ec1096012e9a1fa323994841b5c0027


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b195a0e0507e708b717a8756d95781076d4085a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I10a45528a9b937d835e4e1baa534dd00adc49ddc


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6d13310eb215576fbd559b5e50e68a2f6b3a7699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3141_00
Change-Id: Iea790e176230623ec063d3cc08827a90b7ec1f66


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f5c6addda3a3c9977443a822af4bda2e434d35e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:57 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Program Unix format System Time to 2LM device.
- Added new BaseSystemTimeLib 
Change-Id: I782c1832cf38f813b30656b96ceb4c8aac9f2044


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SystemTimeLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
ClientOneSiliconPkg/Library/BaseSystemTimeLib/BaseSystemTimeLib.c
ClientOneSiliconPkg/Library/BaseSystemTimeLib/BaseSystemTimeLib.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: a435a0798179a630dca70cff0fb8cb381448bc16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add section from MeSetup.c
Updating OemCapabilites1, OemCapabilites2 and OemCapabilites3 happens
in MeSetup.c. 
Change-Id: Icb10886e8100b0167ef012c30ee1c3992cef694b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/MeSetup.hfr
TigerLakePlatSamplePkg/Setup/MeSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 99c4a8a3efc53038a90ac04f8241e3154663d2a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] AMT_010 Fail to force PXE Boot.
Issue: Network devices don't install gEfiSimpleFileSystemProtocolGuid.
Resolution: For network devices, use gEfiLoadFileProtocolGuid to find their handles.
Impacted: All TGL projects.
Change-Id: I08886e1c2725ecbe89601ccaf2157664d3e91da4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c

================================================================================ 
Commit: de8c1561a4e2f213b1eca6e277c5c2471098dfab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] System S3/S4 resume Failed by Single RAID on CPU M.2 slot
Add check of PCIe root port header type.
If type is not PCI to PCI bridge, skip subsequent flow to program pcie config space.
Change-Id: Ief8ad25ec498888f70e30266e813efb06b1fb823


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c

================================================================================ 
Commit: 23a3613482f1acc8490799995f5af19bacd57793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Ia23a74322daec4a1c4d305efcbe2995121d130d4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0d339212244ea84054b5b45fbc5827a9e2cf698d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster
Change-Id: Ic7f6be51d048352dc3a73b37a8fa4c970262e36c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0ad1df09555a6d35dba48d251f9dc455b79bc58d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3137_00
Change-Id: I35c6384b2eedcec767b07e73e82d6c5dfcd79d70


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e28d2ac890436bc9668302e9c5b5e5e26ce8b54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Icedf0d76cbf09313b2b32bb5751ab30040f5d5d5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9102d31555205ad67e249332d84572c85c2f880a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3136_00
Change-Id: I232a249c6cde39fbbb680f0c4163fb6aae167927


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e1187792dfb033be1eb379734d1dbf8c7521eba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 27 22:27:36 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fb26e9feab97ff5075be686d6347267ce6bb5e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:43 2020 -0700 
-------------------------------------------------------------------------------- 
 [TGL][MRC] Disable Rmt and RmtPerTask in Udp and Setup menu
Complementing "Commit-Id: I86cbc91a5476ac98098ae90e052cd06ab3443217" to disable RMT per rank.
Change-Id: I5c244ab7db3fb9d03dc3492b2a3aed173c938a7f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 33e713a3f3637b10f5bc6e4e9f4bb71dc0a11904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:41 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix FMHC intializations.
Impacted Platform: TGL, ADL
Change-Id: I47a1bf9607037e7082f812e6ffc6634595477e50


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: b47462a4d846d0e8c329485d05ef844087b65023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I61e80d738abba2c6ec57dc685ac987d2cbbbdf68


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 24fbcce7d4361f8daa769cf5129af5941854c630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3135_00
Change-Id: I2ac73d0181ca60d2fbd256e35713e6e755d3ea7b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9717cb41ac11977d39c062f414b52a0aba0b15bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Setting PcdWlanRootPortNumber.
Change-Id: I8b5efa5e51fc119865c28b9500072e10e81137d9


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 497d0e0ed41a7a1e0882e74a5c90e1c58060e74b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TGPLP B0, TGPH, ADPS, APDLP] PCH BCLK W/A for PRDY isolation bug and CPU A0 BCLK mode bug
To w/a TGL A0 bug, PCH BCLK needs to be enabled.
Change-Id: Ief74ea5893fb38caf6fc491c37aa6229a1c7b80b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: a8c2a8000c73696f8aa4048d5e328a99e0eded74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] ME disable HW jumper (J7D2) does not work properly in early PEI Phase.
Issue: CSME can't reflect the jumper in HECI Fwsts in early phase.
Resolution: Check flash Descriptor Override Pin-Strap Status instead of HECI Fwsts.
Impacted: All TGL projects.
Change-Id: I5514b1714533e57de549c37f5610a677ae82354b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf

================================================================================ 
Commit: 5931a2002841b69096a923cb81cd2beac25985e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/PeiThcInitLib: Missing LTR enabling
- Removed pointless LTR configuration
Change-Id: Iaf8e2f18b337895acdf6b7693b6d7ade0df40408


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 67bcbf16da3354fba28ae84cdaed41f2ec14ebd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:31 2020 -0700 
-------------------------------------------------------------------------------- 
SecPchLib: [TGL][RC2321][RCR] Need recommendation for early initialization of second UART for SAM (pre FSPM)
Part 3
- Added additional flow for Pci mode
- Fixed 2ndMmioBase in SiPkg
Change-Id: Icebaf8c5b59bc8a1dd124223a32b68cefeb2af5b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c

================================================================================ 
Commit: a42425355bd1c2803407c6d652a36ce1a89329a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:29 2020 -0700 
-------------------------------------------------------------------------------- 
Use SystemMemory instead of PCI_IO to avoid device context lost while printing ACPI debug message
The fix only impact XPRT debug message printed, no functional impact
Change-Id: Ie05135e4853290c2f8d8fc733349b7086d3e10f6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 60f4f19927711242f454ba01e73aa0913cab5fbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Ief7f3736d22d48ab82ea59eae2fd27bcc0df0970


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3d0f449207f621d8abc88a4183578169265d1ff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGP]RTD3 flows for incorrectly setting DLSULPPGE
Change-Id: If844119a064b0ada358acfe0f7494a40333b0789


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl

================================================================================ 
Commit: 92ecd7575785e6d4420769b9fe6587743367156f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3134_00
Change-Id: I04d40eca203812494019171c56b9fde53f9531b7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e6bd27acf6cd6a2fa6625e6c022809bf3503caf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:24 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix WWAN isn't enumearated in device manager
Solution: Enable only first 4 IMGCLKOUT to avoid impact WWAN.
Impact Platforms: TGL
Change-Id: I041b699fff55eb54ced164a8db83cc5638b5dc93


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: 9b26394011d5ccf463692cd5f17037591eb92c01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:22 2020 -0700 
-------------------------------------------------------------------------------- 
Code clean of unused fucntion mExceptionPciDeviceIdList
Change-Id: Ibf6eefa4e64b1d2ae505e7345777e9147a327aa2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c

================================================================================ 
Commit: c27ee9bfecfc2acf07e8cbe9bad00185b15f1948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Global reset not triggered when CNVi function enable/disable
Resolution: Move platform reset to platform/wrapper code.
Impacted: TGL
Change-Id: Ifc08dcc4d15da73ad8a2e91bbf4c05e2efbc906e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: ee55f66c85446ef9a43258bc13eb4c2c62ae1a38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 25 18:08:40 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d757496c7a27d14c3f977c7a99e67577c63161c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:17 2020 -0700 
-------------------------------------------------------------------------------- 
Description: update RAR Timer Configuration.
Change-Id: I96eefd1719a41c1196ac8a7ccb06b6a3dcefc933


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: af13721320ce1d845a42f77df306668bf83ed7d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS TGLMaster Update auto-generated NVS structure definitions
Change-Id: I113abd020afe40ecd01935e12c47c262193f4280


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 90023c35d33e3a12c2127661d51b9327ee93b592 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Disable Rmt and RmtPerTask in Udp and Setup menu
Change-Id: I86cbc91a5476ac98098ae90e052cd06ab3443217


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3e89e5336e8c03541fd1775738b82b8cb9871fd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I7998649af3eabdb24bd4cd2d50640b18d0a612b3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e698f27272b48b78ea31a372ba1f0d1d45add670 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Clean unused DxeOverClockSetupOverrideLib in XTU BIOS
Change-Id: Iee57699e7d603a9c61589ab76d90a54880664dc2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.c
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.h
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.inf
TigerLakePlatSamplePkg/PlatformDxeLib.dsc

================================================================================ 
Commit: 6d829289a40490630b02979924fb398d773d272a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3133_00
Change-Id: I396a25ca44cde9a2876b46b9ab905f3dcdea45c4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9bc4cf70221f465f7ed517544b1663e2a131bc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:07 2020 -0700 
-------------------------------------------------------------------------------- 
MB down config support of DG1: VRAM self-refresh support
Create a separate platform Feature folder for DG1
Change-Id: Ib83dfedde3676d2d68bdb2b50bf30b33d1165f97


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcieDg1.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegion.h
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegionInit.c
TigerLakePlatSamplePkg/Features/DashG/DxeDg1OpregionInit.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 8227e3c37adb8afccc7c32057ba0152a4b57b970 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Anti-Rollback SVN commit request has changed from ME 13.5
Issue: Anti-Rollback SVN commit request structure changed.
Resolution: Follow new commit request structure.
Impacted: All TGL projects.
Change-Id: Ib9326f9555e168df1e086a6ced18bc3c6b6f520e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 5451b501efe0e15eeac7f89102bb3004ce4b2616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fixed PMR debug message print.
Change-Id: I8775047f39183ac0545b2c850c7713dc0079bccb


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: 289f0caa4cb52c85ec7a5e9e5eb72a6c004b07f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Ib2f4c999d27b2680f357b807eaaca868ac942991


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 74629b3bb1221f06d43bda20f9de8f789a9cd28a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3132_00
Change-Id: Ib704f798604f01856151c759b0a7edb2e351954a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ced9faa67ed06f1c8d4536c87d5469f1f26ef39d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update Tigerlake B0 microcode
TigerLake B0 Unified (uCode+Punit) Production Patch 0x18
Change-Id: I184666eb5528465248583bcb58bc25bd1d03aa94


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f61a0201a0ac5a5c8ef7e3fb466a9f1f7f3480d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:57 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Set PRMRR Size as 1MB, even when C6DRAM or SGX is disabled in setup.
Change-Id: Ic912c11e0b8f4ba628bdefae9647d5ebdfdbb95e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 5802800c01c06053674e90acb811499bfd8d77fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Enable IGD/IPU PMR by EndofPei callback
Change-Id: I9cc32985bc1539ca0394e09b6f9569f5d2e26a43


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf

================================================================================ 
Commit: 2e963872472a04ee5b3ee81f1bcc0ac5ee5a8b3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:54 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Added support for TGL E2E Check the Checker
Added support for TGL Core array Mbist execution and MemSS Mbist result extraction
Change-Id: I5af2ab8d220bd0920f65476ca6fbde057c26a4b5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FusaInfoHob.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaMbistCoreArray.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaMbistMemory.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeFspBinPkg/Include/FusaInfoHob.h

================================================================================ 
Commit: 13e2b598febd067f25712e94c0baa8a774a2ae30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:52 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Update facwben default value for PCH H
facwben (cppmfalignctl_1[28]) default value for PCH-H set to disabled
Change-Id: I27e3529bc86ffb99fa4cb4efc3dd2361a1d11c82


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: d570a962412419de0d1fc1965deb805c45e1f3d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:51 2020 -0700 
-------------------------------------------------------------------------------- 
Add DP-In support for TGL Product.
1) Enable DP-IN Support.
2) Replace DP-IN Null library with Original.
3) Add and Configure TGL-H Platform Data into DP-In Platform PCD.
4) Configure TGL Platform Data into DP-IN Config Block.
Note:- This Code review part only contain TGL Product related code.
Change-Id: I7dbd7a20d41a7c8d186f985059a09969b8f23ad1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/DefaultConfigStructures.dsc
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Include/PlatformDpInPcdConfig.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 2fa573af7081d80d4d958b90ea61d84cc62c8092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I6e0a555b3f9193f273bf4aeb7229b7989de75c47


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4a45c56da08ef10ecb8ef3a3ece51ce211bb63b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3131_00
Change-Id: I21737831841aecb70954af1e95a826c1e07eecd9


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: beef0a7b38f91efd263ba7070855172f204daace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:46 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: bug in Hybridstroage mode handling code
Fixed a typo in code.
Change-Id: Id185cb2867f05c8c431e27ce261b9905e4e88fb4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c

================================================================================ 
Commit: ded6efc687d8bef1a605a87ba39df1bf80aa01c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] implementation of USB-C Retimer Force Power method in BIOS is missing PART3
Cherry pick SHA Id 37a0c8a2006a24f24048f2b59382ff2ec97b66dc from ICL to TGL.
Added get and set PD commands to EC command list.
Added debug message to EC lib for easy trace log.
Change-Id: I8f6d92ab86983e224b46a20c0e89aa542c11ef47


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeOpenBoardPkg/Include/Library/EcCommands.h
TigerLakeOpenBoardPkg/Library/BaseEcHwLib/BaseEcHwLib.c
TigerLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c

================================================================================ 
Commit: d2eaedc9a6a65cb4739a858c852a4f089c203449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Ic56cc131ae041c8e92c8d300d89e0f2fdbdfc3a3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3ab21df306357b4c1339403667b95e342c1ab633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster
Change-Id: I3bad44c46baea1c0860eae289d81fc2ca0ed68d6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4e1fe9e0995199533b0d28061da05cbecae93176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3127_00
Change-Id: I99395436e90e62fa3c03e0947ceaaed93e35dbe3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ca8aa30017e1c0a2bde12cc1791efb6a4186f221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: I6cf091161ab1b7d3e810fd5ecdaa053fb1f9a0d5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7edc40534f3960a1d8c001eb9c609128d830bcc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:36 2020 -0700 
-------------------------------------------------------------------------------- 
Description: BIOS to expose mailbox for IO_N DCM/CCM switching.
Change-Id: I773c12d37aa8a08fb3775ebc16b4089cf6bd9d1c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: c6cc1db2948a9ef0c59106d6fb3c27d9eb443321 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3126_00
Change-Id: Ia6625835c7f90d2753ce943d7c76bfee57ccbdbc


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c8fd337975616a9042fccf4a4263a2cc81e0baa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:32 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix GP exception.
Impacted Platform: TGL, ADL
Change-Id: Ib534569272aa82c433c76d694f34d6533aeef054


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxCommands.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c

================================================================================ 
Commit: ba4adde320059f6b943704b1c12dc2a1573f7178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:31 2020 -0700 
-------------------------------------------------------------------------------- 
Description : Updated ModPhy Sus PG Flow.
Change-Id: I0042a570e15e422d2a0b04ea0f17f2a8ebdaaf9a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 81b2249fdc227c1d018d3171980060180ff03fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:30 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake-Master Policy Check Failure Fix
1.Policy check fails because of TcStateLimit variable was introduced in the middle of the SA_SETUP data structure and C1S Config block after Beta.
The fix is to move it to the end of the structure.
2.If IOM replys any value greater than 8, the override the value to TC10
Change-Id: I421b14641fc4abcb1bb06688f71de59c50715177


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 50deb7327a680547b6ec551da59f44c57f18e6ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes
Change-Id: I21e0450d7e8b4f13a6175ee8b60da227c8239e29


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64802ab3c6a17d7ef9f5baac4dc88d6f039aa770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 20 06:52:04 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 361005b7c6c697cbd85fb8065eb52c45f5b8135a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable SpineGate for all gears on lpddr4
Change-Id: I40fe15b75d8bb9191f104c9805ae69a50edf8453


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 18f8b8015d797684500d69e6aebd1d3d0664bec0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 20 05:29:49 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f420701f0fecab54fe16fd932ec42f2629d39ca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:22 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL] [MRC] FLL recipe change request"
Change-Id: Id52a41c9d8bd24cb2f302cf72594d87617c91b5b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 136eb9622d77996b01801b469be6b39303db5246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 20 04:35:19 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78d41e6b952bb0a6dc94775b75a69239429acb73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:19 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL][ MRC] Warm reset/Fast boot enabling for ECC memory"
Change-Id: Ic0f0c27f1ba849218871b14a0b199d6f73fa9b61


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: ae27f9cda1819e85d30344a71f426a9de0835341 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 20 03:16:31 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e37ecadea7b6b25f27c06cd1830462339d93e2d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Set PmPdwnConfig.PPD = 0 for DDR4 and Dual-Rank
Solution: Adding condition in MrcPowerDownConfig() to set PmPdwnConfig.PPD = 0 for DDR4 and Dual-Rank configuration
Change-Id: I0f471c9a7d0056a160cc5e3ebc0ad348bb137d80


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: 5621bf678ce802308287534c2e622cdc8332caf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 20 02:17:08 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9ade62dd1120c0b32aeccb6d9aadaf986887d9eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Fix LP4x ECT Hang 
Change-Id: I07b9babe66dbf6e8a5e4ce83822c61c2aa23b74b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 4db27e51ee947b3fb1516d51c5995c2276f924cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:11 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 20 00:42:07 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5711494947daf3a9feac8a68eb7b5e0e72b4cbb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:10 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Turn Around Trip Training not selecting the correct offset"
Change-Id: Ie0ddb008088cb2c420151c9c685759080870dcb4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c964d776c2d78d4d1584b04d2f2145fe84b1cefe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:08 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Turn Around Trip Training not selecting the correct offset.
Solution: Change Inc == -1 and Inc == 1 to Inc < 0 and Inc > 0
Change-Id: Ifd22f819b48cdfb7294631190ba8584568453775


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3bdeba9d93fc700c0d5e81e2615eac896cf89c7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:06 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 17 07:00:20 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c9eacc1203f01f58e92d38d7fc87deb111a10dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][LP4][MRC]  Memory Size of TGL-Y LP4x Type4 CRB is incorrect.
Solution : Updated the SPD data.
Change-Id: Ie67d2c99661f8ae120efe44648b3384aaa77690c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 41502fd410939865be955f606b5f3bb0865c80d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Mar 16 23:51:05 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 422a62326ef6bc6818720305df0c114d0c43ecd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] SAGV Support for DDR4 2DPC and ECC
Change-Id: Ibc667e2c48c626c754d5420eadced7ef196674bd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 24d0f443b04a9e455cf33cb86a40242c7b67ecfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Mar 16 22:50:02 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 824c352e55b661d348a84ffffecaea3c160a8a79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Effective DRAM impedance calculation is wrong for 2 DPC 1R
Issue:
For the case of 2 DPC 1R 1R, the DRAMs on TGL H are terminated with RTT_PARK instead of RTT_NOM as is usually the case.
The calculation for effective DRAM impedance in MRC, which is used to pick the initial TxVref and RxVref locations, assumed RTT_NOM was being used in this case and thus calculated the wrong effective DRAM impedance. This was why our initial Vrefs were so far off for this particular memory config.
Change: Move the termination value for 1R/1R to NOM.
Change-Id: Idcfe1c0eb3da701654b0b54dd93e7749f4621028


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c

================================================================================ 
Commit: 2475c329c2b3bcac9e685d06a11bca7fd1146e20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 12 04:07:10 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46a7a06145f633ce4b7bc4e4a4c5e9fb38bd0dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Warm reset/Fast boot enabling for ECC memory
Solution: Add missing registers to save restore flow.
Change-Id: I7c7827d1e5b668d5d90def6623f101e2b5323492


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 29a3b76f1af35259c4a7071276589dbdc4775b9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:55 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 12 02:42:14 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eae641adec7b642be7a973152dd967921d97bfb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update FLL setting for Bx and Px
Change-Id: I101fbc6e146474d606983d5e4d83c5a5dee0961b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 18f24d80b9a29faead9a47891ce7fdf3e18ee616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:52 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 12 01:00:05 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33eeaa4d7bc1d0e61f5e5c3070fa4980c9424b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] LP4x - Intermittent ECT failures at high freq
Fix: 1. Change the 2D sweep to track individual channel's passing range and modified subsequent ECT training to
do linear sweep
2a. Added additional checks of # of ones expected for total pattern
2b. Modified LP4 patterns to not have trailing pattern that has all bits set high.
Change-Id: Ie8253d22febc821ac97c0f3449bb5ff399e41f76


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a177a0f7d5903bdd1f138312e444d27c22a728d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Mar 12 00:31:58 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2991811d9333fe5260ce9cb5f122ba55094558c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] CPGC ErrorStatus for Channel 0 has aggregated info of other channels
Update RunIOTest to mask out Error Status of other channels when reading Error Status.
Change-Id: Ibe707b2ef18867ba911b8cb5cbc91a7269de3774


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ffb83aeceaa84cf49543f7aa45f99af3650a57ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 11 22:28:22 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f807e13607a25230794c5d917f40f34b5f0c9304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] MRC needs to set PPD for all SAGV point (DDR4/LP4)
Solution: Moved the function call into MrcMcActivate which is called on every SAGV point.
Change-Id: I5fc937be04ac9eef4e380df557444cae31a064f6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1a560b3a599aa488e15932588dc34a4541a3a4ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 11 22:03:44 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11d9c352a86393548ddfda85f851377a39369b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Added CPGC feature to display RMT margins for even and odd UI errors along with composite UI errors.
Change-Id: Ic6a642c729733d65e4f7c1abc482e7db492f26e2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 157f2c7dccb5f16fa4186d0356464e682c5ba464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 11 21:39:51 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3331d00788189c79c26b13f2d64ca5a0f1ed9b83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] MRC fails RxVref training for LPDDR4x at 1600 Gear 1 due to insufficient Rd-Rd DR turnarounds.
Issue:
LPDDR4x fails 1D RxVref training due to insufficient rank-rank Rd-Rd turnarounds at 1600 Gear1. By adding 1 CLK to the Rd-Rd DR turnaround, the failures went away.
Change:
The wrrd_dr and rdwr_dr turnarounds also need to be increased for G1.
Change-Id: I53f31f3a10076fb317166fb93214f552def72bec


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: d33469c963d6f4880a5048ed6c1a4eb2b3a336c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 11 20:14:17 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bcc207f70f697025e730299bb08ccb9a4c5c3a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:37 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Dual Rank Failing Memory Test at G1
Solution: Increased tRDRD_dr/dd by 6 for TGL Bx DDR4 Gear 1 only
Change-Id: I43170617291ac0c71ca13b2e65986e5dabf420a5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: e4eb0a01ded6cf2f27a2fb3026ab68220af543cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Mar 11 18:31:28 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6d56da68afbe4eb1a8cf33da81783ddc2aa4b2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]: DDR4 - Fixed Vsshi panicen field is not set after OffsetCorrection training
Change-Id: I16973cff8ee2c081398e9b40101a418d9db1bc94


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4244f0ededb8eb92f81309a3465bc6798827b2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: Ie5922f38307fd4b3574861aa4ef4d2cd004aabae


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92fb4842c67353917b337cd71b258950cf9bc8ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update DIMM Vref settings and move enable of periodic comp
Change-Id: I89ded045947ce4803c30f8ca0b43accd532e45d2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5827e035ec3f73686fd5cc0789baa8bc34d47787 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I7c270acec7f3f53b94c4b07683fcfdafe017bc54


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f25ad6c6dfd615f8e0d26f8e6c54b15d0353d6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SpineGate needs to be enabled for all gears on lpddr4
Change-Id: I5ab111edcc7f98378fe88d8ebaa4a645d2b75310


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 98babe72fd4f92eafddac92bc01641a38b0f3cd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I985df584afe9f5fb28f137b4f045abae2227bf14


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 937d62fccabf5226ad92bcaac78fbdd15a175708 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Fix CPGC setup and improvement in MRC runtime.
Change-Id: Id86756370ad60fed24d6c87e581a54810b483097


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d16ceca16c9e4843a09ae206e9b46f8fb9f0eb43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes
Change-Id: I6790f3cd357c4fec682c9f485e1cc7cee96cb1c2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3734fdc74f77d5076326bfaf336a8702385c6531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1035
Change-Id: Ia849f3d5dd5bd3c20d156529ba59f6d579f4d12f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin

================================================================================ 
Commit: ff4e78ecd1bbbfccb095ff17c514aee09f410d16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:15 2020 -0700 
-------------------------------------------------------------------------------- 
Revert Missing the Pcd declaration on any inf file can't be caught during build time
- This change is causing regression
- Cnvi Present is showing still Yes even when Cnvi Mode is set to Disable Integrated and restarting the system
Change-Id: I16ea9c2e1dd53773d28c5d5cbee7ca4278f6862f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf

================================================================================ 
Commit: 583a56e6d507b56523e9ecc3ef3b3885ba595c49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][RKL][ADL]FastBootHandlerDxe: Implement Home button to enter setup menu if Fastboot enabled
At the end of DXE BIOS checks the status of Home button and, if pressed, boot to setup menu is requested.
Change-Id: If8d1cd59cee68537beb3ea28877ebec5bb1e422a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf

================================================================================ 
Commit: 9e8203042dc2c514ecf4ef18cb5f28d4b8220d11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:03 2020 -0700 
-------------------------------------------------------------------------------- 
Richtek VR bug - settled time violation in RKL-S VccSA VR.
Change-Id: Idcecf0a58326431a0a32097c14d646ce70093750


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: aa8b2da8670f1700c5d342786927e82d149e5984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-PCH] New TGL Platform VR POR
Change-Id: Ia2ae84881a1d6c55830196ea6bd165eced23c70a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 11bcef98bcf26a56f38a52524cb57d9207dd1228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:52 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix bugs reported by CLNAGPDB
Change-Id: I991b764a030cd43603a50ead46068fa340e22705


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/NvdimmLabel/Dxe/NvdimmLabelDxe.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c

================================================================================ 
Commit: 29fa6963f267b0214a28717b17147d77e7a6e754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:48 2020 -0700 
-------------------------------------------------------------------------------- 
Add ADL P CPU ID
Change-Id: I64a4a3e9ddd37eea9dc2e7a8b11bcad57059fdd3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: d80606daf77133eae1030674ee7b40ee58c9db14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:47 2020 -0700 
-------------------------------------------------------------------------------- 
Description: MCHECK failed when enabling C6DRAM feature
Reserved bit definition changed for mailbox command - MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG.
For TGL it is bit 1, and other it is zero.
Change-Id: I5de5bef8f5bc55311126a8b65a0cbc7d7b9aaef3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 247cedffec956e91bdc903cc4983dee587924afd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:44 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Program Multi-VC for Gen5 controller
-Gen5 controller supports 1 VC so we just need to program VC1CTL.ID to 0x1
Change-Id: I6b6967ce84e2fb54dbd0c14ce2c2044fc0c3f169


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: a247f0f5b9043f4c2e82f98fc754bcf595b8bfe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Protocol/FixedPciResource.h: Remove it
Do not support FIXED_PCI_RESOURCE_PROTOCOL now.
Remove the define of gFixedPciResourceProtocolGuid.
Impact Platforms: ADL, RKL, JSL, TGl
Change-Id: Iaac16ecce9ea80bb9c359327df54b17ef345f7f1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/FixedPciResource.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 46d18f42c364196cfec3990bf47eb53b3ede3931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fix for CSME Measured Boot EV_NONHOST_INFO events are not getting generated
Fix for By enabling CSME Measured Boot from BIOS page EV_NONHOST_INFO
events are not getting generated in TBSLOG generator.
Change-Id: Ib7ecc5efa7cb27c6f34a7d6bc1619370657d2afa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: b2c0a681b92b86361b6e82365264627f3b14b998 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:11 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake H Microcode Update 0x18
Change-Id: I95ccf42fe0a3d5012fcacbd34b796f56c6363f24


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf

================================================================================ 
Commit: 6208facc801ea6820a9ea89b5a5a014dceeb9ef3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:21:19 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] MESMBIOS: Add menu setting OemCapabilities2
Change-Id: Iff61d6d4473ff5eef67156800cf551e8e41a6c17


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 5ddf118d5f78b402c718349408c84c8812c8eb43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:21:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][IMAGING] Fix the CVF support variable in platform NVS area protocol.
Fix the CVF support variable in platform NVS area protocol.
Change-Id: I92c3e0b7d3481416277c2d115649054f2bc8c7f8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 5f710eabc15d5011ed47c9b88b0a64be84c79781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file
Add CpuTraceHubMode and PchTraceHubMode Upds to partial header.
Change-Id: I085dd46bf68c7efa846079fab261a4e1290425d4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 2687999ab0148a2247781e7d5459f7f6104a4085 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Merge fix "Page Table appears to be Write enable as per PPAM Test logs"
Change-Id: I8a56880f96a272b3ce17bdcac5807ceaacbddbff


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: 60958febce909d819b1d079fb8007ebd295402fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:37 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Updated BIOS for TopBlock caching support for fault tolerant.
Change-Id: Ic7d89ca368bb0fe096b4c266365145b7346e7df5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
TigerLakeFspPkg/Upd/FsptUpd.dsc
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 80d70b5629fc94e80f50cbdaa0a3c80b75e1b897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][GPIO] Discrepancies between GPIO tables in BIOS and ACPI code
GPIO tables on BIOS and ACPI sides are now coherent
Change-Id: Ib2c000d9ad0289ae5b0a05cbc055389cd523fae5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl

================================================================================ 
Commit: 953d9e64b0d70ce57127a3ba0a1b686df3f4fd97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] implementation of USB-C Retimer Force Power method in BIOS is missing PART2
Follow coding guid.
Change-Id: I158291b493768d898d6e37146b0c35a251ee38d5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakePlatSamplePkg/CapsuleUpdateConfig/RetimerPayloadConfig.ini
TigerLakePlatSamplePkg/CapsuleUpdateConfig/TcI2cRetimerPayloadConfig.ini

================================================================================ 
Commit: f93efb65a49157c001b03e919214f9ecd602f2bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:18 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Fdf: Fix Embedded Build
Change-Id: I2c42ecb3e02c601279db803f34e3fb91716ba989


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 6c357d605610d9a5e4048efa0fe28ad41e82bc98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:08 2020 -0700 
-------------------------------------------------------------------------------- 
Enable U-LP4-SAGV as per B0 PO confirmation
After MRC 6.x, LP4 SAGV can be enabled only on Bx.
For Ax + LP4, it remains disabled
Change-Id: I829b889d6c45927b81306a53d09a3301790d51b0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: adfac7b9fd9c2dc566480644944aae3dc044e5bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Ie729a66b16f601525dbcff75d7c6a68e41b9d8ab


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 087c3318ef36ba6dcb30447dd536e941b02155dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:58 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake-Master Embedded  Edk build fix
Embedded EDK builds fail due to FV size issue.
Change-Id: Iae495f29ae9f4fefe919f7ad5a0cb25531e2431a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf

================================================================================ 
Commit: 99bf831718adb5bdbcccf5fa68eb48a5867d04df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3125_00
Change-Id: If5cbc3decfdf8e1bdfe5ba78c890d3d9f435efd1


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 102495ba964ccc57cad15cf5c62c182e9adbe8ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:55 2020 -0700 
-------------------------------------------------------------------------------- 
support postcodes and status codes trace to NPK in release BIOS - take#2
Issue: 1. During the boot, the post code keeps showing 0x4444 for a long time, and it blocks other meaningful post code.
2. For ME specific post code, it should start with 0x0Exx.
Resolution: Fix the non-necessary post code implement.
Impacted: All projects.
Change-Id: I11b5a1ff983b073968b3504f838316f85be6b254


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 229b56ab66f6617f9eb3db18bef99fc8995066aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:53 2020 -0700 
-------------------------------------------------------------------------------- 
Modify BIOS ID to 3124.01
Change-Id: Ifd8223e139c1b4ae5f8332f4c58e217912126891


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 55f04d22c6ac598af8386af67d6e2918d21d3a36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add _DSD to inform Windows that D3 should be supported on storage devices
Windows has defined a new _DSD object that informs OS
drivers if D3 should be supported on given storage controller.
We define this _DSD on integrated SATA controller in PCH
and all PCIe endpoints that are directly connected to
PCH or CPU root ports.
Change-Id: Iad8c7390c46bb113ffcd38084ec9deaf4ae45a80


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: 1b4a79f2f5639b29a633055937bf7e0b692ed53e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:50 2020 -0700 
-------------------------------------------------------------------------------- 
TBT: remove 20s WA delay in retimer update lib
Change-Id: I3352be55b205bdc428e71337f0b0d0863406c03d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvHr.c

================================================================================ 
Commit: c68b20703bfd98e6d4d65335c812fafd1547f7e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:48 2020 -0700 
-------------------------------------------------------------------------------- 
Merge from Edk2Master SHA ID: 7b60deaf3a4de6bc9a234af51c5bd5be1b6c5e83
Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration - take#2
Issue: BIOS should only display MFT_KEY_USAGE_INDEX_CSE_RBE_MANIFEST.
Resolution: Add manifest key number check.
Impacted: All TGL projects.
Change-Id: I1cae0e1dd91ea05fcfd5193d67f782118fb8d625


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
TigerLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: b31a26f332c1139c45324e9e79b60afdfa47a242 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:46 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: ME Firmware Version is missing in Firmware Version Info (FVI)
Merge from C1S: d918d6921834bfaf05227b6097fccf5325daebb1
Resolution: Remove all non-necessary FVI definition and use the definition in C1S.
Impacted: All C1S projects.
Change-Id: I9f2f067f2b2c376157f370fde6b8ece39552265a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
TigerLakePlatSamplePkg/Setup/PchSetup.c
TigerLakePlatSamplePkg/Setup/PchSetup.h

================================================================================ 
Commit: 732b998cd800e9f5685aca3b2c4b5ba57e99f68b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:44 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BT does not enumerate under USB
USB survivability bit programmed to 0x4008
Change-Id: I367585eb347963b1172c8eb42b2787f221e9d912


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: f93f414285c96dc0a2243ca2c31cc37e62e9418b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster
Change-Id: Iaa6e381a26636179b318aaf7b79d9abef0c17e55


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 43ba72b78617539bae3e9aa4003a88156b561cb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3124_00
Change-Id: I647683f3ebba962094b5fb0f1f7cac8d0651a0b1


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7e3c376d3c8f40336be3f70a7e84a0cfc9539602 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Bios Interface to Limit TCSS TC-State
There were multiple issues on TGL-A0 which required limiting TCSS TC-State. In these scenarios we always requested a IOM FW patch to limit TC-States. Since we are seeing multiple issues with TC-States request is for Architecture team is to define a Bios interface to control max TC-State limit. This will make triage of issues faster by not depending on IOM FW patch and also if there is a WA needed which requires limiting TC-State it can be easily changed in Bios.
Change-Id: Ie208056f702ec0d177983277a4c460faa1672c41


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7d97c542bb8720368d5c6dbea6c334b49ffa0124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I5b5e209f6626348bfce82f1e3ea7ccc6787a089a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ac029f12729ff35c9254c2faf59e188b6013203e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3123_00
Change-Id: I79bca4622c157eacd94547a5d146040efe4b3424


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2bacbab5d2c9ec1537aedcded84d0d559de70aef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:17 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3
1. Consume BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h from Edk2Platforms\Silicon\Intel\IntelSiliconPkg.
2. Remove BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h in ClientSiliconPkg.
Change-Id: I3c875b0c6c3a21427c5d94a7379b4f12999cad03


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dsc
ClientSiliconPkg/Include/ConfigBlock.h
ClientSiliconPkg/Include/Library/ConfigBlockLib.h
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.dsc
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: bd02a9440c92ca967da52441d116dca7446da456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL H][PO] Disable MrcSafeConfig, SafeMode  in MRC 6.0.0 temporarily for TGL H
With MRC 6.0.0 BIOS needs to turn on MrcSafeConfig, SafeMode by default in the setup menu as per request form MRC FV team.
This change is temporary and will only aid debug while PO teams can continue using MRC 6.0.0
Change-Id: I7884058073651c6bcbf804eab0413330819edc16


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 6090f1954a5ad93e69ae4443aa24815d5141a502 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:04 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled." due to regression with USB/PEG PCIe discovery
This reverts below commit
PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
- By default, 1MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.
Change-Id: I6c7d0dd425430a18772ad759187064795445cb62
Change-Id: Id6e8984c8b94dfc3d7f481000bc2fac2d4494bd1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 168d6f167de44b5ca23709dc2222488263149f38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:02 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Disabled Vtd from BIOS menu. 
Impact Platforms: TGL
Change-Id: Ib381640e49a5e142252df558b9eaa3ebdd6729f3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 5cccf1fd6056fe7c37004d029f0c07e4e0c0802c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:59 2020 -0700 
-------------------------------------------------------------------------------- 
FishhawkFallsRp: Create new GpioPrivate version to decouple CPU from PCH for FHF SPR/ADP. TCSS code for NB is included in the library which causes conflict on SPR-ADP integration because of CPU library collusion.
Change-Id: Ib10b336d7f42689dbb9a0e2b7fdcefcbbe7a7716


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer5.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer5.inf

================================================================================ 
Commit: bbd10eb0b3f89b807b630167f8194e6307d52d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:57 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Support for IA VR Irms/TDC Current Limit.
Change-Id: I6d8f9bdd3abc2c41906a1025c7f6a1657e6f21a4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPolicyLib.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 573e33c838553ece2992eca821a10c5a244eb3e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 17 18:42:11 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a0b3cbe84b38c3fbd5983d702aa76b0e1b246f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] BZM changes
1. Report complete available memory as tested when BZM feature is enabled.
2. Setting BZM range registers to non-zero value to avoid ranges getting dirty on read/write to address 0.
3. Added correction for BZM enable write MSR when MSR lock bit is set.
Change-Id: I388e1311d30b160082f9e9e3da39b520eed0f68e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c

================================================================================ 
Commit: 7ca2d1a9959ac9c5d71884bbe0af395c54b15304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I93afa604a08807c722c13df016d76a838afa11a3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3fdcf3a09b5d816d0f9f0ea0b471c4eae50e8bb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:17 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Remove Tcg2Config override dependencies for PTT
In preparation of the Tcg2Config override removal needed to get rid of any
dependencies to the additional TPM type definitions, which were originally added
to include PTT support. Since PTT is now handled in BIOS as a regular TPM2.0,
this additional TPM instance and type definitions can be deprecaded. For
handling PTT specific flows we can rely on different methods not requiring the
override.
Additionally, the setup menu code and interface has been cleaned up. The BIOS
menu no longer shows a TPM selection prompt. This was misleading, as BIOS
doesn't control which TPM is present and detected on the platform. Instead, the
TCG configuration menu will now display the detected TPM device, if any.
To control the PTT state when supported, the TCG configuration menu provides a
checkbox that allows the PTT state to be toggled between enabled and disabled.
When the EndOfPost event has been signaled by CSME, the PTT state is locked and
can no longer be disabled. The checkbox will reflect this by being grayed out.
Change-Id: Ib2a9533910043ca725438aa7db84cd37db9c25c0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
TigerLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
TigerLakePlatSamplePkg/Setup/InitStringList.h
TigerLakePlatSamplePkg/Setup/SecuritySetup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/Tcg2Setup.c
TigerLakePlatSamplePkg/Setup/Tcg2Setup.uni
TigerLakePlatSamplePkg/Setup/TcgSetup.hfr
TigerLakePlatSamplePkg/Setup/TcgSetup.uni

================================================================================ 
Commit: 34d54a2bdf9a906fe12969c6eab01c85fb2be4b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3122_00
Change-Id: Ic35eb239ce1c098819c17ea5e520978e0d71389e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d628c78be4be124d2b634e5b2f5129d6bb9eb11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:53 2020 -0700 
-------------------------------------------------------------------------------- 
Fix build scripts fail for non-existence of Intel internal template file
Change-Id: I2130aa39d4b0833f4a410176ee76aff7e6e28621


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeOpenBoardPkg/TigerLakeSimics/bld.bat

================================================================================ 
Commit: 0dec475a29fe0fd9f057f48335996b7890f1ee99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PchInfoLib updates
Updated PchInfoLib for EBG based on latest available documentation.
Separated PCIe clock reference clock number for PCIe ClkReq number for
programs where ClkReq numbers is different than actual clocks count.
Change-Id: I20710aeac7d01140c0e05f80dc5460297e47d438


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 6cef7fc40c7cf549159bf6a225f1a2377ab32903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:46 2020 -0700 
-------------------------------------------------------------------------------- 
ServerRasPkg/IehRasLib: [Jacobsville] Rlink reported correctable error after enabling System Errors
South Rlink/North Rlink takes the same error mask policy with PCIE devices
Change-Id: I0d5f4eac5d11095a21d5b3cadd76f55916e669b1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c

================================================================================ 
Commit: 795b56f42a7aa299420310b4f71f6eb99d02ce26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 17 06:11:41 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 945c302c680a6c965b81e1d7a14ff0c745f12447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:37 2020 -0700 
-------------------------------------------------------------------------------- 
[MRC] Code Cleanup unused registers and duplicates from CpuRegs.h
Impacted Platform: CFL, TGL, CML
Change-Id: Iee74e1a5157f4ae8aa89478eab568431f85b37a0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 521ed193d7366bcf73c1110dcd09e9e900aa3b2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:35 2020 -0700 
-------------------------------------------------------------------------------- 
Create PlatSamplePkg.dsc for TGL
1. Move Common Lib from BoardPkg.dsc to PlatformCommonLib.dsc
2. Move Dxe Lib from BoardPkg.dsc to PlatformDxeLib.dsc
3. Move Pei Lib from BoardPkg.dsc to PlatformPeiLib.dsc
Change-Id: I44a8294c49a63cbb30d908696d9bae79cba4acce


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
TigerLakePlatSamplePkg/PlatformCommonLib.dsc
TigerLakePlatSamplePkg/PlatformDxeLib.dsc
TigerLakePlatSamplePkg/PlatformPeiLib.dsc
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: aefffd586feef846ea66f2f7e7c696474ab73abf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:31 2020 -0700 
-------------------------------------------------------------------------------- 
Fix for Vtinfo test was failing with Vtinfo tool v1.1.31.efi
Change-Id: I4ac0bc6bedd2bd9ce910230b5f100071c9b47df7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 333bacc55ab224d256c44f9d3107a930ccc79822 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:29 2020 -0700 
-------------------------------------------------------------------------------- 
Description: BIOS to program the highest value advertised between PCIe root port and device for CMRT
Read the Port Common Mode Restore Time (bits 15:8) of the PCIe root port and device L1 PM Sub-States Capability Register.
Program the highest value advertised between PCIe root port and device to L1 PM Sub-States Control 1 Register bits 15:8 on the PCIe root port
Change-Id: Ief197033f6f8297f664002251d62dddc45bdda18


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 777639599f42aead2a222dcbd658b18232e86845 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:25 2020 -0700 
-------------------------------------------------------------------------------- 
Restructring the Gen3/Gen4 directory.in ClientOneSiliconPkg/IpBlock/CpuPcieRp
PCIe Gen4 C header files to IpBlock/CpuPcieRp/IncludePrivate/Library/ and PCIe Gen4
libraries to IpBlock/CpuPcieRp/LibraryPrivate/.
PCIe Gen3 library are moved to IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/ and their related C header files
are moved to IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/.
Change-Id: I9026ed43a3de49b345f1e81a17c456666ce88c70


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/PeiSaPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaPcieInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/CpuPcieExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/DxeCpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePreMemRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: cdf914644892e689bc15a2d0e8a6b59091f6db29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:18 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - Initializing UnIntitialized variable.
Initializing array and structure elements before using them, to avoid undesired
behaviour.
Change-Id: If27f4853be1e773f9fa2e1d140f322b9349053ac


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcCardCommunication.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf

================================================================================ 
Commit: 8d11f98bfa740e95430de16cadbda13c94ade337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:06 2020 -0700 
-------------------------------------------------------------------------------- 
Revert TigerLakeBoardPkg/Acpi: Split PCI Host Bus from System Agent
TigerLakeOpenBoardPkg/Acpi: Update references to System Agent registers
ClientOneSiliconPkg/IpBlock: Update references to System Agent registers
TigerLakePlatSamplePkg/Tools: Update Intel ASL compiler to 20200110
DPTF(Power&Generic)Power Participants are detecting in OS Device Manager after enabling in BIOS - after reverting this change
Change-Id: Idd114f34d783d1ca74c0f441c9c56bb29965d99f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
TigerLakeOpenBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
TigerLakePlatSamplePkg/Tools/Iasl/iasl.exe

================================================================================ 
Commit: a78510267c4e22e3f8787972c4c36768638610e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:55 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake B0 Microcode Update 0x14
Change-Id: Iea630a399428d889ead55ae1951c2cd55a49ffd0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0c601e55e8a05913debf81d513fda5ea0701b7de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:53 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake A0 Microcode Update
TigerLake A0 Unified (uCode+Punit) Production Patch 0x66.
Change-Id: Id360f684b10aa9103a460308f3a5206019f92091


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: aec4e15d98af789dfc91b1c058283d7a0c051c17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver: TxDma - missing clearing of THC_WRDMA_CMPL_STATUS after DMA has completed.
Added cleanup after DMA initalization
Added Write to Dma Complete Status after each Write DMA
Change-Id: I79aa044dcec32dd8387fe5225b587943cd8d0a63


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 1af06d34f36509d16e8d24540778616d9adca9ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:46 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL]Fix register offsets for PTMCAP and LPHYCP4
Change-Id: I1ed6763b17623e85cd33f7bb65966a622c4400b5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 55ecc5b102927abd738e1e61ab050d4506e206fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Correction for FSP_API failure due to addition of
Support for UEFI Variable to Allow OS to instruct BIOS which devices to put under VMD
Impact Platforms: TGL, ADL
Change-Id: I1b798ea52ef43deb310d95e30ec2a9f401c0d3df


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: bf110ba9cd7fa5e90b1ae436ef2330735ef45da5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:41 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS change for GPIO for TGL-H (incoporating Si PO learning)
F11 changes added for Touch panel.
Impacted Platform:TGL
Change-Id: Ia9c5fbf79c4627ffde9e3a6fed4dceb14386931a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h

================================================================================ 
Commit: 762461e0d39eb77db470a6092a05ef65463bb627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:40 2020 -0700 
-------------------------------------------------------------------------------- 
LPSS I2C3 Data Pin is required to be programmed as Native2 for Camera Driver to Access MIPI Camera Through I2C3.
Change-Id: Iebe04d8c84cbd23d1741638a92cb19252497c3fa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 3b1fe547a1fc0c764ade3de606652f82b39ce656 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PO] Booting to OS fan is off causing heat issues causing to cores to hang with System hang in OS with 3 strike timeout
Enabled DPTF by default
Change-Id: I57369fbbf80ab7bd82d9c4a8e5274e605a516dcd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 1129e2db510a9f4ef6377be9ebb92498b6c4b848 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:36 2020 -0700 
-------------------------------------------------------------------------------- 
Restore VccIn PSI2 programming to 20
This has dependency on EC programming update for IMVP9 programming prior.
Change-Id: I0ab0652ff406dd09228d5b87f25d2c39a1d39181


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 68b54114e46f48e7b553671735aa031d0478d0d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I86fc6515c5704930c0231c2e0df78f81d4a68337


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9846285895b6fb54fe35ccb8455eb51311289075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3121_00
Change-Id: Ib54d3668a296c78452cd25e38de73b42f0773797


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2298a95666790d60a3edf3bf4f8659d01afd315b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:25 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake Bx Microcode Update(uCode+Punit) 0x10
Change-Id: Ic11709c84c84e79e812ee56bf00634cf4903fded


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 391409e5ae549b394c315f2f9de36618c40c65b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Updated Program CPU PCIe controller registers with values,
Change-Id: I3e26650a7cad5b100126f7dbbdc8e368a0b9bd28


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: c8ba523063ec316538f14d085fe380ccfb4e855a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:10 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: CSME Resiliency implementation based on capsule update
High level implementation details:
In Capsule update path:
1. If the updated capsule is ME/Monolithic capsule,
save a copy of the capsule in ESP with name MeRecovN.Cap
In normal boot path:
1. In each boot, check for ME health status from ME FWSTS registers.
2. If ME corruption is reported in FWSTS register:
2.1 Set update progress variable with UpdatingMeResiliency and
issue an global reset.
2.2 In the next boot, BIOS initiates ME recovery by starting ME
capsule update from the recovery capsule image in ESP.
3. If ME corruption is not reported:
3.1 Check for MeRecovN.Cap and MeRecov.Cap and replace MeRecov.Cap
with MeRecovN.Cap as MeRecovN.Cap is the capsule image copied
to ESP after latest ME/Monolithic capsule update.
3.2 If MeRecovN.cap is not present in ESP, this boot is not the
first boot after capsule update. Nothing to do here, continue boot
Change-Id: I0c1fd3d7d0d5bbf325076ca8fdfcd2d6b3867039


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/prep.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9151df4479fc998ed65fe918bdf2ba9d775fd106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:06 2020 -0700 
-------------------------------------------------------------------------------- 
Implement setup options for HW EQ - need to implement all the options that were implemented for Gen4
TGL: Request for BIOS setup options
Below are the changes has been done:
-> Add new setup options:
1) Gen3HwEqOverride
2) Gen4HwEqOverride
3) Gen5HwEqOverride
-> Fix TxOverride for Laguna
-> Clean up code for ADL, as ADL has 3 root ports
Change-Id: Iab9b2db5bd64d93f44b86178ef4d8ff6a168d0ea


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
TigerLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: b7abc8e7662a9d7e817d4f5cdb570f3383ea1cb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:02 2020 -0700 
-------------------------------------------------------------------------------- 
Remove Intel only code in SiPkg.dec.template.
Change-Id: Icdead19ea89b0ce5ab1c1081d2cb24bd4e50334a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 32d5b844737701f36e3eb07a802b9a7b9d9a5ae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:56 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Cleanup unused registers and duplicates from CpuRegs.h
Converting BIOS MSR definitions from macros to structure format and remove the macro definition.
Change-Id: I5f650bcd16d9ba52ddc235ff9f53b7296a4c894e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 091f8041bc7ba2f262896c583b969722e594726a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:52 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Cleanup unused registers and duplicates from CpuRegs.h
Converting MSR_IA32_X2APIC_LVT_THERMAL to structure format
Change-Id: I08249ffae3a2bf1b9fd220a71571d409e8e7300a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.h

================================================================================ 
Commit: 689c575deb610235215751895d920776cb355bda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:46 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Added Setup option for Aggressive clock gating
Change-Id: Ic8aaa0728a43936cd4c6e1ed590e01ba8f0fbf5b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 476fca3e143c15110c0db95dd92d2b9bef431f6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:43 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Update default values for SA PCIe setup options, PCIe function 
and removed "Allow L0s with Gen3".
Change-Id: I6ad2ea2f7a90c50e158a30fbb472c895a31d6e4d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c862a3a20090dd9013eaa9b8ddb16d68ce67ed0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:40 2020 -0700 
-------------------------------------------------------------------------------- 
TrustedDeviceSetupRestricted:[TGL] Allow TDS Extension to set display resolution
- Add a function to the TDS Extension Protocol to allow it to set the
display resolution.
- Change TDS Extension Protocol Revision to 3
- Added fix to build issue seen in TGL, added PcdVirtualKeyboardEnable to 2 infs.
Change-Id: Ie6228f20c36019d5f8c9d01587d4f1b29cc796f0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.inf
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetupExtensionProtocol.h
TigerLakePlatSamplePkg/Include/TrustedDeviceSetup.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h

================================================================================ 
Commit: 76963ab77010ed62b3f56327bc9c752f655bbfcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:38 2020 -0700 
-------------------------------------------------------------------------------- 
TrustedDeviceSetup: [TGL] Skip registering ME hot key during TDS boot
Skip registering ME hotkey during TDS boot
Change-Id: I7ac1c41a360559a1eab528a237b859218ee89b4d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 8a1c39114f53daa6f1841fc56965126582eba2a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:35 2020 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB BIOS[TGL_U A6 BETA][GRAPHICS]:Observing Blank display in Bios when primary display is selected as PCI
Remove PrimaryDisplay setup option which is for only PCH PCIe.
Change-Id: I9e526a54f3e8708a3ae5a97a959e6aa9766ec1ea


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d6723dba9d25172cde3f901e1d0ad6bc8364a783 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:33 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Updated DMI BIOS register settings.
Impact Platforms: ADL,RKL,SBX,TGL
Change-Id: I1f76c29773f3b7ffdcad99d04fdc300936ed09f3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 7bb247388adc697f7b282588972d831198fa6e96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:32 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Program Power down mapping for SIP17  controller
Change-Id: Ifdca5f423435c7dbf98ba193d4d3e11060b07bec


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: b3dc0ed856015431693c213b06ac71707db9d6d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Mar 16 03:21:55 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22ece40face927717caf78e36ac5546ec67829a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Disable Rmt and RmtPerTask by default
Change-Id: Icabcfca858917be6e5e818dad10ebe05288f2aef


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6d1eca78bf07dc944a4c56f7e6fe8fb0075ae645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: Iaaaea6ece43e2c7f3f01471d94903c28161ff022


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 92610d64abd4bd94e6cdbbb9018403df9a8ccfbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3117_00
Change-Id: I621244dce98dbaa32290b65c959287b9dd5b8ce8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a8667caba219beaf8d8e056df351649a86485b91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I8a778f612f172e016da0b8119ade925f5166b5e5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ec16848d16caba49b8880e9772cf8f2538343f01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3116_00
Change-Id: Id3d0652f4bfefd8b83d0451b50e6420e20cfd97e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9cc4835b1fbb419009ba03f46ff14654a39b744c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]System is not achieving SLP_S0 with TG device under VMD in the system.
Solution: Mask/Unmask the clkreq on ports (RPn and RPn+2) for TG during D3Cold cycles to shutdown Gen2 PLL.
Change-Id: Ifc1f8cf1134a062a8c887fb13ef1f09a736674b0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 33fa0fa428c84d180226451e2b9c3d8e86440f7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 13 22:44:02 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 894a638f03cff29644f2b8599d077e986b59a297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:42 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Add ITSS configuration.
- added Version 4 ITSS files cooresponding to new device and function mapping (reusing PchDevIntInfoVer2Lp.c for ADL)
- removed FPAK and BT CNVI references in PchDevIntInfoVer2LP
- updated IRQ assignments in _PRT
Change-Id: I86f0b7725dcfd5b6764d9716c6b4814ad5b552cd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer4.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer4S.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer4.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.inf

================================================================================ 
Commit: 4bcf250e6fb6b274a9df19594c5838c501bf538f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SUT not entering to S4/Hybrid Shutdown with VMD & RTD3 enabled on Neptune Harbor.
Solution: Fix to remove _PXP, _ON and _OFF methods of regular flow if they are mapped under VMD
to avoid regular flow _OFF method of these RPs getting invoked by OS during entry to S4.
Change-Id: I39c08744d3b7ce6594fe93395f73455426896d1b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: 663e599bcac9d57ad78684c83ccea5c0be2f07c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:38 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Increase max configurable delay _ON methods to support Power Valid to PERST# input inactive timing
Increased tunability of delay for PERST# deassertion after power on/en up to 200ms in BIOS setup menu since optane drive was getting dropped. Optane drives needs 150ms.
Change-Id: I9fa1e906eb448d5a64593b2f7d18746288d62ae9


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 9dbce674411cd9e117662da0001befefdeb369a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:37 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Disabling DFX functionality if the boot is 1LM.
Impact Platforms: TGL, ADL
Change-Id: I9769658a933cb47dc69d86ab9915cbd87a918b2b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 54b9875c3fae9a6d0ecf825cc3ef23b0e273aa0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:34 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL] Prevent assume Intel EC asl for non-Intel EC design."
This should not have been merged without approval from developers who provided feedback on the abandoned change.
Change-Id: Ia043fd5a4bce620c0bcb0d5b032ae04ec911abd0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c

================================================================================ 
Commit: cfe1669873dbbf808447738191acb1d7e291ca94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:24 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Adding Support for UEFI Variable to Allow OS to instruct BIOS which devices to put under VMD
Impact Platforms: TGL, ADL
Change-Id: I8736e6213d0efe39ae6b3e3fecea0d5391b5fef8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: d01e4e888ba3f17aeb39a9cefcd1ecb66cc9e9ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-Y42][M2_7560][RS6]DUT is not entering into CS with WWAN device connected to Root Port 4 - part2
WWAN _RST has been moved to DSDT. The one in TGL-Y RTD3 SSDT was added wrongly
avoid unexpected failure.
Change-Id: I520bbeea1c30333d4ed33273baefe0087aa04f3a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: 234138f06dc0f247f10da3277ee9bf73f5e6fec8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ic5dc90607a8ae908706d7f3ee6101a1d156c39d9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3123fd79792944c56cccf53092116770cde8f285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3115_00
Change-Id: I3b032183e4fd3b295bcc7fb9b440ede39ab4e67b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c95f7ff28539083f2e40c88c33b5f17602f94a38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:06 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG][C1S] Generate EBG PchNvsAreaDef.h and PchNvs.asl from the PchNvs.aht template
Prototype of NvsGen.py added.
Egs build now includes automatic generation of .h and .asl from PchNvs.aht
Change-Id: Iedfe351be655009519db1fa526d29c6e76953994


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py

================================================================================ 
Commit: a0eaf9e9f77094ddf3bcb03183bb4f9178bd7dbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:01 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/RTC: Require a version of TopSwapLib that can be used before EndOfPei lockdown of TopSwap Bit
Current SmmTopSwapLib library instance consumes PeiDxeSmmPchPcrLib. So directly modify MODULE_TYPE to BASE.
Please notice that it is caller's responsibility to ensure the accessibility of Backed Up Control register and TS bit since it might be hidden or locked in certain phases. (e.g. POST_SAI)
Change-Id: Ia16a1231a24df5917ddfd74bee83feabb8f2c32c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglPch/DxeLib.dsc
ClientOneSiliconPkg/IpBlock/Rtc/Library/PeiDxeSmmTopSwapLib/PeiDxeSmmTopSwapLib.c
ClientOneSiliconPkg/IpBlock/Rtc/Library/PeiDxeSmmTopSwapLib/PeiDxeSmmTopSwapLib.inf

================================================================================ 
Commit: c8e974e205ba8ed0e30c6e8aeb3087ef457316b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:49 2020 -0700 
-------------------------------------------------------------------------------- 
Adding description of DSC files in BoardPkg
Change-Id: I76fc24a7e0ebedf6704db7c0357f6ddff5131410


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgBoards.dsc
TigerLakeBoardPkg/BoardPkgBuildOption.dsc
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: ba0b92daecc7221423a8b5d15fb96434b1119cd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:47 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming update
Updated xHCI programming to update HCIVERSION to 0x0110 for xHCI IP V18
Change-Id: Ic214280c65cde740ccaea36a3e61203a33a523b1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 6b4e1d9933c69061d9a2391a9aa7bd555b0cfdcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:43 2020 -0700 
-------------------------------------------------------------------------------- 
[CML][TGP-H][cAVS][Decoupled] SNDW Clk incorrect divider settings causing slowness in playback
Change-Id: Ia7fb98a336ea447565c1ad1f4e5a941091075a79


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: ace914ac7c79ea0a6417be43bb20cbb761dd3763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:38 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/IsvtCheckpointDxe: Remove it
We do not support ISVT check point now.
Change-Id: I7eb18c4117b152750871485444660da4b8803839


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/IsvtCheckpointDxe/IsvtCheckpointDxe.c
ClientCommonPkg/Universal/IsvtCheckpointDxe/IsvtCheckpointDxe.inf
ClientCommonPkg/Universal/IsvtCheckpointDxe/X64/IsvtCheckpoint.nasm
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6b6d1ce6ae962dbd22a0ce291045380f671b5295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:36 2020 -0700 
-------------------------------------------------------------------------------- 
Merge from CML SHA-ID: ab1dd05e400e29dfbec98f8828b2e19fa2e09f31
[AMT][RCO] Reboot with Lock Keyboard doesn't block entering - to MEBX
[AMT][RCO] Boot from Local Hard Drive fails when disk-on-key is defined is first boot option in BIOS
Issue: 1. MEBx hot key is registered when Lock Keyboard ASF boot option is set.
2. When USB HDD is set to first boot option, even force to boot local HDD is set in ASF boot option, system is still boot to USB HDD
Resolution: 1. Skip MEBx hot key registered if Lock Keyboard ASF boot option is set.
2. Skip USB type when HDD device is found.
Impacted: All C1S corporate projects.
Change-Id: Id29be3c170e37245e8350ecacc1d3997d85a5271


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c

================================================================================ 
Commit: fcbbec48ea19ec70ce34a621dcd1dd4c575fa0da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:33 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Create PeiCpuInitFruLib
Change-Id: I1212cc9d795f2690c9398fccca4cc87a7e40ee17


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 7e098c6bf06a17362a3b3fc5b4272b623b523476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:28 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Peg10 PCIe speed changed unexpectedly if Peg60 speed changed in BIOS knob
Solution: Speed limit register needs to program per rootport and one at a time
Change-Id: Idcc714b897cc9991d493e20216182f4dca105d4e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: a3faf83a2c13d3e23559f66668706f87f6015b53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:25 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL]Fix Invalid LinkWidth
Solution: Add Vid check for uninitialized rootport linkwidth
Impacted platforms: ADL, RKL, DBX, TGL
Change-Id: I03f2848daf9d0c6db020be40ddb0659f273d7f1b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 4cd586407a5881446e652783785838f2debd1a03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Ppi/ReadWriteVariable.h: Remove it
Do not support PEI_READ_WRITE_VARIABLE_PPI now.
Remove the following:
ClientCommonPkg/Include/Ppi/ReadWriteVariable.h
AlderLakePlatSamplePkg/Library/PeiReadWriteVariableLib/*
AlderLakePlatSamplePkg/Library/PeiReadWriteVariableLibNull/*
And modify related files in ADL, RKL, JSL, TGL.
Change-Id: I33ebbc67b3bcf1ebaa8a55b60355e416e5452f98


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Ppi/ReadWriteVariable.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf

================================================================================ 
Commit: c864eb4b60b582971681c2dcff28a550313e9301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:16 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/PlatformBoardType.h: Move to PlatSamplePkg/Include/
Retire the ClientCommonPkg/Include/PlatformBoardType.h.
Move to ADL, RKL, JSL, TGL.
Change-Id: I8a910ab8a0727a7320f930f6147f1784d860e61f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/PlatformBoardType.h

================================================================================ 
Commit: 6601d8d2028c26af378a9c207c9cae39db90d501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:02 2020 -0700 
-------------------------------------------------------------------------------- 
Description: BIOS should not allow to enable TME when TME is disabled in fuses
Hide TME setup option if hardware does not support it.
Change-Id: Ic0864681cd60b5bfd332f772208cc9ed7c1ddba0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: e74206a17f3230d603d3a08613001022b86fc1e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:01 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Features: added Platform Security Discovery Services driver.
added supported files required for PSDS Dxe driver.
Change-Id: I67bca46b4fa4b3ec5e988256d7cabc4e7574722e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.c
TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.h
TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.inf
TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.uni

================================================================================ 
Commit: 14f62030e792cb203b98c1d9c46a5e7785375548 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I647f50ea16cb74aaf8010ab97ca2367818c1e654


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5ce7cfc405a3fb504eff77ebe92b770c8df69e6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3114_00
Change-Id: Ie38a0b0f1cce11cac9ce7b09033d1fefe5e92719


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a4b680171d847c9afc6c05a9b97e8c60752c663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove old chipset init tables
ICL and CNL projects are no longer supported from C1S.
Old chipset init tables have been removed.
Change-Id: I60762208b00b14578c70e55e15b73976cc2eee33


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchHHsioA0.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchHHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioB0.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioBx.h
ClientOneSiliconPkg/Pch/IncludePrivate/IclPchLpHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchHsio.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchHHsioA0.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchHHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioB0.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioBx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/IclPchLpHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 85ed36e5c3805569b52971836d5e8e1b6f651eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:33 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Refactor SBI msg sending in PeiPcieRpInitLib
Change-Id: I89b249c2f959b26e20743addfef1a278698b6a28


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: a6baa8d66216319414c7c0b84141723f48f5520f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: SPI Decode range enabling during PCH init
This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.
This patch adds SPI Extended Direct Read Decode range enabling library
and adds calls of the functionality in PchInitLib so
additional 32MB can be used for SPI Direct Reads from BIOS region.
Change-Id: Ia739ecde4ccb532e49ac0b25ff81f6ea960cc9c8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmiRegs.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiExtendedDecodeLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/UniversalPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 3b487626eafd516cfce08636b19b8bb6c46efd69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Prevent assume Intel EC asl for non-Intel EC design.
Use PcdEcEnable/PcdEcPresent(ECON) to isolate all Intel EC ASL references.
Change-Id: I2c3ebdb1f093de221f4901ea64b013f3ed4de5f8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c

================================================================================ 
Commit: 5f8a145416950670cc5a1c962b23594b7cdb1b89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:14 2020 -0700 
-------------------------------------------------------------------------------- 
Printing PEG60 PCIe configuration space at the end of CPU PcieRpInit()
Change-Id: I3cc4a50d523ed53ab809779c4122546ab053bbf1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 4cfe7c738e58b88d9d98e005385d3231c240ee10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:08 2020 -0700 
-------------------------------------------------------------------------------- 
Remove CPU_ICL flags from FspPkg.
Remove CPU_ICL flags that exclude TCSS related code from all FspPkg
Change-Id: Iec66c798d2d4075edac22f2cf5c9db390099eb34


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: dfd337110e07a61221ca56da2b78916c283c3b3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update DebugFeaturePkg and UserInterfaceFeaturePkg References to edk2-platforms/Features/Intel
All the Client master projects need to be updated to reference the advanced features it currently uses in edk2-platforms/Platform/Intel from edk2-platforms/Features/Intel instead. The boot should be functionally equivalent before and after the change.
Change-Id: I6ccdcaa4af6708bceec066f29995660888d15f9f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
TigerLakePlatSamplePkg/Library/BaseUsb3DebugPortDummyLib/Usb3DebugPortDummyLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
TigerLakePlatSamplePkg/PlatformPkg.dsc
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 4d35fdbfe58e6b2455b37466a5606afc0ec5ed7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][FSP WRAPPER API] boot firmware volume debug build has out of space
Increase PcdFlashFvPreMemorySize from 0x000A0000 to 0x000B0000
Change-Id: I067458c8dcf1f44606ab9850bab47a40851b51b0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 30dee1d98f42a3162defc212f059239ee5a48213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:47 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS change for GPIO for TGL-H (incoporating Si PO learning)
Board document error, Swapping GPIOs E4 and E5, changing H14 value.
Change-Id: Id381fd8cfd105c984a04652fb31b132731934e40


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h

================================================================================ 
Commit: 4238a9394425066182378614841ec4c9aa0c1ba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:27 2020 -0700 
-------------------------------------------------------------------------------- 
TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM.
Description: 1)Added new UUID to _OSC method for USB4 capabilities.
2)Added DisablePcieTunnelingOverUsb4 setup option and other related changes
as required.
Change-Id: Ic3771ce1b3d0da8f4e57b92b7e0845303031db5c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c

================================================================================ 
Commit: 56e0156f2c453b80d15e735fd8a37d9d27c4a3be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver: TxDma - wrong number of PRD entries.
Fixed PRD count programming from 1 to 0.
Change-Id: I30c5ea26cfa7cf4eb85f95bbb34a14548c57867b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: 31d34204327449efabb508a5b9951dbc262a1f9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I267c510c699ceb75e18ee769e6bbe13d12ba6b7e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3cc162abfa2eae00899375512085a3d5cf485c60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3113_00
Change-Id: I5dc78e3bd19b55c8972b0719a2edaa00933b40fa


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a67ebb42814b7f1d9c4755620e143b3f048c9f3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:41 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/TrustedDeviceSetup: [TGL] Fix issue when TDS Extension is not decompressed after power-loss
Applying fix to TGL
Issue:If TDS Extension was launched and power-loss or reset happens before ReadyToBootEvent occurs,
then the TDS Extension will not be decompressed on the next boot because it already exists in the SysPresXXXX list.
Since the TDS Extension was not decopmressed and the system has rebotted, the SysPrepXXXX entry doesn't point to a
valid SysPrepXXXX Extension.
Fix : Fixing issue by always removing TDS Extension from SysPresXXXS if it already exists.
TDS Extension will always be decompressed and added back to the list.
Fix ported from CML
Impacted platforms: TGL
Change-Id: I744385b57fa519f7974e80fce50188b4c07014fe


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c

================================================================================ 
Commit: 5f43edf2da3c6539491d0a2286678ce79bf0c8ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:39 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg: Improve the quality of the FSP Integration Guide
FSP 2.1 Dispatch Mode is now well described by the Integration Guide.
Added more meaningful documentation for several config block policies and UPDs
Change-Id: I31d910d1965ca76d243f3830f46db7f261d77889


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PciePreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/AdrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/Include/SiPolicyStruct.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/FlashProtectionConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 4e1c193730b72e7fdcc603ce713e0e1904f093f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:18 2020 -0700 
-------------------------------------------------------------------------------- 
OemCapabilities2 in SMBIOS130 must be set to 0x02 (Terminal VT100+)
Change-Id: Ieb11b8c5b3fb0357bc14574a1d6866a73fb43f4f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeSmbios.h
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: b7b3e209d878bfd4c0b29fa0bb64b42ffc2d56b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:17 2020 -0700 
-------------------------------------------------------------------------------- 
Revert BIOS W/A: xHCI gets to D3 with pme_en = 0
PMC has a patch in their source code.
Change-Id: I32b6de58eedbd6f3091bd48be00b1a50748d7d8f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 4a821be689e7fbbdd51099f8f003f8c0d2db28a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:15 2020 -0700 
-------------------------------------------------------------------------------- 
support postcodes and status codes trace to NPK in release BIOS
Add support for sending post codes and descriptions over Trace Hub.
Implemented four messages,
1. Set up of HECI interfaces.
2. Memory allocation (DID).
3. ME To BIOS Payload (MBP).
4. End Of Post (EOP).
Change-Id: I450183303d210e211b3ada644a22bbe8bf694f29


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeFspPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
TigerLakeFspPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
TigerLakeFspPkg/Library/MonoStatusCode/MonoStatusCode.c
TigerLakeFspPkg/Library/MonoStatusCode/MonoStatusCode.h
TigerLakeFspPkg/Library/MonoStatusCode/MonoStatusCode.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 866fb9a9d94d1660d625754350208bbad836866d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:13 2020 -0700 
-------------------------------------------------------------------------------- 
Handling OCP from the PD controller
Change policy for virtual wire OC setting
Change-Id: I330c7d0378b7837a78351396e2632ae09bdbde78


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: b40e9136b2472a93ea73c15b234d64e8b1a2c3e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] [B0 PO][TBT] Wake From TBT is not enabled by default in BIOS
Change System Agent (SA) Configuration-> TCSS Setup Menu -> VCCST Status of IOM" should enable.
Change-Id: I4db06e5db301776898b2471b5d7e18f41fa60345


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c9b2950759aa215c2d0c033acda238a14cbb3b14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I57a349a620f778cda6b4550ba3ab7ffd89322a9f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e7b07b58aa6e8a810d25c67792b4cc7dd04714eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3112_00
Change-Id: Ie4f4a8277bb3ff04884be97b1497d3f88d553bb4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: afb36c9cc258a505e109c3f03483ac1e758cf909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS needs to provide XTAL clock freqency for OED
Add function 6 to HDA DSM which return supported clock value.
Change-Id: I62e0f03df17df582f0ad34fea393aa04557b1560


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl

================================================================================ 
Commit: 06d1c6747b5bcfd32f510c12a259b9bea4b1b3f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:46 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Removed GT Sku Name from BOIS Setup
Impacted platform : TGL, ADL, RKL, JSL
Change-Id: I9f45716d4f442bb14d9ffda3ce207860a3956ca8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 98683a3c01bd631bffe80c5cccf06d64a34ba371 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:43 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Provide Lid Status information to Gfx PEIM
- New PPI protocol to get the Vbt Data and Lid Status
Change-Id: I6b6a72032c0deca1c14632e17fba2162006fa17d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Include/Library/PeiGetFvInfoLib.h
TigerLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
TigerLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.c
TigerLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 37c1171eed75780d366172344238e496b811203f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:40 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Enable hotplug SMI for the root port after the registration of the respective handler.
Change-Id: I30dc873ad0ba8695d0fae0a263f41dfff80ba1cd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: 3db0b0ad856c7996bb06b481d453aa43a4da12d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Fix build issue.
Change-Id: I1e60bc1f28af9c72bdf164c5a1da516c4de35d20


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: f0194e4aae0db7b9464fe5933a7e8e320e9bc001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-Y][19H2][M2_7560][BIOS] WWAN is enumerating even after disabled in BIOS setup
Fixed WWAN can be enumerated even disabled.
Change-Id: If2cb3d15bed5cb9e04c22913f9003e8b56612ed5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h

================================================================================ 
Commit: 7666a7efc05fffb7b3c1c599dbb8d42791e328a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ia05a0341aad6d6f22816fd3ee381cbb16fa99add


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fb52983b3841c11ee7a594c284d91b66233dcf34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3111_00
Change-Id: I59a4f0c9252958c24676521dde041a20832a316a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c2b45fdb2b8e888c9d4d71cda220cd6eb5d94d3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/SSDHXHCI]: Disable extra SS USB Ports
PchXhci.asl creates only 4 SS USB ports, hence limiting
location reference for same number of USB Ports.
Change-Id: I668a01f964ec150ff0aeb9d0afe981821acc738c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl

================================================================================ 
Commit: 0a66cf534e281f4b8ddc3e98fb573aef5abc8250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:58 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Starting from SIP16 PCIe Coalescing feature need to be set up
Programming registers responsible for PCH PCIe Completion Coalescing feature.
In COCTL set to 0b are:
Posted Write Chaining Enable (PWCE),
Completion Chaining Enable (DDCE),
Chain Timer (CT),
Chain Timer Enable (CTE)
Relaxed Order Attribute Override Policy
Posted Chain Limit Mode (PCLM)
Non Posted Chain Limit Mode (NPCLM)
Change-Id: I560480ae1e91ef768619eaa90bfb9773e9f17ae7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 94ac9c054f61fecdae506763d4a9aa4933be2640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1034
Change-Id: I313af8bf1f80eb708abca435b0fb79470efebccd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin

================================================================================ 
Commit: c3a8e63aeb1af075454b8782ae34769e5a526835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I6b0e614832b79ca7792830059ac6956fa2fedc4c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 617c1d7c1adcec33250842a28f4d2805cce89877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: Ib054c6fb5db5f6598d9b09bc3c79fbadee4dba42


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: aabbbfdfad7cf0b855ce30968f9ff6d358b4e25f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3107_01
Change-Id: Id7d8f81d37b5a198e5972d2ac55185af44f55814


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 61e2bbf70e53db73777931778dab30f573bb6e07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I201c955e797891989d80a6046e4652ed4ed92cc2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5759dfd4dc8c9fe5871cd40fbd283e6c607f1e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3107_00
Change-Id: I0f7ddb1de0413544e647dfaa925eda97fcabd989


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 761804269435c45a3d93fa95b595533f916b0912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I980bd101f2464afe571f31e2b019ff9100bf44b1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a6cbe4307f48e9ce7eb6a9442d6c1ab984205ec5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3106_00
Change-Id: I3984a09b4a61d314a8b2481e24eccedca6684a15


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fbd4cfcd4c9c34122cc98d946482452a9d646177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:56 2020 -0700 
-------------------------------------------------------------------------------- 
New TGL Platform VR POR file WW1020.
- Added support for new SKU with TDP=15W.
Change-Id: If1541140e2e9a9e430d0a9d6c3b8ffb35d04dfeb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 176cd5e8c6dc68ddaa467dcbec493348fc63ad3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:50 2020 -0700 
-------------------------------------------------------------------------------- 
TGL:BIOS powermeter support
Reverse devices 2 and 3.
Intel\TigerLakeBoardPkg\Acpi\AcpiTables\Dsdt\PowerMeter.asl
Change-Id: I2ae4930ba8b680554a92e46a5faf6f6dc8ae43e2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 5710e40645b9de7b375658dfd78ad2c8579e8ff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file
Add HybridStorageMode Upds to partial header.
Change-Id: Ie2c37d9401ddc260d8f7de3b82db4ffdeeb6e2cf


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 8c8a4ec5e7de32c890e2524ce6fdc21b9afda83d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3105_01
Change-Id: Ib2b36ae2100975f415dbbc9037c359507fd37e4a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b4abab5924912603f5d2859747933a3ce5a8a03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes
Change-Id: I29df69ef8057445dfc7fa354f63409f655889ab2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 548dba4a4524e4c625de3920112b64bff1ccab7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: Ifab0454c28c3471ecb742e4558e65379487801e0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9a7729c363cdb158c4bcdf055fe8b082d1aed88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Code sync up 
1. Commend out unused MRC steps in the call table, to reduce binary size:
- MrcTxTcoCompTraining
- MrcTxTcoDqsCompTraining
- MrcClkTcoCompTraining
- MrcWriteDsUpDnTraining
- MrcDqDfeTraining
- MrcTurnAroundTiming
2. MiniBios makefile improvements:
- Use /opt:ref option for LINK, to strip unreferenced code/data
- Use /debug LINK option only in DEBUG build, and not on RELEASE.
Change-Id: Ic81f4058d5dc9cc6704c84767602d9e6c9b710ad


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak

================================================================================ 
Commit: 9761d4e3ad2998d25555dfa4a3b86c7eb08157be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: If71130a58564849fc95f3523bfd9939a132e15ae


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 70b7886a227b15d37486c35678ec92c6568d6818 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I2f82dc518ef33b040c85b46d4eec97a63797932f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5920be2759a985209f33b32abe87adae2013177f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl][MRC] Fix KW isues
Change-Id: I06c21a941475a4d8cc86785531aaaa166928e0ea


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 5feb4a8c31ba61856651681d2ad63336e39e9256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I4f7094e3e699ad7a126dc12a4a443fe7c3c8f8ef


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2abaa6eb919b8971754d7d8710babf59d201fcfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:25 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL][MRC] DataControl3 and DataControl2 register programming changes for B0"
Change-Id: I7f2658ca8501f4ed7182f84962c6dc0f4c0d96d1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9adcb68a8c9b8521afc7bd62c660a2b1b4e826ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fix commit conflicts
Change-Id: Ie9bfdfeb4ca1bf9d92c2df785352de584dfd939b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c51561307efa13a5c9b2c747b3223634d13a634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Remove serial log buffer
All execution flows through MrcPrintf will not buffer serial out to memory.
Change-Id: I8c17adcfb00939de69cd7c5272355fa54a162415


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: c45461313d9ba7af28931de279c6ffe827430a99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] QueueCredit variable are commented out.
Change-Id: I8751fcc28a37549dc3044651689e732079f8d616


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 25f1b1aa93f55dfd4bf90967903d969ba418a610 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I7815a608d2cf35a08351b383ac1f5017f36a0e7e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b95b1967f0bef0a1c6ea78d63e9a265a75d1802 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC][LP4x] SAGV hanging in ECT with LP4 on SAGV.
Change-Id: If42c333258f209d9da747f90b7d6def5ef854ffc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 1d0c32f92758d7b213895039062b5c28651d51e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I0a8cc21fa507311ef2aa79c23a14ec5b9b02b23f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7517785bd993825118f68dd8388a409abdb8ae24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC][DDR4][LP4] Fix Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done
Change-Id: I033780e1c74e5077e86834cb2da20554ee6644b1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: abb29ad24bd804cd54149cdea93c110a9f35c091 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:12 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: Id53020056853c6045ecd1c00e0154bdcbd250870


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27438f8bd5ed4ae6d1238d7423eb9c1f51bf6bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Bad TxDq margins in basic training are due to TxDqDccOffset being overwritten by SenseAmp training
Change: Update TxDqDccOffset in MRC cache in SenseAmp training
Change-Id: I497339489f2bfa38e758e509c3d12109520c95c0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 4bb59afb1505a84d7671b4c5fb4983412965563e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] ReadRankMux2ndStg/TxEqrankMuxDelay/TxPerbitRankMuxDelay Shadow CR is not used
Solution: Remove conditional in MrcDdrIoInit() and set DataControl3.RxRankMuxDelay_2ndStg = 3 for DDR4 and LP4
Change-Id: I05fdf85435683e49705b5d37d164cc70a42a12fe


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 518b6909d514a23a69b927bcd64f0cfb8f5c360f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I8557ff1e29719eca1271ff2d6b9999f8f8a3becf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6cdde11da7134020216259f12c372bdbecc6af09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Re-Enable by default LPDDR switch Vddq V-F Curve
Solution: Remove the conditional to preserve V-F curve value calculated instead of 700mV static value
Change-Id: I2489845db640f1047cd05ccd03e1274415553369


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5e4765fa89798e9d1c6c438adc4fc37e194bc3a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I8e669d0e4328639925801377558347fe7cd52fcb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 683c96d70902a99ab4b6ad85d24dd013b6336f99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Bypass VccDLL due to BSODS on LP4x/DDR4 due to memory corruption at > 3200 MT/s
Solution: Remove condition to VccDLL Bypass.
Change-Id: I7d4303fb86749224821328a2551da04ee0ebd45f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f3c8cba7b5550f4491291cc7e763eff7acdf571c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Changed VccDLL target rail sweep from binary to linear search
Change-Id: Ica2887c683fd63938c69069570a0f295d3049147


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: bc887f7fd34276e29eaa7eba4cb3a21e5d47c623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I61acbd203c92b43462c193709c512e46ef0e97a8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bfdd6a3117c67e473df889425436ec8f17677cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] CMOS Debug knob for enabling MRC Time Measurement
CMOS Config 0 (CMOS Address 0xDD) Bit2 for enabling MRC Time Measurement to allow for regression to gather boot times
Change-Id: Ie17b4552106c1bf644906de5ab8bb5363d794b19


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: ba9709820b2fb6c32fb7599b2068a2c5b29cf6a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I98590139a45b02ab43560dc9cf262c78df594182


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09ef75872487610e1e391caa20e8786df3fe98bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]  Remove MrcTmeInit. in MiniBios
Solution: Move TME MSR Access under TME enable check as in full bios fix
Change-Id: Ic43ec4da626689ef411fa56ec17702e79cc65f2d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 82bd5647af1c4434f198d4bb5301a48318cf1c6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Change-Id: I52c49e6f8152c58c2bfb27e530bb1066103c270e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1cc7c5436fc02d6cd14ace792c053e898d4c7038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Bx/Px RxVrefOffset tick size is the same as RxVref.
Change-Id: I1d1814115832d341737b7af87292b1959913d749


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 66b2e84c1f5d9cf25e5cf00a0f2e057bb2aff765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2a09648eab80af368ed11bd6848bb54240d9732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I933cb16c2b99dfd0f3cde0d59a3bd78a6d2b29ef


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c42c8eff05ce8a2999f7dd5110ce05103ad6e9eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Change-Id: I301edd3f5a2dca1702e3e207684f4a74c7ccba0c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 7259f55b0eca7b8c2f4f765ec1613675a48b4dee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3105_00
Change-Id: I09978432e76612fad0cf22adf4aa014109c5e5d7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7dcc84b9414dcba7847c818ecff86e2c0ac3e669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:31 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Remove ASSERT when SBI msg fails
- Remove ASSERTs after PchSbiRpPciRead32 in PcieRpLib
- refactor BuildPchInfoHobs () in PchHobs.c and PchHobsEbg.c.
Change-Id: I82eb2f92cfef0ec8168cd2325ff1eed3edcf75bc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: e5ca63e9888bcf254192b4857eb20723bf883c90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:28 2020 -0700 
-------------------------------------------------------------------------------- 
Fix JSL Regression
-- check for simics environment
Change-Id: I64c4c5cf78815dc0cf68174e160b44365002e4b1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf

================================================================================ 
Commit: facc78ed99e16f8df3cbb2fe8d1ab9c0de015dc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:26 2020 -0700 
-------------------------------------------------------------------------------- 
18010666922: [ME] HSIO Lane Assignment (FiaMux) - Add FiaMux update on enter setup
Change-Id: I81abdef9311f2104041b77bce603b838cb12cd7c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf

================================================================================ 
Commit: 77b1f1406de62d516dc6243f2bde37400fd39e71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:23 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG] Client include directories should be removed from EBG dec file
Include of IpuPreMemConfig.h in SiPolicy.h has been removed and added to related files.
Include/ConfigBlock/Ipu depencency in SiPkg.dec.template has been removed for Emmitsburg.
Change-Id: I25d39139e4286b04cd49885d9e85377b2e9b8a8e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/PeiIpuPolicyPrivateLib.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 29aef487ddb56ea88798fc2e223ac518b9c78f9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TG][IMAGING]Add Clover Falls CVF Driver Support
Add support for the CVF companion die interfaced with TGL RVP over SPI.
Change-Id: Ic06292e6c8ea017cf23712b4ae221be1054664aa


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 57e3be6f35b8e0f83ede24bcd046aa2500fc0762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:17 2020 -0700 
-------------------------------------------------------------------------------- 
PlatformSamplePkg: Update SSDT table OEM id value as per ACPI spec
Update SSDT OEM ID to 6 bytes pre ACPI spec.
Change-Id: I9f0c22d221839c54413bc4f234a5f787b2aae157


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/zpodd/zpodd.asl

================================================================================ 
Commit: af995252ed855dd76b3fabfa17067dd7acd92bb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Mar 6 09:41:47 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ac844f5fefb0b64c4d99046830bcec627d0aa72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:12 2020 -0700 
-------------------------------------------------------------------------------- 
TCSS - GPIO VW Index setting is incorrect for TGL-LP and TGL-H
1.Implementing GPIO VW Index setting for TGL-LP and TGL-H and
2.Rename IomAuxOriSetting() to GpioIomAuxOriSetting() and move it
to corresponding GpioPrivateLibVerX.c for each platform.
3.Implement AuxoriOverride function for TGL
Change-Id: I63e168b7616ca9bf714c7eee98554e5951f0ccd4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9d8c6ee29acf1fe54c15da676bc378cfc028de69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Missing the Pcd declaration on any inf file can't be caught during build time
For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on 
all the source code files, however if the pcd is not declared on any inf file, for now the complier will just 
assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than 
what we expect and it has been bring many issues to Client.
Change-Id: Ib5b94d3398627297d7899725c544f56f792cb964


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
TigerLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf

================================================================================ 
Commit: 3a446281fae1c0f8aab82d47acfed2910ac0ad63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:59 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: Add back necessary code that got dropped
Change-Id: Iba643aeea23a959226103c4b08ad49cdffc9fd65


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 9ebe01fd466b6da9911efffef1c073aafaa02195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:56 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Remove IED_STRING and SMM_NEHALEM_IEDBASE_OFFSET
Change-Id: I9f34eb09ab4e4a011e39ac459232035dcd6a74e7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h

================================================================================ 
Commit: 70d95670d592e791baae1de2f6bf2e30e0205b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:52 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Enable OVERCLOCKING_LOCK bit by default
Change-Id: Id1890d48ba1a23912b2d72827b8cf32fc0d0b710


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: f30eafc9cb5c12fed729642389752777f605431d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:49 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Sync CapsuleCreate_Harmonized_v03_WW49 capsule build script update
Sync CapsuleCreate_Harmonized_v03_WW49 capsule build script update.
Change-Id: I7e7902c7b45c292a5f0fa8d5773531491b7d7775


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: d371646fefef920c93cfb4c6a319521d3afd88b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:46 2020 -0700 
-------------------------------------------------------------------------------- 
IBB fails to verify OBB authentication loaded from flash during sys boot up.
Update PcdFixedDebugPrintErrorLevel from 0x80000046 to 0x80400046. (0x00400000 for DEBUG_VERBOSE)
Use DebugLib from MdeModulePkg\Library\PeiDxeDebugLibReportStatusCode\PeiDxeDebugLibReportStatusCode.inf for DXE phase to avoid DEBUG_VERBOSE trace in SmmClear/SmmTrigger function of SmmControlDriver caused the BSOD issue while booting to OS
Change-Id: Ib37290402629893945e29f03f4c888248f22b8b7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 0a0058cc0d73cb782cc81d771de8bcdfbb45638c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:42 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/BiosInfo.h: Remove it and use the BiosInfo.h in Edk2Platforms
Remove the ClientCommonPkg/Include/BiosInfo.h.
Use the Edk2Platforms/Platform/Intel/BoardModulePkg/Include/Guid/BiosInfo.h.
Also modify related files in ADL, RKL, JSL, TGL.
Change-Id: I0cc563aaee1e2b6ccc41a645314a24bfb059d7d1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/BiosInfo.h
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf

================================================================================ 
Commit: aba770de8b9f25c9759c3dc461a2f9e83b29b3d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:40 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/FmpDeviceLibMonolithic: Implement the first boot indicator logic after capsule update
This commit set variable BootStateAfterCapsule to indicate
it is the very first boot after capsule updates
so that Monolithic driver can consume.
Change-Id: I1d5486ed4391a2874d8c9bf71bd447ecf9b86cb7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf

================================================================================ 
Commit: ae4ae20205b840027c6dd32d0e7e15dd88257e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:36 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PeiPolicyInitPreMem: Remove redundant SiCreatePreMemConfigBlocks
FSP API mode doesn't expect ConfigBlocks with Si default values
to be created on Policy Init call in platform code PreMem and PostMem.
FSP API mode just expects the buffer with default UPD to be generated.
However, the original PolicyInit for PreMem and PostMem still runs
SiCreatePreMemConfigBlocks () to create ConfigBlock redundantly
in FSP API mode.
This commit removes the redundant SiCreatePreMemConfigBlocks call from
PeiPolicyInit for PreMem and PostMem.
This causes X-compatibility modules failing to locate
Compatible Memory Init PPI, which supports compatible policy load default
functions, as the PPI gets installed in FSP-M. With this commit,
X-compatibility module successfully locates the required PPI.
Change-Id: I2ad496288a8d9081ca64511529179757fc50a2a6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c

================================================================================ 
Commit: 0df9668ce5517df39288e4b66a0cca49b8383752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:27 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Remove IED code from SA and platform
Change-Id: Ib11cfd7665c25370ab7b7d00f37933f8dd1be6f3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 852a8e3f591b8ca86a1f7ab0411ca48864d2d8bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Idb078fd95af41bae0d42a560be16a778f9c41109


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 12eff819c54894db8dcad710569f8eb9c1bd852f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:09 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: Yellow Bang for GBE
LAN_CLOCK used for Gbe Clock Usage type
Change-Id: Ib22eb4b67e8c4470a2dadfec697e5a3e358e34f0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 741f35675fbff4e4d3f8fef906727a4af593cffd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Important improvements and fixes for RST PMem caching.
Adding checks for NULL Pointer to make sure there aren't invalid accesses.
Fixing Query Supported Functions Command to show 2 functions instead of 1
Change-Id: Ie0e8c3d3fba2c16dae1d124faf661f37d326e6af


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl

================================================================================ 
Commit: fb36a0398edac1f2f1bb6591a0c48f727ce8b7dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Itss/PeiItssLib: Update PirxRegister array for version 2 of itss lib
- Include D30 and D27 in array
- D30 uses intx -> pirq in both LP and H
- D27 uses intx -> pirq only in H
- shift PirIndex of other devices accordingly
Change-Id: I7c0865e5320b757ae68f1427d6507a1b2f13fd87


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c

================================================================================ 
Commit: 02d5e771426afd3bbc50765ffa66e758d4decd5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3104_00
Change-Id: Id096685ef7eb992c68752dd4e4e2727cae232660


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2e64893f65e78c72ed3cc0bd01ff3ace8d76541c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Intel High Definition Audio yellow bang observed in Device manager for SNDW config
When HDA link is disabled SDI0 and SDI1 should be disabled also.
Change-Id: Iaf3f2aabba827fcd293f7fc65ec36df862caa5b4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 455f23922467175a3ba7832023424f0d05f6b6e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:46 2020 -0700 
-------------------------------------------------------------------------------- 
TGL sending Set_Slot_Power_Limit message with incorrect scale field resulting in slot power limit set to 7.5W
which by spec would be ignored by all ep devices and result in max allowed power of 25W - should be 75W for PEG ports
Change-Id: I6b838d7a13a7b5dc2f9366c55b1f73f877113dc7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: dc097088f6f958e9f4143d65e0b9555ffd8d70ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:43 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file
Add DisableDImm Upds to partial header.
Change-Id: Ic735ca4c7cb3d247134ec93d2af1211f44a97cbe


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 228a19a895ba6f30cad99d3f4e7a344090faed58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:41 2020 -0700 
-------------------------------------------------------------------------------- 
ADL&TGL&RKL: Implemented CPU Package V/F curve.
This patch provides two VF point offset mode support: Legacy &
Selection. In Legacy Mode, setting a global offset for the entire
VF curve. In Selection modes, setting a selected VF point.
Change-Id: Ieb2c01d46c6c75a18ac9d793cb7943328d4cb527


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 96ba4f5638359c97f5000f38bd1193c803866d5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add Support for TGL-U DG1 XEP Board
Added support for TGL-U DG1 XEP Board
Change-Id: Ia5ee4a3fee38d3c26eec9e325028cac9cb1f1ba6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: dd62fe11bd4e99a90aad7c826c0d8162a1e46a1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Fix for GP fault due to restricting MSR_SPCL_CHIPSET_USAGE
Added MSR_SPCL_CHIPSET_USAGE to Whitelist.
Change-Id: Id1745e216cbbe0c75b37405002a9507162d937a3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: d56355cc10bc24df22521fa5e266a429b8c9c18a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update Advanced Feature References to edk2-platforms/Features/Intel
All the Client master projects need to be updated to reference the advanced features it currently uses in edk2-platforms/Platform/Intel from edk2-platforms/Features/Intel instead. The boot should be functionally equivalent before and after the change.
Change-Id: Ib5e7cec0b8cf8fec10caa0da6111183e9c598bfd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 899c2b4034f749f5e9e976422ffaf29bbf1ae7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:23 2020 -0700 
-------------------------------------------------------------------------------- 
Change the BROTLI_FLAGS to BROTLI_PATH.
Modify the BoardPkgBuildOption.dsc in TGL, RKL, ADL.
Change the
*_*_*_BROTLI_FLAGS =  -q 11
to
*_*_*_BROTLI_PATH  = BrotliCompressPlatform.
Change-Id: Ieca03bcba15c3fd0b03121cb407d1cea6f8b95a2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgBuildOption.dsc

================================================================================ 
Commit: b013cd25fcf9f8be8009b83d9627aeaff4843509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:20 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix that Msc of Cpu Trace isn't restored correctly while S3 resume.
Impact Platforms: TGL, JSL, RKL, ADL
Change-Id: I103ed9a6e86ccb5f9975d159b90c8ab5864d2874


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.c

================================================================================ 
Commit: aa90f213ef917a2ee020f2320fa3e4003a843834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Enable DGR & NR 1.1 by Default in BIOS setup under Test Menu
Enabled DGR & NR 1.1 by default in BIOS setup under Test menu.
Change-Id: Ic2fecfa8b78461bc05ba192e4c5bf603bfabee46


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 8761bd7003ebc08c62bb8fc4589ad77f29a1ef3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:11 2020 -0700 
-------------------------------------------------------------------------------- 
[ClientCommonPkg] Update Advanced Feature References to edk2-platforms/Features/Intel
Change-Id: Ib83486095645b67937a277dc374fd4ced2398349


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf

================================================================================ 
Commit: a9d65927f8b32a380052ab7780b378f8b15e565e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:10 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Disable CET for SMM by default
The patch disables Control flow Enforcement Technology (CET) in SMM
with shadow stack feature for TGL.
Change-Id: I27ee9ab9f0b2d1363a24aa4a9e4b3cfd72e7da99


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: f172560b2a5c8e5a87792ce95ab1ee648d53f376 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:00 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - Null checks added.
Null pointer checks are added to avoid undefined behaviour.
Change-Id: I270e49b3fc462d632bd7fd31ce54680d512ac208


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.c

================================================================================ 
Commit: 22705729641bb84e117fc69c4b9e058044cb0f63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:45 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Acpi:		Split PCI Host Bus from System Agent
TigerLakeOpenBoardPkg/Acpi:	Update references to System Agent registers
ClientOneSiliconPkg/IpBlock: 	Update references to System Agent registers
TigerLakePlatSamplePkg/Tools:	Update Intel ASL compiler to 20200110
This set of changes splits the PCI Host Bus device(s) using a _HID of PNP0A08 from
the System Agent PCI device using an _ADR of 0 (bus 0, device 0, function 0).
This corrects a longstanding violation of the ACPI specification, and removes
a warning emitted from the ASL compiler. Also copyright dates have been updated.
Change-Id: I76d5a7dc95124c11b68e91d590b619a2e2353276


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
TigerLakeOpenBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
TigerLakePlatSamplePkg/Tools/Iasl/iasl.exe

================================================================================ 
Commit: 305b84c90235604a18c9e6de20701ee4cc96bc44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/SpiFvbServiceDxe: Fix firmware volume list for BIOS Guard disable scenario
NV storage area in SPI flash should be accessible
only through SMI if BiosGuard is enabled.
This commit removes NV storage region from the list
of firmware volumes which are accessible by FVB protocol
if BIOS Guard is enabled.
Change-Id: I9c9b275d231faae1a641745bcfb5f16550308b78


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.h
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf

================================================================================ 
Commit: 5ddbdb6b0265b54e0ba1d0742600ddcef4382fbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3103_00
Change-Id: I9bbbd43ae5794724344cc1562fa1d9102d0b3cfd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6cae22c278454f650ed0311beda4587efa768554 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:29 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Assert when NVMe is connected to PEG10
Change-Id: Idb3f69e11fd534d1bf2b6b9c7f0abbd7e9349e19


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 62a19af443654d5bc64cd7414b3be8d077d0ece5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:25 2020 -0700 
-------------------------------------------------------------------------------- 
18010488054: [ME] Remove HeciUniversalSendAndReceive ()
Remove local HeciUniversalSendAndReceive ()
Replace with HeciSendWithAck () from (MeUtilsLib API)
Change-Id: I7c1a3e7a8568d3aa7fc290d4080c03a57e3a189a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c

================================================================================ 
Commit: 4a14c66089e6d2f2c04342bb61f2c2db91fd2846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:20 2020 -0700 
-------------------------------------------------------------------------------- 
PEG PCIe 200ms delay from POFF to PON
Added 200ms delay between PIN_OFF and PIN_ON to give enough time for 3.3V rail to power off during D3cold flows.
Impacted platforms: TGL
Change-Id: I8b2a7252a3c1f8daf6721bd067b6e010365a246d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl

================================================================================ 
Commit: 69dd3592b96c8d5cec265fbc22c3f66885251a03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:17 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Remove Pcucommon.h
Change-Id: Id562929889a16c8c54cfa2d754ef7e05ca3c82f6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.inf
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 4c1ca52c110a42e4cf5b3a27f3fe21b951f04053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:12 2020 -0700 
-------------------------------------------------------------------------------- 
Implement Squelch setting for ASPM and PHY Recal request as in SIP17.
Change-Id: I2892ac3440ba6fb98d7439041d67ff5bfa8253d2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: c5c14d35c2a799acf1a5702e730b5ba768d1b7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_U AEP] Add support to detect SSD which is mapped with PCH
Add support to detect SSD which is mapped with PCH
Verified system booting to OS
Change-Id: If5163012c15e1998fc0ee00666b77204ca1e0aec


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 69ae23b1cd629285a7fc17dad6e24f38094a4104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:07 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][VP][GPIO]: Four Unknown Devices Yellow Bang observed in Device Manager
GPIO ACPI ADS-S:
Communities: 0, 1, 3, 4, 5
Gpio Groups: GPP_I, GPP_R,   GPP_J,
VGPIO, VGPIO_0, GPP_B,
GPP_G, GPP_H,   GPP_A,
GPP_C, GPP_S,   GPP_E,
GPP_K, GPP_F,   GPP_D
Change-Id: I8c4a6a23a168deb5dd502773ed75c97a0f3f838e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl

================================================================================ 
Commit: 3877ae4107f8ed2ecd160eca3c6d56e11a4620fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:03 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - Remove unused files and folders from Non-POR IP Blocks (Phase 1 - Non-POR IpBlock Cleanup).
Modified the JasperLake Source files to remove the below Non-POR IpBlock's sub-folders, which does not have any dependency from C1S source.
IPBLOCKS:
ClientOneSiliconPkgIpBlock\Amt
ClientOneSiliconPkg\IpBlock\BiosGuard
ClientOneSiliconPkg\IpBlock\CpuPcieRp
ClientOneSiliconPkg\IpBlock\Ish
ClientOneSiliconPkg\IpBlock\Overclocking
ClientOneSiliconPkg\IpBlock\Rst
ClientOneSiliconPkg\IpBlock\Tbt
ClientOneSiliconPkg\IpBlock\Tcss
ClientOneSiliconPkg\IpBlock\TwoLm
ClientOneSiliconPkg\IpBlock\Vmd
CHANGES:
1. JasperLakeFspPkgConfig.dsc :  Made PcdOverclockEnable = FALSE
2. JasperLakeFspPkg.dsc :
- Removed unsused 'AsfMsgLib', 'DxeTbtDisBmeLib'.
- Remapped 'PeiRstPolicyLib' to NULL Library
3.  JasperLake\SiPkgCommonLib.dsc : Removed unused 'DxeTbtDisBmeLib'
4. Fru\JslPch\CommonLib.dsc : Removed unused 'AsfMsgLib'
5. Fru\JslPch\PeiLib.dsc : Remapped 'PeiRstPolicyLib' to NULL Library
6. SiPkg.dec.template
-  For Jasperlake - Remove 'AcpiTables' folder of Vmd,  Tcss and Tbt.
-  For jasperlake - Removed the unused  NvdimmCacheInfoLib Library Class
Removed the below folders/files which does not have any dependency on the  C1S Source Codes
(Modify CrTools\..\ipclean_JasperLake.ini for excluding the below folder/files)
Intel/ClientOneSiliconPkg/Include/Library/PeiSpsPreMemPolicyLib.h
Intel/ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/AmtForcePushPetHob.h
Intel/ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/Library/AsfMsgLib.h
Intel/ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h
Intel/ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/ITbtNvsAreaDef.h
Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer3.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer3.inf
Intel/ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieRpInitLib.h
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
; List of Directories to EXCLUDE.
Intel/ClientOneSiliconPkg/IpBlock/Amt/AmtInit/
Intel/ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Sol/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/
Intel/ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/
Intel/ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/
Intel/ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Protocol/
Intel/ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/
Change-Id: I442550af26cdf35cdbc5d3e54bc9c25fc24896ec


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2f720c4c745a8f44e750e9d73d0b4125f456212c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][A6][IMAGING]LM3643 flash could not be ON
GPIO resource for Flash are not exposed for IR Mode.
For TGL, The GPIO resource has to be exposed regardless of Flash mode.
(Unlike LKF where the IR is using a global shutter sensor, which sensor will output strobe signal directly).
Change-Id: I86fb00d84d3e36b6cae2cbccffb2794441fdb1f8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 199f29508fcb3388652c514ca9c48265aaec5a25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:55 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] Update IA_COS_WAYS MSR default values
Updated CLOS MSR values through FRU
Change-Id: Ic44486a309d77a72532d0d15151cf914d0d8936f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 3a61fdcf1cda006ca072dd1ccf58b5068935a3de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:52 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Include/MultiPlatform/: Remove _* files
Need not the routing tables in MultiPlatform/_* files now, so remove them.
Change-Id: Ia449d98662daef5b0a5ed69d1a2954bdc60608f8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/MultiPlatform/_Default_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Default_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Default_PirqTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_PirqTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpM_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpM_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpM_PirqTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Rvp_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Rvp_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Rvp_PirqTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Sds_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Sds_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Sds_PirqTableData.h

================================================================================ 
Commit: 3c0b93351ae935181d3fb803b763d5ddad774f2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Library/SetupDataCacheLib.h: Remove it.
Now the platforms already have its own SetupDataCacheLib.h.
Change-Id: I1b40ca9cb14d9b5dfbf4674c90e6c2f79b70a345


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/SetupDataCacheLib.h

================================================================================ 
Commit: 0dc670dd8810fd22ee28e2dc8b7ac74f7e43dcb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:48 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h: Remove it
Will not support FLASH_DEVICE_INFO_PROTOCOL any more.
Only use PCH_SPI_PROTOCOL now.
Remove the following:
ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h
AlderLakePlatSamplePkg/Library/BaseFlashDeviceLib/*
And modify some related files.
Change-Id: I0497d683814c80e7990017cb118bb4c7dbff84e7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.inf
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/SpiFlashCommon.c

================================================================================ 
Commit: 8287abf22735218e8eb9de474ead0807c5804dd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:39 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Restricted/Tools/ACE: Remove it.
Not needed anymore
Change-Id: I961c70a1d9bf5a774f3c0d8f03780f8a6dfc3b20


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/PreBuild.sh
TigerLakeBoardPkg/prebuild.bat
TigerLakePlatSamplePkg/FixAceGcc.py

================================================================================ 
Commit: c18beb8a18393bad80ec81b70a46bb06355a4965 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:29 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Handle ACM TPM_SU_STATE failure during S3.
When using BootGuard profiles in which the Tpm2Startup is handled by the BtG ACM
module, BIOS should catch the TPM_SU_STATE startup failure and handle the
condition by issuing a cold reset.
* The BootGuardLib will handle the cold reset request through the
SiScheduleResetLib.
* Added B_CPU_BOOT_GUARD_BOOTSTATUS_S3_TPM_STARTUP_FAILED definition into
CpuRegs.h
* Updated BootGuardLib to define and use BootGuardBootStatus as a UINT64 type.
Change-Id: Icf5bd1b79b3ead44e593902f07a1e3bded5f368f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/BootGuardLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/PeiDxeSmmBootGuardLib.inf
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 63c28a45f172d4e04cbd06417f51a9b0509d1bc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:14 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/BiosInfoChecker: String correction in DEBUG message
This commit made correction in DEBUG message
so the validation tool can parse and detect
the strings.
Change-Id: I640937fcea9967a72396691c898cc39c03f23348


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c

================================================================================ 
Commit: d4e59ad808cbc1d04e67b892f28edb46dd940ec8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3102_00
Change-Id: I7155ae02471e4871a7549aee0cc51ab72789cea1


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 76fdc306fc0b293aa0723ba02aeb5b46165815ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove usage of PchSbiRpPciXxx functions outside of PCIe lib
Removed the usage of the PchSbiRpPciXxx functions outside
of the PeiPcieRpInitLib in preparation to remove those functions
from helpers lib. Rst library will now use GetPcieControllerConfig
to get controller configuration and HybridStorageLib will use newly
created PcieEnableTrunkClockGate to enable clock gating on hybrid
storage.
Change-Id: If9e973ce249b6e412fe380fb0959774994690173


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: cc845cf3cd28ac5078f7293973617a5808398440 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:48 2020 -0700 
-------------------------------------------------------------------------------- 
Get SPI Component number routine is incorrect
Added bitmasking and shifting to SpiGetFlashComponentsNumber function
as it was returning not the Components number but the whole descriptor
Change-Id: I26fd3e7a8a9ae2184e7eef6879443759da755b55


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/FlashRegs.h
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: 4af58480815ce84e4628a7fb8cd2739182ebbb60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:47 2020 -0700 
-------------------------------------------------------------------------------- 
PeiPolicyUpdateLib: Fix off by one issue in TypeC port mapping for PCH
CPU port mapping provided through PCDs use 1-based port numbering but
when iterating through the data code uses 0-base numbering hence the
need to correct the port number provided.
Change-Id: Ia085efc41b19d81453e4944a7fcf010500a3dba2


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: a3fdbe8f3a5edaef6da3bf73dde3203a14e04a04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:45 2020 -0700 
-------------------------------------------------------------------------------- 
PchSmiDispatcher: BIOS_SPI_BC changes after S3 resume
Upon S3 BIOS Control register in SPI changes and doesn't reflect
configuration from before S3. To fix this adding S3 BootScript restore
for ASE_BWP bit to reenable the functionality on S3 resume.
Change-Id: I5a640ec0fb1aaf13a0402ab53041e8c6693bcb62


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: 987c869d81f288f5d8c1be90b818def96657a5e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PM] PS1,2,3 thresholds for IMPV9 VR (vccin) are programmed incorrectly in BIOS.
Updated values through Setup.
To keep data consistency, set data = 0 for MailboxRead in setup for VR_MSR type.
Change-Id: I58de3ac93a8ad7ec57c3643d1251c0fbc27da44d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 7fb5cba8619cb78a71f26c676faa5b21c1f027d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:34 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Mar 3 07:44:52 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d43cb5e091d7ec8edd70de7af4d44bb14da7bcb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:32 2020 -0700 
-------------------------------------------------------------------------------- 
Add API to determine if PMTCS register programming from CPU TraceHub initialization.
Impact Platforms: TGL, RKL, ADL, JSL
Change-Id: Idf9c7a1c693a6063c083e724ed90e7c308d25084


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 0ad01a145ac8f2e37837575b296d34d6a4bde2a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:30 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Remove IED code
Change-Id: I9999f390db40ffbfe5e3d3302359c29a95b15308


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c5921053b12f301261c85f1490fe507d5d9e2f53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:26 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Remove IED code in CPU,SA and MRC.
SmmCpuFeaturesLib is consuming HobLib, but not adds it in inf.
Change-Id: I63b2fd8b00a63a90e92a7a1888281f8d898c14d5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 98e9ee094eb60391deefab85d4f769ce68e7eb62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:19 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Program Phy configuration setting for SIP17 controller.
Impact Platforms: ADL
Change-Id: Ia45face768c0a58f565f7f329c2266f5950a719b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 8e099259467e760d0c78d48e8aa84cf09f956ecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][2LM][PM] PEG60's PGCTRL.PMREQBLKRSPT needs to be changed to enable PKGC6 entry
Change-Id: Id61e975dc6e568b44e974e48201dc98640919e02


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 0e778c0bddf3bb6d6f503c843256cc453bca09e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DMI] BIOS required to set EBM (Elastic Buffer mode) prior to train the link to other Gen speed
Change-Id: I014935fd750a8b84e9e9968e5739add71b89dee0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 293701972f64f4b6b742f00e809088d37eab5e07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:05 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: use binary compare for capsules instead of address and offset.
Previously, payload address and offset is inside capsule image.
After dependency is added into capsule header, an extra buffer is
used to store payload, so address and offset to compare is not valid
anymore, change it to binary compare to get the correct capsule.
Change-Id: Ibc227de7af7c78a568b50bfdde340a4a21f48859


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: d7d738275a71bae4e23d0cb3007df857ac009b35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Enable VT-d set up options
EnableVtd - Enabled
LocalX2ApicAvailable - Disabled
DmaControlGuarantee - Enabled
VtdIgdEnable - Enabled
VtdIpuEnable - Enabled
VtdIopEnable - Enabled
VtdItbtEnable- Enabled
D3ColdEnable - Disabled
TbtVtdBaseSecurity - Enabled
ControlIommu - Enabled 
Change-Id: Ie85fa314ef216f6ab0be120a7b23428771734440


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 1b415b579d6fdc4058dc24887508efc8d516cf5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL ] Cannot achieve C10.2 in windows because acpi cstate latency needs modification.
Made latency values to 0 as provide by pcode
Change-Id: Id6ef74c299ec037ad50dbccd834aec39fae3d701


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 599a15e02300125f7ff3f445b1c58b7de3dced95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I49eddfe6b9ef021b8eeb378921fb481ae051c31c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6208f0987186e81212b371246472973b4d0db027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3101_00
Change-Id: I42a64d8b8b355e4d0dc248aa0b3785efc95fed6d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 32e43b73f51a64e90201b0d7eddfb8142d44b45e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:24 2020 -0700 
-------------------------------------------------------------------------------- 
18010648100: [ME] Enable MeFiaMuxLib for Dxe
Communication for FiaMux should be available in Dxe, to allow configuration in setup
Change-Id: I5af72f2e0c2b89b7cb0b890cabee02b7956ca625


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf

================================================================================ 
Commit: 865340083f6cd10239a63f4b0778a7879e792359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:22 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS should set txrxdetpol for all root ports
TXRXDETPOL (BIT16) cleared for all root ports in LTSSMTRNCTL2 register
Change-Id: I5b7c34e2a529becc66ff9766cbe9434c5f449b5b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c

================================================================================ 
Commit: 12b7471d89777322261ad63193c9f2a43b492a17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO] GPIO G4 (Power Enable) and G3 (Flash Trigger) pin needs to be mapped correctly
GPIO Groups DSW, JTAG, CPU, VGPIO_PCIE have been removed
Change-Id: I7a009ef37de4829b2f5c7dd17ba95abd55f42c57


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl

================================================================================ 
Commit: 611f0f8fc567492d41d5338012ea0222a2eb1f11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:17 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Change FID calculation for PCH root ports
PCH-S root port's FID depends only on the root port index within
the root port(0 - 3) and doesn't need RpDevice number on higher bits.
Change-Id: If1647f78cc292b9c7d6a46aa98487dac6c5c7dc4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c

================================================================================ 
Commit: 86ae663f14fa53fef221448b5ef7bef71e1919f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:15 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL]: EMMC HS400 mode support not updated in PCH Hob in C1S
The EMMC HS400 Enabled status is not updated in PCH COnfig HOB
structure, from the Config Block. This causes the HOB data to not
get updated properly with the SETUP option update, hence causing
issue in the ASL EMMC _DSM method.
Change-Id: I49887bc55ba2370e1515ee6848c187e3e35d20c9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: 02a4f035090a9ee7e5aa2e79cb5f17c1635fafc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:14 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Starting from SIP16 PCIe Peer Disable feature need to be set up
For platforms that do not support peer memory accesses,
regardless of MCTP support, Peer Disable for upstream writes,
and reads has to be set up
Change-Id: If6aa612bf85f5be8df9b60c22d789ae03ef46915


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 053008e37a0cc60d89195b9e14db6edefc665858 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:07 2020 -0700 
-------------------------------------------------------------------------------- 
18010460057: [ME] Create single Inf for MeUtilsLib
+ Move IsInSmm () from HecoCommon library to MeUtilsLib
Change-Id: I06dd2652f085e86774abb9c53adad5d023ea8497


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: 3c52daae887a66e3b0a8a193745cf0d41ff9f57d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:04 2020 -0700 
-------------------------------------------------------------------------------- 
Add support for FWU for Debug Mode platforms
Added support for FW update for Debug Mode platforms
Change-Id: I322e82363d98dbe5eb4911ebe111529c9e3ca268


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/CoreBiosMsg.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h
ClientOneSiliconPkg/Include/MeState.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeEnhancedDebugHob.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/MeEnhancedDebugSupport.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/PeiMeEnhancedDebugLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 727004bec1f6509efc14908cac96ac4432675bd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:00 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: FSP-S debug build out of space
Fix FSP-S debug build out of space issue.
Increace FSP-S size from  0x7D000 to 0x7D000
Change-Id: I926058c5b714002ba09030bf245cada278b2dd82


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: badbb6c74a30a0d407a5e95a38a37453c1aa2364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:56 2020 -0700 
-------------------------------------------------------------------------------- 
Description:Use structure format MSR definition
It is preparation to remove ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.
Change-Id: I2d40237ed2b5d278f37bc9b39dce0845fe78a81c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf

================================================================================ 
Commit: 4b4580993670526d9f8e5c170d8edd75d3612a98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] SBIOS power state GPIO default settings change request
Adding DgpuLow GPIO table for TGL-H RVP, the GPU_PWR_EN_N(GPP_B17) pin will be modified based on the setup option.
Impacted: All TGL-H platforms.
Change-Id: I0fba6b7306d36d9216f29380a8e5f9e6370b8e44


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 0e229f95db27f8196f1ac72a244d08b07d03d5b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:52 2020 -0700 
-------------------------------------------------------------------------------- 
XXXPlatSamplePkg Hsti and NiftyRock: Use structure format MSR definition
It is preparation to remove ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.
Change-Id: I6df75fc0a870c8208dfeac5ed4aa996fcd1b461e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: 0ced953dc43b738e5dd0c194b276bd1cb1dfbb84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] MRC version is not displayed correctly in BIOS Platform Information Page
MRC_REVISION_REG offset is 0x5034, according to MrcCrOffsetProjAdj(),
there is no offset for UlxUlt, but for H, the offset is 0xd834.
the patch here use the cpusku to differentiate the offset.
Change-Id: Ia211b5ab30aa6512e3fc78fd521cb0360c06395d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: a157282351994ee3fd20965dec8a600bc2ddb813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-GCS] BIOS Setup Platform Information shows incorrect name and incorrect units for memory speed
Modify string to "Memory Speed  =  4267 MT/s" instead of "Memory Frequency = 4267 MHz"
Change-Id: I9aa8a0888f6f65d8a941aadd5d5541ffe7ed05bf


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: e1fd0a0195054f6a0e6ef4501821fde4f2e435e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:41 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][VP_platform_nvme_n]: Incorrect value is observed in Read write tool
Fixed LATCH_EVENTS_C10_EXIT not be cleaned when disable Latch Events C10 Exit  in BIOS.
Change-Id: I4bcd53546ce4980195ac901f4b2ad6f8e8050e69


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: fe1b9a8a1027b644d34d1afabe630476ead47fd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I7d6501dae82de0b29b7d92da3a83349fb22da6a2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3604c76ffddfcb003a7ac2efab77e71fbb86f3a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: I5b5f8488b81c5f928de97c7f648e434af049980a


-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5c8df387962fcfacc53fc68190de26250d9f47cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I37d6f878a036ec70563e7205b7837c3cc509d198


-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9d8c8bf3d447604bac9ee858677ae23b1a90d696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Change-Id: If87df1d59824a1698609a01ef17b540d14852cf0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 35adeb903d99dd31adf27df15c2eedc630fce42d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3097_00
Change-Id: I6d51d8493e6b6a0fddd445394877b173a6b412d8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 48b84b47447a80f8b9383b180cff916399f397b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Ia03ea2700164b3b64f1b538eea28139b8791c09e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 66c1279888c6744441f5b3450dd7ff4306d87a0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3096_00
Change-Id: Idae19a70851b5509311072fa48398bf12a86ce21


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c00bcff7994a484fcaefe4c46f4770683495934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:45 2020 -0700 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg: Adding SPR A0 PO safe knobs Setting Override function during bios build.
Change-Id: I5eac92e85c6b6c9117b79a30b0d2bae09f852b00


-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore
ClientCommonPkg/.gitignore
ClientSiliconPkg/.gitignore
TigerLakeBoardPkg/.gitignore
TigerLakeFspBinPkg/.gitignore
TigerLakeFspPkg/.gitignore
TigerLakeOpenBoardPkg/.gitignore
TigerLakePlatSamplePkg/.gitignore

================================================================================ 
Commit: d7f69c3ba0c72f528ddc65d5152b4b84efdba7dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:33 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg\Library\PeiPolicyUpdateLib: Both I2C4 and I2C5 are enabled in BIOS, but function disable status is 1
Part 2 - TigerLake
Removed Policy override.
Change-Id: I4bdbfd56b6d7dd0c7be4f9cc202e0662723b12ef


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 8658e929cbd02ade06eaa9ab48962c4af64c14be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:29 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Update LPDDR5 SPD Byte6 in board code
Byte 6 in the SPD built into the BIOS platform code is incorrect, it's currently set to 0xB0 but should be 0xB8.
Without this change the capacity calculations will be incorrect for LPDDR5 and the board will fail to boot to OS.
Change-Id: I02a299fce6d8a38dff22009de9442a73b67312e5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: b80f622aaa932e6664ec6e7f9f7a49eae976ceaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:19 2020 -0700 
-------------------------------------------------------------------------------- 
Configure PCH SBU pins for PCH Type-C ports.
Description:1)Changes to support both TCSs supported and not supported projects.
2)ADL PCH SBU config only for port 1.
Change-Id: I82e3682aa23b067f5c60324ab40ba2a79b2e707f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 60484ccfa52a10245057ed4915c282754c22c34f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Id44f195e8c73300c82f74b4630ac9f04c33f146d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 513f027239fb265b2de31a36a7ac44500652853a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Change-Id: I3e081eba3fe07f28cb44010fc3e5660c680f26af


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: c880aa34df47e2a36665d57e5769a5cfb53c7b1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3095_00
Change-Id: I9ccc10fedd33fa560752025c85a9449f4db973fa


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 53525cd58448132d74eff92a528ddb197ddddeb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC_IanTest CI
Change-Id: I42e305ac12c931777a5cf78eac67aa1200311bf9


-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 50fa2124d414f61ae48316ad462ed8e1bfa11ea0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:55 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Program Rx Master Cycle Decoding in SIP17:
1)Program DECCTL, PIDECCTL and MPC[24]
Change-Id: I64ae7a8e596e716f46136d63e2ef3a3115950a6a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 789eea31b93c72c328466279b2e3facd90a9a745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:51 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Allow PcieSipInitLib to send SBI messages
Sometimes we need to access root ports registers via
the SBI messages. This commit enchances the
PCIE_ROOT_PORT_DEV structure with SBI interface which
will allow the PcieSipLibrary to implemnt PTM programming
or other flows that require SBI access.
Change-Id: I5ce3e9f24b1eba9a5f11834af0b2e77f34ac7118


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h

================================================================================ 
Commit: 50d8c5ca1d6e9b8e70b51aff4e36f013e66addf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:45 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Restructing of PCIe Gen3 drirectory from IpBlock to RklFru
Change-Id: I1b8128a6189c5ace6d424476fc0d497c6ce0e57e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieDmiLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PcieTrainingPhase3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingMargining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevelFactory.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingErrorCount.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTrainingBdat.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/SaPolicyPcieConfigParsing.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: cca91d806dcc648d5cedcc0f378a728a0f88769b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:42 2020 -0700 
-------------------------------------------------------------------------------- 
PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3.
Used SCB0 bit of SPR register
Change-Id: Ibff9ec891b107dcc2d0a76fdb75d7208a773731b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: ddeb8e9c4aa7eb8d43e32b9484405f2af0723ec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:41 2020 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SpsPeiLib: [EGS] ICC_GETSET_CLOCK_SETTINGS must be sent with reqClk = 0
For EGS platform, the BIOS must send ICC_GETSET_CLOCK_SETTINGS HECI messages with
reqClk = 0 (currently the messages are sent with reqClk = 2 which isn't correct
value for EBG).
Change-Id: Ie8fff48cb60a48613fd5ac69cc3bdc80a458abf5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/IccMsgs.h

================================================================================ 
Commit: baf4f50316a897995b21afd0f51e20154e56d1d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DMI] Latest PM setting for DMI to be configure by BIOS
Change-Id: I0546f839972a84df204d0dd58b453da36d4846e1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 79552f54e52594e377dfaf7dd73944c328487c42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3094_01
Change-Id: Ic50328f089604095622a9339bfbe4e16e63d8b71


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f77961b8943ed9d9431d15958143b3226f1030a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:31 2020 -0700 
-------------------------------------------------------------------------------- 
Program registers of SIP17:
1)Program MPC2, MPC, EQCFG1, SMSCS and COCTL
2)Correcting DCTL2[12]
Change-Id: Id33a165eb51a4f3cf4f4c77543edc6599efc4ef9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 82bd3e5fe8779ed6d709760dd88ddcaeee09f942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.6.0.0
Updating MrcVersion.h and ReleaseNotes


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2932fa1fa264e56eb5dd9311220f638c1d6a42ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] TeamCity failure fixes
GCC size fixes
PDA Enumeration setup policy locations
Change-Id: Id5b05e9abc53ce6f3180f612658c7a695d85a8bf


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 1275f58ae3566d897a7d66da4f151d1d6c91a85c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Feb 26 19:25:06 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e5d8d9f9ce2cdf8ce2d2b5292eaa81fcf4459fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Remove change to EarlyLinearCentering2D
Removing this change as there is upcoming changes to fix this.
Change-Id: I53d8424cae83406ab603e8ea31cccd0d201f8c71


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 15f7e680515e8403f8cbdbfe20b600d8049b485b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Feb 25 00:02:28 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9901d1a32283370afee7b720dca959d7d1ead269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Increase tRDRD_dr and tRDRD_dd by 6
Change-Id: I14d1980b33c16a9a5d908ed3ae877b38a5f3a5f7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 0b904d0b23d6ed94310e14f8c6bf5a12173765f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Feb 24 23:48:50 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ccd561b64d59a337fc41f6ebd1bb9946120b9b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DDR4][LP4] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done"
Change-Id: I595672a2762154b324c87fab9fa1da7a55ab5b80


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c45d03da20b1833e837f4487d708a9379ed4fb2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Feb 24 23:34:05 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea6fba4289514ab428a171954015e331de35a371 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:15 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL]MRC needs to set .m_comp_0_0_0_mchbar_pcu.comp_disable before MRC done"
Change-Id: I81327f5d5d71eff76f4dd1806c8bc8647f1a5f66


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1b7278f226e42b71b50fce961c4fc03cb52f8692 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Feb 24 23:10:42 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 365751aefcbea105fb68d56d75ebe1890d6691b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Memory corruption seen with LPMODE3 on DDR4(SAGV enabled/PkgC3 and deeper)
Change-Id: Icd234058390e06333c3c91833ab1bb44a6f57bc2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 5ae8c86670a0254c97f7e1783303bd89d2f5eb5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:11 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 22 02:16:35 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0426555e0746eb852b223719dc8d5d89cc19a8db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]: Random BSODs due to memory corruption reported by CSME with PkgC3 and deeper during Warm Reset/S4
Solution: Updated SPID setting.
Change-Id: Ia31c71a3ca5336b9824e25d602853f50fd2ae955


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: c26a079f97fb25cd2367cbd3d00b667a12a23c17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:08 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 22 02:02:16 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e88810c6b35ae2ae0a56358862dcdf699e75c3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]: LP4x - Memory corruption seen when PPD is enabled
Solution: Update tPRPDEN to use JEDEC parameters.
Change-Id: Id2870f16929b48ff2ecdb8dd99b5e37c529eea6b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h

================================================================================ 
Commit: 4f3aed1e7346b965897bd00bd27761d1235c5387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 22 01:42:23 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 436452ddf756fe97fbb8f9af37da0db42b067280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:04 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL][MRC] SpineGate and PPD disabled"
Change-Id: I9a8af344ecb72394a69a110d0f9e372ace9b759a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: 8a2fccf889e34de63aa8915297cd7cb3bb4cd76f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 22 00:37:17 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5186ff404453ca25d55a40ad58fec7f9e6f56e6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DDR4][LP4][MRC]MRC training failing with Timed out sending MRH command message
Change-Id: If7d3dda0eeeda9c73dc7098ae792dbd8ac454bc7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1de37c900d6a098b1483f74e156d5000be0acab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:59 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 22 00:26:47 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f52f25e6bf9b392ee7a9ae2ce41d0aade287263e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRR] SafeConfig Removal
Change:Changed MrcSafeConfig to FALSE.
Reverted MrcSafeMode function changes to PO defaults.
Change-Id: I7db68515c155fb4e824a6ab759bafb64721688a1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 97b2f162bf441c1db8ff4c4fb8c5e68dcc023bac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 23:58:17 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c14a151d3d135c33a8a15d22c0cca5ef8c62f7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl][MRC]Enable FastBoot/Warm reset.
Solution: 
1) Registers added to Save/Restore flow
2) Removed forced cold boot setting
3) Added change 0c5560c7e8dea5ac815847ead62d56bf7aa51ee4 to fix GCC build all in one commit
Change-Id: I8d7fcdf1b60a2d397152216bb373c8b61e272e67


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: fd7b1764d9dacf6c2129aa55ea372b9357311278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 23:42:08 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f3c2b4be48fb836ddcf85d62dda8a168e0433b41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Set et .m_comp_0_0_0_mchbar_pcu.comp_disable before MRC done
Change: MRC needs to set m_comp_0_0_0_mchbar_pcu.comp_disable before  MRC done
Change-Id: I4360d4b0038177024ba0924e301d92591d9c4b2f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 670e84455136b71608eb9e14cb06b9b7f9da104d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 23:01:11 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5bc392bb0558e1f71bb196e91e6fd154cb7e2291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]: BSODS on LP4x/DDR4 due to memory corruption at > 3200 MT/s
Change-Id: Iaeb1830edf7b0858c8ea7b204c66ef8e703a14f1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1fce0b378873bca4ba1003b7bb710ce30dd22f50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:47 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 21:47:20 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77326e06766e43c7c1ada418aed0414be327bc62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Take Ax flows for Bx stepping when related to VccDLL, VssHi and DCC
Specific items:
PBD Deskew calculation difference
NBiasFastStartup field cleared out in A0
VsxHi LVR skipped in A0
Change-Id: I4f269140879ddad41bb7cce51d43ae1ab9d7621c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5a7ed4e0c821d3a5ba913a527287fed0f6c76b22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 20:54:01 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 56561b5b188be55674257b9f93a5b759a732b389 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][LP4x] TxDqsDccOffset being modified during SenseAmp Offset Training
Change-Id: Ibfc391f9d80ee98a84d69b83c33134f521171d4b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: f8ee355645a83c2c5a4fcb375398046afbcccd0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:40 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 20:27:39 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57f48ef6be527ca96246c429cced697fe140277d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] RankEn/LaneEn for Data/CCC DCC FSM to be cleared/restored during LP freq switching
Clearing RankEn/LaneEn before Comp cycle during freq switch and restore after when in Gear2 and DCC is enabled
Change-Id: Ib5dcde81986c33e4f4c10c29db2bdb4ae97d8581


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 56061f6b239fe73c27801505484556a4c3de5470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:37 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 19:48:54 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1693cc9562ce34ad6055d0694295fd21d6e7bdbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Debug knob for printing out LaneStatus results during comp cycles
CMOS Config 0 (CMOS Address 0xDD) Bit1 for RComp Cycle Prints enable
Change-Id: I9c74c5b3175e6a822c32d05b7e316e3e88c67591


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d516db96a2f920e381cb45444abf3a7570f7b0bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:34 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 19:24:55 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4240154ec4bab552da22760c4f9259c9720e594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][LP4x] DCC convergence issues causing Low Rxdqs Margins at 2400g2 and 2667 g2 leading to MRC failures
Change hard failure to warnings when DCC does not converge.
Change-Id: Ia0a786f7d4f2293da62808f2a79b4de3d3985a2b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 16690cb4cca01a441d7a85e8b63865495c236074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 18:59:36 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dbf55b2750226b52c895cc61e5384c707ea420e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Skip VccDll Step 2 for all steppings
Skipping VccDll Step 2
Change-Id: I026d0e5de9df52b35f08194c1e576bbab8c5e2bd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c80d9d6b63e988e07d6b046657271cdd600cf6e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 18:24:34 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aefb5e72f121b9306f82f8dc6ae675721b994b07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][LP4x][DDR4] DCC Init - Rcomp Cycle Timeout
Issue: During DQS Rise/Fall step, Rcomp Timeout error messages kept showing up
Fix: Determined that ForceRcomp is not needed here but just ForceCompUpdate by itself.  Removed ForceRcomp.
Change-Id: I29e3c5622c9ac2d155cc57ab99580cdc5e82a629


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4cb7df7fe9f8fe8a38a0c9d4b928d2bc1007b26f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 17:34:34 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2de519b45b7ce1fca8af064e84dc84b58ee534d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Changes/Fixes/Tunings
1. Adjusted Early Rx 2D Training RxVref sweep range
2. Removed the VOH hack in the RxVref calculation function for B0
3. Fixed RMT RxVref step size
4. Fixed power training RxVref step size
5. Fixed the Rx ODT desaturation flow
6. Fixed print errors in comp optimization and comp vref initalization
Change-Id: Iec4a7c0c8518db49961fe14294a2648e99fe5666


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7f5ccdbab32ccf6ad39184f9a47c34c056eaec92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:21 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 05:50:29 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f64c68a73a4892a78554f2a28965aec782cea602 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl] MRC Fixes: 
1. Applied side effects to offset registers as well as their raw PI registers (fixes random RMT margin failures)
2. Fixed a bug where CADB stress was not enabled in power training
3. Fixed a rank mask bug in power training CMD/CTL margining
4. Fixed an RxVref range bug in LPDDR early 2D centering, where the optimal RxVref can be about 20 ticks lower than the limits were originally calibrated for
5. Fixed TxDqs TCO Comp values were not set correctly
6. Fixed early 2D trainings picked the largest negative offset instead of the offset closest to zero if multiple offsets gave the same minimum eye size.
7. Enabled VTT mode for 2R DDR4. 

Change-Id: I3efbe48239cfb1c51e29f9b0fe5d215bd4176073


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 46438da3f8102a03f5b622384d6873ce6bb784b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 05:22:04 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec182ac713f065a3b522dc50cb4ed9bbcfca455b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] SpineGate and PPD disabled
Change-Id: I859a5c8db6dcd248975c74b7cdfaa9ebed8091ca


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: a03dc6f114d82f1aa72592203fef964de4c4239c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 21 04:49:59 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8654abe7b1f903d935960040febce993d64ab621 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][LP5] DCC Pad Measurement in Pre-ECT is causing ccc5/6 PBD to drift extensively
Issue: DCC Pre ECT function was causing drift to occur
Change: Skip DCC Pre ECT for B0
Change-Id: I78a1d049db5687db25df49b7983a154639318e6b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 94b7f3b6579faf939553b93c23e8b75054f2bc25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][FSP] FSP-S and FSP-M out of space
Adjust PcdFlashFvFspsSize size. (Porting caff5937f114ad223c35523352e26673e9260220 from master)
Adjust PcdFlashFvFspnSize size. (Additional change needed)
Adjusting FLASH_SIZE and BLOCKS
Change-Id: Id7167a69a07365b09822cab71cf1a04d7c52c380


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: f49c9a1718934c7742ce8af42924c755fe3aa85f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] ReleaseNotes fixes
1: Add TGL uCode Patch for MiniBIOS
2: WCK to CK ratio during WckLeveling should be controlled by mcmiscs CR DDRWCKCONTROL_0_0_0_MCHBAR not the CCC clock divider setting
Change-Id: I248b221bdf3fb06886fc9d3e48ea837957c9b809


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4bf0012660d0f69dfc9a36981c72e1811ade8470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] WCK and CK phase alignment mismatch after Wck leveling.
Change-Id: Ife5d83afa0e7ffc89ef93fbb9f04d6b3d96d5173


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 69e00a3eb196f42705ff746a035089fa59cdd31c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add TGL-B0 uCode Patch for MiniBIOS
Increased the MiniBIOS binary size to 2M.
Change-Id: I23ab32428ea5f083cfadfc649316279157907e3b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_80000004.inc

================================================================================ 
Commit: 87b1306f4562fbd87b91e75e734969abc4ef3ed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 15 08:07:20 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33d5dff9093efec6b08949402fec690dfc99192b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable Turn Around Timing
Offset needs to be set in signed integer so that the correct offset could be passed in.
WPQ_count needs to be set to equal size with RPQ_count to esure both read and write ingress queues at the same time.
RPQ_count needs to be programmed to one more than actual entries to fill up the RPQ.
Change-Id: Ibfc1934c6a8d8c2ad9d077f428319db7b1a8b158


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0d71dff7910c0aed83cc3f67698b2cf5466e693a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:01 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 15 07:28:44 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dacfd317e14c5543b4bd7b6bc8bb372db9bfda1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] DataControl3 and DataControl2 register programming changes for B0
rxrankmuxdelay_2ndstg as 3 for DDR4 Gear1 and Gear 2. 0 for Lp4 and Lp5. Keep the Ax programming as it is.
txeq_rankmuxdelay_offset as 3 for all tech. DdrCrDataControl3QnnnH.txperbit_rankmuxdelay_offset as 1 for all technologies
RxRankMuxDelay can be even or odd from Bx stepping and onwards
Change-Id: I497951a8b58ef587fd4d96076b2f14929614b28b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5637ec9105eb2d46a32b1f4d6344d71c89b00c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 15 06:30:57 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 029ec2d2d359815733c2808c15a1ee31c2393bdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [MRC] FLL recipe change request
Update FLL_CMD_CFG_REG.FLLVR_BYPASS = 0x1 register setting in system validation for all technologies and TGL U/Y and TGL-H.
x3r6 sims show that the levelshifter in the LDO does not flip for the skewed P/N corner for low VDD2.
Change-Id: Ib42b5df9ac64443c424aca29faf5455deb323eee


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3f005cec6f9692a4ada429137af87b9481b7e011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:55 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 15 00:52:51 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bebf86c0d32f64564a17b77e3e134419ac23170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Training time improvements, power training and CPGC setup fixes
1. Fixed RxDqsP/N 1D re-centering to have the correct range equations
2. Reduced CPGC loopcount by 2 for LPDDR patterns and by 1 for DDR5 patterns
3. Fixed a bug in CPGC setup which was resulting in inconsistent CPGC base repeats on 2R memory
4. Adjusted power training loopcounts by -1 to account for fixing the CPGC setup bug.
5. Adjusted DDR4 LCT loopcount by -1 to account for fixing the CPGC setup bug.
Change-Id: I8a0e41016405b250f463e012c3d58dc05f5692ff


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 2420d0a359ee81b9cc5a1f8f3e7f07b412e5d9c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 15 00:30:38 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52d1f7162932f1f6fa2a20ab8b5cb9da29346b72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DDR4] MC0 1xR/2xR MC1 2xR/1xR Functional Boot failure
Change-Id: Ibc767f484a9aa0c04553b18cc70463d1a078b3ee


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: ca0d3ca1d603eb1845d30fac97e1f03602889668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 14 06:50:12 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2476576a761eb3197e12121dfd74085db44a1eeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Fix below KW Critical issues and bugs
Change-Id: I1805a40164d4d555574c34d9e79e2d8977cc095f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: fedde968bb0e21a9b748185bb9d5b13ffc42af8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 13 05:12:27 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce17461ca91d36dd5b3582852f419a77cb7136b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl][MRC]LPDDR5 Basic Training Issues at 4400+
Solution: Only apply DriftLimitGlobal and DriftLimitLocal overrides if we are LPDDR4.
Only apply NUI Overrides on the receiver if we are LPDDR4 for:
Dqs[P,N]FwdClk, RxDqsDelay[P,N], Dqs[P,N]Offset, Dqs[P,N]Target
Change-Id: I42685a3ac2fc85fa7bfe47c2fcefac475e0d5d66


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 13d2cc8d1da64808f0cea7c074902e170712ef86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 13 01:40:10 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a939dcbf8ebedbf843675cf2364a8527a7d7136d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] DDR4 MC1 only fails with mixed DIMM's error
Issue:
MRC is detecting LPDDR4x in MC/CH/DIMM - 0/1/0 and then detects DDR4 in MC/CH/DIMM - 1/0/0.
MRC then asserts mixed DDR types are detected.
Root Cause:
Platform code leaves SPD address as 0 for all slots except the ones used by DDR4.
The sample code which loads default policies loads in LPDDR4x SPD by default into the MemoryDown arrays.
Since SPD processing iterates sequentially, we see that Memory Down is requested for 0/1/0 and we read from the memory down array.
Change:
Remove this default loading as it doesn't match any of our current configurations.
POR is that we should expect the platform code to provide correct Memory Down buffers when enabled.
For unpopulated buffers, they should be zeroed.
Change-Id: Ia7e2351bb59cd5e35c601e9e081fe2743a148808


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c

================================================================================ 
Commit: b6f817cac795ec4d4f0ca9d9f8053dfdef7a32af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 13 00:42:35 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8517ff07a8f2a7de7140a89814c0389f63ba7b14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Implement DDR5 JEDEC Write Leveling Training for DDR5.
Renamed MrcJedecWriteLevelingTraining to MrcJedecWriteLevelingDdr4Lp4
MrcJedecWriteLevelingTraining will now be a wrapper to call the DDR type specific:
- DDR4 and LPDDR4: MrcJedecWriteLevelingDdr4Lp4
-            DDR5: MrcJedecWriteLevelingDdr5
created new routines to share code between current Write Leveling routines and DDR5 JEDEC Write Leveling
- MrcNormalizeTxDelay - calculate Cycle and PI Delay per channel and per rank
- MrcMcTxCycleLimits  - finds the maximum possible increment and  decrement values for write leveling trainings
- MrcIoTxLimits       - Find the minimum and maximum PI setting across Tx DQ/DQS on a given Rank, on all channels.
Determine how far we can use the PI value to shift the Cycle.
- SetWriteCycleDelay  - Programs new delay offsets to DQ/DQS timing
other new routines created:
- BackupRestoreWlPmOdtSettings - Backup/restore BiasPMCtrl and EnDqsOdtParkMode settings
- SetupDdrioDdr5WrLvl          - configures Phy registers for DDR5 Write Leveling training
- PrintTotalWlDelay            - Prints DDR5 Write Leveling training results
- MrcFindMinWrLvlDelays        - finds the Minimum TX delays per channel and per Rank
- AdjustWrLvlTotPiDly          - Adjusts The Total WL Pi delays by the delay provided
- MrcWrLvlSweepTxDqs           - Walks TxDqs Pi Delay forward til feedback is 1.
- SelectReutRanksAll           - Loops through controllers and channels and returns a mask for the provided rank
- MrcDdr5SetDramWrLvMode       - Enable/Disable DDR5 Write Leveling modes on DRAM
- MrcDdr5SetCasLatency         - Set CAS latency on on All DRAMs in the system
- MrcSetMR3_DDR5               - sets Write Leveling Internal Cycle delay through MR3 commands to the provided controller/channels
Other changes:
- removed WrLvlChMax arrays from WriteLeveling Flyby as they are not being used
- created GetSet access for DDRCrDqsMaskValue field (GsmIocDDRCrDqsMaskValue)
- Add DDR5 4000 SPD for Stub mode
- Set nmber of samples to 16 in CTE, use define to send the same number of writes in CPGC settings
- relax WR to WR timings for DDR5 Write Leveling (tWCL + tWLO_MAX) and restore at the end
- add initial local Stub feedback
- skip WCK training for DDR5
- Increase FSP flash size
- poll for mc_drained in RunIoTest to wait for pending transactions to drain.
Change-Id: I7e5c400a98bbdc621662cfebab820abf90072e1d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h

================================================================================ 
Commit: e45daa1e632f2555e4fe2608e6283baa676f6bb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update TCO Rise Fall Calibration
Enables for CCC 1/2, 3/4, 5/6, 7/8, 9/10 and 11/12 moved from DDRCRCCCPERBITDESKEWPRISENFALL register to DDRCRPERBITTCO1 and
DDRCRPERBITTCO2.  Where DDRCRPERBITTCO2 enables CCC 1/2, 3/4, 5/6 and DDRCRPERBITTCO1 enables CCC 7/8, 9/10, 11/12
Change-Id: Ic29baacb486cdb01bd7daefb29b8d8246d839198


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c

================================================================================ 
Commit: b8c1b420d24c19070c1f49bc16ec37c454eada8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Feb 12 02:00:53 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9915afc452662303d5a8383adf8942eff2064a2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] CCC perbit changes.
CCC PerBit decode was changed between U/Y and H skus.  Adjusting code to match on DDR4 and added for DDR5.
Change-Id: Ie4d3f1002159c7b6904395722ecf9d1ba2924072


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 98a3306558fb2b1ae7b5ae4de97fb74f5052f3ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Feb 11 22:45:07 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a262449f7a1b32a58d3dda12eb10fd982a0f7564 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] DDR5 PDA Enumeration
- Added PDA Enumeration training step to the call table. This training should
only be run on DDR5.
= PDA Enumeration will use MPC commands to assign a unique value to each DRAM Device
- Moved functions MrcIssueMrw, MrcIssueMrr, MrcIssueNop, MrcIssueVrefCa, and
MrcIssueMpc to a more central location
- Add PDA to the Memory Config Block
Change-Id: I7bc654067c40870c881cbbfa832633d9fda03187


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0f57452401334452436bd8da18138fba156b0bf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:22 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Feb 8 03:33:14 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 463779127ec3e6f9638da03678b345c459d2036e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Use multicast reg for wrpreamble
Issue:
LPDDR4 boot fails in Read MPR training
Root Cause:
The wrpreamble field write was moved to MrcSetWritePreamble using
the GsmIocDataWrPreamble GetSet. This change correctly initializes
wrpreamble on all of the strobes however the change is causing
LPDDR4 systems to fail Read MPR training. The exact root cause of
this is unknown.
Change:
Reverted to using the DATA_CR_DDRCRDATAOFFSETTRAIN_REG multicast
register instead of the GsmIocDataWrPreamble GetSet.
Change-Id: Id982a4e585ff5e74de41b02fca63b1b1566cccc9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 12451bf995b7de3fce1c2747df502a54c5836e03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 7 16:18:42 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea675f1af6d117511b3408a523b5f2ea3ec2c006 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl][MRC] Fix Ddrio Roundtrip Assignment
Issue:
The RoundTripDelay calculated in MrcDdrIoInit is incorrect
and results in test failures on CTE.
Root Cause:
The Roundtrip variable in MrcDdrIoInit is incorrectly re-assigned
to Data32 before the correct value is written out to the register.
Change:
Remove incorrect assigment (Roundtrip = Data32;)
Change-Id: Ibf7613de1349c33ca088eed592ca4afd95cfe3fa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 07de443d968e5572b7fc95002ae486a4ad06b6c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Feb 7 01:54:07 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50f8c6373ce2638afb3bcb3c699605e2634b080e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Implement Changes Required for Dual Channel DDR5 Support
Fix: Resolved bug in MrcGenMrsFsmConfig where Channel index was not calculated correctly for DDR5
Update: PrintGenFsmConfig now supports TGL-P0 register definitions
Update: DataControl3.Bits.wrpreamble is now set in MrcSetWritePreamble using the GetSet GsmIocDataWrPreamble
Fix: Added stub mode overrides for TrainingEnables in _prepareToCallMemRefCode to resolve LocalStub mode deadloops
Update: Remapped StubDdr5Board SPD addresses to enable two DDR5 x32 channels per DIMM
Update: RcvEn and tCWL4TxDqFifoRdEn for CH1
Fix: RoundTripDelay GetSet register offset is calculated incorrectly on 2CH per MC configurations
Change-Id: If957878ebeed69172bfdd8f3ba8defe2557e58cc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e1443a0935f8d34b1738c27dd781cf988f90b4f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:11 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 22:47:17 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03f6785cb56913ce39189f87371cb88711793a11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] In ECT CS 1D training program trained value of CsPi per rank instead of a composite value
Issue
ICL CSPi registers were per subch but on TGL we have two different CSPi registers, one per rank. In LP4 ECT we train each rank individually in CS 1D training but we take a composite result and program it to both the registers.EV data shows CS timing for each rank can be apart. When we program the same CSPi setting to both ranks, the second rank can have asymmetric margins. This is recovered in Late Command Training because LCT programs CSPi value per rank but because of the above issue rcven per rank can far apart and understandably the rest of the training may follow this behavior. It finally results in asymmetric margins in RMT.
Root cause
The fix is that we program the trained CSPi value per rank in their respective registers.
Implementation details
No changes to 2D CS/CMD training
After the starting point for CmdPi is found, CSPi is sweeped to find a starting point of CS. Since this is just a starting point, program the same CsPi value to both
CS 1D training
Save the trained CSPi value per rank
Program the rank specific trained values for CsPi in Picode1 and Picode2 registers
Change-Id: I5a27a30e12c0e82ee0fa0445d01ba96709d92611


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 00b9c20533f8060eaf383c9a2e2c794b7b7a4af9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:08 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 15:29:17 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90d2f813876b79ce3a85b9594f80c4fa6397bb31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 15:04:03 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c7d66ac96a04fcddcdbdafe82da26776091a5ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] MrcMrAddrToIndex Produces Incorrect MrcModeRegisterIndex Values
Issue:
MrcMrAddrToIndex() produces Incorrect MrcModeRegisterIndex values
for mrIndexMR34 and greater. This causes the DDR5 CTE Gate test
to fail.
Root Cause:
A recent change to MrcMrAddrToIndex() inserted new values to the
MrcModeRegisterIndex enum type but failed to updated MrcMrAddrToIndex()
to return the correct indexes for some MR addresses.
Change:
Updated MrcMrAddrToIndex() to return the correct indexes for all valid
MrcModeRegister enum values
Change-Id: Ie0d6a60756b2c8248be6f8413ee9a08bc128ce98


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 63815a4e066ad4843cf04c1a48bf2a9e5cbe8569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 14:44:06 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b037ac5030fff7f7c05490133e4353e5093bd5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL[[MRC] DDR4 Enabling Updates
Changes:
Moved Gear MrcSafeMode override to take only when Input->GearRatio is on auto.
Created a function to get the RcvEn->RxFifoRdEn separation constant instead of using the array directly.
In this function, if we are Gear1 in DT, we increase MC1 separation by 1.
Remove the inclusion of a Chip private header in the MRC code except for in the Chip library.
Moved MrcSetIoOdtMode & MrcVssHiRegulatorOffsetCorrection exteranl code header.
Fixed bug where CkeGrpPi did not select the corrrect register for the PiGroup on ranks 2 & 3.
Updated single rank starting RTT.
Change-Id: I12e8a7537c7aa8f6c495dc1bdf989045c5f3ad5d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1ed8ea4689f77a56c2819de256d492e91eded35b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 05:00:51 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ccab91d5ad152dbaff0d564a8216d7b347e7e6c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable serializer for CCC CA/Ctl signals.
CS/CA go through a serializer requiring new PiInc/PiDiv programming for CA/CTL.
CTL Gear1:  (DDR4, DDR5, LPDDR4, LPDDR5): PiInc/PiDivEn = ( 0x1/0x1, 0x1/0x1, 0x1/0x1, (2:1Mode ? 0x0/0x1 : 0x0/0x1) )
CTL Gear2:  (DDR4, DDR5, LPDDR4, LPDDR5): PiInc/PiDivEn = ( 0x2/0x1, 0x2/0x1, 0x2/0x1, (2:1Mode ? 0x1/0x1 : 0x0/0x1) )
CA  Gear1:  (DDR4-1N, DDR5-1N,  LPDDR4, LPDDR5): PiInc/PiDivEn = ( 0x1/0x1, 0x1/0x1, 0x1/0x1, (2:1Mode ? 0x1/0x1 : 0x0/0x1) )
CA  Gear2:  (DDR4-1N, DDR5-1N,  LPDDR4, LPDDR5): PiInc/PiDivEn = ( 0x2/0x1, 0x2/0x1, 0x2/0x1, (2:1Mode ? 0x2/0x1 : 0x1/0x1) )
Update P0 code to handle PiGroup signal type changing when configuring PiInc/PiDiv.
Added B0 CPUID for Stub.
Change-Id: I77f6e03eb28d65c2a5e567699faf67ee0e3dc32d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 58ba0efec42f08dd000cf52bb2a48a07381882d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:55 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 04:28:44 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ab855d686c56f24d855da20b79d4940e70b3891 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Changes done for TGL: 
1: Cold/warm reset entry fail due to PCI RCOMP MCA
2: Improperly writing P_RCOMP instead of M_RCOMP in MrcDone
3: EV Updates
4:Enabled 4xR tracking for the Margin entries in the MRC host structure.
5: Updated the MrcSafeMode configuration to allow EV content to run in MiniBIOS.
6: Updated Rcomp Targets.
7: CADB blocking CS on Ranks 2/3.
8: Set MrcSafeConfig if DtHalo is detected.
Change-Id: Ifa7956dd803d3fe190447feb48a54cdb01c07831


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 03cbd35cd6c6a1c1d783328ed5c8e126d2cd2f7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] For LP5 turn off the BIOS Safe mode override
BIOS safe mode override is turned off for TigerLakeUBoards. Without this change LP5 full bios defaults to safe mode.
Change-Id: I9033a770f6d5e78b57efaf9cec35bb3aebfc6b97


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 6a33c35be0d9d4b6713ef36383187e17a7351e6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 02:11:51 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 70e5e87197d1555e591401b9eb5a68e263aeb571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:47 2020 -0700 
-------------------------------------------------------------------------------- 
Update MiniBIOS EC BoardID to match Full BIOS structure.
Bit 5 has not been used in boards thus far for EC board ID.
BIOS/EC has updated the BOARD_INFO Structure to place the BoardID MSB next to bits 4:0.
Pulled these changes into MiniBIOS.
Change-Id: Ia4ea67b4adeb217ff27ad7e77f17d1ff5b36f7df


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/EcCommands.h

================================================================================ 
Commit: bba5c527db528d324c4e41a6bf4a101065cf2c0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 01:37:55 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 14f90062eb5e2b84659ba292db6defca1cff13a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add TGL-H uCode Patch for MiniBIOS
Added additional TGL-H DeviceID.
Increased the MiniBIOS binary size to 2M.
Change-Id: Ic004118cb6770d6356cea3d51e1cb408f7af7a81


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000042.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_80000008.inc

================================================================================ 
Commit: a7d8aee7014f77a0a1fa0a7d1a843575581bfe84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Feb 6 00:24:46 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d02adc924aeefa8f27267ee4498578486d58d5ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Simplify SPD support for Stub
All SPD's file type is now changed to .spd for tracking in GIT.
Set Stub support to be NIL to match the DV board.
Change-Id: I9f7dbced2a4aaf39f7ae06d156d5350c31d94b05


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 588525fe8c244b36748f6706491e500fa93bf2d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Feb 5 02:07:31 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 025006756eb0b629555eb4084fd9da4c5cdeb986 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl][MRC] DVSF RComp PDN Calculation Offset Broken
Issue:
Implementation caused a bug when the DvfsRef bit is set to 32 because offset into the function is signed and the saturation logic. This implementation of the adder only allows the control register to be defined from [-31:32] instead of the expected [-32:31]. The recommended fix is to only allow MRC to program [-31:31] to avoid any confusion by software team.
Change:
Manually edited the MIN Macro to limit to -31.
Change-Id: I5c402a395bfd7b8f378763ab1a1ddc0ce6edf693


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h

================================================================================ 
Commit: c0adddd9303d1b323f9a6cee5f3f63a0b3138487 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Feb 5 01:07:02 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a5eb3d46d270d689e8a421487a6b5e73e25c081 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Enable Read Leveling on DDR5
- Enable Read Preamble Training mode via MR2[0]
- Enable MPR training mode in MC - will convert RD to MRR31, and ACT/PRE to NOP
- DRAM is using 1tCK read preamble while in Read Preamble Training mode, hence adjusted the code to skip the preamble while going to the first strobe edge.
- RecvEn is parked 1 UI before the first strobe (for 1tCK preamble)
Change-Id: I8eae1ffc9766de024aa530dd60a4589b0246cfbe


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 080ed2698e6e37846a2da7e1e7eecac05fa912df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Feb 4 20:09:26 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5221db9f53dffdb7420923929657ae7dbfae1aed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]DCC steps needs a convergence detection implemented in the MRC
Issue: DCC may not converged to 50% with the current number of comps
Fix: Add code to check for convergence to 256 and repeat comps until convergence occurs or 3 time the requested comps has occurred
Change-Id: I092525277c94254caa57c5d47d889ca9d1cd34b6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3783aba3d123b40d153617891df9b520606e60f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 31 21:48:45 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a49739568c3401fd12b727c9a2f52ff4e3df70c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]CPGC VA Pattern Selection fix  for DDR5
Restore previous implementation of VA Pattern Selection to work for DDR5
Include Patch for LP5
Change-Id: I4f08e75cf9bbffe830d39e97f2371e5abc86b56c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 63bd137abeba45d7784a4521e9d543336db8eaca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 31 20:09:06 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 630be2a7e961b76c87c056a842c6c6b845dc3afd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Write voltage centering overwrites the Status variable for Lpddr
Issue
For Lp5, if write voltage centering fails completely or for a byte, the training doesnt fail. But MRC fails somewhere further down the line.
Root cause
For DDR4 WrV, when we call ChangeMargin we do not store the status. This lets the Status variable to keep the pass/fail status
from the write voltage centering training.
For Lp, we were overwriting the Status variable when we call ChangeMargin.
Change-Id: I40a4d182b15f24358afd0c1f1af6048be75a37aa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6be3e93a7cab0f50b0ab92d30214e118a6ef0cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] WckLeveling and ECT changes for LP5
Solution: BlockTrainResetToggle clears this glitch.
Change-Id: I29ff4371862072db543fb0f6fa029a3807327add


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: eb747a1692476fe6aa71db2ee00b311b2b782ba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:22 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 31 18:01:24 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 404f5903705529d58a0079c373c4520fa3e47dc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Set VDLC to be always 0 for LP5 MR14
According to the spec vdlc bit is only considered for devices that are 16 bits wide.
VDLC 0 DqVref for byte 1 follows MR15
VDLC 1 DqVref for byte 1 follows MR14
If we set VDLC to 1, we observe clamping of MR14 during MrcDimmOdtTraining. During MRC write voltage training it seems MR14
host structure read always returns a decimal value of 68 which is Offset 0 for MRC. Therefore currentOffset always follows offset
and we dont see clamping. However this doesnt happen during power training. During power training VrefCode read from host structure varies and therefore CurrentOffset goes below the MIN_VREF and causes clamping.
Since we are setting vdlc = 0, therefore TxVref needs to be written in both MR14 and MR15. This wasnt being done for by 16 devices. Made this change and tested it on
Remove GSM_UPDATE_HOST from GetSet call for TxDqsBitDelay parameters because MrcGetSetUpdateHost function only updates the host structure for RxDqsBitDelay and TxDqBitDelay

Change-Id: I5ba4eb4385f2270f6e30fbc221a8d1ae8127d035


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7784427514640893c605395cc4663df5ec4f7bb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jan 31 00:06:56 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16de63b7ca6773088075c8b67c467ada8bc7f26a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Propagating the menu options values to disable memory trainings
Issue:
There was no possibility to disable some memory trainings from setup menu
Root Cause:
Menu option was not propagated to FspmConfig variables. Also TCO and TCODQS trainings were hardcoded to be always enabled.
Change:
Added the code to update FspmConfig corresponding variables. Remove hardcoded TCO and TCODQS values.
Change-Id: I7e806320613fd33016c34c487ffbea39819840d0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: f41e1a45472dd7474466c671ebdbf90fd7765b03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jan 29 20:23:10 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a9adeedb71de7471923a91afc7f5b141b572dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:13 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jan 29 18:47:06 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1b420394fbe507d1d51ba8c9292c607a3841e35a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] NUI Target/Offset matching pushes offset in opposite direction
Issues:
1. Matching total NUI and target NUI is applicable to both LPDDR4 and LPDDR5
2. Matching UI should be looking at final value and Target instead of the individual components (Target and Offset)
Solution:
1. Updated code to do matching NUI for LPDDR4 and LPDDR5
2. Updated to compare the total NUI and TargetNUI is matching
a. If Total NUI and TargetNUI matches, do nothing
b. If Total NUI does not match, adjust values (Target and Offset) to the larger Total NUI
c. If Total NUI matches but TargetNUI does not match, adjust values (Target and Offset) to the larger TargetNUI
Change-Id: I8a1ac4d2b4ae7336508bd731aa175ce287b7e985


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: cc588ac8096d5a68106add236d0c2f3b8d260fff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jan 28 21:25:55 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab551ab8576600641b812df4370751d18e8e82fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jan 28 18:21:37 2020 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09d2c171d2e96c82bcbccd1589513075489a2a4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Timing Fixes for DDR5 CTE Gate Test
- Updated CTE make file to use GCC 5.3.0 if available
- Fix DDR5-3200 SenseAmpDuration CTE error observed on
CTE. This was done by increasing Strobe2ClkDriftPs
from 1200 to 3750
- Added DDR5-3200 LocalStub SPD file : SPD_DDR5_3200_1ch_1rank.log
- Added FSDB tgl-p0.rc file for revision tracking
- Updated DDR5 RoundTripDelay
- Updated DDR5 tCWL4TxDqFifoWrEn and tCWL4TxDqFifoRdEn timing
Change-Id: I53a627e2160cb6a0360c71941eecfd66903f6bc1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c98f0ca10a37ff8a4dab9a9984beba68d0b9fba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jan 21 23:57:04 2020 +0000
Change-Id: I5b1afd8b92aa4316200cfbf5ecb4d57cff52acf5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c7097a6664e0b05d44322b991205e8d2fea63d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Revert CPGC VA Pattern function
Change-Id: Ia4a405daf0bda5c8a8d7403595efff58076fd0a1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 800f1e2f33bcba0a35d9ddb3efac5efc6d2150ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jan 21 00:18:10 2020 +0000
Change-Id: Icc05b6c2c5b1ed31b8d602dbdee59ebbd629df97


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 391ede22b7d6dc5629e7c094961ade43101f3f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Fix Ddrio Roundtrip
Need to add Gear2 Flag
Change-Id: I012b5eda89f274d84f7c8ad6bb167452e7fdeea3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ed37a3f233f5d40bf38cafc778c2a54adf6f8404 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Jan 18 09:56:39 2020 +0000
Change-Id: I23d1dbfe56e79fd3698f5c06417bb85b28d29b74


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00158f87663f9f7c9372fdc5c7efa0dbdef44727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Terminations and Driver Update for DDR4.
Change-Id: Iba6afa526f87901fc386a6437439fd835d81b23e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c

================================================================================ 
Commit: 79e8c49b29882f7c3eeb36246d0bb0f04308c40e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Jan 18 09:05:44 2020 +0000
Change-Id: I55f977fbff3eeda97cd02aa6f9463a360f8d60e3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55adb0a0e85be584e2f75e6121c739176963be40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC}Update DDR4 P0 CS Pin.
Training Fixes:
CS was not getting set properly.
DtHalo has different offsets for CS PI codes depending on rank.
Implemented code to get the correct offset for DtHalo but keep UlxUlt the same.
General Fixes:
HAL Debug messages would not build when enabled.
Reduced redundancy in the MrcGetSetbankSequence()
Change-Id: I408a8187c57e1490169131176130b71de0709c08


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 888b1e0f5cbb94221c58bc3ba951b49bb7009401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Change DqPinsInterleaved value
Issue:
TGL-H boards need to set MRC input policy, DqPinsInterleaved, to 1.
Root Cause:
DqPinsInterleaved is currently set to 0 for TGL-H boards.
Change:
Changing Platform BIOS PCD code for TGL-H boards that sets
MRC input policy, specifically DqPinsInterleaved.
Change-Id: I84b2acc707a0eb8a886fda7cf25df04d3cb49dcf


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: a3f28de4623cf214339f71995b46d391c1e56350 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting GCC Flash sizes
Increased FLASH_SIZE and BLOCKS to 0xD5000 (from 0xD2000) and 0xD5 (from 0xD2)
Increased FspmSize to 0x89000 (from 0x86000)
Change-Id: Ia64726e731abfd3f325b8d8958586700d0482d87


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: e17e5762c66ea8934f518f64515300a23cb95756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:35 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: Fix resiliency build error issue for tgl resiliency build
Resiliency build was broken by microcode FV size, fdf for res need also change
according to latest microcode size.
Change-Id: I5865e43554d0df2f8e9137029bf6af323a4f0e0d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 5850620a5b9fafc2115abec9756c8ef43670346a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Reassign IRQ values for certain devices / functions to enable shared TSN/UART interrupts
- removed interrupt table entry for cnvi, which is no longer present on TGL
- updated IRQ values:
D30F0: IRQ 34 --> 16
D30F1: IRQ 35 --> 17
D16F0: IRQ 16 --> 18
D16F1: IRQ 17 --> 19
D18F6: IRQ 18 --> 34
D17F0: IRQ 19 --> 35
Change-Id: I74f71d8ea1157a443b0426ed3ab805cbdc159053


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl

================================================================================ 
Commit: 478a5bb001e02fd02572d364b3b9fe43ede68d44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc: [EBG A0 PO] BIOS stuck loading SMM driver with CSME and SVFW
BIOS needs to disable only PMC SBendPoint dynamic clock gating
spch0.pmc.mmr.pmc_pwr_ctl.dcg_en_sbep = 0  (set to 0 to disable dynamic clock gating in sb end point)
Change-Id: I58cfd72efbdd4b74e9041c7027b84792407c654e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 16a24f9b5d90483b57007d97243309256464f4c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:10 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Fix hybrid drive power blocking
BIOS used to remove entire D3Cold description for
root ports with hybrid drives. This caused the POFF and
PON methods to be removed as well and as a result TG could
not achieve D3Cold when remapped under.
Change-Id: I074838d5bcc18816c7819a6d5f1b52d5a4b12ad6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: ece9f0ff7187014981c7adc783a6d9f379f156a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:05 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc & Gpio: Changing Values to configure PMC/miscfg gpio register for C and F group
Changing the following values used to access the miscfg and pmc pwrm gpio registers
V_GPIO_VER2_PCH_LP_GPIO_PCR_MISCCFG_GPE0_GPP_C   0xA  -> 0xB
V_GPIO_VER2_PCH_LP_GPIO_PCR_MISCCFG_GPE0_GPP_F   0xB  --> 0xA
V_TGL_PCH_LP_PMC_PWRM_GPIO_CFG_GPP_C     0xA  -> 0xB
V_TGL_PCH_LP_PMC_PWRM_GPIO_CFG_GPP_F     0xB  -> 0xA
Change-Id: I9b2844b6adfc9cac21751e05fe20d14b1a8563d8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h

================================================================================ 
Commit: e860720db80e35272d96881d82be6b4716378fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I539536c104d82de5c78565bceeb68f254259eb79


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 18692bd56bbd3080d61032ab2b5c08bc9cb3c5b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:53 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Incorrect GPIO settings for SSP1
Removed structures containing settings for GPIO_VER2_LP_GPP_R5 and GPIO_VER2_LP_GPP_R6 from mGpioTableTglUDdr4 and mGpioTableTglYLp4 tables.
Those settings were being written after HDA SSP1 GPIOs settings, what caused overwriting correct settings.
Change-Id: I26de5825ad3a6365cf184d608a5676d9eb3aa998


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h

================================================================================ 
Commit: 5931eb28e5a19d28682d37fb49efffb6263ec085 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3094_00
Change-Id: I675386c57779075b19bec9bea237735a9914b425


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 18fafd8f554b4df22f7fc2b1903aebe8de6d8f22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:43 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix BIOS_BUFFEN write for Clocks with numbers above 5
Change-Id: Ida5ead2be9caa25103c5af8477a819699d696538


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: e8d07209c2765b91caa97c43a5d9fdba5994cb9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:41 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Incorrect calculation of PCIe Function ID (FID) in PCIe sideband access functions
Miscalculation of FID. This change updates legacy formula.
FID (ranged 0 to 3) should be calculated per port of Controller.
Change-Id: Ib836d265759b445a5645cfd858a2f62b74e62cad


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c

================================================================================ 
Commit: 4c8b1cd1a9d2d9d554e0f0b3ae83b698fd728c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:40 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Remove redefine PCD in BiosInfo.inf
Remove redefine pcd to fix build error.
Change-Id: Id769d2f426014f954f407247297a2fb74a2302f7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c

================================================================================ 
Commit: 544350483f5b383c4e9cbbd5fab2afcb2a7d6b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:35 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Enable XCODE EDK build
Enable XCODE EDK build
Change-Id: I385e63d81972753728d4a3c8b898d9509de92b74


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c

================================================================================ 
Commit: 8b472079cd698eb91f50aebc4005215a675ce0c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:32 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL][PCH][CPU] Remove obsolete PCD for TGL ERB PO specific
1. Remove PcdTglPchEnable dependency on ADL
2. Remove PcdTglCpuEnable dependency on ADL
Change-Id: I432c469f32a87311361c1542c9072ad966d31008


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1fbfbca00cf87858d1fd7bb4d069e4eae5e43132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:22 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]Missing the Pcd declaration on any inf file can't be caught during build time
For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on all the source code files, however if the pcd is not declared on any inf file, for now the complier will just assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than what we expect and it has been bring many issues to Client.
Change-Id: Ibf702364881a6b5983a63a5ff6e9dfd528875ea3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf

================================================================================ 
Commit: ff8a242d815e8312cff16fe81dd8ca93006f1b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:16 2020 -0700 
-------------------------------------------------------------------------------- 
Program Reset Prep setting SIP17 BWG section 4.36
Impact Platforms: ADL
Change-Id: I2c9dc464b219baf3d7046856fe34b8966b35f718


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: c025271ce3b4d2e810a8a3b09241a86e36a92dd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:00 2020 -0700 
-------------------------------------------------------------------------------- 
Set RKL-S build as the default build
Change-Id: I38ba816b773b196e1e16cf641802b538ad494c8d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 698e70ecbb27684354a7f0b7cd0fadfec859d2aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: Iec837af9b787880cc9aa59d2b42bd0163f25f6bb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4a59e81d45db560418105e61c27dbfe6f6155ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3093_00
Change-Id: I30cdb668baf36d50d26c7a3f03f5715be2fa7a59


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2abbde1cd81420588697e84bfc1d5ab034bf4cdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:34 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconnPkg: Add generation-specific ISH functions in IP block
Update ISH Ver4
Change-Id: Idea062ff9f1748558accb98a79488534eeb5ba80


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer4.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer4.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer4.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer4.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer4.inf

================================================================================ 
Commit: 811c9eb7d9886eaa3c4b8f913d278a0e72444009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Change-Id: Ief807880a96601ae079bec5d7b3cd2f80751c7b8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: a0c706cde8da71d525ea31a6e031652203a565e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Use PcieSipInitLib to configure CPU root ports retimer presence detect
CpuPcieRpInitLib will now directly use PcieSipInitLib to
configure retimer and two retimers presence detect.
Change-Id: Ia8af20a146ac07903d3909aeda73034557c411de


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 38e5d99f090489f342078f222124af9b5f75208e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:23 2020 -0700 
-------------------------------------------------------------------------------- 
JSL Ax (Rev2) BIOS implement IOMMU , VTD and etc,
ProgramDisplayWorkaround()API definition is defined in respective FRUs
Change-Id: If509f79f27691421396c4bcdd3cc242090f14c8d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 43ff2545f57c57ec7d9f1740e240e8c78d95bc22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:20 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS is ASSERTINg due to high LinkWidth value on PEG10
- CpuPcieGetMaxLinkWidth function is executed in a loop for all PEG ports even if there is no bifurcation or trifurcation. That leads to report wrong link width value (>16) from PEG11 or PEG12 ports.
- With this change making LinkWidth to 0 if it is greater than 16 but long term fix should be to return from this function is PEG11/PEG12 is not present.
Change-Id: I4b8025517746ab4de3d05ef6c7292ed61fa3ff82


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 854df9deaf3cf0859b5606e6a5a5c803005b110a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:19 2020 -0700 
-------------------------------------------------------------------------------- 
New TGL Platform VR.
Change-Id: I83f87794a3b2bafa18239ac0cdfc41fc16a9dd8f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 0326738cd19aea47af73bc7ba729dce7ab266234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:17 2020 -0700 
-------------------------------------------------------------------------------- 
Platform RTD3 PCIE control: Add _PR3 and change _S0W as 4 to indicate D3Cold support
There's only _PR0 object which involves D3cold power control methods under PCIE root port.
So once the device leaves D0, it will be pushed to D3Cold unexpectedly.
Adding _PR3 with the same power resource and change _S0W as 4 to indicate D3Cold support properly.
Change-Id: Ia0a1b7bd181dab10692e18178b71da739f6d5b1a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: 3d67b87ddb4cbcaf2159641e63d8ab9caf1c6b41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:11 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file
Add Vtd related Upds to partial header.
Change-Id: If8cbb6ecb6bc1d6a36e78c5a6b5271edf0a168eb


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: e92e4aba22955df1103dbe065b15684e446b28b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] DO NOT exclude external ethernet card from requiredforboot list
Remove "Bus==0" restriction to required boot Network adaptors
Change-Id: I05d59d16a7aadf3461e126e0330826caca34222d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 8b4db163bfc433ffb98d5f25aa5f085be4c15da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:58 2020 -0700 
-------------------------------------------------------------------------------- 
SvRestrictedPkg MerlinXPlatformDriver: Use structure format MSR definition
It is preparation to remove ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.
Change-Id: Idd08555f485a57b363710db7ed3d58914c3eb682


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 7bf344087447386088006f3af97be497294dd0e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/Iasl/acpiexec.exe: Remove it.
Now only use the acpiexec installed in Linux host OS.
Change-Id: I338cf1e0207ccf0b62b416727a1fc8f1c5b55c6a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/Iasl/acpiexec.exe

================================================================================ 
Commit: e3ff5bf16072371901ebedd28775f435eaaa8ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakePlatSamplePkg: [TGL UP3 GCS -A6] BIOS option for the touchpad name is incorrect Part.2
GCS, ALPS and customized touch pad _HID should be removed because they are invalid strings.
Change-Id: Ib21642a640f92101846fdd15697624db0c32eb02


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl

================================================================================ 
Commit: 1f9a8555d0e17ff26a85e4e3fe9e4c01ae8df541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:46 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Add Legacy 8254 timer support into partial header file
This patch overrides required FSP-S UPDs to enable 8254 timer
support for TGL.
Add Enable8254ClockGating and Enable8254ClockGatingOnS3 Upd to partial header.
Change-Id: I7274453177b6808ed4851e159b1768b5579c5edd


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 5c6854d63b28aec4669b71ee1b9afed9a1e55176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:38 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/BiosInfoRecovery: Update BiosInfoRecovery module
- This commit leaves detail description for BIOS_INFO for recovery
to avoid any further bugs and confusion for the future.
- BIOS_INFO entry for MCU are duplicated. This commit removes the wrong
entry for MCU and keeps type 01 entry one.
Change-Id: I7719e079c2028451e6ab7eb3849ca4fa4c5d19f6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c

================================================================================ 
Commit: d75de6d3d3f87df9e1af6fa5441a257dbb6e175f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:26 2020 -0700 
-------------------------------------------------------------------------------- 
Fix Ext FSP Wrapper boot failure
Fix config block alignment
Change-Id: If1d03e55e7b85089ca9977d47b949ff6662da354


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h

================================================================================ 
Commit: a3fc52e7016449c447ccf589e564b8ceb7544ec1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Change-Id: I27949749b67697d916a1add0d1b86bf5f49dcae4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c653776a02de37a36fd0ef152609c4fff71c6990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Change-Id: I83d3232b500edb9b85ed0e78915bbe9f55a64d11


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h

================================================================================ 
Commit: b5cf7fbad9dcab161b992c9bee83ef397bfcf6bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3092_00
Change-Id: Ia0cac431774ade92b34bd7bfecee2f513fba34bc


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ae43aac9695bed83517d5ff070d569f7fe6c5c99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:02 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: SPI Config Block update
This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.
This patch adds SPI policy update along with platform setup option to
enable SPI extended BIOS decode range
Change-Id: Ie6586a62aedb75cc12ca1ed1222bbb8a42fb2bda


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 7d5b7500e988f2e737f3569390670dc914040dc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: SPI Extended Decode Range PchInfoLib implementation
This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.
This patch adds PchInfoLib interface for detection if extended BIOS
range decode is supported in given PCH and for getting DMI targets
for DMI part configuration of the feature.
Change-Id: Ibf061464c4194c1c862a5fd589ac7cf1758b809e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 3f7e2187e8b3cf511e8334c396d03d829771422d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:55 2020 -0700 
-------------------------------------------------------------------------------- 
Ability for SPI to map host BIOS memory map beyond 16 MB
This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.
This patch adds Spi Config Block to hold feature enable status along
with base address of the extended range along with limit address of said range.
Change-Id: I5033d4675e2536368f9eb651f6e10d6bae373223


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Spi/SpiConfig.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/UniversalPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 96fe0e152a1d68ec6e5e6eb34717b20073ef296b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:43 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL]Missing the Pcd declaration on any inf file can't be caught during build time
For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on all the source code files, however if the pcd is not declared on any inf file, for now the complier will just assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than what we expect and it has been bring many issues to Client.
Change-Id: I569d1592b0bcac6e1bc6c021f949e36723962889


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf

================================================================================ 
Commit: f40f296fb1bf830c9ef5b59cae43bd9afd195204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [TGL][IOTG]Update TGL TSN Setup option to TSN Configuration page
[TGL][IOTG]Update TGL TSN Setup option to TSN Configuration page.
Change-Id: Idb7e59fab8759a4caac38e2d2f4498459f384af0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/PchSetupTsnGbe.hfr
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: bf2d480017503a4a13cfefa4189c271d8c0633e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:31 2020 -0700 
-------------------------------------------------------------------------------- 
Program registers for SIP17.
1)Skip clearing UMRPD for SIP17
Change-Id: Ic8db6a69d694f80d78f22000f37ebadddc227ce5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

