=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01 results\phi4_14b_0shot_temp0.0\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv dataset_code-complete-iccad2023/Prob143_fsm_onehot_test.sv dataset_code-complete-iccad2023/Prob143_fsm_onehot_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: next_state[0] is incorrect.
Hint: next_state[1] is incorrect.
Hint: next_state[2] is   correct.
Hint: next_state[3] is   correct.
Hint: next_state[4] is   correct.
Hint: next_state[5] is   correct.
Hint: next_state[6] is incorrect.
Hint: next_state[7] is incorrect.
Hint: next_state[8] is incorrect.
Hint: next_state[9] is incorrect.
Hint: Output 'next_state' has 137 mismatches. First mismatch occurred at time 25.
Hint: Output 'out1' has 63 mismatches. First mismatch occurred at time 55.
Hint: Output 'out2' has 11 mismatches. First mismatch occurred at time 55.
Hint: Total mismatched samples is 168 out of 224 samples

Simulation finished at 1121 ps
Mismatches: 168 in 224 samples


--- stderr ---
