// SPDX-License-Identifier: MIT
// Copyright (C) 2018-present iced project and contributors

// ‚ö†Ô∏èThis file was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è

#pragma once
#ifndef ICED_X86_ENCODER_ENCFLAGS1_HPP
#define ICED_X86_ENCODER_ENCFLAGS1_HPP

#include <cstdint>

namespace iced_x86::internal {

/// @brief Generator.LanguageDocumentation
struct EncFlags1 {
	static constexpr uint32_t NONE = 0x00000000U;
	static constexpr uint32_t LEGACY_OP_MASK = 0x0000007FU;
	static constexpr uint32_t LEGACY_OP0_SHIFT = 0x00000000U;
	static constexpr uint32_t LEGACY_OP1_SHIFT = 0x00000007U;
	static constexpr uint32_t LEGACY_OP2_SHIFT = 0x0000000EU;
	static constexpr uint32_t LEGACY_OP3_SHIFT = 0x00000015U;
	static constexpr uint32_t VEX_OP_MASK = 0x0000003FU;
	static constexpr uint32_t VEX_OP0_SHIFT = 0x00000000U;
	static constexpr uint32_t VEX_OP1_SHIFT = 0x00000006U;
	static constexpr uint32_t VEX_OP2_SHIFT = 0x0000000CU;
	static constexpr uint32_t VEX_OP3_SHIFT = 0x00000012U;
	static constexpr uint32_t VEX_OP4_SHIFT = 0x00000018U;
	static constexpr uint32_t XOP_OP_MASK = 0x0000001FU;
	static constexpr uint32_t XOP_OP0_SHIFT = 0x00000000U;
	static constexpr uint32_t XOP_OP1_SHIFT = 0x00000005U;
	static constexpr uint32_t XOP_OP2_SHIFT = 0x0000000AU;
	static constexpr uint32_t XOP_OP3_SHIFT = 0x0000000FU;
	static constexpr uint32_t EVEX_OP_MASK = 0x0000001FU;
	static constexpr uint32_t EVEX_OP0_SHIFT = 0x00000000U;
	static constexpr uint32_t EVEX_OP1_SHIFT = 0x00000005U;
	static constexpr uint32_t EVEX_OP2_SHIFT = 0x0000000AU;
	static constexpr uint32_t EVEX_OP3_SHIFT = 0x0000000FU;
	static constexpr uint32_t MVEX_OP_MASK = 0x0000000FU;
	static constexpr uint32_t MVEX_OP0_SHIFT = 0x00000000U;
	static constexpr uint32_t MVEX_OP1_SHIFT = 0x00000004U;
	static constexpr uint32_t MVEX_OP2_SHIFT = 0x00000008U;
	static constexpr uint32_t MVEX_OP3_SHIFT = 0x0000000CU;
	static constexpr uint32_t IGNORES_ROUNDING_CONTROL = 0x40000000U;
	static constexpr uint32_t AMD_LOCK_REG_BIT = 0x80000000U;
};

} // namespace iced_x86::internal

#endif // ICED_X86_ENCODER_ENCFLAGS1_HPP
