
*** Running vivado
    with args -log screen_pic_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source screen_pic_Top.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source screen_pic_Top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 452.164 ; gain = 179.918
Command: read_checkpoint -auto_incremental -incremental C:/Users/Fu_Quantong/project_15/project_15.srcs/utils_1/imports/synth_1/screen_pic_Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Fu_Quantong/project_15/project_15.srcs/utils_1/imports/synth_1/screen_pic_Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top screen_pic_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4328
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.316 ; gain = 441.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'screen_pic_Top' [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/top.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (0#1) [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/top.sv:39]
INFO: [Synth 8-6157] synthesizing module 'VGA640x480' [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/VGA.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'VGA640x480' (0#1) [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/VGA.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk60Hz' [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/top.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'clk60Hz' (0#1) [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/top.sv:54]
INFO: [Synth 8-6157] synthesizing module 'Fudan320x320' [C:/Users/Fu_Quantong/project_15/project_15.runs/synth_1/.Xil/Vivado-19420-LAPTOP-HKFFG58C/realtime/Fudan320x320_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Fudan320x320' (0#1) [C:/Users/Fu_Quantong/project_15/project_15.runs/synth_1/.Xil/Vivado-19420-LAPTOP-HKFFG58C/realtime/Fudan320x320_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pingpong_screen_textBig' [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/screen_text_big.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ASCII_ROM' [C:/Users/Fu_Quantong/project_15/project_15.runs/synth_1/.Xil/Vivado-19420-LAPTOP-HKFFG58C/realtime/ASCII_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASCII_ROM' (0#1) [C:/Users/Fu_Quantong/project_15/project_15.runs/synth_1/.Xil/Vivado-19420-LAPTOP-HKFFG58C/realtime/ASCII_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pingpong_screen_textBig' (0#1) [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/screen_text_big.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'screen_pic_Top' (0#1) [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/top.sv:1]
WARNING: [Synth 8-7137] Register ballCount_reg in module pingpong_screen_textBig has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Fu_Quantong/project_15/project_15.srcs/sources_1/new/screen_text_big.sv:117]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.980 ; gain = 554.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.980 ; gain = 554.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.980 ; gain = 554.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1428.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Fu_Quantong/project_15/project_15.gen/sources_1/ip/ASCII_ROM/ASCII_ROM/ASCII_ROM_in_context.xdc] for cell 'P1/A1'
Finished Parsing XDC File [c:/Users/Fu_Quantong/project_15/project_15.gen/sources_1/ip/ASCII_ROM/ASCII_ROM/ASCII_ROM_in_context.xdc] for cell 'P1/A1'
Parsing XDC File [c:/Users/Fu_Quantong/project_15/project_15.gen/sources_1/ip/ASCII_ROM/ASCII_ROM/ASCII_ROM_in_context.xdc] for cell 'P1/A2'
Finished Parsing XDC File [c:/Users/Fu_Quantong/project_15/project_15.gen/sources_1/ip/ASCII_ROM/ASCII_ROM/ASCII_ROM_in_context.xdc] for cell 'P1/A2'
Parsing XDC File [c:/Users/Fu_Quantong/project_15/project_15.gen/sources_1/ip/Fudan320x320/Fudan320x320/Fudan320x320_in_context.xdc] for cell 'F1'
Finished Parsing XDC File [c:/Users/Fu_Quantong/project_15/project_15.gen/sources_1/ip/Fudan320x320/Fudan320x320/Fudan320x320_in_context.xdc] for cell 'F1'
Parsing XDC File [C:/Users/Fu_Quantong/project_15/project_15.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/Fu_Quantong/project_15/project_15.srcs/constrs_1/new/Nexys4DDR_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/Fu_Quantong/project_15/project_15.srcs/constrs_1/new/Nexys4DDR_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'AUD_PWM'. [C:/Users/Fu_Quantong/project_15/project_15.srcs/constrs_1/new/Nexys4DDR_Master.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'AUD_SD'. [C:/Users/Fu_Quantong/project_15/project_15.srcs/constrs_1/new/Nexys4DDR_Master.xdc:214]
Finished Parsing XDC File [C:/Users/Fu_Quantong/project_15/project_15.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Fu_Quantong/project_15/project_15.srcs/constrs_1/new/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/screen_pic_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Fu_Quantong/project_15/project_15.srcs/constrs_1/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/screen_pic_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/screen_pic_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1536.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1536.789 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for P1/A1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for P1/A2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for F1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP P1/picAddr17, operation Mode is: C+A*(B:0x140).
DSP Report: operator P1/picAddr17 is absorbed into DSP P1/picAddr17.
DSP Report: operator P1/picAddr170 is absorbed into DSP P1/picAddr17.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
 Sort Area is  P1/picAddr17_0 : 0 0 : 168 168 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pingpong_screen_textBig | C+A*(B:0x140) | 11     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pingpong_screen_textBig | C+A*B       | 11     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Fudan320x320  |         1|
|2     |ASCII_ROM     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ASCII_ROM    |     2|
|3     |Fudan320x320 |     1|
|4     |BUFG         |     2|
|5     |CARRY4       |    36|
|6     |DSP48E1      |     1|
|7     |LUT1         |    10|
|8     |LUT2         |    62|
|9     |LUT3         |    29|
|10    |LUT4         |    69|
|11    |LUT5         |   104|
|12    |LUT6         |   101|
|13    |MUXF7        |     1|
|14    |FDCE         |    54|
|15    |FDPE         |    15|
|16    |FDRE         |    27|
|17    |IBUF         |     4|
|18    |OBUF         |    14|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1536.789 ; gain = 662.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1536.789 ; gain = 554.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1536.789 ; gain = 662.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1536.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1536.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: c4125a39
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1536.789 ; gain = 1072.387
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1536.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Fu_Quantong/project_15/project_15.runs/synth_1/screen_pic_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file screen_pic_Top_utilization_synth.rpt -pb screen_pic_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 17:44:53 2023...
