

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Fri May 30 21:17:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      167|  1.320 us|  1.336 us|  165|  167|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filtez_fu_426  |filtez  |       13|       13|  0.104 us|  0.104 us|   13|   13|       no|
        |grp_quantl_fu_436  |quantl  |       62|       64|  0.496 us|  0.512 us|   62|   64|       no|
        |grp_upzero_fu_448  |upzero  |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        |grp_upzero_fu_457  |upzero  |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- encode_label0  |       20|       20|         2|          -|          -|    10|        no|
        |- encode_label1  |       44|       44|         2|          -|          -|    22|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2047|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    32|      362|    1434|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     633|    -|
|Register             |        -|     -|      725|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    32|     1087|    4114|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |grp_filtez_fu_426         |filtez                |        0|   2|   60|  216|    0|
    |mul_14s_15ns_29_1_1_U71   |mul_14s_15ns_29_1_1   |        0|   1|    0|    2|    0|
    |mul_15ns_11ns_25_1_1_U68  |mul_15ns_11ns_25_1_1  |        0|   1|    0|    2|    0|
    |mul_15s_32s_47_1_1_U60    |mul_15s_32s_47_1_1    |        0|   2|    0|   20|    0|
    |mul_15s_32s_47_1_1_U61    |mul_15s_32s_47_1_1    |        0|   2|    0|   20|    0|
    |mul_16s_15ns_31_1_1_U69   |mul_16s_15ns_31_1_1   |        0|   1|    0|    5|    0|
    |mul_16s_32s_47_1_1_U62    |mul_16s_32s_47_1_1    |        0|   2|    0|   20|    0|
    |mul_32s_32s_64_1_1_U63    |mul_32s_32s_64_1_1    |        0|   4|    0|   20|    0|
    |mul_32s_32s_64_1_1_U64    |mul_32s_32s_64_1_1    |        0|   4|    0|   20|    0|
    |mul_32s_32s_64_1_1_U65    |mul_32s_32s_64_1_1    |        0|   4|    0|   20|    0|
    |mul_32s_32s_64_1_1_U66    |mul_32s_32s_64_1_1    |        0|   4|    0|   20|    0|
    |mul_32s_7s_39_1_1_U67     |mul_32s_7s_39_1_1     |        0|   2|    0|   20|    0|
    |mux_4_2_11_1_1_U72        |mux_4_2_11_1_1        |        0|   0|    0|   20|    0|
    |mux_4_2_14_1_1_U70        |mux_4_2_14_1_1        |        0|   0|    0|   20|    0|
    |grp_quantl_fu_436         |quantl                |        0|   1|  106|  239|    0|
    |grp_upzero_fu_448         |upzero                |        0|   1|   98|  385|    0|
    |grp_upzero_fu_457         |upzero                |        0|   1|   98|  385|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|  32|  362| 1434|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln243_1_fu_736_p2             |         +|   0|  0|  12|           5|           5|
    |add_ln243_2_fu_913_p2             |         +|   0|  0|  12|           5|           5|
    |add_ln243_fu_612_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln257_fu_624_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln269_fu_747_p2               |         +|   0|  0|  13|           6|           2|
    |add_ln278_fu_813_p2               |         +|   0|  0|  54|          47|          47|
    |add_ln290_fu_1244_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln294_fu_1249_p2              |         +|   0|  0|  38|          31|          31|
    |add_ln314_fu_1277_p2              |         +|   0|  0|   9|           2|           2|
    |add_ln317_fu_1463_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln321_fu_1468_p2              |         +|   0|  0|  38|          31|          31|
    |add_ln512_fu_1169_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln580_2_fu_1806_p2            |         +|   0|  0|  17|          17|          17|
    |add_ln580_fu_1631_p2              |         +|   0|  0|  17|          17|          17|
    |add_ln621_fu_1388_p2              |         +|   0|  0|  24|          17|          17|
    |apl1_4_fu_2051_p2                 |         +|   0|  0|  25|          18|          18|
    |apl1_fu_1906_p2                   |         +|   0|  0|  25|          18|          18|
    |apl2_3_fu_1812_p2                 |         +|   0|  0|  17|          17|          17|
    |apl2_fu_1637_p2                   |         +|   0|  0|  17|          17|          17|
    |grp_fu_505_p2                     |         +|   0|  0|  54|          47|          47|
    |grp_fu_525_p2                     |         +|   0|  0|  39|          32|          32|
    |i_11_fu_603_p2                    |         +|   0|  0|  12|           4|           1|
    |i_13_fu_723_p2                    |         +|   0|  0|  12|           5|           1|
    |xa_3_fu_670_p2                    |         +|   0|  0|  57|          50|          50|
    |xa_4_fu_803_p2                    |         +|   0|  0|  54|          47|          47|
    |xb_3_fu_690_p2                    |         +|   0|  0|  57|          50|          50|
    |xb_4_fu_808_p2                    |         +|   0|  0|  54|          47|          47|
    |apl1_2_fu_1944_p2                 |         -|   0|  0|  23|           1|          16|
    |apl1_6_fu_2089_p2                 |         -|   0|  0|  23|           1|          16|
    |m_fu_1073_p2                      |         -|   0|  0|  39|           1|          32|
    |sub_ln263_fu_793_p2               |         -|   0|  0|  44|          37|          37|
    |sub_ln279_fu_829_p2               |         -|   0|  0|  54|          47|          47|
    |sub_ln285_fu_927_p2               |         -|   0|  0|  39|          32|          32|
    |sub_ln304_fu_1032_p2              |         -|   0|  0|  39|          32|          32|
    |sub_ln511_fu_1145_p2              |         -|   0|  0|  30|          23|          23|
    |sub_ln525_1_fu_1657_p2            |         -|   0|  0|  12|           4|           4|
    |sub_ln525_fu_1482_p2              |         -|   0|  0|  12|           4|           4|
    |sub_ln571_1_fu_1723_p2            |         -|   0|  0|  26|           1|          19|
    |sub_ln571_fu_1548_p2              |         -|   0|  0|  26|           1|          19|
    |sub_ln580_1_fu_1778_p2            |         -|   0|  0|  30|          23|          23|
    |sub_ln580_fu_1603_p2              |         -|   0|  0|  30|          23|          23|
    |sub_ln597_1_fu_2024_p2            |         -|   0|  0|  32|          25|          25|
    |sub_ln597_fu_1879_p2              |         -|   0|  0|  32|          25|          25|
    |sub_ln620_fu_1350_p2              |         -|   0|  0|  30|          23|          23|
    |wd3_1_fu_1912_p2                  |         -|   0|  0|  22|          14|          15|
    |wd3_3_fu_2057_p2                  |         -|   0|  0|  22|          14|          15|
    |xa_fu_565_p2                      |         -|   0|  0|  44|          37|          37|
    |icmp_ln255_fu_597_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln269_fu_717_p2              |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln311_fu_1087_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln515_fu_1199_p2             |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln583_1_fu_1977_p2           |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln583_fu_1832_p2             |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln585_1_fu_1993_p2           |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln585_fu_1848_p2             |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln607_1_fu_2071_p2           |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln607_fu_1926_p2             |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln609_1_fu_2099_p2           |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln609_fu_1954_p2             |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln624_fu_1418_p2             |      icmp|   0|  0|  24|          17|          15|
    |wd3_2_fu_1666_p2                  |      lshr|   0|  0|  25|          12|          12|
    |wd3_fu_1491_p2                    |      lshr|   0|  0|  25|          12|          12|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |apl1_1_fu_1932_p3                 |    select|   0|  0|  18|           1|          18|
    |apl1_3_fu_1960_p3                 |    select|   0|  0|  16|           1|          16|
    |apl1_5_fu_2077_p3                 |    select|   0|  0|  18|           1|          18|
    |apl1_7_fu_2105_p3                 |    select|   0|  0|  16|           1|          16|
    |apl2_1_fu_1837_p3                 |    select|   0|  0|  17|           1|          14|
    |apl2_2_fu_1854_p3                 |    select|   0|  0|  15|           1|          15|
    |apl2_4_fu_1982_p3                 |    select|   0|  0|  17|           1|          14|
    |apl2_5_fu_1999_p3                 |    select|   0|  0|  15|           1|          15|
    |m_3_fu_1079_p3                    |    select|   0|  0|  32|           1|          32|
    |select_ln305_fu_1260_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln311_fu_1270_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln513_fu_1187_p3           |    select|   0|  0|  17|           1|           1|
    |select_ln515_fu_1205_p3           |    select|   0|  0|  15|           1|          15|
    |select_ln570_1_fu_1742_p3         |    select|   0|  0|  12|           1|          12|
    |select_ln570_fu_1567_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln580_1_fu_1798_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln580_fu_1623_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln599_1_fu_2044_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln599_fu_1899_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln622_fu_1406_p3           |    select|   0|  0|  17|           1|           1|
    |select_ln624_fu_1424_p3           |    select|   0|  0|  15|           1|          15|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2047|        1251|        1554|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ah1_o                     |   9|          2|   16|         32|
    |ah2_o                     |   9|          2|   15|         30|
    |al1_o                     |   9|          2|   16|         32|
    |al2_o                     |   9|          2|   15|         30|
    |ap_NS_fsm                 |  65|         13|    1|         13|
    |delay_bph_address0        |  14|          3|    3|          9|
    |delay_bph_ce0             |  14|          3|    1|          3|
    |delay_bph_we0             |   9|          2|    1|          2|
    |delay_bpl_address0        |  14|          3|    3|          9|
    |delay_bpl_ce0             |  14|          3|    1|          3|
    |delay_bpl_we0             |   9|          2|    1|          2|
    |delay_dhx_address0        |  14|          3|    3|          9|
    |delay_dhx_ce0             |  14|          3|    1|          3|
    |delay_dhx_ce1             |   9|          2|    1|          2|
    |delay_dhx_we0             |   9|          2|    1|          2|
    |delay_dhx_we1             |   9|          2|    1|          2|
    |delay_dltx_address0       |  14|          3|    3|          9|
    |delay_dltx_ce0            |  14|          3|    1|          3|
    |delay_dltx_ce1            |   9|          2|    1|          2|
    |delay_dltx_we0            |   9|          2|    1|          2|
    |delay_dltx_we1            |   9|          2|    1|          2|
    |deth_o                    |   9|          2|   15|         30|
    |detl_o                    |   9|          2|   15|         30|
    |grp_filtez_fu_426_bpl_q0  |  14|          3|   32|         96|
    |grp_filtez_fu_426_dlt_q0  |  14|          3|   16|         48|
    |grp_fu_466_p0             |  20|          4|   15|         60|
    |grp_fu_466_p1             |  20|          4|   32|        128|
    |grp_fu_474_p0             |  14|          3|   16|         48|
    |grp_fu_474_p1             |  14|          3|   32|         96|
    |grp_fu_494_p0             |  14|          3|   32|         96|
    |i_6_fu_286                |   9|          2|    5|         10|
    |i_fu_270                  |   9|          2|    4|          8|
    |idx118_fu_282             |   9|          2|    6|         12|
    |idx_fu_266                |   9|          2|    5|         10|
    |nbh_o                     |   9|          2|   15|         30|
    |nbl_o                     |   9|          2|   15|         30|
    |ph1_o                     |   9|          2|   32|         64|
    |ph2_o                     |   9|          2|   32|         64|
    |plt1_o                    |   9|          2|   32|         64|
    |plt2_o                    |   9|          2|   32|         64|
    |rh1_o                     |   9|          2|   31|         62|
    |rh2_o                     |   9|          2|   31|         62|
    |rlt1_o                    |   9|          2|   31|         62|
    |rlt2_o                    |   9|          2|   31|         62|
    |tqmf_address0             |  31|          6|    5|         30|
    |tqmf_address1             |  31|          6|    5|         30|
    |tqmf_d1                   |  14|          3|   32|         96|
    |xa_1_fu_274               |   9|          2|   50|        100|
    |xb_1_fu_278               |   9|          2|   50|        100|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 633|        135|  736|       1793|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln290_reg_2337              |  32|   0|   32|          0|
    |add_ln314_reg_2343              |   2|   0|    2|          0|
    |add_ln317_reg_2363              |  32|   0|   32|          0|
    |ap_CS_fsm                       |  12|   0|   12|          0|
    |apl2_3_reg_2385                 |  17|   0|   17|          0|
    |apl2_reg_2374                   |  17|   0|   17|          0|
    |grp_filtez_fu_426_ap_start_reg  |   1|   0|    1|          0|
    |grp_quantl_fu_436_ap_start_reg  |   1|   0|    1|          0|
    |grp_upzero_fu_448_ap_start_reg  |   1|   0|    1|          0|
    |grp_upzero_fu_457_ap_start_reg  |   1|   0|    1|          0|
    |i_6_fu_286                      |   5|   0|    5|          0|
    |i_fu_270                        |   4|   0|    4|          0|
    |icmp_ln311_reg_2317             |   1|   0|    1|          0|
    |idx118_fu_282                   |   6|   0|    6|          0|
    |idx_fu_266                      |   5|   0|    5|          0|
    |il_assign_reg_2284              |   6|   0|    6|          0|
    |reg_521                         |  32|   0|   32|          0|
    |sext_ln620_1_reg_2348           |  16|   0|   16|          0|
    |sub_ln285_reg_2265              |  32|   0|   32|          0|
    |tmp_11_reg_2309                 |   1|   0|    1|          0|
    |tmp_13_reg_2380                 |   1|   0|    1|          0|
    |tmp_2_reg_2299                  |  32|   0|   32|          0|
    |tmp_5_reg_2250                  |  11|   0|   11|          0|
    |tmp_7_reg_2369                  |   1|   0|    1|          0|
    |tmp_8_reg_2279                  |  11|   0|   11|          0|
    |tmp_reg_2255                    |  32|   0|   32|          0|
    |tqmf_load_2_reg_2210            |  32|   0|   32|          0|
    |tqmf_load_3_reg_2215            |  32|   0|   32|          0|
    |trunc_ln1_reg_2234              |  32|   0|   32|          0|
    |trunc_ln255_1_reg_2205          |  47|   0|   47|          0|
    |trunc_ln255_reg_2200            |  47|   0|   47|          0|
    |trunc_ln269_reg_2224            |   5|   0|    5|          0|
    |trunc_ln285_reg_2260            |  31|   0|   31|          0|
    |trunc_ln2_reg_2239              |  32|   0|   32|          0|
    |trunc_ln304_reg_2304            |  31|   0|   31|          0|
    |trunc_ln522_1_reg_2353          |   4|   0|    4|          0|
    |trunc_ln5_reg_2322              |  16|   0|   16|          0|
    |trunc_ln8_reg_2327              |   4|   0|    4|          0|
    |xa_1_fu_274                     |  50|   0|   50|          0|
    |xb_1_fu_278                     |  50|   0|   50|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 725|   0|  725|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|           encode|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|           encode|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|           encode|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|           encode|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|           encode|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|           encode|  return value|
|ap_return                 |  out|    8|  ap_ctrl_hs|           encode|  return value|
|xin1                      |   in|   32|     ap_none|             xin1|        scalar|
|xin2                      |   in|   32|     ap_none|             xin2|        scalar|
|tqmf_address0             |  out|    5|   ap_memory|             tqmf|         array|
|tqmf_ce0                  |  out|    1|   ap_memory|             tqmf|         array|
|tqmf_we0                  |  out|    1|   ap_memory|             tqmf|         array|
|tqmf_d0                   |  out|   32|   ap_memory|             tqmf|         array|
|tqmf_q0                   |   in|   32|   ap_memory|             tqmf|         array|
|tqmf_address1             |  out|    5|   ap_memory|             tqmf|         array|
|tqmf_ce1                  |  out|    1|   ap_memory|             tqmf|         array|
|tqmf_we1                  |  out|    1|   ap_memory|             tqmf|         array|
|tqmf_d1                   |  out|   32|   ap_memory|             tqmf|         array|
|tqmf_q1                   |   in|   32|   ap_memory|             tqmf|         array|
|h_address0                |  out|    5|   ap_memory|                h|         array|
|h_ce0                     |  out|    1|   ap_memory|                h|         array|
|h_q0                      |   in|   15|   ap_memory|                h|         array|
|h_address1                |  out|    5|   ap_memory|                h|         array|
|h_ce1                     |  out|    1|   ap_memory|                h|         array|
|h_q1                      |   in|   15|   ap_memory|                h|         array|
|delay_bpl_address0        |  out|    3|   ap_memory|        delay_bpl|         array|
|delay_bpl_ce0             |  out|    1|   ap_memory|        delay_bpl|         array|
|delay_bpl_we0             |  out|    1|   ap_memory|        delay_bpl|         array|
|delay_bpl_d0              |  out|   32|   ap_memory|        delay_bpl|         array|
|delay_bpl_q0              |   in|   32|   ap_memory|        delay_bpl|         array|
|delay_dltx_address0       |  out|    3|   ap_memory|       delay_dltx|         array|
|delay_dltx_ce0            |  out|    1|   ap_memory|       delay_dltx|         array|
|delay_dltx_we0            |  out|    1|   ap_memory|       delay_dltx|         array|
|delay_dltx_d0             |  out|   16|   ap_memory|       delay_dltx|         array|
|delay_dltx_q0             |   in|   16|   ap_memory|       delay_dltx|         array|
|delay_dltx_address1       |  out|    3|   ap_memory|       delay_dltx|         array|
|delay_dltx_ce1            |  out|    1|   ap_memory|       delay_dltx|         array|
|delay_dltx_we1            |  out|    1|   ap_memory|       delay_dltx|         array|
|delay_dltx_d1             |  out|   16|   ap_memory|       delay_dltx|         array|
|delay_dltx_q1             |   in|   16|   ap_memory|       delay_dltx|         array|
|rlt1_i                    |   in|   31|     ap_ovld|             rlt1|       pointer|
|rlt1_o                    |  out|   31|     ap_ovld|             rlt1|       pointer|
|rlt1_o_ap_vld             |  out|    1|     ap_ovld|             rlt1|       pointer|
|al1_i                     |   in|   16|     ap_ovld|              al1|       pointer|
|al1_o                     |  out|   16|     ap_ovld|              al1|       pointer|
|al1_o_ap_vld              |  out|    1|     ap_ovld|              al1|       pointer|
|rlt2_i                    |   in|   31|     ap_ovld|             rlt2|       pointer|
|rlt2_o                    |  out|   31|     ap_ovld|             rlt2|       pointer|
|rlt2_o_ap_vld             |  out|    1|     ap_ovld|             rlt2|       pointer|
|al2_i                     |   in|   15|     ap_ovld|              al2|       pointer|
|al2_o                     |  out|   15|     ap_ovld|              al2|       pointer|
|al2_o_ap_vld              |  out|    1|     ap_ovld|              al2|       pointer|
|detl_i                    |   in|   15|     ap_ovld|             detl|       pointer|
|detl_o                    |  out|   15|     ap_ovld|             detl|       pointer|
|detl_o_ap_vld             |  out|    1|     ap_ovld|             detl|       pointer|
|il                        |  out|    6|      ap_vld|               il|       pointer|
|il_ap_vld                 |  out|    1|      ap_vld|               il|       pointer|
|qq4_code4_table_address0  |  out|    4|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_ce0       |  out|    1|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_q0        |   in|   16|   ap_memory|  qq4_code4_table|         array|
|nbl_i                     |   in|   15|     ap_ovld|              nbl|       pointer|
|nbl_o                     |  out|   15|     ap_ovld|              nbl|       pointer|
|nbl_o_ap_vld              |  out|    1|     ap_ovld|              nbl|       pointer|
|wl_code_table_address0    |  out|    4|   ap_memory|    wl_code_table|         array|
|wl_code_table_ce0         |  out|    1|   ap_memory|    wl_code_table|         array|
|wl_code_table_q0          |   in|   13|   ap_memory|    wl_code_table|         array|
|ilb_table_address0        |  out|    5|   ap_memory|        ilb_table|         array|
|ilb_table_ce0             |  out|    1|   ap_memory|        ilb_table|         array|
|ilb_table_q0              |   in|   12|   ap_memory|        ilb_table|         array|
|ilb_table_address1        |  out|    5|   ap_memory|        ilb_table|         array|
|ilb_table_ce1             |  out|    1|   ap_memory|        ilb_table|         array|
|ilb_table_q1              |   in|   12|   ap_memory|        ilb_table|         array|
|plt1_i                    |   in|   32|     ap_ovld|             plt1|       pointer|
|plt1_o                    |  out|   32|     ap_ovld|             plt1|       pointer|
|plt1_o_ap_vld             |  out|    1|     ap_ovld|             plt1|       pointer|
|plt2_i                    |   in|   32|     ap_ovld|             plt2|       pointer|
|plt2_o                    |  out|   32|     ap_ovld|             plt2|       pointer|
|plt2_o_ap_vld             |  out|    1|     ap_ovld|             plt2|       pointer|
|delay_bph_address0        |  out|    3|   ap_memory|        delay_bph|         array|
|delay_bph_ce0             |  out|    1|   ap_memory|        delay_bph|         array|
|delay_bph_we0             |  out|    1|   ap_memory|        delay_bph|         array|
|delay_bph_d0              |  out|   32|   ap_memory|        delay_bph|         array|
|delay_bph_q0              |   in|   32|   ap_memory|        delay_bph|         array|
|delay_dhx_address0        |  out|    3|   ap_memory|        delay_dhx|         array|
|delay_dhx_ce0             |  out|    1|   ap_memory|        delay_dhx|         array|
|delay_dhx_we0             |  out|    1|   ap_memory|        delay_dhx|         array|
|delay_dhx_d0              |  out|   16|   ap_memory|        delay_dhx|         array|
|delay_dhx_q0              |   in|   16|   ap_memory|        delay_dhx|         array|
|delay_dhx_address1        |  out|    3|   ap_memory|        delay_dhx|         array|
|delay_dhx_ce1             |  out|    1|   ap_memory|        delay_dhx|         array|
|delay_dhx_we1             |  out|    1|   ap_memory|        delay_dhx|         array|
|delay_dhx_d1              |  out|   16|   ap_memory|        delay_dhx|         array|
|delay_dhx_q1              |   in|   16|   ap_memory|        delay_dhx|         array|
|rh1_i                     |   in|   31|     ap_ovld|              rh1|       pointer|
|rh1_o                     |  out|   31|     ap_ovld|              rh1|       pointer|
|rh1_o_ap_vld              |  out|    1|     ap_ovld|              rh1|       pointer|
|ah1_i                     |   in|   16|     ap_ovld|              ah1|       pointer|
|ah1_o                     |  out|   16|     ap_ovld|              ah1|       pointer|
|ah1_o_ap_vld              |  out|    1|     ap_ovld|              ah1|       pointer|
|rh2_i                     |   in|   31|     ap_ovld|              rh2|       pointer|
|rh2_o                     |  out|   31|     ap_ovld|              rh2|       pointer|
|rh2_o_ap_vld              |  out|    1|     ap_ovld|              rh2|       pointer|
|ah2_i                     |   in|   15|     ap_ovld|              ah2|       pointer|
|ah2_o                     |  out|   15|     ap_ovld|              ah2|       pointer|
|ah2_o_ap_vld              |  out|    1|     ap_ovld|              ah2|       pointer|
|deth_i                    |   in|   15|     ap_ovld|             deth|       pointer|
|deth_o                    |  out|   15|     ap_ovld|             deth|       pointer|
|deth_o_ap_vld             |  out|    1|     ap_ovld|             deth|       pointer|
|nbh_i                     |   in|   15|     ap_ovld|              nbh|       pointer|
|nbh_o                     |  out|   15|     ap_ovld|              nbh|       pointer|
|nbh_o_ap_vld              |  out|    1|     ap_ovld|              nbh|       pointer|
|ph1_i                     |   in|   32|     ap_ovld|              ph1|       pointer|
|ph1_o                     |  out|   32|     ap_ovld|              ph1|       pointer|
|ph1_o_ap_vld              |  out|    1|     ap_ovld|              ph1|       pointer|
|ph2_i                     |   in|   32|     ap_ovld|              ph2|       pointer|
|ph2_o                     |  out|   32|     ap_ovld|              ph2|       pointer|
|ph2_o_ap_vld              |  out|    1|     ap_ovld|              ph2|       pointer|
+--------------------------+-----+-----+------------+-----------------+--------------+

