//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	lif_dewetting_step

.visible .entry lif_dewetting_step(
	.param .u64 .ptr .align 1 lif_dewetting_step_param_0,
	.param .u64 .ptr .align 1 lif_dewetting_step_param_1,
	.param .u64 .ptr .align 1 lif_dewetting_step_param_2,
	.param .u64 .ptr .align 1 lif_dewetting_step_param_3,
	.param .u64 .ptr .align 1 lif_dewetting_step_param_4,
	.param .u64 .ptr .align 1 lif_dewetting_step_param_5,
	.param .u32 lif_dewetting_step_param_6,
	.param .f32 lif_dewetting_step_param_7,
	.param .f32 lif_dewetting_step_param_8
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<53>;
	.reg .b64 	%rd<20>;

	ld.param.b64 	%rd3, [lif_dewetting_step_param_0];
	ld.param.b64 	%rd4, [lif_dewetting_step_param_1];
	ld.param.b64 	%rd5, [lif_dewetting_step_param_2];
	ld.param.b64 	%rd6, [lif_dewetting_step_param_3];
	ld.param.b64 	%rd7, [lif_dewetting_step_param_4];
	ld.param.b64 	%rd8, [lif_dewetting_step_param_5];
	ld.param.b32 	%r17, [lif_dewetting_step_param_6];
	ld.param.b32 	%r15, [lif_dewetting_step_param_7];
	ld.param.b32 	%r16, [lif_dewetting_step_param_8];
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %ntid.x;
	mov.u32 	%r20, %tid.x;
	mad.lo.s32 	%r1, %r18, %r19, %r20;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r23, %tid.y;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mov.u32 	%r25, %ctaid.z;
	mov.u32 	%r26, %ntid.z;
	mov.u32 	%r27, %tid.z;
	mad.lo.s32 	%r3, %r25, %r26, %r27;
	max.s32 	%r28, %r1, %r24;
	max.s32 	%r29, %r3, %r28;
	setp.ge.s32 	%p1, %r29, %r17;
	@%p1 bra 	$L__BB0_6;
	cvta.to.global.u64 	%rd9, %rd5;
	cvta.to.global.u64 	%rd10, %rd6;
	cvta.to.global.u64 	%rd11, %rd3;
	cvta.to.global.u64 	%rd12, %rd4;
	mad.lo.s32 	%r30, %r17, %r3, %r24;
	mad.lo.s32 	%r4, %r30, %r17, %r1;
	mul.wide.s32 	%rd13, %r4, 4;
	add.s64 	%rd1, %rd9, %rd13;
	ld.global.b32 	%r5, [%rd1];
	add.s64 	%rd2, %rd10, %rd13;
	ld.global.b32 	%r51, [%rd2];
	add.s64 	%rd14, %rd11, %rd13;
	ld.global.nc.b32 	%r31, [%rd14];
	add.s64 	%rd15, %rd12, %rd13;
	ld.global.nc.b32 	%r32, [%rd15];
	sub.ftz.f32 	%r33, %r31, %r32;
	setp.gt.ftz.f32 	%p2, %r33, 0f3D4CCCCD;
	mul.ftz.f32 	%r34, %r16, %r33;
	mul.ftz.f32 	%r35, %r34, 0f40A00000;
	selp.f32 	%r7, %r35, 0f00000000, %p2;
	setp.lt.s32 	%p3, %r51, 1;
	@%p3 bra 	$L__BB0_3;
	rcp.approx.ftz.f32 	%r45, %r15;
	mov.b32 	%r46, 0f3F800000;
	sub.ftz.f32 	%r47, %r46, %r45;
	mul.ftz.f32 	%r50, %r47, %r5;
	add.s32 	%r51, %r51, -1;
	mov.b32 	%r52, 0;
	bra.uni 	$L__BB0_5;
$L__BB0_3:
	rcp.approx.ftz.f32 	%r37, %r15;
	mov.b32 	%r38, 0f3F800000;
	sub.ftz.f32 	%r39, %r38, %r37;
	fma.rn.ftz.f32 	%r50, %r39, %r5, %r7;
	setp.ltu.ftz.f32 	%p4, %r50, 0f3F000000;
	mov.b32 	%r52, 0;
	@%p4 bra 	$L__BB0_5;
	cvta.to.global.u64 	%rd16, %rd8;
	atom.global.add.u32 	%r43, [%rd16], 1;
	mov.b32 	%r52, 1;
	mov.b32 	%r51, 3;
	mov.b32 	%r50, 0f00000000;
$L__BB0_5:
	min.ftz.f32 	%r48, %r50, 0f40A00000;
	max.ftz.f32 	%r49, %r48, 0fBF800000;
	st.global.b32 	[%rd1], %r49;
	st.global.b32 	[%rd2], %r51;
	cvta.to.global.u64 	%rd17, %rd7;
	add.s64 	%rd19, %rd17, %rd13;
	st.global.b32 	[%rd19], %r52;
$L__BB0_6:
	ret;

}
	// .globl	lif_dewetting_batch
.visible .entry lif_dewetting_batch(
	.param .u64 .ptr .align 1 lif_dewetting_batch_param_0,
	.param .u64 .ptr .align 1 lif_dewetting_batch_param_1,
	.param .u64 .ptr .align 1 lif_dewetting_batch_param_2,
	.param .u64 .ptr .align 1 lif_dewetting_batch_param_3,
	.param .u64 .ptr .align 1 lif_dewetting_batch_param_4,
	.param .u32 lif_dewetting_batch_param_5,
	.param .u32 lif_dewetting_batch_param_6,
	.param .f32 lif_dewetting_batch_param_7,
	.param .f32 lif_dewetting_batch_param_8
)
{
	.reg .pred 	%p<22>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<45>;

	ld.param.b64 	%rd17, [lif_dewetting_batch_param_0];
	ld.param.b64 	%rd18, [lif_dewetting_batch_param_1];
	ld.param.b64 	%rd19, [lif_dewetting_batch_param_2];
	ld.param.b32 	%r92, [lif_dewetting_batch_param_5];
	ld.param.b32 	%r96, [lif_dewetting_batch_param_6];
	ld.param.b32 	%r94, [lif_dewetting_batch_param_7];
	ld.param.b32 	%r95, [lif_dewetting_batch_param_8];
	mov.u32 	%r97, %ctaid.x;
	mov.u32 	%r98, %ntid.x;
	mov.u32 	%r99, %tid.x;
	mad.lo.s32 	%r1, %r97, %r98, %r99;
	mov.u32 	%r100, %ctaid.y;
	mov.u32 	%r101, %ntid.y;
	mov.u32 	%r102, %tid.y;
	mad.lo.s32 	%r103, %r100, %r101, %r102;
	mov.u32 	%r104, %ctaid.z;
	mov.u32 	%r105, %ntid.z;
	mul.lo.s32 	%r3, %r104, %r105;
	mov.u32 	%r4, %tid.z;
	add.s32 	%r5, %r3, %r4;
	max.s32 	%r106, %r1, %r103;
	max.s32 	%r107, %r5, %r106;
	setp.ge.s32 	%p1, %r107, %r96;
	@%p1 bra 	$L__BB1_30;
	cvta.to.global.u64 	%rd22, %rd18;
	cvta.to.global.u64 	%rd23, %rd19;
	mad.lo.s32 	%r108, %r96, %r5, %r103;
	mad.lo.s32 	%r109, %r108, %r96, %r1;
	mul.lo.s32 	%r110, %r96, %r96;
	mul.lo.s32 	%r6, %r110, %r96;
	mul.wide.s32 	%rd24, %r109, 4;
	add.s64 	%rd1, %rd22, %rd24;
	ld.global.b32 	%r209, [%rd1];
	add.s64 	%rd2, %rd23, %rd24;
	ld.global.b32 	%r192, [%rd2];
	cvta.to.global.u64 	%rd25, %rd17;
	add.s64 	%rd3, %rd25, %rd24;
	setp.lt.s32 	%p2, %r92, 2;
	@%p2 bra 	$L__BB1_29;
	ld.global.nc.b32 	%r179, [%rd3];
	rcp.approx.ftz.f32 	%r114, %r94;
	mov.b32 	%r115, 0f3F800000;
	sub.ftz.f32 	%r10, %r115, %r114;
	add.s32 	%r11, %r92, -1;
	add.s32 	%r116, %r92, -2;
	and.b32 	%r12, %r11, 3;
	setp.lt.u32 	%p3, %r116, 3;
	mov.b32 	%r196, 1;
	@%p3 bra 	$L__BB1_22;
	ld.param.b64 	%rd41, [lif_dewetting_batch_param_4];
	cvta.to.global.u64 	%rd26, %rd41;
	add.s64 	%rd43, %rd26, 8;
	and.b32 	%r118, %r11, -4;
	neg.s32 	%r177, %r118;
	add.s32 	%r119, %r4, %r96;
	add.s32 	%r120, %r119, %r3;
	mad.lo.s32 	%r121, %r96, %r120, %r103;
	mad.lo.s32 	%r175, %r96, %r121, %r1;
	mov.b32 	%r178, 0;
	mul.wide.s32 	%rd8, %r6, 4;
	mov.b32 	%r176, %r6;
$L__BB1_4:
	mul.wide.s32 	%rd27, %r176, 4;
	add.s64 	%rd6, %rd3, %rd27;
	ld.global.nc.b32 	%r22, [%rd6];
	sub.ftz.f32 	%r23, %r179, %r22;
	setp.lt.s32 	%p4, %r192, 1;
	@%p4 bra 	$L__BB1_6;
	mul.ftz.f32 	%r182, %r10, %r209;
	add.s32 	%r192, %r192, -1;
	mov.b32 	%r184, 0;
	bra.uni 	$L__BB1_8;
$L__BB1_6:
	mul.ftz.f32 	%r123, %r95, %r23;
	mul.ftz.f32 	%r124, %r123, 0f40A00000;
	setp.gt.ftz.f32 	%p5, %r23, 0f3D4CCCCD;
	selp.f32 	%r125, %r124, 0f00000000, %p5;
	fma.rn.ftz.f32 	%r182, %r10, %r209, %r125;
	setp.ltu.ftz.f32 	%p6, %r182, 0f3F000000;
	mov.b32 	%r184, 0;
	@%p6 bra 	$L__BB1_8;
	atom.global.add.u32 	%r129, [%rd43+-4], 1;
	mov.b32 	%r184, 1;
	mov.b32 	%r192, 3;
	mov.b32 	%r182, 0f00000000;
$L__BB1_8:
	ld.param.b64 	%rd39, [lif_dewetting_batch_param_3];
	min.ftz.f32 	%r131, %r182, 0f40A00000;
	max.ftz.f32 	%r30, %r131, 0fBF800000;
	cvta.to.global.u64 	%rd28, %rd39;
	mul.wide.s32 	%rd29, %r175, 4;
	add.s64 	%rd7, %rd28, %rd29;
	st.global.b32 	[%rd7], %r184;
	add.s64 	%rd9, %rd6, %rd8;
	ld.global.nc.b32 	%r31, [%rd9];
	sub.ftz.f32 	%r32, %r22, %r31;
	setp.gt.s32 	%p7, %r192, 0;
	@%p7 bra 	$L__BB1_11;
	mul.ftz.f32 	%r133, %r95, %r32;
	mul.ftz.f32 	%r134, %r133, 0f40A00000;
	setp.gt.ftz.f32 	%p8, %r32, 0f3D4CCCCD;
	selp.f32 	%r135, %r134, 0f00000000, %p8;
	fma.rn.ftz.f32 	%r185, %r10, %r30, %r135;
	setp.ltu.ftz.f32 	%p9, %r185, 0f3F000000;
	mov.b32 	%r187, 0;
	@%p9 bra 	$L__BB1_12;
	atom.global.add.u32 	%r139, [%rd43], 1;
	mov.b32 	%r187, 1;
	mov.b32 	%r192, 3;
	mov.b32 	%r185, 0f00000000;
	bra.uni 	$L__BB1_12;
$L__BB1_11:
	mul.ftz.f32 	%r185, %r10, %r30;
	add.s32 	%r192, %r192, -1;
	mov.b32 	%r187, 0;
$L__BB1_12:
	min.ftz.f32 	%r141, %r185, 0f40A00000;
	max.ftz.f32 	%r39, %r141, 0fBF800000;
	add.s64 	%rd10, %rd7, %rd8;
	st.global.b32 	[%rd10], %r187;
	add.s64 	%rd11, %rd9, %rd8;
	ld.global.nc.b32 	%r40, [%rd11];
	sub.ftz.f32 	%r41, %r31, %r40;
	setp.gt.s32 	%p10, %r192, 0;
	@%p10 bra 	$L__BB1_15;
	mul.ftz.f32 	%r143, %r95, %r41;
	mul.ftz.f32 	%r144, %r143, 0f40A00000;
	setp.gt.ftz.f32 	%p11, %r41, 0f3D4CCCCD;
	selp.f32 	%r145, %r144, 0f00000000, %p11;
	fma.rn.ftz.f32 	%r188, %r10, %r39, %r145;
	setp.ltu.ftz.f32 	%p12, %r188, 0f3F000000;
	mov.b32 	%r190, 0;
	@%p12 bra 	$L__BB1_16;
	atom.global.add.u32 	%r149, [%rd43+4], 1;
	mov.b32 	%r190, 1;
	mov.b32 	%r192, 3;
	mov.b32 	%r188, 0f00000000;
	bra.uni 	$L__BB1_16;
$L__BB1_15:
	mul.ftz.f32 	%r188, %r10, %r39;
	add.s32 	%r192, %r192, -1;
	mov.b32 	%r190, 0;
$L__BB1_16:
	min.ftz.f32 	%r151, %r188, 0f40A00000;
	max.ftz.f32 	%r48, %r151, 0fBF800000;
	add.s64 	%rd12, %rd10, %rd8;
	st.global.b32 	[%rd12], %r190;
	add.s64 	%rd30, %rd11, %rd8;
	ld.global.nc.b32 	%r179, [%rd30];
	sub.ftz.f32 	%r50, %r40, %r179;
	setp.gt.s32 	%p13, %r192, 0;
	@%p13 bra 	$L__BB1_19;
	mul.ftz.f32 	%r153, %r95, %r50;
	mul.ftz.f32 	%r154, %r153, 0f40A00000;
	setp.gt.ftz.f32 	%p14, %r50, 0f3D4CCCCD;
	selp.f32 	%r155, %r154, 0f00000000, %p14;
	fma.rn.ftz.f32 	%r191, %r10, %r48, %r155;
	setp.ltu.ftz.f32 	%p15, %r191, 0f3F000000;
	mov.b32 	%r193, 0;
	@%p15 bra 	$L__BB1_20;
	atom.global.add.u32 	%r159, [%rd43+8], 1;
	mov.b32 	%r193, 1;
	mov.b32 	%r192, 3;
	mov.b32 	%r191, 0f00000000;
	bra.uni 	$L__BB1_20;
$L__BB1_19:
	mul.ftz.f32 	%r191, %r10, %r48;
	add.s32 	%r192, %r192, -1;
	mov.b32 	%r193, 0;
$L__BB1_20:
	min.ftz.f32 	%r161, %r191, 0f40A00000;
	max.ftz.f32 	%r209, %r161, 0fBF800000;
	add.s64 	%rd31, %rd12, %rd8;
	st.global.b32 	[%rd31], %r193;
	add.s64 	%rd43, %rd43, 16;
	add.s32 	%r178, %r178, 4;
	add.s32 	%r177, %r177, 4;
	shl.b32 	%r162, %r6, 2;
	add.s32 	%r176, %r176, %r162;
	add.s32 	%r175, %r175, %r162;
	setp.ne.s32 	%p16, %r177, 0;
	@%p16 bra 	$L__BB1_4;
	add.s32 	%r196, %r178, 1;
$L__BB1_22:
	setp.eq.s32 	%p17, %r12, 0;
	@%p17 bra 	$L__BB1_29;
	ld.param.b64 	%rd42, [lif_dewetting_batch_param_4];
	mul.wide.u32 	%rd32, %r196, 4;
	cvta.to.global.u64 	%rd33, %rd42;
	add.s64 	%rd44, %rd33, %rd32;
	mul.lo.s32 	%r202, %r196, %r6;
	mad.lo.s32 	%r163, %r196, %r96, %r5;
	mad.lo.s32 	%r164, %r96, %r163, %r103;
	mad.lo.s32 	%r201, %r96, %r164, %r1;
	neg.s32 	%r200, %r12;
$L__BB1_24:
	.pragma "nounroll";
	mov.b32 	%r75, %r179;
	mul.wide.s32 	%rd34, %r202, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.b32 	%r179, [%rd35];
	sub.ftz.f32 	%r79, %r75, %r179;
	setp.gt.s32 	%p18, %r192, 0;
	@%p18 bra 	$L__BB1_27;
	mul.ftz.f32 	%r166, %r95, %r79;
	mul.ftz.f32 	%r167, %r166, 0f40A00000;
	setp.gt.ftz.f32 	%p19, %r79, 0f3D4CCCCD;
	selp.f32 	%r168, %r167, 0f00000000, %p19;
	fma.rn.ftz.f32 	%r206, %r10, %r209, %r168;
	setp.ltu.ftz.f32 	%p20, %r206, 0f3F000000;
	mov.b32 	%r208, 0;
	@%p20 bra 	$L__BB1_28;
	atom.global.add.u32 	%r172, [%rd44], 1;
	mov.b32 	%r208, 1;
	mov.b32 	%r192, 3;
	mov.b32 	%r206, 0f00000000;
	bra.uni 	$L__BB1_28;
$L__BB1_27:
	mul.ftz.f32 	%r206, %r10, %r209;
	add.s32 	%r192, %r192, -1;
	mov.b32 	%r208, 0;
$L__BB1_28:
	ld.param.b64 	%rd40, [lif_dewetting_batch_param_3];
	min.ftz.f32 	%r174, %r206, 0f40A00000;
	max.ftz.f32 	%r209, %r174, 0fBF800000;
	cvta.to.global.u64 	%rd36, %rd40;
	mul.wide.s32 	%rd37, %r201, 4;
	add.s64 	%rd38, %rd36, %rd37;
	st.global.b32 	[%rd38], %r208;
	add.s64 	%rd44, %rd44, 4;
	add.s32 	%r202, %r202, %r6;
	add.s32 	%r201, %r201, %r6;
	add.s32 	%r200, %r200, 1;
	setp.ne.s32 	%p21, %r200, 0;
	@%p21 bra 	$L__BB1_24;
$L__BB1_29:
	st.global.b32 	[%rd1], %r209;
	st.global.b32 	[%rd2], %r192;
$L__BB1_30:
	ret;

}
	// .globl	apply_lateral_inhibition
.visible .entry apply_lateral_inhibition(
	.param .u64 .ptr .align 1 apply_lateral_inhibition_param_0,
	.param .u64 .ptr .align 1 apply_lateral_inhibition_param_1,
	.param .u32 apply_lateral_inhibition_param_2,
	.param .f32 apply_lateral_inhibition_param_3
)
{
	.reg .pred 	%p<16>;
	.reg .b32 	%r<76>;
	.reg .b64 	%rd<19>;

	ld.param.b64 	%rd4, [apply_lateral_inhibition_param_0];
	ld.param.b64 	%rd3, [apply_lateral_inhibition_param_1];
	ld.param.b32 	%r28, [apply_lateral_inhibition_param_2];
	ld.param.b32 	%r27, [apply_lateral_inhibition_param_3];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r29, %ctaid.x;
	mov.u32 	%r30, %ntid.x;
	mov.u32 	%r31, %tid.x;
	mad.lo.s32 	%r1, %r29, %r30, %r31;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ntid.y;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r32, %r33, %r34;
	mov.u32 	%r36, %ctaid.z;
	mov.u32 	%r37, %ntid.z;
	mov.u32 	%r38, %tid.z;
	mad.lo.s32 	%r3, %r36, %r37, %r38;
	max.s32 	%r39, %r1, %r35;
	max.s32 	%r40, %r3, %r39;
	setp.ge.s32 	%p1, %r40, %r28;
	@%p1 bra 	$L__BB2_16;
	mul.lo.s32 	%r4, %r28, %r3;
	mul.lo.s32 	%r5, %r4, %r28;
	mul.lo.s32 	%r6, %r28, %r35;
	add.s32 	%r41, %r5, %r6;
	add.s32 	%r7, %r41, %r1;
	mul.wide.s32 	%rd5, %r7, 4;
	add.s64 	%rd2, %rd1, %rd5;
	ld.global.nc.b32 	%r42, [%rd2];
	setp.eq.s32 	%p2, %r42, 1;
	@%p2 bra 	$L__BB2_16;
	setp.lt.s32 	%p3, %r1, 1;
	mov.b32 	%r70, 0;
	@%p3 bra 	$L__BB2_4;
	add.s32 	%r44, %r7, -1;
	mul.wide.u32 	%rd6, %r44, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.nc.b32 	%r45, [%rd7];
	setp.ne.s32 	%p4, %r45, 0;
	selp.b32 	%r70, 1, 0, %p4;
$L__BB2_4:
	add.s32 	%r10, %r28, -1;
	setp.ge.s32 	%p5, %r1, %r10;
	mov.b32 	%r71, 0;
	@%p5 bra 	$L__BB2_6;
	ld.global.nc.b32 	%r47, [%rd2+4];
	setp.ne.s32 	%p6, %r47, 0;
	selp.b32 	%r71, 1, 0, %p6;
$L__BB2_6:
	add.s32 	%r13, %r71, %r70;
	setp.eq.s32 	%p7, %r35, 0;
	mov.b32 	%r72, 0;
	@%p7 bra 	$L__BB2_8;
	sub.s32 	%r49, %r6, %r28;
	add.s32 	%r50, %r49, %r1;
	add.s32 	%r51, %r50, %r5;
	mul.wide.s32 	%rd8, %r51, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.nc.b32 	%r52, [%rd9];
	setp.ne.s32 	%p8, %r52, 0;
	selp.b32 	%r72, 1, 0, %p8;
$L__BB2_8:
	add.s32 	%r16, %r13, %r72;
	setp.ge.u32 	%p9, %r35, %r10;
	mov.b32 	%r73, 0;
	@%p9 bra 	$L__BB2_10;
	mul.wide.s32 	%rd10, %r28, 4;
	add.s64 	%rd11, %rd2, %rd10;
	ld.global.nc.b32 	%r54, [%rd11];
	setp.ne.s32 	%p10, %r54, 0;
	selp.b32 	%r73, 1, 0, %p10;
$L__BB2_10:
	add.s32 	%r19, %r16, %r73;
	setp.eq.s32 	%p11, %r3, 0;
	mov.b32 	%r74, 0;
	@%p11 bra 	$L__BB2_12;
	sub.s32 	%r56, %r4, %r28;
	add.s32 	%r57, %r6, %r1;
	mad.lo.s32 	%r58, %r56, %r28, %r57;
	mul.wide.s32 	%rd12, %r58, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.nc.b32 	%r59, [%rd13];
	setp.ne.s32 	%p12, %r59, 0;
	selp.b32 	%r74, 1, 0, %p12;
$L__BB2_12:
	add.s32 	%r22, %r19, %r74;
	setp.ge.u32 	%p13, %r3, %r10;
	mov.b32 	%r75, 0;
	@%p13 bra 	$L__BB2_14;
	add.s32 	%r61, %r4, %r28;
	add.s32 	%r62, %r6, %r1;
	mad.lo.s32 	%r63, %r61, %r28, %r62;
	mul.wide.s32 	%rd14, %r63, 4;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.nc.b32 	%r64, [%rd15];
	setp.ne.s32 	%p14, %r64, 0;
	selp.b32 	%r75, 1, 0, %p14;
$L__BB2_14:
	add.s32 	%r25, %r22, %r75;
	setp.eq.s32 	%p15, %r25, 0;
	@%p15 bra 	$L__BB2_16;
	cvt.rn.f32.u32 	%r65, %r25;
	mul.ftz.f32 	%r66, %r27, %r65;
	cvta.to.global.u64 	%rd16, %rd3;
	add.s64 	%rd18, %rd16, %rd5;
	ld.global.b32 	%r67, [%rd18];
	sub.ftz.f32 	%r68, %r67, %r66;
	max.ftz.f32 	%r69, %r68, 0fBF800000;
	st.global.b32 	[%rd18], %r69;
$L__BB2_16:
	ret;

}
	// .globl	extract_spike_indices
.visible .entry extract_spike_indices(
	.param .u64 .ptr .align 1 extract_spike_indices_param_0,
	.param .u64 .ptr .align 1 extract_spike_indices_param_1,
	.param .u64 .ptr .align 1 extract_spike_indices_param_2,
	.param .u64 .ptr .align 1 extract_spike_indices_param_3,
	.param .u32 extract_spike_indices_param_4,
	.param .f32 extract_spike_indices_param_5,
	.param .f32 extract_spike_indices_param_6,
	.param .f32 extract_spike_indices_param_7,
	.param .f32 extract_spike_indices_param_8,
	.param .u32 extract_spike_indices_param_9
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<15>;

	ld.param.b64 	%rd1, [extract_spike_indices_param_0];
	ld.param.b64 	%rd2, [extract_spike_indices_param_1];
	ld.param.b64 	%rd3, [extract_spike_indices_param_2];
	ld.param.b64 	%rd4, [extract_spike_indices_param_3];
	ld.param.b32 	%r12, [extract_spike_indices_param_4];
	ld.param.b32 	%r7, [extract_spike_indices_param_5];
	ld.param.b32 	%r8, [extract_spike_indices_param_6];
	ld.param.b32 	%r9, [extract_spike_indices_param_7];
	ld.param.b32 	%r10, [extract_spike_indices_param_8];
	ld.param.b32 	%r11, [extract_spike_indices_param_9];
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %ntid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r19, %r16, %r17, %r18;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %ntid.z;
	mov.u32 	%r22, %tid.z;
	mad.lo.s32 	%r3, %r20, %r21, %r22;
	max.s32 	%r23, %r1, %r19;
	max.s32 	%r24, %r3, %r23;
	setp.ge.s32 	%p1, %r24, %r12;
	@%p1 bra 	$L__BB3_4;
	cvta.to.global.u64 	%rd5, %rd1;
	mad.lo.s32 	%r25, %r12, %r3, %r19;
	mad.lo.s32 	%r4, %r25, %r12, %r1;
	mul.wide.s32 	%rd6, %r4, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.nc.b32 	%r26, [%rd7];
	setp.ne.s32 	%p2, %r26, 1;
	@%p2 bra 	$L__BB3_4;
	cvta.to.global.u64 	%rd8, %rd4;
	atom.global.add.u32 	%r5, [%rd8], 1;
	setp.ge.s32 	%p3, %r5, %r11;
	@%p3 bra 	$L__BB3_4;
	cvta.to.global.u64 	%rd9, %rd2;
	mul.wide.s32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd9, %rd10;
	st.global.b32 	[%rd11], %r4;
	cvt.rn.f32.s32 	%r27, %r1;
	add.ftz.f32 	%r28, %r27, 0f3F000000;
	fma.rn.ftz.f32 	%r29, %r28, %r10, %r7;
	mul.lo.s32 	%r30, %r5, 3;
	cvta.to.global.u64 	%rd12, %rd3;
	mul.wide.s32 	%rd13, %r30, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.global.b32 	[%rd14], %r29;
	cvt.rn.f32.u32 	%r31, %r19;
	add.ftz.f32 	%r32, %r31, 0f3F000000;
	fma.rn.ftz.f32 	%r33, %r32, %r10, %r8;
	st.global.b32 	[%rd14+4], %r33;
	cvt.rn.f32.u32 	%r34, %r3;
	add.ftz.f32 	%r35, %r34, 0f3F000000;
	fma.rn.ftz.f32 	%r36, %r35, %r10, %r9;
	st.global.b32 	[%rd14+8], %r36;
$L__BB3_4:
	ret;

}
	// .globl	map_spikes_to_residues
.visible .entry map_spikes_to_residues(
	.param .u64 .ptr .align 1 map_spikes_to_residues_param_0,
	.param .u64 .ptr .align 1 map_spikes_to_residues_param_1,
	.param .u64 .ptr .align 1 map_spikes_to_residues_param_2,
	.param .u64 .ptr .align 1 map_spikes_to_residues_param_3,
	.param .u64 .ptr .align 1 map_spikes_to_residues_param_4,
	.param .u32 map_spikes_to_residues_param_5,
	.param .u32 map_spikes_to_residues_param_6,
	.param .f32 map_spikes_to_residues_param_7
)
{
	.reg .pred 	%p<16>;
	.reg .b32 	%r<159>;
	.reg .b64 	%rd<32>;

	ld.param.b64 	%rd11, [map_spikes_to_residues_param_0];
	ld.param.b64 	%rd14, [map_spikes_to_residues_param_1];
	ld.param.b64 	%rd15, [map_spikes_to_residues_param_2];
	ld.param.b64 	%rd12, [map_spikes_to_residues_param_3];
	ld.param.b64 	%rd13, [map_spikes_to_residues_param_4];
	ld.param.b32 	%r53, [map_spikes_to_residues_param_5];
	ld.param.b32 	%r51, [map_spikes_to_residues_param_6];
	ld.param.b32 	%r135, [map_spikes_to_residues_param_7];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	mov.u32 	%r54, %ctaid.x;
	mov.u32 	%r55, %ntid.x;
	mov.u32 	%r56, %tid.x;
	mad.lo.s32 	%r1, %r54, %r55, %r56;
	setp.ge.s32 	%p1, %r1, %r53;
	@%p1 bra 	$L__BB4_24;
	cvta.to.global.u64 	%rd16, %rd11;
	mul.lo.s32 	%r58, %r1, 3;
	mul.wide.s32 	%rd17, %r58, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.b32 	%r2, [%rd18];
	ld.global.nc.b32 	%r3, [%rd18+4];
	ld.global.nc.b32 	%r4, [%rd18+8];
	setp.lt.s32 	%p2, %r51, 1;
	mov.b32 	%r136, -1;
	@%p2 bra 	$L__BB4_23;
	and.b32 	%r5, %r51, 3;
	setp.lt.u32 	%p3, %r51, 4;
	mov.b32 	%r136, -1;
	mov.b32 	%r154, 0;
	@%p3 bra 	$L__BB4_13;
	and.b32 	%r154, %r51, 2147483644;
	neg.s32 	%r132, %r154;
	add.s64 	%rd31, %rd2, 24;
	add.s64 	%rd30, %rd1, 8;
	mov.b32 	%r136, -1;
$L__BB4_4:
	.pragma "nounroll";
	ld.global.nc.b32 	%r64, [%rd31+-24];
	ld.global.nc.b32 	%r65, [%rd31+-20];
	ld.global.nc.b32 	%r66, [%rd31+-16];
	sub.ftz.f32 	%r67, %r2, %r64;
	sub.ftz.f32 	%r68, %r3, %r65;
	sub.ftz.f32 	%r69, %r4, %r66;
	mul.ftz.f32 	%r70, %r68, %r68;
	fma.rn.ftz.f32 	%r71, %r67, %r67, %r70;
	fma.rn.ftz.f32 	%r72, %r69, %r69, %r71;
	sqrt.approx.ftz.f32 	%r11, %r72;
	setp.geu.ftz.f32 	%p4, %r11, %r135;
	@%p4 bra 	$L__BB4_6;
	ld.global.nc.b32 	%r136, [%rd30+-8];
	mov.b32 	%r135, %r11;
$L__BB4_6:
	ld.global.nc.b32 	%r73, [%rd31+-12];
	ld.global.nc.b32 	%r74, [%rd31+-8];
	ld.global.nc.b32 	%r75, [%rd31+-4];
	sub.ftz.f32 	%r76, %r2, %r73;
	sub.ftz.f32 	%r77, %r3, %r74;
	sub.ftz.f32 	%r78, %r4, %r75;
	mul.ftz.f32 	%r79, %r77, %r77;
	fma.rn.ftz.f32 	%r80, %r76, %r76, %r79;
	fma.rn.ftz.f32 	%r81, %r78, %r78, %r80;
	sqrt.approx.ftz.f32 	%r15, %r81;
	setp.geu.ftz.f32 	%p5, %r15, %r135;
	@%p5 bra 	$L__BB4_8;
	ld.global.nc.b32 	%r136, [%rd30+-4];
	mov.b32 	%r135, %r15;
$L__BB4_8:
	ld.global.nc.b32 	%r82, [%rd31];
	ld.global.nc.b32 	%r83, [%rd31+4];
	ld.global.nc.b32 	%r84, [%rd31+8];
	sub.ftz.f32 	%r85, %r2, %r82;
	sub.ftz.f32 	%r86, %r3, %r83;
	sub.ftz.f32 	%r87, %r4, %r84;
	mul.ftz.f32 	%r88, %r86, %r86;
	fma.rn.ftz.f32 	%r89, %r85, %r85, %r88;
	fma.rn.ftz.f32 	%r90, %r87, %r87, %r89;
	sqrt.approx.ftz.f32 	%r19, %r90;
	setp.geu.ftz.f32 	%p6, %r19, %r135;
	@%p6 bra 	$L__BB4_10;
	ld.global.nc.b32 	%r136, [%rd30];
	mov.b32 	%r135, %r19;
$L__BB4_10:
	ld.global.nc.b32 	%r91, [%rd31+12];
	ld.global.nc.b32 	%r92, [%rd31+16];
	ld.global.nc.b32 	%r93, [%rd31+20];
	sub.ftz.f32 	%r94, %r2, %r91;
	sub.ftz.f32 	%r95, %r3, %r92;
	sub.ftz.f32 	%r96, %r4, %r93;
	mul.ftz.f32 	%r97, %r95, %r95;
	fma.rn.ftz.f32 	%r98, %r94, %r94, %r97;
	fma.rn.ftz.f32 	%r99, %r96, %r96, %r98;
	sqrt.approx.ftz.f32 	%r23, %r99;
	setp.geu.ftz.f32 	%p7, %r23, %r135;
	@%p7 bra 	$L__BB4_12;
	ld.global.nc.b32 	%r136, [%rd30+4];
	mov.b32 	%r135, %r23;
$L__BB4_12:
	add.s32 	%r132, %r132, 4;
	add.s64 	%rd31, %rd31, 48;
	add.s64 	%rd30, %rd30, 16;
	setp.ne.s32 	%p8, %r132, 0;
	@%p8 bra 	$L__BB4_4;
$L__BB4_13:
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	$L__BB4_23;
	setp.eq.s32 	%p10, %r5, 1;
	@%p10 bra 	$L__BB4_20;
	mul.lo.s32 	%r102, %r154, 3;
	mul.wide.u32 	%rd19, %r102, 4;
	add.s64 	%rd9, %rd2, %rd19;
	ld.global.nc.b32 	%r103, [%rd9];
	ld.global.nc.b32 	%r104, [%rd9+4];
	ld.global.nc.b32 	%r105, [%rd9+8];
	sub.ftz.f32 	%r106, %r2, %r103;
	sub.ftz.f32 	%r107, %r3, %r104;
	sub.ftz.f32 	%r108, %r4, %r105;
	mul.ftz.f32 	%r109, %r107, %r107;
	fma.rn.ftz.f32 	%r110, %r106, %r106, %r109;
	fma.rn.ftz.f32 	%r111, %r108, %r108, %r110;
	sqrt.approx.ftz.f32 	%r33, %r111;
	setp.geu.ftz.f32 	%p11, %r33, %r135;
	mul.wide.u32 	%rd20, %r154, 4;
	add.s64 	%rd10, %rd1, %rd20;
	@%p11 bra 	$L__BB4_17;
	ld.global.nc.b32 	%r136, [%rd10];
	mov.b32 	%r135, %r33;
$L__BB4_17:
	ld.global.nc.b32 	%r112, [%rd9+12];
	ld.global.nc.b32 	%r113, [%rd9+16];
	ld.global.nc.b32 	%r114, [%rd9+20];
	sub.ftz.f32 	%r115, %r2, %r112;
	sub.ftz.f32 	%r116, %r3, %r113;
	sub.ftz.f32 	%r117, %r4, %r114;
	mul.ftz.f32 	%r118, %r116, %r116;
	fma.rn.ftz.f32 	%r119, %r115, %r115, %r118;
	fma.rn.ftz.f32 	%r120, %r117, %r117, %r119;
	sqrt.approx.ftz.f32 	%r37, %r120;
	setp.geu.ftz.f32 	%p12, %r37, %r135;
	@%p12 bra 	$L__BB4_19;
	ld.global.nc.b32 	%r136, [%rd10+4];
	mov.b32 	%r135, %r37;
$L__BB4_19:
	add.s32 	%r154, %r154, 2;
$L__BB4_20:
	and.b32 	%r121, %r51, 1;
	setp.ne.b32 	%p13, %r121, 0;
	not.pred 	%p14, %p13;
	@%p14 bra 	$L__BB4_23;
	mul.lo.s32 	%r122, %r154, 3;
	mul.wide.u32 	%rd21, %r122, 4;
	add.s64 	%rd22, %rd2, %rd21;
	ld.global.nc.b32 	%r123, [%rd22];
	ld.global.nc.b32 	%r124, [%rd22+4];
	ld.global.nc.b32 	%r125, [%rd22+8];
	sub.ftz.f32 	%r126, %r2, %r123;
	sub.ftz.f32 	%r127, %r3, %r124;
	sub.ftz.f32 	%r128, %r4, %r125;
	mul.ftz.f32 	%r129, %r127, %r127;
	fma.rn.ftz.f32 	%r130, %r126, %r126, %r129;
	fma.rn.ftz.f32 	%r131, %r128, %r128, %r130;
	sqrt.approx.ftz.f32 	%r47, %r131;
	setp.geu.ftz.f32 	%p15, %r47, %r135;
	@%p15 bra 	$L__BB4_23;
	mul.wide.u32 	%rd23, %r154, 4;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.nc.b32 	%r136, [%rd24];
	mov.b32 	%r135, %r47;
$L__BB4_23:
	cvta.to.global.u64 	%rd25, %rd12;
	mul.wide.s32 	%rd26, %r1, 4;
	add.s64 	%rd27, %rd25, %rd26;
	st.global.b32 	[%rd27], %r136;
	cvta.to.global.u64 	%rd28, %rd13;
	add.s64 	%rd29, %rd28, %rd26;
	st.global.b32 	[%rd29], %r135;
$L__BB4_24:
	ret;

}
	// .globl	init_lif_state
.visible .entry init_lif_state(
	.param .u64 .ptr .align 1 init_lif_state_param_0,
	.param .u64 .ptr .align 1 init_lif_state_param_1,
	.param .u32 init_lif_state_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<8>;

	ld.param.b64 	%rd1, [init_lif_state_param_0];
	ld.param.b64 	%rd2, [init_lif_state_param_1];
	ld.param.b32 	%r2, [init_lif_state_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	mul.lo.s32 	%r6, %r2, %r2;
	mul.lo.s32 	%r7, %r6, %r2;
	setp.ge.s32 	%p1, %r1, %r7;
	@%p1 bra 	$L__BB5_2;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	st.global.b32 	[%rd6], 0;
	add.s64 	%rd7, %rd4, %rd5;
	st.global.b32 	[%rd7], 0;
$L__BB5_2:
	ret;

}
	// .globl	reset_lif_state
.visible .entry reset_lif_state(
	.param .u64 .ptr .align 1 reset_lif_state_param_0,
	.param .u64 .ptr .align 1 reset_lif_state_param_1,
	.param .u32 reset_lif_state_param_2,
	.param .f32 reset_lif_state_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;

	ld.param.b64 	%rd1, [reset_lif_state_param_0];
	ld.param.b64 	%rd2, [reset_lif_state_param_1];
	ld.param.b32 	%r3, [reset_lif_state_param_2];
	ld.param.b32 	%r2, [reset_lif_state_param_3];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	mul.lo.s32 	%r7, %r3, %r3;
	mul.lo.s32 	%r8, %r7, %r3;
	setp.ge.s32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB6_2;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.b32 	%r9, [%rd6];
	mul.ftz.f32 	%r10, %r2, %r9;
	st.global.b32 	[%rd6], %r10;
	add.s64 	%rd7, %rd4, %rd5;
	st.global.b32 	[%rd7], 0;
$L__BB6_2:
	ret;

}
	// .globl	update_adaptive_threshold
.visible .entry update_adaptive_threshold(
	.param .u64 .ptr .align 1 update_adaptive_threshold_param_0,
	.param .u64 .ptr .align 1 update_adaptive_threshold_param_1,
	.param .u32 update_adaptive_threshold_param_2,
	.param .f32 update_adaptive_threshold_param_3,
	.param .f32 update_adaptive_threshold_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<8>;

	ld.param.b64 	%rd1, [update_adaptive_threshold_param_0];
	ld.param.b64 	%rd2, [update_adaptive_threshold_param_1];
	ld.param.b32 	%r4, [update_adaptive_threshold_param_2];
	ld.param.b32 	%r2, [update_adaptive_threshold_param_3];
	ld.param.b32 	%r3, [update_adaptive_threshold_param_4];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	mul.lo.s32 	%r8, %r4, %r4;
	mul.lo.s32 	%r9, %r8, %r4;
	setp.ge.s32 	%p1, %r1, %r9;
	@%p1 bra 	$L__BB7_2;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.b32 	%r10, [%rd6];
	cvt.rn.f32.s32 	%r11, %r10;
	sub.ftz.f32 	%r12, %r11, %r3;
	add.s64 	%rd7, %rd4, %rd5;
	ld.global.b32 	%r13, [%rd7];
	fma.rn.ftz.f32 	%r14, %r2, %r12, %r13;
	min.ftz.f32 	%r15, %r14, 0f40000000;
	max.ftz.f32 	%r16, %r15, 0f3DCCCCCD;
	st.global.b32 	[%rd7], %r16;
$L__BB7_2:
	ret;

}
