module top_module (
    input [2:0] a, 
    output reg [15:0] q
);
    always @*
    begin
        case (a)
            3'b000: q = 16'b0100100101110010;
            3'b001: q = 16'b1010111010100000;
            3'b010: q = 16'b0010100110111100;
            3'b011: q = 16'b0101101100110110;
            3'b100: q = 16'b0010001010010010;
            3'b101: q = 16'b0110011000101110;
            3'b110: q = 16'b1100011000111110;
            3'b111: q = 16'b0010110001111001;
        endcase
    end
endmodule
