INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:37:26 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_y/loadQ/bypassInitiated_6_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.988ns (29.797%)  route 4.684ns (70.203%))
  Logic Levels:           15  (CARRY4=6 LUT2=3 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 5.465 - 4.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5161, unset)         1.789     1.789    Buffer_1/oehb1/clk
    SLICE_X72Y41         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDCE (Prop_fdce_C_Q)         0.308     2.097 r  Buffer_1/oehb1/data_reg_reg[4]/Q
                         net (fo=11, routed)          0.465     2.562    add_38/data_reg_reg[31][4]
    SLICE_X71Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.286     2.848 r  add_38/end_out[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.848    add_38/end_out[4]_INST_0_i_1_n_0
    SLICE_X71Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     2.994 f  add_38/end_out[8]_INST_0_i_1/O[0]
                         net (fo=7, routed)           0.614     3.608    add_38/add_38_dataOutArray_0[5]
    SLICE_X72Y43         LUT2 (Prop_lut2_I1_O)        0.155     3.763 r  add_38/end_valid_INST_0_i_47/O
                         net (fo=1, routed)           0.000     3.763    icmp_39/end_valid_INST_0_i_25_0[1]
    SLICE_X72Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.073 r  icmp_39/end_valid_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.073    icmp_39/end_valid_INST_0_i_38_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.133 r  icmp_39/end_valid_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.133    icmp_39/end_valid_INST_0_i_25_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.193 r  icmp_39/end_valid_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.193    icmp_39/end_valid_INST_0_i_9_n_0
    SLICE_X72Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     4.325 r  icmp_39/end_valid_INST_0_i_2/CO[2]
                         net (fo=20, routed)          0.276     4.601    Buffer_22/fifo/dataOutArray[0][0]
    SLICE_X69Y46         LUT6 (Prop_lut6_I3_O)        0.160     4.761 r  Buffer_22/fifo/reg_value_i_4__4/O
                         net (fo=1, routed)           0.350     5.110    Buffer_7/oehb1/phiC_0_validArray_0
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.053     5.163 r  Buffer_7/oehb1/reg_value_i_2__10/O
                         net (fo=6, routed)           0.147     5.311    Buffer_7/oehb1/validArray_reg[0]_0
    SLICE_X68Y49         LUT5 (Prop_lut5_I0_O)        0.053     5.364 r  Buffer_7/oehb1/full_reg_i_7/O
                         net (fo=1, routed)           0.363     5.727    Buffer_18/oehb1/phiC_2_validArray_0
    SLICE_X67Y52         LUT5 (Prop_lut5_I4_O)        0.053     5.780 r  Buffer_18/oehb1/full_reg_i_3__3/O
                         net (fo=5, routed)           0.249     6.029    forkC_23/generateBlocks[1].regblock/phiC_3_validArray_0
    SLICE_X67Y53         LUT2 (Prop_lut2_I1_O)        0.053     6.082 r  forkC_23/generateBlocks[1].regblock/addrQ_15[31]_i_7/O
                         net (fo=1, routed)           0.402     6.484    c_LSQ_y/storeQ/io_bbpValids_0
    SLICE_X67Y61         LUT6 (Prop_lut6_I5_O)        0.053     6.537 r  c_LSQ_y/storeQ/addrQ_15[31]_i_2/O
                         net (fo=187, routed)         0.644     7.181    c_LSQ_y/loadQ/offsetQ_10_reg[1]_2
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.053     7.234 r  c_LSQ_y/loadQ/offsetQ_6[3]_i_1__0/O
                         net (fo=9, routed)           0.575     7.809    c_LSQ_y/loadQ/initBits_6
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.053     7.862 r  c_LSQ_y/loadQ/bypassInitiated_6_i_1/O
                         net (fo=4, routed)           0.598     8.461    c_LSQ_y/loadQ/bypassInitiated_6
    SLICE_X56Y69         FDRE                                         r  c_LSQ_y/loadQ/bypassInitiated_6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5161, unset)         1.465     5.465    c_LSQ_y/loadQ/clk
    SLICE_X56Y69         FDRE                                         r  c_LSQ_y/loadQ/bypassInitiated_6_reg/C
                         clock pessimism              0.012     5.477    
                         clock uncertainty           -0.035     5.442    
    SLICE_X56Y69         FDRE (Setup_fdre_C_R)       -0.367     5.075    c_LSQ_y/loadQ/bypassInitiated_6_reg
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 -3.386    




