cocci_test_suite() {
	const char *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 539 */;
	struct nvkm_vmm **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 539 */;
	struct lock_class_key *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 538 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 537 */;
	struct nvkm_mmu *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 537 */;
	union {
		struct gp100_vmm_vn vn;
		struct gp100_vmm_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 513 */;
	const struct nvkm_vmm_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 508 */;
	const struct nvkm_vmm_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 487 */;
	struct nvkm_memory *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 477 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 465 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 458 */;
	struct nvkm_client *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 442 */;
	union {
		struct gp100_vmm_fault_replay_vn vn;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 428 */;
	union {
		struct gp100_vmm_fault_cancel_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 394 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 393 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 391 */;
	struct nvkm_vmm *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 391 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 391 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 390 */;
	dma_addr_t cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 38 */;
	struct device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 37 */;
	const u8 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 325 */;
	u8 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 323 */;
	union {
		struct gp100_vmm_map_vn vn;
		struct gp100_vmm_map_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 317 */;
	const struct nvkm_vmm_page *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 316 */;
	const enum nvkm_memory_target cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 315 */;
	const struct nvkm_vmm_desc cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 301 */[];
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 234 */[2];
	struct nvkm_vmm_pt *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 230 */;
	u64 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 213 */;
	struct nvkm_vmm_map *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 207 */;
	const struct nvkm_vmm_desc_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 183 */;
	struct nvkm_mmu_pt *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 177 */;
	const u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c 137 */;
}
