[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74LVC1G04DCK3 production of TEXAS INSTRUMENTS from the text:A Y\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunitySN74LVC1G0 4\nSCES214AD–APRIL1999–REVISED OCTOBER 2014\nSN74LVC1G04 Single Inverter Gate\n1 Features 3 Description\nThis single inverter gate is designed for\n1• Available in the Ultra-Small 0.64-mm2\n1.65-V to 5.5-V V CCoperation.Package (DPW) with 0.5-mm Pitch\nThe SN74LVC1G04 device performs the Boolean • Supports 5-V V CCOperation\nfunction Y = A.• Inputs Accept Voltages up to 5.5 V Allowing Down\nTranslation to V CC The CMOS device has high output drive while\nmaintaining low static power dissipation over a broad • Max t pdof 3.3 ns at 3.3-V\nVCCoperating range.• Low Power Consumption, 10- μA Max I CC\nThe SN74LVC1G04 device is available in a variety of• ±24-mA Output Drive at 3.3-Vpackages, including the ultra-small DPW package• I offSupports Live-Insertion, Partial-Power-Downwith a body size of 0.8 mm × 0.8 mm.Mode, and Back-Drive Protection\n• Latch-Up Performance Exceeds 100 mA Device Information(1)\nPer JESD 78, Class II DEVICE NAME PACKAGE BODY SIZE\n• ESD Protection Exceeds JESD 22 SOT-23 (5) 2.9mm × 1.6mm\nSC70 (5) 2.0mm × 1.25mm – 2000-V Human-Body Model (A114-A)\nSN74LVC1G04 SON (6) 1.45mm × 1.0mm – 200-V Machine Model (A115-A)\nSON (6) 1.0mm × 1.0mm– 1000-V Charged-Device Model (C101)\nX2SON (4) 0.8mm × 0.8mm\n2 Applications (1) For all available packages, see the orderable addendum at\nthe end of the datasheet.• AV Receiver\n• Audio Dock: Portable\n• Blu-ray Player and Home Theater\n• Embedded PC\n• MP3 Player/Recorder (Portable Audio)\n• Personal Digital Assistant (PDA)\n• Power: Telecom/Server AC/DC Supply: Single\nController: Analog and Digital\n• Solid State Drive (SSD): Client and Enterprise\n• TV: LCD/Digital and High-Definition (HDTV)\n• Tablet: Enterprise\n• Video Analytics: Server\n• Wireless Headset, Keyboard, and Mouse\n4 Simplified Schematic\n1\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,\nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nSN74LVC1G04\nSCES214AD –APRIL 1999–REVISED OCTOBER 2014                                                                                                                                                   www.ti.com\nTable of Contents\n7.11 Typical Characteristics............................................ 7 1\nFeatures .................................................................. 1\n8 Parameter Measurement Information .................. 8 2 Applications ........................................................... 1\n9 Detailed Description ............................................ 10 3 Description ............................................................. 1\n9.1 Overview ................................................................. 10 4 Simplified Schematic ............................................. 1\n9.2 Functional Block Diagram ....................................... 105 Revision History ..................................................... 2\n9.3 Feature Description................................................. 106 Pin Configuration and Functions ......................... 3\n9.4 Device Functional Modes........................................ 107 Specifications ......................................................... 4\n10 Application and Implementation ........................ 117.1 Absolute Maximum Ratings ..................................... 4\n10.1 Application Information.......................................... 117.2 Handling Ratings....................................................... 4\n10.2 Typical Application ............................................... 117.3 Recommended Operating Conditions ...................... 5\n11 Power Supply Recommendations ..................... 127.4 Thermal Information.................................................. 5\n12 Layout ................................................................... 12 7.5 Electrical Characteristics........................................... 6\n12.1 Layout Guidelines ................................................. 12 7.6 Switching Characteristics, C L= 15 pF ...................... 6\n12.2 Layout Example .................................................... 12 7.7 Switching Characteristics, C L= 30 pF or 50 pF,\n–40°C to 85°C............................................................ 6 13 Device and Documentation Support ................. 13\n7.8 Switching Characteristics, C L= 15 pF, –40°C to 13.1 Trademarks........................................................... 13\n125°C ......................................................................... 613.2 Electrostatic Discharge Caution............................ 13\n7.9 Switching Characteristics, C L= 30 pF or 50 pF,13.3 Glossary................................................................ 13–40°C to 125°C.......................................................... 714 Mechanical, Packaging, and Orderable7.10 Operating Characteristics........................................ 7Information ........................................................... 13\n5 Revision History\nChanges from Revision AC (March 2014) to Revision AD Page\n• Updated Features, Description, and Device Information table. ............................................................................................. 1\n• Added Pin Functions table. .................................................................................................................................................... 3\n• Added Thermal Information table. ......................................................................................................................................... 5\n• Added Detailed Description section. .................................................................................................................................... 10\n• Added Application and Implementation section. ................................................................................................................. 11\n• Added Power Supply Recommendations section. .............................................................................................................. 12\n• Added Layout section. ......................................................................................................................................................... 12\nChanges from Revision AB (October 2013) to Revision AC Page\n• Added Applications................................................................................................................................................................. 1\n• Added Device Information table. ............................................................................................................................................ 1\n• Added DPW Package. ........................................................................................................................................................... 3\n• Moved Tstgto Handling Ratings table. .................................................................................................................................... 4\nChanges from Revision AA (September 2013) to Revision AB Page\n• Updated Input Voltage Feature. ............................................................................................................................................. 1\n• Corrected typographical error in the Operating Characteristics table. ................................................................................... 7\nChanges from Revision Z (November 2012) to Revision AA Page\n• Removed Ordering Information table. .................................................................................................................................... 1\n• Extended maximum temperature operating range from 85°C to 125°C................................................................................. 6\n2 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G04\nNC – No internal connection\nDNU – Do not use\nSee mechanical drawings for dimensions.DBV PACKAGE\n(TOP VIEW)\n25\n3 4 Y1\nA\nGNDNC VCCDCK PACKAGE\n(TOP VIEW)\n3 4 GND2 A\nY1 NC 5 VCCDRL PACKAGE\n(TOP VIEW)\n2 A1 NC\n3 4 GND Y5VCCDRY PACKAGE\n(TOP\nVIEW)\nA NCNC 6\n5\n42\n3 GND YVCC1 NC\nGNDDSF P ACKAGE\n(TOP VIEW)\nAVCC\nYNC6\n5\n42\n31\n1 5\n23\nAGND\nYVCCDPW P ACKAGE\n(TOPVIEW)\nNC\n4YZV PACKAGE\n(TOPVIEW)\nA\nGND YVCCA1 A2\nB1 B2YZP PACKAGE\n(TOPVIEW)\nA\nGNDDNU VCC\nYC2 C1B1 B2A1 A2\nSN74LVC1G04\nwww.ti.com                                                                                                                                        SCES214AD –APRIL 1999–REVISED OCTOBER 2014\n6 Pin Configuration and Functions\nPin Functions\nPIN\nDESCRIPTIONDBV, DCK,NAME DSF, DRY YZP YZV DPWDRL\nNC 1 1, 5 A1, B2 – 1 No connect\nA 2 2 B1 A1 2 Input\nGND 3 3 C1 B1 3 Ground\nY 4 4 C2 B2 4 Output\nVCC 5 6 A2 A2 5 Power terminal\nCopyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN74LVC1G04\nSN74LVC1G04\nSCES214AD –APRIL 1999–REVISED OCTOBER 2014 www.ti.com\n7 Specifications\n7.1 Absolute Maximum Ratings(1)\nover operating free-air temperature\nrange (unless otherwise noted)\nMIN MAX UNIT\nVCC Supply voltage range –0.5 6.5 V\nVI Input voltage range –0.5 6.5 V\nVO Voltage range applied to any output in the high-impedance or power-off state(2)–0.5 6.5 V\nVO Voltage range applied to any output in the high or low state(2)(3)–0.5 V CC+ 0.5 V\nIIK Input clamp current VI< 0 –50 mA\nIOK Output clamp current VO< 0 –50 mA\nIO Continuous output current ±50 mA\nContinuous current through V CCor GND ±100 mA\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings\nonly, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating\nConditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\n(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.\n(3) The value of V CCis provided in the Recommended Operating Conditions table.\n7.2 Handling Ratings\nPARAMETER DEFINITION MIN MAX UNIT\nTstg Storage temperature range –65 150 °C\nHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001, all0 2pins(1)\nV(ESD) Electrostatic discharge kV\nCharged device model (CDM), per JEDEC specification JESD22-0 1C101, all pins(2)\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.\n4 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G04\nSN74LVC1G04\nwww.ti.com    SCES214AD –APRIL 1999–REVISED OCTOBER 2014\n7.3 Recommended Oprating Conditions(1)\nMIN MAX\nUNIT\nOperating 1.65 5.5\nVCC Supply\nvoltage V\nData retention only 1.5\nVCC= 1.65 V to 1.95 V 0.65 × V CC\nVCC= 2.3 V to 2.7 V 1.7\nVIH High-level input voltage V\nVCC= 3 V to 3.6 V 2\nVCC= 4.5 V to 5.5 V 0.7 × V CC\nVCC= 1.65 V to 1.95 V 0.35 × V CC\nVCC= 2.3 V to 2.7 V 0.7\nVIL Low-level input voltage V\nVCC= 3 V to 3.6 V 0.8\nVCC= 4.5 V to 5.5 V 0.3 × V CC\nVI Input voltage 0 5.5 V\nVO Output voltage 0 V CC V\nVCC= 1.65 V –4\nVCC= 2.3 V –8\nIOH High-level output current –16 mA\nVCC= 3 V\n–24\nVCC= 4.5 V –32\nVCC= 1.65 V 4\nVCC= 2.3 V 8\nIOL Low-level output current 16 mA\nVCC= 3 V\n24\nVCC= 4.5 V 32\nVCC= 1.8 V ± 0.15 V, 2.5 V ± 0.2 V 20\nΔt/Δv Input transition rise or fall rate VCC= 3.3 V ± 0.3 V 10 ns/V\nVCC= 5 V ± 0.5 V 5\nTA Operating free-air temperature –40 125 °C\n(1) All unused inputs of the device must be held at V CCor GND to ensure proper device operation. Refer to the TI application report,\nImplications of Slow or Floating CMOS Inputs, literature number SCBA004 .\n7.4 Thermal Information\nSN74LVC1G04\nTHERMAL METRIC(1)DBV DCK DRL DRY YZP DPW UNIT\n5 PINS 5 PINS 5 PINS 6 PINS 5 PINS 4 PINS\nRθJA Junction-to-ambient thermal resistance 229 278 243 439 130 340\nRθJCtop Junction-to-case (top) thermal resistance 164 93 78 277 54 215\nRθJB Junction-to-board thermal resistance 62 65 78 271 51 294\n°C/W\nψJT Junction-to-top characterization parameter 44 2 10 84 1 41\nψJB Junction-to-board characterization parameter 62 64 77 271 50 294\nRθJCbot Junction-to-case (bottom) thermal resistance – – – – – 250\n(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953 .\nCopyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN74LVC1G04\nSN74LVC1G04\nSCES214AD –APRIL 1999–REVISED OCTOBER 2014                                                                                                                                                   www.ti.com\n7.5 Electrical Characteristics\nover recommended operating free-air\ntemperature range (unless otherwise noted)\nRECOMMENDED–40°C to 85°C–40°C to 125°CPARAMETER TEST CONDITIONS VCC UNIT\nMIN TYP(1)MAX MIN TYP MAX\nIOH= –100μA 1.65 V to 5.5 V V CC– 0.1 VCC– 0.1\nIOH= –4 mA 1.65 V 1.2 1.2\nIOH= –8 mA 2.3 V 1.9 1.9\nVOH V\nIOH= –16 mA 2.4 2.4\n3 V\nIOH= –24 mA 2.3 2.3\nIOH= –32 mA 4.5 V 3.8 3.8\nIOL= 100μA 1.65 V to 5.5 V 0.1 0.1\nIOL= 4 mA 1.65 V 0.45 0.45\nIOL= 8 mA 2.3 V 0.3 0.3\nVOL V\nIOL= 16 mA 0.4 0.4\n3 V\nIOL= 24 mA 0.55 0.55\nIOL= 32 mA 4.5 V 0.55 0.55\nII A input V I= 5.5 V or GND 0 to 5.5 V ±5 ±5μA\nIoff VIor V O= 5.5 V 0 ±10 ±10 μA\nICC VI= 5.5 V or GND I O= 0 1.65 V to 5.5 V 10 10μA\nOne input at V CC– 0.6 V,ΔICC 3 V to 5.5 V 500 500 μAOther inputs at V CCor GND\nCi VI= V CCor GND 3.3 V 3.5 3.50 pF\n(1) All typical values are at V CC= 3.3 V, T A= 25°C.\n7.6 Switching Characteristics, CL= 15 pF\nover recommended operating free-air temperature range, CL= 15 pF (unless otherwise noted)\n(see Figure 3)\n–40°C to 85°C\nFROM TO VCC= 1.8 V V CC= 2.5 V V CC= 3.3 V VCC= 5 VPARAMETER UNIT(INPUT) (OUTPUT) ± 0.15 V ± 0.2 V ± 0.3 V ± 0.5 V\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd A Y 2 6.4 1 4.2 0.7 3.3 0.7 3.1 ns\n7.7 Switching Characteristics, CL= 30 pF or 50 pF, –40°C to 85°C\nover recommended operating free-air temperature range, CL= 30 pF or 50 pF (unless otherwise noted)\n(see Figure 4)\n–40°C to 85°C\nFROM TO VCC= 1.8 V V CC= 2.5 V V CC= 3.3 V VCC= 5 VPARAMETER UNIT(INPUT) (OUTPUT) ± 0.15 V ± 0.2 V ± 0.3 V ± 0.5 V\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd A Y 3 7.5 1.4 5.2 1 4.2 1 3.7 ns\n7.8 Switching Characteristics, CL= 15 pF, –40°C to 125°C\nover recommended operating free-air temperature range, CL= 15 pF (unless otherwise noted)\n(see Figure 3)\n–40°C to 125°C\nFROM TO VCC= 1.8 V V CC= 2.5 V V CC= 3.3 V VCC= 5 VPARAMETER UNIT(INPUT) (OUTPUT) ± 0.15 V ± 0.2 V ± 0.3 V ± 0.5 V\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd A Y 2 6.4 1 4.2 0.7 3.3 0.7 3.1 ns\n6 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G04\nTemperature - ° CTPD - ns\n-100 -50 0 50 100 1500123456\nD001TPD\nVcc - VTPD - ns\n0 1 2 3 4 5 6012345678\nD002TPD\nSN74LVC1G04\nwww.ti.com                                                                                                                                       SCES214AD –APRIL 1999–REVISED OCTOBER 2014\n7.9 Switching Characteristics, CL= 30 pF or 50 pF, –40°C to 125°C\nover recommended operating free-air temperature range, C L= 30 pF or 50 pF (unless otherwise noted)\n(see Figure 4)\n–40°C to 125°C\nFROM TO VCC= 1.8 V V CC= 2.5 V V CC= 3.3 V VCC= 5 VPARAMETER UNIT(INPUT) (OUTPUT) ± 0.15 V ± 0.2 V ± 0.3 V ± 0.5 V\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd A Y 3 7.5 1.4 5.2 1 4.2 1 3.7 ns\n7.10 Operating Characteristics\nover operating free-air temperature range (unless otherwise noted)\nVCC= 1.8 V V CC= 2.5 V V CC= 3.3 V V CC= 5.0 V\nPARAMETER TEST CONDITIONS UNIT\nTYP TYP TYP TYP\nCpd Power dissipation capacitance f = 10 MHz 16 18 18 20 pF\n7.11 Typical Characteristics\nFigure 1. TPD Across Temperature at 3.3-V V CC Figure 2. TPD Across V CCat 25°C\nCopyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN74LVC1G04\nVMth tsuFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS1VLOAD\nOpen\nGND\nRLRL\nData InputTiming InputVI\n0 V\nVI\n0 V 0 Vtw\nInput\nVOLTAGE WAVEFORMS\nSETUP AND HOLD TIMES\nVOLTAGE WAVEFORMS\nPROPAGA TION DELA Y TIMES\nINVERTING AND NONINVERTING OUTPUTSVOL TAGE WAVEFORMS\nPULSE DURA TION\ntPLH\ntPHLtP HL\ntPLHVOH\nVOHVOL\nVOLVI\n0 VInput\nOutput\nWaveform 1\nS1 at VLOAD\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)VOL\nVO\nHtPZL\ntPZHtPLZ\ntPHZVLOAD/20 V\nVOL + VD\nVO\nH − VD\n≈0 VVI\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMES\nLOW- AND HIGH-LEVEL ENABLINGOutput\nOutputtPLH/tPHL\ntP\nLZ/tPZL\ntPHZ/tPZHOpen\nVLOAD\nGNDTEST S1\nNOTES: A. C L includes probe and jig capacitance.\nB. W aveform 1 is for an output with internal conditions such that the output is low , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\nC.All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z O = 50 W .\nD.The outputs are measured one at a time, with one transition per measurement.\nE.tP\nLZ and t PHZ are the same as t dis.\nF. t PZL and t PZH are the same as t en.\nG. t PLH and t PHL are the same as t pd.\nH.All parameters and waveforms are not applicable to all devices.Output\nControlVM VM\nVM VM\nVM VMVM\nVM VM\nVM\nVMVM\nVI\nVMVM1.8 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.15 V\n2.5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.2 V\n3.3 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.3 V\n5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.5 V1 MW\n1 MW\n1 MW\n1 MWVCC RL\n2 × VCC\n2 × VC\nC\n6 V\n2 × VCCVLOAD CL\n15 pF\n15 pF\n15 pF\n15 pF0.15 V\n0.15 V\n0.3 V\n0.3 VVD\nVCC\nVCC\n3 V\nVCCVI\nVCC/2\nVC\nC/2\n1.5 V\nVCC/2VMtr/tf\n≤2 ns\n≤2 ns\n≤2.5 ns\n≤2.5 nsINPUTS\nSN74LVC1G04\nSCES214AD –APRIL 1999–REVISED OCTOBER 2014  www.ti.com\n8 Parameter Measurement Information\nFigure 3.\nLoad Circuit and Voltage Waveforms\n8 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G04\nVMth tsuFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS1VLOAD\nOpen\nGND\nRLRL\nData InputTiming InputVI\n0 V\nVI\n0 V 0 Vtw\nInput\nVOLTAGE WAVEFORMS\nSETUP AND HOLD TIMES\nVOLTAGE WAVEFORMS\nPROPAGA TION DELA Y TIMES\nINVERTING AND NONINVERTING OUTPUTSVOL TAGE WAVEFORMS\nPULSE DURA TION\ntPLH\ntPHLtP HL\ntPLHVOH\nVOHVOL\nVOLVI\n0 VInput\nOutput\nWaveform 1\nS1 at VLOAD\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)VOL\nVO\nHtPZL\ntPZHtPLZ\ntPHZVLOAD/20 V\nVOL + VD\nVO\nH − VD\n≈0 VVI\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMES\nLOW- AND HIGH-LEVEL ENABLINGOutput\nOutputtPLH/tPHL\ntP\nLZ/tPZL\ntPHZ/tPZHOpen\nVLOAD\nGNDTEST S1\nNOTES: A. C L includes probe and jig capacitance.\nB. W aveform 1 is for an output with internal conditions such that the output is low , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\nC.All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z O = 50 W .\nD.The outputs are measured one at a time, with one transition per measurement.\nE.tP\nLZ and t PHZ are the same as t dis.\nF. t PZL and t PZH are the same as t en.\nG. t PLH and t PHL are the same as t pd.\nH.All parameters and waveforms are not applicable to all devices.Output\nControlVM VM\nVM VM\nVM VMVM\nVM VM\nVM\nVMVM\nVI\nVMVM1.8 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.15 V\n2.5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.2 V\n3.3 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.3 V\n5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.5 V1 kW\n500 W\n500 W\n500 WVCC RL\n2 × VCC\n2 × VC\nC\n6 V\n2 × VCCVLOAD CL\n30 pF\n30 pF\n50 pF\n50 pF0.15 V\n0.15 V\n0.3 V\n0.3 VVD\nVCC\nVCC\n3 V\nVCCVI\nVCC/2\nVC\nC/2\n1.5 V\nVCC/2VMtr/tf\n≤2 ns\n≤2 ns\n≤2.5 ns\n≤2.5 nsINPUTS\nSN74LVC1G04\nwww.ti.com                                                                                                                                       SCES214AD –APRIL 1999–REVISED OCTOBER 2014\nParameter Measurement Information (continued)\nFigure 4. Load Circuit and Voltage Waveforms\nCopyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN74LVC1G04\nA Y\nSN74LVC1G04\nSCES214AD –APRIL 1999–REVISED OCTOBER 2014     www.ti.com\n9 Detailed Description\n9.1 Overview\nThe SN74LVC1G04\ndevice contains inverter gate and performs the Boolean function Y = A. This device is fully\nspecified for partial-power-down applications using I off. The I offcircuitry disables the outputs, preventing\ndamaging current backflow through the device when it is powered down.\nThe DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves\nsignificant board space over other package options while still retaining the traditional manufacturing friendly lead\npitch of 0.5 mm.\n9.2 Functional Block Diagram\n9.3 Feature Description\n• Wide operating voltage range.\n– Operates from 1.65 V to 5.5 V.\n• Allows down voltage translation.\n• Inputs accept voltages to 5.5 V.\n• I offfeature allows voltages on the inputs and outputs, when V CCis 0 V.\n9.4 Device Functional Modes\nFunction Table\nINPUT OUTPUT\nA Y\nH L\nL H\n10 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G04\nuC or LogicBasic LED Driver\nuC or LogicInverter Logic Function\nuC or Logic\nLVC1G04 LVC1G04VCC VCC\nSN74LVC1G04\nwww.ti.com      SCES214AD –APRIL 1999 –REVISED OCTOBER 2014\n10 Application and Implementation\n10.1 Application\nInformation\nThe SN74LVC1G04 is a high drive CMOS device that can be used for implementing inversion logic with a high\noutput drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for\ndriving multiple outputs and good for high speed applications up to 100 Mhz. The inputs are 5.5 V tolerant\nallowing it to translate down to V CC.\n10.2 Typical Application\n10.2.1 Design Requirements\nThis device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus\ncontention because it can drive currents that would exceed maximum limits. The high drive will also create fast\nedges into light loads so routing and load conditions should be considered to prevent ringing.\n10.2.2 Detailed Design Procedure\n1. Recommended Input Conditions\n– Rise time and fall time specs: See ( Δt/ΔV) in the Recommended Operating Conditions table.\n– Specified high and low levels: See (V IHand V IL) in the Recommended Operating Conditions table.\n– Inputs are overvoltage tolerant allowing them to go as high as (V Imax) in the Recommended Operating\nConditions table at any valid V CC.\n2. Recommend Output Conditions\n– Load currents should not exceed (I Omax) per output and should not exceed total current (continuous\ncurrent through V CCor GND) for the part. These limits are located in the Absolute Maximum Ratings\ntable.\n– Outputs should not be pulled above V CC.\nCopyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN74LVC1G04\nVCC\nUnused Input\nInputOutput OutputInput\nUnused Input\nFrequency - MHzIcc - mA\n0 20 40 60 8001234567\nD003Icc 1.8V\nIcc 2.5V\nIcc 3.3V\nIcc 5V\nSN74LVC1G04\nSCES214AD –APRIL 1999–REVISED OCTOBER 2014  www.ti.com\nTypical Application (continued)\n10.2.3 Application Curves\nFigure\n5. ICCvs Frequency\n11 Power Supply Recommendations\nThe power supply can be any voltage between the min and max supply voltage rating located in the\nRecommended Operating Conditions table.\nEach VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single\nsupply, a 0.1- μF capacitor is recommended. if there are multiple VCC pins, then a 0.01- μF or 0.022- μF capacitor\nis recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies\nof noise. 0.1- μF and 1- μF capacitors are commonly used in parallel. The bypass capacitor should be installed as\nclose to the power pin as possible for best results.\n12 Layout\n12.1 Layout Guidelines\nWhen using multiple bit logic devices, inputs should never float.\nIn many cases, functions or parts of functions of digital logic devices are unused; for example, when only two\ninputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be\nleft unconnected because the undefined voltages at the outside connections result in undefined operational\nstates. The rules that must be observed under all circumstances are specified in the next paragraph.\nAll unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.\nThe logic level that should be applied to any particular unused input depends on the function of the device.\nGenerally they will be tied to GND or VCC; whichever makes more sense or is more convenient.\n12.2 Layout Example\n12 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G04\nSN74LVC1G04\nwww.ti.com    SCES214AD –APRIL 1999 –REVISED OCTOBER 2014\n13 Device and Documentation Support\n13.1\nTrademarks\nAll trademarks are the property of their respective owners.\n13.2 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam\nduring storage or handling to prevent electrostatic damage to the MOS gates.\n13.3 Glossary\nSLYZ022 —TI Glossary.\nThis glossary lists and explains terms, acronyms and definitions.\n14 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical packaging and orderable information. This information is the most\ncurrent data available for the designated devices. This data is subject to change without notice and revision of\nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.\nCopyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN74LVC1G04\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Apr-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN74LVC1G04DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C045, C04F, C04J,\n     C04K, C04R)\n(C04H, C04P, C04S)\n    Samples\nSN74LVC1G04DBVRE4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C04\nC04PSamples\nSN74LVC1G04DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C045, C04F, C04J,\n     C04K, C04R)\n(C04H, C04P, C04S)\n    Samples\nSN74LVC1G04DBVTE4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C04\nC04PSamples\nSN74LVC1G04DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C04\nC04PSamples\nSN74LVC1G04DCK3 ACTIVE SC70 DCK 53000 RoHS &\nNon-GreenSNBI Level-1-260C-UNLIM -40 to 125 (CCF, CCZ)Samples\nSN74LVC1G04DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (CC5, CCF, CCJ, CC\n     K, CCR)\n(CCH, CCP, CCS)Samples\nSN74LVC1G04DCKRE4 ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (CC5, CCF, CCJ, CC\n     K, CCR)\n(CCH, CCP, CCS)Samples\nSN74LVC1G04DCKRG4 ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (CC5, CCF, CCJ, CC\n     K, CCR)\n(CCH, CCP, CCS)Samples\nSN74LVC1G04DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (CC5, CCF, CCJ, CC\n     R)\n(CCH, CCP)Samples\nSN74LVC1G04DCKTE4 ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (CC5, CCF, CCJ, CC\n     R)\n(CCH, CCP)Samples\nSN74LVC1G04DCKTG4 ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (CC5, CCF, CCJ, CC\n     R)\n(CCH, CCP)Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN74LVC1G04DPWR ACTIVE X2SON DPW 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 K4Samples\nSN74LVC1G04DRLR ACTIVE SOT-5X3 DRL 54000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 (CC7, CCR)Samples\nSN74LVC1G04DRY2 ACTIVE SON DRY 65000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CCSamples\nSN74LVC1G04DRYR ACTIVE SON DRY 65000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CCSamples\nSN74LVC1G04DRYRG4 ACTIVE SON DRY 65000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CCSamples\nSN74LVC1G04DSF2 ACTIVE SON DSF 65000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CCSamples\nSN74LVC1G04DSFR ACTIVE SON DSF 65000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CCSamples\nSN74LVC1G04YZPR ACTIVE DSBGA YZP 53000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 (CC7, CCN)Samples\nSN74LVC1G04YZVR ACTIVE DSBGA YZV 43000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 CC\n7Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Apr-2023\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN74LVC1G04 :\n•Automotive : SN74LVC1G04-Q1\n•Enhanced Product : SN74LVC1G04-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Nov-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN74LVC1G04DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nSN74LVC1G04DBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nSN74LVC1G04DBVTG4 SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nSN74LVC1G04DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nSN74LVC1G04DCKT SC70 DCK 5250 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC1G04DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nSN74LVC1G04DPWR X2SON DPW 53000 178.0 8.40.910.910.52.08.0 Q3\nSN74LVC1G04DRLR SOT-5X3 DRL 54000 180.0 8.41.981.780.694.08.0 Q3\nSN74LVC1G04DRY2 SON DRY 65000 180.0 9.51.61.150.754.08.0 Q3\nSN74LVC1G04DRY2 SON DRY 65000 180.0 8.41.651.20.74.08.0 Q3\nSN74LVC1G04DRYR SON DRY 65000 180.0 9.51.151.60.754.08.0 Q1\nSN74LVC1G04DSF2 SON DSF 65000 180.0 9.51.161.160.54.08.0 Q3\nSN74LVC1G04DSFR SON DSF 65000 180.0 8.41.161.160.634.08.0 Q2\nSN74LVC1G04DSFR SON DSF 65000 180.0 9.51.161.160.54.08.0 Q2\nSN74LVC1G04YZPR DSBGA YZP 53000 178.0 9.21.021.520.634.08.0 Q1\nSN74LVC1G04YZVR DSBGA YZV 43000 180.0 8.41.01.00.632.08.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Nov-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN74LVC1G04DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nSN74LVC1G04DBVT SOT-23 DBV 5250 210.0 185.0 35.0\nSN74LVC1G04DBVTG4 SOT-23 DBV 5250 180.0 180.0 18.0\nSN74LVC1G04DCKR SC70 DCK 53000 180.0 180.0 18.0\nSN74LVC1G04DCKT SC70 DCK 5250 180.0 180.0 18.0\nSN74LVC1G04DCKT SC70 DCK 5250 180.0 180.0 18.0\nSN74LVC1G04DPWR X2SON DPW 53000 205.0 200.0 33.0\nSN74LVC1G04DRLR SOT-5X3 DRL 54000 202.0 201.0 28.0\nSN74LVC1G04DRY2 SON DRY 65000 184.0 184.0 19.0\nSN74LVC1G04DRY2 SON DRY 65000 202.0 201.0 28.0\nSN74LVC1G04DRYR SON DRY 65000 184.0 184.0 19.0\nSN74LVC1G04DSF2 SON DSF 65000 184.0 184.0 19.0\nSN74LVC1G04DSFR SON DSF 65000 202.0 201.0 28.0\nSN74LVC1G04DSFR SON DSF 65000 184.0 184.0 19.0\nSN74LVC1G04YZPR DSBGA YZP 53000 220.0 220.0 35.0\nSN74LVC1G04YZVR DSBGA YZV 43000 182.0 182.0 20.0\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n4X 0.27\n0.17\n3X 0.2880.1880.4 MAX\n0.050.00\n2X\n0.48\n0.2390.139 0.25 0.1B0.850.75 A\n0.850.75\n(0.1)\n4X (0.05) (0.324)\n2X (0.26)X2SON - 0.4 mm max height DPW0005A\nPLASTIC SMALL OUTLINE - NO LEAD\n4223102/D   03/2022PIN 1 INDEX AREA\nSEATING PLANE\nNOTE 3\n12\n34\n0.1 C A B\n0.05 C5\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The size and shape of this feature may vary.NOTE 3SCALE  12.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MIN\nALL AROUNDTYP\n(0.21) TYPEXPOSED METALCLEARANCE(0.48)(0.78)\n4X (0.42)\n4X (0.22)\n(0.25)4X (0.26)\n4X (0.06)(0.1)\nVIA\n(R0.05) TYPX2SON - 0.4 mm max height DPW0005A\nPLASTIC SMALL OUTLINE - NO LEAD\n4223102/D   03/2022SYMM\n1\n23\n4SYMM\nLAND PATTERN EXAMPLE\nSOLDER MASK DEFINED\nSCALE:60XSOLDER MASKOPENING, TYP\nMETAL UNDERSOLDER MASKTYP5\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note    in literature No. SLUA271 (www.ti.com/lit/slua271).  \nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.48)\n(0.78)4X (0.42)\n4X (0.22)\n4X (0.26)4X (0.06)\n(0.24)\n(0.21)\nTYP\n(R0.05) TYPX2SON - 0.4 mm max height DPW0005A\nPLASTIC SMALL OUTLINE - NO LEAD\n4223102/D   03/2022\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.   SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\n \nEXPOSED PAD 3\n92%  PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:100XSYMM1\n23\n4SYMM\nEDGESOLDER MASK5\nwww.ti.comPACKAGE OUTLINE\nC\n0.5 MAX\n0.19\n0.15\n1\nTYP0.5  TYP\n5X 0.250.210.5\nTYPB EA\nD\n4219492/A   05/2017DSBGA - 0.5 mm max height YZP0005\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.BALL A1\nCORNER\nSEATING PLANE\nBALL TYP0.05 C\nB\n1 2\n0.015 C A BSYMM\nSYMM C\nASCALE  8.000\nD: Max = \nE: Max = 1.418 mm, Min = \n0.918 mm, Min = 1.358 mm\n0.858 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n5X ( 0.23)(0.5) TYP\n(0.5) TYP\n(0.23)\nMETAL0.05 MAX(0.23)\nSOLDER MASK\nOPENING0.05 MIN\n4219492/A   05/2017DSBGA - 0.5 mm max height YZP0005\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X1 2\nA\nB\nC\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASK\nOPENING\nSOLDER MASK\nDEFINEDMETAL UNDERSOLDER MASK\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5)\nTYP(0.5) TYP\n5X ( 0.25)(R0.05) TYP\nMETAL\nTYP\n4219492/A   05/2017DSBGA - 0.5 mm max height YZP0005\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40X1 2\nA\nB\nC\nD: Max = \nE: Max = 0.918 mm, Min = \n0.918 mm, Min = 0.858 mm\n0.858 mm\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.9\n1.450.900.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n0-100-10\n0-100-10(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/H   09/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.ALTERNATIVE PACKAGE SINGULATION VIEW0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/H   09/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/H   09/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n2X 0.5\n2X 1\n5X 0.30.1\n0.6 MAX\n5X 0.180.08\n5X 0.40.20.050.00 TYP\n5X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0005A\nPLASTIC SMALL OUTLINE\n4220753/B   12/2020\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD-115PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND5X (0.67)\n5X (0.3)\n(1.48)2X (0.5)\n(R0.05) TYP(1)\n4220753/B   12/2020SOT - 0.6 mm max height DRL0005A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n3 45\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)2X (0.5)5X (0.67)\n5X (0.3)\n(R0.05) TYP(1)SOT - 0.6 mm max height DRL0005A\nPLASTIC SMALL OUTLINE\n4220753/B   12/2020\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 8. Board assembly site may have different recommendations for stencil design.SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n345\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.152.41.8\n2X 0.65\n1.31.1 MAX\n0.10.0 TYP5X 0.330.23\n0.460.26 TYP8\n0 TYP1.3A\n2.151.85B1.41.1\n(0.9)(0.15)\n(0.1)SOT - 1.1 max height DCK0005A\nSMALL OUTLINE TRANSISTOR\n4214834/C   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-203.4. Support pin may differ or may not be present.0.1 C A B1\n345\n2INDEX AREAPIN 1\nNOTE 4\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  5.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (0.95)\n5X (0.4)\n(2.2)(1.3)\n2X (0.65)\n(R0.05) TYP\n4214834/C   03/2023SOT - 1.1 max height DCK0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:18XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.2)(1.3)\n2X(0.65)5X (0.95)\n5X (0.4)\n(R0.05) TYPSOT - 1.1 max height DCK0005A\nSMALL OUTLINE TRANSISTOR\n4214834/C   03/2023\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 7. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 THICK STENCIL\nSCALE:18XSYMMPKG\n1\n3 45\n2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRY 6 USON - 0.6 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4207181/G\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.25\n0.154X\n0.5\n5X 0.350.252X\n10.6 MAX\n0.050.00\n3X 0.6\n0.40.3B1.050.95 A\n1.51.4\n(0.05) TYP(0.127) TYP\n4222894/A   01/2018USON - 0.6 mm max height DRY0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nPIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05 CSYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.SCALE  8.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MIN\nALL AROUND0.05 MAXALL AROUND5X (0.3)\n6X (0.2)\n4X (0.5)\n(0.6)(R0.05) TYP(0.35)\n4222894/A   01/2018USON - 0.6 mm max height DRY0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nSYMM\n1\n346\nSYMM\nLAND PATTERN EXAMPLE\n1:1 RATIO WITH PKG SOLDER PADS\nEXPOSED METAL SHOWN\nSCALE:40X\nNOTES: (continued) 3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).  METAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINEDEXPOSED\nMETAL\nSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n5X (0.3)\n6X (0.2)\n4X (0.5)\n(0.6) (R0.05) TYP(0.35)\n4222894/A   01/2018USON - 0.6 mm max height DRY0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.075 - 0.1 mm THICK STENCIL\nSCALE:40XSYMM\n1\n346\nSYMM\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.22\n0.12\n6X 0.450.352X\n0.7\n4X\n0.350.4 MAX\n0.050.00B1.050.95A\n1.050.95\n(0.11) TYP\n(0.1)\nPIN 1 ID\n4220597/B   06/2022X2SON - 0.4 mm max height DSF0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nPIN 1 INDEX AREA\nSEATING PLANE\n0.05 C\n134\n6\n0.07 C B A\n0.05 CSYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. Reference JEDEC registration MO-287, variation X2AAF.SCALE  10.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND6X (0.6)\n6X (0.17)\n4X (0.35)\n(0.8)(R0.05) TYPX2SON - 0.4 mm max height DSF0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220597/B   06/2022SOLDER MASK\nOPENINGSOLDER MASKOPENING\nNOTES: (continued) 4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN \nSCALE:40XSYMMSYMM1\n346\nEXPOSED METAL\nMETAL\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METAL\nMETAL UNDER\nSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.6)\n6X (0.15)\n4X (0.35)\n(0.8)(R0.05) TYPX2SON - 0.4 mm max height DSF0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220597/B   06/2022\n4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\n    design recommendations.SOLDER PASTE EXAMPLE\nBASED ON 0.09 mm THICK STENCIL\n \nPRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:40XSYMMSYMM1\n346\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74LVC1G04DCK3

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 1.65 V to 5.5 V
  - Input Voltage: Up to 5.5 V
  - Absolute Maximum Supply Voltage: -0.5 V to 6.5 V

- **Current Ratings:**
  - Output Drive Current: ±24 mA at 3.3 V
  - Maximum Continuous Output Current: ±50 mA
  - Maximum Continuous Current through VCC or GND: ±100 mA

- **Power Consumption:**
  - Maximum Supply Current (ICC): 10 μA
  - Ioff (Power-down Leakage Current): 0 μA

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - SC70 (DCK) with a body size of 2.0 mm × 1.25 mm

- **Special Features:**
  - Supports live insertion and partial power-down mode.
  - Back-drive protection.
  - Latch-up performance exceeds 100 mA per JESD 78, Class II.
  - ESD protection exceeds 2000 V (Human Body Model).

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E.

#### Description:
The **SN74LVC1G04** is a single inverter gate CMOS device that performs the Boolean function Y = A. It is designed for low power consumption and high-speed operation, making it suitable for various digital logic applications. The device features a wide operating voltage range and is capable of accepting input voltages up to 5.5 V, allowing for down voltage translation.

#### Typical Applications:
The SN74LVC1G04 is commonly used in:
- **Consumer Electronics:** Such as AV receivers, Blu-ray players, and portable audio devices (e.g., MP3 players).
- **Computing Devices:** Including embedded PCs and solid-state drives (SSDs).
- **Telecommunications:** Power management in telecom and server applications.
- **General Logic Applications:** As an inverter in various digital circuits, including LED drivers and signal processing.

This component is ideal for applications requiring high-speed logic operations with low power consumption, making it versatile for both consumer and industrial electronics.