\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi Entity Reference}
\label{classddr2__phy__alt__mem__phy__mmi}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=244pt]{da/d7b/classddr2__phy__alt__mem__phy__mmi__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf struct} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf U\+S\+E\+\_\+\+I\+R\+AM} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}}
\item 
{\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf R\+E\+A\+D\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+cs}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+wr\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+dbg\+\_\+rd\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+dbg\+\_\+waitrequest}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf regs\+\_\+admin\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+ctrl}} \textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+regs\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf trefi\+\_\+failure}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+iram}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+ctrl}} \textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+iram\+\_\+enable\+\_\+writes}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+mmi}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+mmi}} \textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+ac\+\_\+1t}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf invert\+\_\+ac\+\_\+1t}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf parameterisation\+\_\+rec}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+algm\+\_\+paramaterisation}} \textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+mmi}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+pll\+\_\+mmi}} \textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+pll}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+mmi\+\_\+pll\+\_\+reconfig}} \textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+mmi}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+mmi}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 4763} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!admin\+\_\+regs\+\_\+status@{admin\+\_\+regs\+\_\+status}}
\index{admin\+\_\+regs\+\_\+status@{admin\+\_\+regs\+\_\+status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{admin\+\_\+regs\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+regs\+\_\+status} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a0caed76c53c1590cc55d5d1af97dd5d8}


Definition at line {\bf 4825} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}}
\index{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a3897150e7063e741d73357e26161c904}


Definition at line {\bf 4777} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a20a508e34fc7e05624374390ffe2dd85}


Definition at line {\bf 4779} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES@{C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}}
\index{C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES@{C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_aaba262c5a30472088e332d1a3545cc7b}


Definition at line {\bf 4798} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 4809} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH@{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}}
\index{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH@{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_acd4c44261e4ac463700479564a2577df}


Definition at line {\bf 4772} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!ctrl\+\_\+mmi@{ctrl\+\_\+mmi}}
\index{ctrl\+\_\+mmi@{ctrl\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{ctrl\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+mmi} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+mmi}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a2957c0d9ffeb8b20ac868742a94f06ab}


Definition at line {\bf 4836} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!dbg\+\_\+seq\+\_\+addr@{dbg\+\_\+seq\+\_\+addr}}
\index{dbg\+\_\+seq\+\_\+addr@{dbg\+\_\+seq\+\_\+addr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{dbg\+\_\+seq\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+addr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a2fdcbc0f05f2b2ce0afecf6718af1e7a}


Definition at line {\bf 4815} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!dbg\+\_\+seq\+\_\+clk@{dbg\+\_\+seq\+\_\+clk}}
\index{dbg\+\_\+seq\+\_\+clk@{dbg\+\_\+seq\+\_\+clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{dbg\+\_\+seq\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_ae2bb64e010025d55b496ef67669b6318}


Definition at line {\bf 4813} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!dbg\+\_\+seq\+\_\+cs@{dbg\+\_\+seq\+\_\+cs}}
\index{dbg\+\_\+seq\+\_\+cs@{dbg\+\_\+seq\+\_\+cs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{dbg\+\_\+seq\+\_\+cs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+cs} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_aa9b30291629e485a4aeac4236c27b446}


Definition at line {\bf 4818} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!dbg\+\_\+seq\+\_\+rd@{dbg\+\_\+seq\+\_\+rd}}
\index{dbg\+\_\+seq\+\_\+rd@{dbg\+\_\+seq\+\_\+rd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{dbg\+\_\+seq\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+rd} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a2b6fa0c63aba6f65b9bfe464ddb43666}


Definition at line {\bf 4817} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!dbg\+\_\+seq\+\_\+rst\+\_\+n@{dbg\+\_\+seq\+\_\+rst\+\_\+n}}
\index{dbg\+\_\+seq\+\_\+rst\+\_\+n@{dbg\+\_\+seq\+\_\+rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{dbg\+\_\+seq\+\_\+rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+rst\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_af49caaca18a9b878a76dddd0fc7825fe}


Definition at line {\bf 4814} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!dbg\+\_\+seq\+\_\+wr@{dbg\+\_\+seq\+\_\+wr}}
\index{dbg\+\_\+seq\+\_\+wr@{dbg\+\_\+seq\+\_\+wr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{dbg\+\_\+seq\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+wr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_abd6aa529111c555ef81fee828d61483e}


Definition at line {\bf 4816} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!dbg\+\_\+seq\+\_\+wr\+\_\+data@{dbg\+\_\+seq\+\_\+wr\+\_\+data}}
\index{dbg\+\_\+seq\+\_\+wr\+\_\+data@{dbg\+\_\+seq\+\_\+wr\+\_\+data}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{dbg\+\_\+seq\+\_\+wr\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+wr\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a96b788cb45b32e1ce37cf963acf77a1a}


Definition at line {\bf 4819} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__mmi_a42d4f6d3b4e947a273d7b976b40149bc}


Definition at line {\bf 4760} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!dgrb\+\_\+mmi@{dgrb\+\_\+mmi}}
\index{dgrb\+\_\+mmi@{dgrb\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{dgrb\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+mmi} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+mmi}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a218643bef52951efbcbbb90dca05eef7}


Definition at line {\bf 4849} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}}
\index{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_af28fead9270d0cdddf2692beba1d213f}


Definition at line {\bf 4771} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__mmi_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 4750} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!int\+\_\+ac\+\_\+1t@{int\+\_\+ac\+\_\+1t}}
\index{int\+\_\+ac\+\_\+1t@{int\+\_\+ac\+\_\+1t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{int\+\_\+ac\+\_\+1t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+ac\+\_\+1t} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a1da4f35a06351a1959b799f5e7d0f677}


Definition at line {\bf 4837} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!invert\+\_\+ac\+\_\+1t@{invert\+\_\+ac\+\_\+1t}}
\index{invert\+\_\+ac\+\_\+1t@{invert\+\_\+ac\+\_\+1t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{invert\+\_\+ac\+\_\+1t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf invert\+\_\+ac\+\_\+1t} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_ae1da5c131dcb8a3cfcef413d2edb7ffa}


Definition at line {\bf 4838} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS@{I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS}}
\index{I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS@{I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a983f09ee1d0dc790346258e4c4e3a348}


Definition at line {\bf 4788} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK@{I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK}}
\index{I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK@{I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_aee19b849226aa581f6e4fb44f487754a}


Definition at line {\bf 4787} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH@{I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}}
\index{I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH@{I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_aa1bea151cfc46e4e1293d57ccb9d8166}


Definition at line {\bf 4802} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!iram\+\_\+status@{iram\+\_\+status}}
\index{iram\+\_\+status@{iram\+\_\+status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{iram\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+status} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a76a5330429343f879ebd54cdd2951a4d}


Definition at line {\bf 4832} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_acb05213a69b042f4f1f4ce0e6f5340ce}


Definition at line {\bf 4774} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_af20355f02b63b685cb44d03ca3748a52}


Definition at line {\bf 4775} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a283423ca15c1bead2298a6cb2b93889c}


Definition at line {\bf 4773} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a6d177b2aae1b4f5fed07ae262b6604cc}


Definition at line {\bf 4789} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_ae8def594e6250a784ccf21aad8da3e3a}


Definition at line {\bf 4768} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_aea321fa7c8e91e74338977a680defa1d}


Definition at line {\bf 4769} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_abcd835d2459eba5de3bfad35db51c69d}


Definition at line {\bf 4770} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_ac5c424672492832ebd7933194d99e34c}


Definition at line {\bf 4766} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a6c6bb0d2bb0d2f1f90959a23e8b17c6d}


Definition at line {\bf 4767} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a663670cfe1faa7c639d74f0d337db4ad}


Definition at line {\bf 4780} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a7526f8238db78e16f5c4a1a9feebc3e0}


Definition at line {\bf 4776} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!mmi\+\_\+ctrl@{mmi\+\_\+ctrl}}
\index{mmi\+\_\+ctrl@{mmi\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{mmi\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_af5a4e7b9d73fe909a0a0cdf4b03c6bf3}


Definition at line {\bf 4835} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!mmi\+\_\+iram@{mmi\+\_\+iram}}
\index{mmi\+\_\+iram@{mmi\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{mmi\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+iram} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+ctrl}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_ac1e3989f557488d9cceb29be6640627b}


Definition at line {\bf 4829} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!mmi\+\_\+iram\+\_\+enable\+\_\+writes@{mmi\+\_\+iram\+\_\+enable\+\_\+writes}}
\index{mmi\+\_\+iram\+\_\+enable\+\_\+writes@{mmi\+\_\+iram\+\_\+enable\+\_\+writes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{mmi\+\_\+iram\+\_\+enable\+\_\+writes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+iram\+\_\+enable\+\_\+writes} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_af907e74d24cf2cad768c8ec3e9c79725}


Definition at line {\bf 4830} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!mmi\+\_\+pll@{mmi\+\_\+pll}}
\index{mmi\+\_\+pll@{mmi\+\_\+pll}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{mmi\+\_\+pll}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+pll} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+mmi\+\_\+pll\+\_\+reconfig}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a671d61aa6aa889380a20dbea366fd1b2}


Definition at line {\bf 4845} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG@{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG}}
\index{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG@{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_ad52dd11a8f29d34b8187369cdd26b75d}


Definition at line {\bf 4783} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__mmi_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 4752} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!parameterisation\+\_\+rec@{parameterisation\+\_\+rec}}
\index{parameterisation\+\_\+rec@{parameterisation\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{parameterisation\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf parameterisation\+\_\+rec} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+algm\+\_\+paramaterisation}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a6b5d71f2982ea740700960c7bfbd15e5}


Definition at line {\bf 4841} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST}}
\index{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_ae071e94fbbbedb25a88637a3b1e43940}


Definition at line {\bf 4792} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND}}
\index{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a0e5573f830a39b023d4bcbfe97d9862c}


Definition at line {\bf 4793} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD}}
\index{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a3df64e05d383482fa81474f6799b61a5}


Definition at line {\bf 4794} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH}}
\index{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_aaff346a3cf031dd0f7b10e9da42f5e37}


Definition at line {\bf 4795} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!pll\+\_\+mmi@{pll\+\_\+mmi}}
\index{pll\+\_\+mmi@{pll\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{pll\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+mmi} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+pll\+\_\+mmi}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a76ea3566ec3cd69ed6e51c8353b1c811}


Definition at line {\bf 4844} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE@{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}}
\index{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE@{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_af13e62c238e6278aa0887e33644e92b6}


Definition at line {\bf 4786} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT@{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}}
\index{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT@{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a44454596431f9bfcde3b706eb7f5e379}


Definition at line {\bf 4797} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_af0b335738d3fbd03ab8f1f6fd5743be0}


Definition at line {\bf 4785} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!R\+E\+A\+D\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{R\+E\+A\+D\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}}
\index{R\+E\+A\+D\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{R\+E\+A\+D\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{R\+E\+A\+D\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+E\+A\+D\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a761c585e8e2cad06997912b3551c3540}


Definition at line {\bf 4806} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!regs\+\_\+admin\+\_\+ctrl@{regs\+\_\+admin\+\_\+ctrl}}
\index{regs\+\_\+admin\+\_\+ctrl@{regs\+\_\+admin\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{regs\+\_\+admin\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf regs\+\_\+admin\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+ctrl}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a92e89860880e246ad453e2f88ceae0d4}


Definition at line {\bf 4824} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG@{R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG}}
\index{R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG@{R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a4c10243118b839b09b8f2d1864619d45}


Definition at line {\bf 4778} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!rst\+\_\+n@{rst\+\_\+n}}
\index{rst\+\_\+n@{rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a19aeb1466190c38420a42b7e951ab563}


Definition at line {\bf 4810} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY@{S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY}}
\index{S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY@{S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a2cf6647cfbb0149ce3f27b83f71cab3f}


Definition at line {\bf 4784} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!seq\+\_\+dbg\+\_\+rd\+\_\+data@{seq\+\_\+dbg\+\_\+rd\+\_\+data}}
\index{seq\+\_\+dbg\+\_\+rd\+\_\+data@{seq\+\_\+dbg\+\_\+rd\+\_\+data}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{seq\+\_\+dbg\+\_\+rd\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+dbg\+\_\+rd\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a8d0802667b59777bca34722c6ac01f4f}


Definition at line {\bf 4820} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!seq\+\_\+dbg\+\_\+waitrequest@{seq\+\_\+dbg\+\_\+waitrequest}}
\index{seq\+\_\+dbg\+\_\+waitrequest@{seq\+\_\+dbg\+\_\+waitrequest}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{seq\+\_\+dbg\+\_\+waitrequest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+dbg\+\_\+waitrequest} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a0da650cd168cd164bd71ccd42b70c614}


Definition at line {\bf 4821} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__mmi_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 4751} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS@{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS}}
\index{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS@{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_ae91cbf80a68cd007c0003bb8b3467fc5}


Definition at line {\bf 4803} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!trefi\+\_\+failure@{trefi\+\_\+failure}}
\index{trefi\+\_\+failure@{trefi\+\_\+failure}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{trefi\+\_\+failure}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trefi\+\_\+failure} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__mmi_a655ff94f3e6e833c4cb16bd573b17e0a}


Definition at line {\bf 4826} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!U\+S\+E\+\_\+\+I\+R\+AM@{U\+S\+E\+\_\+\+I\+R\+AM}}
\index{U\+S\+E\+\_\+\+I\+R\+AM@{U\+S\+E\+\_\+\+I\+R\+AM}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{U\+S\+E\+\_\+\+I\+R\+AM}]{\setlength{\rightskip}{0pt plus 5cm}{\bf U\+S\+E\+\_\+\+I\+R\+AM} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__mmi_a4543d47d7a820e37c14d702521ad851b}


Definition at line {\bf 4800} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__mmi_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 4754} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
