{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 16:32:15 2015 " "Info: Processing started: Sun May 31 16:32:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map fir_top --source=fir_top_logic.edf --family=CycloneII " "Info: Command: quartus_map fir_top --source=fir_top_logic.edf --family=CycloneII" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_top_logic.edf 9 9 " "Info: Found 9 design units, including 9 entities, in source file fir_top_logic.edf" { { "Info" "ISGN_ENTITY_NAME" "1 add_9_0 " "Info: Found entity 1: add_9_0" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 1153 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 modgen_counter_16_0 " "Info: Found entity 2: modgen_counter_16_0" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 115 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 modgen_counter_16_1 " "Info: Found entity 3: modgen_counter_16_1" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 497 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 modgen_counter_6_0 " "Info: Found entity 4: modgen_counter_6_0" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 924 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 modgen_counter_9_0 " "Info: Found entity 5: modgen_counter_9_0" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 1354 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 sub_5_0 " "Info: Found entity 6: sub_5_0" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 811 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 fir_top " "Info: Found entity 7: fir_top" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2408 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 i2c_av_config_notri " "Info: Found entity 8: i2c_av_config_notri" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2132 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 i2c_ctrl_notri " "Info: Found entity 9: i2c_ctrl_notri" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 1629 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_top " "Info: Elaborating entity \"fir_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_9_0 modgen_counter_9_0:u_audio_dac_modgen_counter_lrck_1x_div " "Info: Elaborating entity \"modgen_counter_9_0\" for hierarchy \"modgen_counter_9_0:u_audio_dac_modgen_counter_lrck_1x_div\"" {  } { { "fir_top_logic.edf" "u_audio_dac_modgen_counter_lrck_1x_div" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2447 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:u_audio_dac_p1_altpll " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll:u_audio_dac_p1_altpll\"" {  } { { "fir_top_logic.edf" "u_audio_dac_p1_altpll" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2448 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:u_audio_dac_p1_altpll " "Info: Elaborated megafunction instantiation \"altpll:u_audio_dac_p1_altpll\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2448 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:u_audio_dac_p1_altpll " "Info: Instantiated megafunction \"altpll:u_audio_dac_p1_altpll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_DIVIDE_BY 15 " "Info: Parameter \"CLK0_DIVIDE_BY\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_MULTIPLY_BY 2 " "Info: Parameter \"CLK1_MULTIPLY_BY\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_PHASE_SHIFT 0 " "Info: Parameter \"CLK1_PHASE_SHIFT\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "bus_names clk(9:0)  clkbad(1:0)  clkena(5:0)  extclk(3:0)  extclkena(3:0)  inclk(1:0)  phasecounterselect(3:0)   " "Info: Parameter \"bus_names\" = \"clk(9:0)  clkbad(1:0)  clkena(5:0)  extclk(3:0)  extclkena(3:0)  inclk(1:0)  phasecounterselect(3:0)  \"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_DIVIDE_BY 3 " "Info: Parameter \"CLK1_DIVIDE_BY\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INCLK0_INPUT_FREQUENCY 37037 " "Info: Parameter \"INCLK0_INPUT_FREQUENCY\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE NORMAL " "Info: Parameter \"OPERATION_MODE\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PLL_TYPE FAST " "Info: Parameter \"PLL_TYPE\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_DUTY_CYCLE 50 " "Info: Parameter \"CLK0_DUTY_CYCLE\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPENSATE_CLOCK CLK0 " "Info: Parameter \"COMPENSATE_CLOCK\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_MULTIPLY_BY 14 " "Info: Parameter \"CLK0_MULTIPLY_BY\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_PHASE_SHIFT 0 " "Info: Parameter \"CLK0_PHASE_SHIFT\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_DUTY_CYCLE 50 " "Info: Parameter \"CLK1_DUTY_CYCLE\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2448 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_av_config_notri i2c_av_config_notri:u_i2c_av_config " "Info: Elaborating entity \"i2c_av_config_notri\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\"" {  } { { "fir_top_logic.edf" "u_i2c_av_config" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2445 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_16_0 i2c_av_config_notri:u_i2c_av_config\|modgen_counter_16_0:modgen_counter_cont " "Info: Elaborating entity \"modgen_counter_16_0\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|modgen_counter_16_0:modgen_counter_cont\"" {  } { { "fir_top_logic.edf" "modgen_counter_cont" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2145 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_16_1 i2c_av_config_notri:u_i2c_av_config\|modgen_counter_16_1:modgen_counter_m_i2c_clk_div " "Info: Elaborating entity \"modgen_counter_16_1\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|modgen_counter_16_1:modgen_counter_m_i2c_clk_div\"" {  } { { "fir_top_logic.edf" "modgen_counter_m_i2c_clk_div" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2146 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl_notri i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0 " "Info: Elaborating entity \"i2c_ctrl_notri\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\"" {  } { { "fir_top_logic.edf" "u0" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2147 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_6_0 i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|modgen_counter_6_0:modgen_counter_sd_counter " "Info: Elaborating entity \"modgen_counter_6_0\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|modgen_counter_6_0:modgen_counter_sd_counter\"" {  } { { "fir_top_logic.edf" "modgen_counter_sd_counter" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 1660 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_5_0 i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|sub_5_0:sdo_sub5_5i2 " "Info: Elaborating entity \"sub_5_0\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|sub_5_0:sdo_sub5_5i2\"" {  } { { "fir_top_logic.edf" "sdo_sub5_5i2" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 1659 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_0 add_9_0:u_sine_address_add9_0i1 " "Info: Elaborating entity \"add_9_0\" for hierarchy \"add_9_0:u_sine_address_add9_0i1\"" {  } { { "fir_top_logic.edf" "u_sine_address_add9_0i1" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2446 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:u_sine_modgen_rom_ix21__ix62120z58995 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:u_sine_modgen_rom_ix21__ix62120z58995\"" {  } { { "fir_top_logic.edf" "u_sine_modgen_rom_ix21__ix62120z58995" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2464 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:u_sine_modgen_rom_ix21__ix62120z58995 " "Info: Elaborated megafunction instantiation \"altsyncram:u_sine_modgen_rom_ix21__ix62120z58995\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2464 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:u_sine_modgen_rom_ix21__ix62120z58995 " "Info: Instantiated megafunction \"altsyncram:u_sine_modgen_rom_ix21__ix62120z58995\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Info: Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Info: Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Info: Parameter \"width_b\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Info: Parameter \"init_file\" = \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2464 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0bk2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0bk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0bk2 " "Info: Found entity 1: altsyncram_0bk2" {  } { { "db/altsyncram_0bk2.tdf" "" { Text "Z:/ECE327/lab2/uw_tmp/db/altsyncram_0bk2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0bk2 altsyncram:u_sine_modgen_rom_ix21__ix62120z58995\|altsyncram_0bk2:auto_generated " "Info: Elaborating entity \"altsyncram_0bk2\" for hierarchy \"altsyncram:u_sine_modgen_rom_ix21__ix62120z58995\|altsyncram_0bk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex 8 8 " "Warning: Width of data items in \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8 warnings, reporting 8" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (2) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (3) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (4) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (5) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (6) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (7) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (8) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (9) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "Z:/ECE327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "aud_bclk " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"aud_bclk\" is moved to its source" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2431 12 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "ix12601z20184 " "Warning: Node \"ix12601z20184\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2502 16 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll:u_audio_dac_p1_altpll\|pll " "Info: Adding node \"altpll:u_audio_dac_p1_altpll\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "Warning (15610): No output dependent on input pin \"clock_50\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2411 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2418 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2418 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2418 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "Warning (15610): No output dependent on input pin \"sw\[8\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "Warning (15610): No output dependent on input pin \"sw\[9\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "Warning (15610): No output dependent on input pin \"sw\[10\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "Warning (15610): No output dependent on input pin \"sw\[11\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "Warning (15610): No output dependent on input pin \"sw\[12\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "Warning (15610): No output dependent on input pin \"sw\[13\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "Warning (15610): No output dependent on input pin \"sw\[14\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "Warning (15610): No output dependent on input pin \"sw\[15\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "Warning (15610): No output dependent on input pin \"sw\[16\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "Warning (15610): No output dependent on input pin \"sw\[17\]\"" {  } { { "fir_top_logic.edf" "" { Text "Z:/ECE327/lab2/uw_tmp/fir_top_logic.edf" 2419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Info: Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Info: Implemented 88 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Info: Implemented 219 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Info: Implemented 12 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 16:32:22 2015 " "Info: Processing ended: Sun May 31 16:32:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
