`timescale 1ps / 1ps
module module_0 (
    output [id_1 : id_1] id_2,
    input logic id_3,
    output [id_2[id_3] : id_2] id_4,
    input logic [id_3 : id_1] id_5,
    output id_6,
    output id_7
);
  id_8 id_9 (
      .id_6(id_4),
      .id_7(id_3)
  );
endmodule
