[13:00:39.196] <TB0>     INFO: *** Welcome to pxar ***
[13:00:39.196] <TB0>     INFO: *** Today: 2016/08/16
[13:00:39.202] <TB0>     INFO: *** Version: b2a7-dirty
[13:00:39.202] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C15.dat
[13:00:39.203] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:00:39.203] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//defaultMaskFile.dat
[13:00:39.203] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters_C15.dat
[13:00:39.279] <TB0>     INFO:         clk: 4
[13:00:39.279] <TB0>     INFO:         ctr: 4
[13:00:39.279] <TB0>     INFO:         sda: 19
[13:00:39.279] <TB0>     INFO:         tin: 9
[13:00:39.279] <TB0>     INFO:         level: 15
[13:00:39.279] <TB0>     INFO:         triggerdelay: 0
[13:00:39.279] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:00:39.279] <TB0>     INFO: Log level: DEBUG
[13:00:39.287] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:00:39.298] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:00:39.301] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:00:39.304] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:00:40.856] <TB0>     INFO: DUT info: 
[13:00:40.856] <TB0>     INFO: The DUT currently contains the following objects:
[13:00:40.856] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:00:40.856] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:00:40.856] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:00:40.856] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:00:40.856] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.856] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.857] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.857] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.857] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.857] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.857] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.857] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:00:40.857] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:00:40.858] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:00:40.859] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:00:40.864] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31068160
[13:00:40.864] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x10628d0
[13:00:40.864] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xe37770
[13:00:40.864] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f967dd94010
[13:00:40.864] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9683fff510
[13:00:40.864] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31133696 fPxarMemory = 0x7f967dd94010
[13:00:40.865] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[13:00:40.866] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[13:00:40.866] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.2 C
[13:00:40.866] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:00:41.266] <TB0>     INFO: enter 'restricted' command line mode
[13:00:41.266] <TB0>     INFO: enter test to run
[13:00:41.266] <TB0>     INFO:   test: FPIXTest no parameter change
[13:00:41.266] <TB0>     INFO:   running: fpixtest
[13:00:41.267] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:00:41.269] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:00:41.269] <TB0>     INFO: ######################################################################
[13:00:41.269] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:00:41.269] <TB0>     INFO: ######################################################################
[13:00:41.273] <TB0>     INFO: ######################################################################
[13:00:41.273] <TB0>     INFO: PixTestPretest::doTest()
[13:00:41.273] <TB0>     INFO: ######################################################################
[13:00:41.275] <TB0>     INFO:    ----------------------------------------------------------------------
[13:00:41.275] <TB0>     INFO:    PixTestPretest::programROC() 
[13:00:41.275] <TB0>     INFO:    ----------------------------------------------------------------------
[13:00:59.292] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:00:59.292] <TB0>     INFO: IA differences per ROC:  17.7 19.3 19.3 18.5 18.5 17.7 17.7 19.3 20.9 16.9 18.5 16.9 18.5 20.1 19.3 19.3
[13:00:59.363] <TB0>     INFO:    ----------------------------------------------------------------------
[13:00:59.363] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:00:59.363] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:00.616] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:01:01.119] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:01:01.620] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:01:02.122] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:01:02.624] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 3.2 mA
[13:01:03.126] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:01:03.627] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:01:04.129] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:01:04.631] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:01:05.133] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:01:05.634] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:01:06.136] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:01:06.638] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:01:07.140] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:01:07.641] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:01:08.143] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:01:08.396] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 1.6 3.2 1.6 1.6 1.6 1.6 1.6 2.4 1.6 1.6 2.4 2.4 2.4 
[13:01:08.397] <TB0>     INFO: Test took 9037 ms.
[13:01:08.397] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:01:08.428] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:08.428] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:01:08.428] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:08.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:01:08.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[13:01:08.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[13:01:08.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[13:01:08.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[13:01:09.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[13:01:09.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[13:01:09.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 25.4688 mA
[13:01:09.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  76 Ia 22.2688 mA
[13:01:09.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  86 Ia 25.4688 mA
[13:01:09.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 23.0687 mA
[13:01:09.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  84 Ia 24.6688 mA
[13:01:09.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  81 Ia 24.6688 mA
[13:01:09.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  78 Ia 23.0687 mA
[13:01:09.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 25.4688 mA
[13:01:10.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  76 Ia 23.0687 mA
[13:01:10.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  82 Ia 24.6688 mA
[13:01:10.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  79 Ia 23.0687 mA
[13:01:10.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[13:01:10.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 25.4688 mA
[13:01:10.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 23.0687 mA
[13:01:10.652] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 24.6688 mA
[13:01:10.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 23.8687 mA
[13:01:10.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.2688 mA
[13:01:10.955] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 24.6688 mA
[13:01:11.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  85 Ia 23.8687 mA
[13:01:11.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.2688 mA
[13:01:11.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 23.8687 mA
[13:01:11.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.6688 mA
[13:01:11.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.8687 mA
[13:01:11.562] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 25.4688 mA
[13:01:11.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  70 Ia 23.8687 mA
[13:01:11.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.4688 mA
[13:01:11.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  93 Ia 24.6688 mA
[13:01:11.965] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  90 Ia 23.8687 mA
[13:01:12.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[13:01:12.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[13:01:12.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[13:01:12.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.4688 mA
[13:01:12.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  93 Ia 24.6688 mA
[13:01:12.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  90 Ia 23.8687 mA
[13:01:12.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[13:01:12.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[13:01:12.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 24.6688 mA
[13:01:12.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  78 Ia 23.0687 mA
[13:01:13.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  84 Ia 24.6688 mA
[13:01:13.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  81 Ia 24.6688 mA
[13:01:13.277] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.0687 mA
[13:01:13.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  84 Ia 24.6688 mA
[13:01:13.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  81 Ia 24.6688 mA
[13:01:13.580] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  78 Ia 23.0687 mA
[13:01:13.681] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  84 Ia 25.4688 mA
[13:01:13.782] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  76 Ia 23.0687 mA
[13:01:13.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[13:01:13.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 24.6688 mA
[13:01:14.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  72 Ia 23.8687 mA
[13:01:14.191] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[13:01:14.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[13:01:14.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[13:01:14.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:01:14.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:01:14.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  79
[13:01:14.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[13:01:14.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[13:01:14.323] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  88
[13:01:14.323] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  75
[13:01:14.323] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  70
[13:01:14.323] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  90
[13:01:14.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:01:14.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  90
[13:01:14.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  76
[13:01:14.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  72
[13:01:14.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[13:01:14.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[13:01:16.152] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:01:16.152] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  20.1  18.5  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  18.5  18.5  19.3  19.3
[13:01:16.191] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:16.191] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:01:16.191] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:16.329] <TB0>     INFO: Expecting 231680 events.
[13:01:24.480] <TB0>     INFO: 231680 events read in total (7434ms).
[13:01:24.631] <TB0>     INFO: Test took 8436ms.
[13:01:24.833] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 111 and Delta(CalDel) = 59
[13:01:24.837] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 58
[13:01:24.840] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 63
[13:01:24.844] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:01:24.847] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:01:24.850] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 57
[13:01:24.854] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 112 and Delta(CalDel) = 61
[13:01:24.858] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 104 and Delta(CalDel) = 64
[13:01:24.861] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 65
[13:01:24.864] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 83 and Delta(CalDel) = 59
[13:01:24.868] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:01:24.872] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 109 and Delta(CalDel) = 66
[13:01:24.875] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 71 and Delta(CalDel) = 68
[13:01:24.880] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 76 and Delta(CalDel) = 56
[13:01:24.883] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 74 and Delta(CalDel) = 65
[13:01:24.887] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 86 and Delta(CalDel) = 61
[13:01:24.927] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:01:24.965] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:24.965] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:01:24.965] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:25.101] <TB0>     INFO: Expecting 231680 events.
[13:01:33.207] <TB0>     INFO: 231680 events read in total (7391ms).
[13:01:33.212] <TB0>     INFO: Test took 8243ms.
[13:01:33.237] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:01:33.540] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 28.5
[13:01:33.545] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 32
[13:01:33.548] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:01:33.552] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[13:01:33.560] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[13:01:33.563] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 31
[13:01:33.567] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[13:01:33.570] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 32.5
[13:01:33.574] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30.5
[13:01:33.577] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[13:01:33.581] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 33
[13:01:33.584] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 33.5
[13:01:33.588] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29
[13:01:33.591] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 166 +/- 33
[13:01:33.595] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:01:33.631] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:01:33.631] <TB0>     INFO: CalDel:      114   134   132   127   133   113   125   146   152   113   128   145   162   131   166   123
[13:01:33.631] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    53    51    51    51    51
[13:01:33.636] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C0.dat
[13:01:33.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C1.dat
[13:01:33.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C2.dat
[13:01:33.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C3.dat
[13:01:33.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C4.dat
[13:01:33.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C5.dat
[13:01:33.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C6.dat
[13:01:33.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C7.dat
[13:01:33.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C8.dat
[13:01:33.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C9.dat
[13:01:33.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C10.dat
[13:01:33.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C11.dat
[13:01:33.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C12.dat
[13:01:33.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C13.dat
[13:01:33.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C14.dat
[13:01:33.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C15.dat
[13:01:33.638] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:01:33.638] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:01:33.639] <TB0>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[13:01:33.639] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:01:33.728] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:01:33.728] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:01:33.728] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:01:33.728] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:01:33.732] <TB0>     INFO: ######################################################################
[13:01:33.732] <TB0>     INFO: PixTestTiming::doTest()
[13:01:33.732] <TB0>     INFO: ######################################################################
[13:01:33.732] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:33.732] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:01:33.732] <TB0>     INFO:    ----------------------------------------------------------------------
[13:01:33.732] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:01:35.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:01:37.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:01:40.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:01:41.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:01:43.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:01:46.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:01:48.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:01:50.801] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:01:53.074] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:01:55.348] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:01:57.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:01:59.901] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:02:02.174] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:02:04.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:02:06.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:02:08.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:02:10.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:02:12.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:02:13.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:02:15.075] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:02:30.196] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:02:31.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:02:33.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:02:34.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:02:36.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:02:38.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:02:41.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:02:44.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:02:46.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:02:49.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:02:51.794] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:02:53.690] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:02:55.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:02:56.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:02:58.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:02:59.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:03:01.296] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:03:02.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:03:04.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:03:05.860] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:03:08.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:03:20.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:03:33.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:03:45.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:03:57.178] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:04:09.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:04:22.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:04:34.623] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:04:36.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:04:39.170] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:04:41.444] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:04:43.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:04:45.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:04:48.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:04:50.541] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:04:52.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:04:55.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:04:57.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:04:59.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:05:01.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:05:04.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:05:09.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:05:11.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:05:13.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:05:16.093] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:05:18.367] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:05:20.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:05:23.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:05:26.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:05:28.522] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:05:30.800] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:05:33.078] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:05:35.351] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:05:37.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:05:39.902] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:05:42.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:05:44.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:05:46.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:05:48.998] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:05:51.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:05:52.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:05:55.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:05:57.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:05:59.614] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:06:01.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:06:03.973] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:06:06.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:06:08.520] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:06:21.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:06:24.906] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:06:29.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:06:33.052] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:06:36.732] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:06:40.998] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:06:44.400] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:06:47.520] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:06:59.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:07:12.262] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:07:24.650] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:07:36.002] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:07:49.382] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:08:01.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:08:14.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:08:25.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:08:28.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:08:40.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:08:53.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:09:05.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:09:18.085] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:09:30.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:09:42.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:09:54.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:09:56.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:09:59.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:10:04.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:10:06.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:10:08.772] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:10:11.045] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:10:13.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:10:15.592] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:10:17.865] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:10:20.140] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:10:22.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:10:24.687] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:10:26.967] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:10:29.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:10:31.516] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:10:34.174] <TB0>     INFO: TBM Phase Settings: 252
[13:10:34.174] <TB0>     INFO: 400MHz Phase: 7
[13:10:34.174] <TB0>     INFO: 160MHz Phase: 7
[13:10:34.174] <TB0>     INFO: Functional Phase Area: 4
[13:10:34.176] <TB0>     INFO: Test took 540444 ms.
[13:10:34.177] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:10:34.177] <TB0>     INFO:    ----------------------------------------------------------------------
[13:10:34.177] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:10:34.177] <TB0>     INFO:    ----------------------------------------------------------------------
[13:10:34.177] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:10:36.635] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:10:39.472] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:10:42.496] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:10:44.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:10:47.043] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:10:50.067] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:10:53.279] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:10:57.431] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:10:59.515] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:11:01.034] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:11:02.554] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:11:04.073] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:11:05.593] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:11:07.112] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:11:08.634] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:11:13.914] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:11:16.562] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:11:18.835] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:11:21.108] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:11:23.382] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:11:25.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:11:27.930] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:11:30.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:11:34.544] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:11:36.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:11:39.090] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:11:41.363] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:11:43.638] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:11:45.911] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:11:48.184] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:11:50.458] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:11:54.611] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:11:57.258] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:11:59.531] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:12:01.805] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:12:04.081] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:12:06.355] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:12:08.628] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:12:10.903] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:12:14.308] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:12:17.519] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:12:19.792] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:12:22.068] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:12:24.341] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:12:26.614] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:12:28.887] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:12:31.163] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:12:34.750] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:12:37.397] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:12:38.917] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:12:40.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:12:41.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:12:43.477] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:12:44.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:12:46.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:12:50.295] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:12:53.318] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:12:54.838] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:12:56.358] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:12:57.879] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:12:59.400] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:13:00.919] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:13:02.439] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:13:06.788] <TB0>     INFO: ROC Delay Settings: 219
[13:13:06.788] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:13:06.788] <TB0>     INFO: ROC Port 0 Delay: 3
[13:13:06.788] <TB0>     INFO: ROC Port 1 Delay: 3
[13:13:06.788] <TB0>     INFO: Functional ROC Area: 4
[13:13:06.791] <TB0>     INFO: Test took 152614 ms.
[13:13:06.791] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:13:06.791] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:06.791] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:13:06.791] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:07.931] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4038 4038 4038 4038 4038 4038 4038 4039 e062 c000 a101 8000 4039 4039 4039 4039 4039 4039 4039 4039 e062 c000 
[13:13:07.931] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4038 4038 4039 4038 4038 4038 4038 403b e022 c000 a102 8040 4039 4039 4039 4039 4039 4038 4039 4039 e022 c000 
[13:13:07.931] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4039 4039 403b 4039 4039 4039 4039 4038 e022 c000 a103 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 
[13:13:07.931] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:13:22.026] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:22.026] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:13:36.285] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:36.285] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:13:50.427] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:50.427] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:14:04.568] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:04.568] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:14:18.727] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:18.727] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:14:32.896] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:32.896] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:14:46.896] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:46.896] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:15:01.098] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:01.098] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:15:15.086] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:15.087] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:15:29.249] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:29.629] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:29.641] <TB0>     INFO: Decoding statistics:
[13:15:29.641] <TB0>     INFO:   General information:
[13:15:29.641] <TB0>     INFO: 	 16bit words read:         240000000
[13:15:29.641] <TB0>     INFO: 	 valid events total:       20000000
[13:15:29.641] <TB0>     INFO: 	 empty events:             20000000
[13:15:29.641] <TB0>     INFO: 	 valid events with pixels: 0
[13:15:29.642] <TB0>     INFO: 	 valid pixel hits:         0
[13:15:29.642] <TB0>     INFO:   Event errors: 	           0
[13:15:29.642] <TB0>     INFO: 	 start marker:             0
[13:15:29.642] <TB0>     INFO: 	 stop marker:              0
[13:15:29.642] <TB0>     INFO: 	 overflow:                 0
[13:15:29.642] <TB0>     INFO: 	 invalid 5bit words:       0
[13:15:29.642] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:15:29.642] <TB0>     INFO:   TBM errors: 		           0
[13:15:29.642] <TB0>     INFO: 	 flawed TBM headers:       0
[13:15:29.642] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:15:29.642] <TB0>     INFO: 	 event ID mismatches:      0
[13:15:29.642] <TB0>     INFO:   ROC errors: 		           0
[13:15:29.642] <TB0>     INFO: 	 missing ROC header(s):    0
[13:15:29.642] <TB0>     INFO: 	 misplaced readback start: 0
[13:15:29.642] <TB0>     INFO:   Pixel decoding errors:	   0
[13:15:29.642] <TB0>     INFO: 	 pixel data incomplete:    0
[13:15:29.642] <TB0>     INFO: 	 pixel address:            0
[13:15:29.642] <TB0>     INFO: 	 pulse height fill bit:    0
[13:15:29.642] <TB0>     INFO: 	 buffer corruption:        0
[13:15:29.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:29.642] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:15:29.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:29.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:29.642] <TB0>     INFO:    Read back bit status: 1
[13:15:29.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:29.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:29.642] <TB0>     INFO:    Timings are good!
[13:15:29.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:29.642] <TB0>     INFO: Test took 142851 ms.
[13:15:29.642] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:15:29.642] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:15:29.642] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:15:29.642] <TB0>     INFO: PixTestTiming::doTest took 835914 ms.
[13:15:29.642] <TB0>     INFO: PixTestTiming::doTest() done
[13:15:29.642] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:15:29.642] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:15:29.643] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:15:29.643] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:15:29.643] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:15:29.643] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:15:29.643] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:15:29.994] <TB0>     INFO: ######################################################################
[13:15:29.994] <TB0>     INFO: PixTestAlive::doTest()
[13:15:29.994] <TB0>     INFO: ######################################################################
[13:15:29.998] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:29.998] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:15:29.998] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:29.000] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:15:30.346] <TB0>     INFO: Expecting 41600 events.
[13:15:34.448] <TB0>     INFO: 41600 events read in total (3387ms).
[13:15:34.449] <TB0>     INFO: Test took 4449ms.
[13:15:34.457] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:34.457] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:15:34.457] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:15:34.834] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:15:34.834] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:15:34.834] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:15:34.837] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:34.837] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:15:34.837] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:34.838] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:15:35.185] <TB0>     INFO: Expecting 41600 events.
[13:15:38.173] <TB0>     INFO: 41600 events read in total (2273ms).
[13:15:38.173] <TB0>     INFO: Test took 3335ms.
[13:15:38.174] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:38.174] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:15:38.174] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:15:38.174] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:15:38.580] <TB0>     INFO: PixTestAlive::maskTest() done
[13:15:38.580] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:15:38.583] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:38.583] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:15:38.583] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:38.584] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:15:38.930] <TB0>     INFO: Expecting 41600 events.
[13:15:43.009] <TB0>     INFO: 41600 events read in total (3364ms).
[13:15:43.010] <TB0>     INFO: Test took 4426ms.
[13:15:43.018] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:43.018] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:15:43.018] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:15:43.396] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:15:43.396] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:15:43.396] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:15:43.396] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:15:43.404] <TB0>     INFO: ######################################################################
[13:15:43.404] <TB0>     INFO: PixTestTrim::doTest()
[13:15:43.405] <TB0>     INFO: ######################################################################
[13:15:43.407] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:43.407] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:15:43.407] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:43.486] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:15:43.486] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:15:43.510] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:15:43.510] <TB0>     INFO:     run 1 of 1
[13:15:43.510] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:15:43.854] <TB0>     INFO: Expecting 5025280 events.
[13:16:28.923] <TB0>     INFO: 1408464 events read in total (44354ms).
[13:17:12.830] <TB0>     INFO: 2803312 events read in total (88261ms).
[13:17:57.167] <TB0>     INFO: 4209488 events read in total (132599ms).
[13:18:22.920] <TB0>     INFO: 5025280 events read in total (158351ms).
[13:18:22.959] <TB0>     INFO: Test took 159449ms.
[13:18:23.015] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:23.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:18:24.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:18:25.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:18:27.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:18:28.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:18:29.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:18:31.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:18:32.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:18:33.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:18:35.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:18:36.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:18:37.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:18:39.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:18:40.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:18:41.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:18:42.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:18:44.343] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234008576
[13:18:44.347] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4927 minThrLimit = 95.4556 minThrNLimit = 118.185 -> result = 95.4927 -> 95
[13:18:44.348] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8133 minThrLimit = 90.7829 minThrNLimit = 113.128 -> result = 90.8133 -> 90
[13:18:44.349] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1483 minThrLimit = 96.1099 minThrNLimit = 118.519 -> result = 96.1483 -> 96
[13:18:44.349] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9601 minThrLimit = 90.9517 minThrNLimit = 115.493 -> result = 90.9601 -> 90
[13:18:44.350] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0343 minThrLimit = 91.0321 minThrNLimit = 113.056 -> result = 91.0343 -> 91
[13:18:44.350] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1042 minThrLimit = 93.0901 minThrNLimit = 121.117 -> result = 93.1042 -> 93
[13:18:44.351] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.811 minThrLimit = 99.7747 minThrNLimit = 119.366 -> result = 99.811 -> 99
[13:18:44.351] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4254 minThrLimit = 98.3071 minThrNLimit = 118.284 -> result = 98.4254 -> 98
[13:18:44.351] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.596 minThrLimit = 91.5131 minThrNLimit = 113.126 -> result = 91.596 -> 91
[13:18:44.352] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6823 minThrLimit = 96.6715 minThrNLimit = 118.048 -> result = 96.6823 -> 96
[13:18:44.352] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.531 minThrLimit = 101.497 minThrNLimit = 125.436 -> result = 101.531 -> 101
[13:18:44.353] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8376 minThrLimit = 91.8363 minThrNLimit = 108.873 -> result = 91.8376 -> 91
[13:18:44.353] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3323 minThrLimit = 87.2839 minThrNLimit = 102.845 -> result = 87.3323 -> 87
[13:18:44.353] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5014 minThrLimit = 86.4702 minThrNLimit = 105.951 -> result = 86.5014 -> 86
[13:18:44.354] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8349 minThrLimit = 84.8193 minThrNLimit = 102.503 -> result = 84.8349 -> 84
[13:18:44.354] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4756 minThrLimit = 98.4698 minThrNLimit = 121.554 -> result = 98.4756 -> 98
[13:18:44.354] <TB0>     INFO: ROC 0 VthrComp = 95
[13:18:44.356] <TB0>     INFO: ROC 1 VthrComp = 90
[13:18:44.356] <TB0>     INFO: ROC 2 VthrComp = 96
[13:18:44.357] <TB0>     INFO: ROC 3 VthrComp = 90
[13:18:44.357] <TB0>     INFO: ROC 4 VthrComp = 91
[13:18:44.357] <TB0>     INFO: ROC 5 VthrComp = 93
[13:18:44.357] <TB0>     INFO: ROC 6 VthrComp = 99
[13:18:44.357] <TB0>     INFO: ROC 7 VthrComp = 98
[13:18:44.357] <TB0>     INFO: ROC 8 VthrComp = 91
[13:18:44.358] <TB0>     INFO: ROC 9 VthrComp = 96
[13:18:44.359] <TB0>     INFO: ROC 10 VthrComp = 101
[13:18:44.359] <TB0>     INFO: ROC 11 VthrComp = 91
[13:18:44.359] <TB0>     INFO: ROC 12 VthrComp = 87
[13:18:44.359] <TB0>     INFO: ROC 13 VthrComp = 86
[13:18:44.359] <TB0>     INFO: ROC 14 VthrComp = 84
[13:18:44.359] <TB0>     INFO: ROC 15 VthrComp = 98
[13:18:44.359] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:18:44.359] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:18:44.377] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:18:44.377] <TB0>     INFO:     run 1 of 1
[13:18:44.377] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:18:44.720] <TB0>     INFO: Expecting 5025280 events.
[13:19:20.172] <TB0>     INFO: 888992 events read in total (34737ms).
[13:19:55.445] <TB0>     INFO: 1775760 events read in total (70010ms).
[13:20:30.767] <TB0>     INFO: 2661008 events read in total (105333ms).
[13:21:05.183] <TB0>     INFO: 3536912 events read in total (139748ms).
[13:21:39.687] <TB0>     INFO: 4408576 events read in total (174253ms).
[13:22:04.806] <TB0>     INFO: 5025280 events read in total (199371ms).
[13:22:04.882] <TB0>     INFO: Test took 200506ms.
[13:22:05.067] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:05.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:22:06.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:22:08.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:22:10.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:22:11.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:22:13.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:22:14.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:22:16.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:22:17.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:22:19.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:22:21.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:22:22.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:22:24.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:22:25.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:22:27.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:22:28.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:22:30.540] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278327296
[13:22:30.543] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.6831 for pixel 2/3 mean/min/max = 45.6696/31.6361/59.7032
[13:22:30.544] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.673 for pixel 0/5 mean/min/max = 45.3725/33.9931/56.7518
[13:22:30.544] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.5733 for pixel 0/75 mean/min/max = 44.8191/31.8176/57.8206
[13:22:30.544] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.1498 for pixel 0/75 mean/min/max = 46.2701/34.2535/58.2867
[13:22:30.545] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.4096 for pixel 7/20 mean/min/max = 45.7469/33.0716/58.4223
[13:22:30.545] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.8088 for pixel 16/79 mean/min/max = 43.9683/32.8161/55.1205
[13:22:30.545] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.9703 for pixel 1/5 mean/min/max = 45.2251/32.225/58.2252
[13:22:30.546] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.8437 for pixel 9/11 mean/min/max = 46.8983/30.8895/62.9072
[13:22:30.546] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 62.2239 for pixel 0/71 mean/min/max = 47.0375/31.6038/62.4711
[13:22:30.546] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.4858 for pixel 0/6 mean/min/max = 44.8709/32.826/56.9158
[13:22:30.546] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.0682 for pixel 6/8 mean/min/max = 44.0195/31.8249/56.2141
[13:22:30.547] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 64.8305 for pixel 17/0 mean/min/max = 49.0786/32.9809/65.1763
[13:22:30.547] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 62.0203 for pixel 10/21 mean/min/max = 46.8242/31.5146/62.1338
[13:22:30.547] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.2247 for pixel 5/53 mean/min/max = 45.2896/32.3539/58.2253
[13:22:30.548] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2661 for pixel 20/18 mean/min/max = 44.2592/33.0716/55.4468
[13:22:30.548] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.1572 for pixel 51/72 mean/min/max = 43.2907/32.1237/54.4578
[13:22:30.548] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:30.682] <TB0>     INFO: Expecting 411648 events.
[13:22:38.380] <TB0>     INFO: 411648 events read in total (6983ms).
[13:22:38.386] <TB0>     INFO: Expecting 411648 events.
[13:22:46.013] <TB0>     INFO: 411648 events read in total (6961ms).
[13:22:46.021] <TB0>     INFO: Expecting 411648 events.
[13:22:53.573] <TB0>     INFO: 411648 events read in total (6890ms).
[13:22:53.583] <TB0>     INFO: Expecting 411648 events.
[13:23:01.232] <TB0>     INFO: 411648 events read in total (6982ms).
[13:23:01.245] <TB0>     INFO: Expecting 411648 events.
[13:23:08.977] <TB0>     INFO: 411648 events read in total (7071ms).
[13:23:08.992] <TB0>     INFO: Expecting 411648 events.
[13:23:16.621] <TB0>     INFO: 411648 events read in total (6975ms).
[13:23:16.638] <TB0>     INFO: Expecting 411648 events.
[13:23:24.248] <TB0>     INFO: 411648 events read in total (6956ms).
[13:23:24.271] <TB0>     INFO: Expecting 411648 events.
[13:23:31.847] <TB0>     INFO: 411648 events read in total (6928ms).
[13:23:31.870] <TB0>     INFO: Expecting 411648 events.
[13:23:39.532] <TB0>     INFO: 411648 events read in total (7016ms).
[13:23:39.556] <TB0>     INFO: Expecting 411648 events.
[13:23:47.111] <TB0>     INFO: 411648 events read in total (6900ms).
[13:23:47.138] <TB0>     INFO: Expecting 411648 events.
[13:23:54.779] <TB0>     INFO: 411648 events read in total (6994ms).
[13:23:54.810] <TB0>     INFO: Expecting 411648 events.
[13:24:02.444] <TB0>     INFO: 411648 events read in total (6992ms).
[13:24:02.476] <TB0>     INFO: Expecting 411648 events.
[13:24:10.090] <TB0>     INFO: 411648 events read in total (6979ms).
[13:24:10.124] <TB0>     INFO: Expecting 411648 events.
[13:24:17.840] <TB0>     INFO: 411648 events read in total (7070ms).
[13:24:17.876] <TB0>     INFO: Expecting 411648 events.
[13:24:25.451] <TB0>     INFO: 411648 events read in total (6936ms).
[13:24:25.490] <TB0>     INFO: Expecting 411648 events.
[13:24:33.036] <TB0>     INFO: 411648 events read in total (6912ms).
[13:24:33.077] <TB0>     INFO: Test took 122529ms.
[13:24:33.570] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2961 < 35 for itrim+1 = 103; old thr = 34.7862 ... break
[13:24:33.604] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2444 < 35 for itrim = 100; old thr = 34.0826 ... break
[13:24:33.632] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1625 < 35 for itrim = 90; old thr = 34.5198 ... break
[13:24:33.661] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3761 < 35 for itrim = 98; old thr = 34.0422 ... break
[13:24:33.693] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2653 < 35 for itrim = 107; old thr = 34.3369 ... break
[13:24:33.733] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0804 < 35 for itrim = 101; old thr = 33.0676 ... break
[13:24:33.766] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0799 < 35 for itrim = 101; old thr = 34.409 ... break
[13:24:33.800] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5925 < 35 for itrim+1 = 113; old thr = 34.9329 ... break
[13:24:33.820] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6574 < 35 for itrim+1 = 93; old thr = 34.49 ... break
[13:24:33.849] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3205 < 35 for itrim = 95; old thr = 34.5656 ... break
[13:24:33.886] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0309 < 35 for itrim = 102; old thr = 34.3443 ... break
[13:24:33.920] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6665 < 35 for itrim+1 = 126; old thr = 34.5736 ... break
[13:24:33.942] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8108 < 35 for itrim+1 = 97; old thr = 34.52 ... break
[13:24:33.974] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.524 < 35 for itrim+1 = 107; old thr = 34.7524 ... break
[13:24:33.004] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5992 < 35 for itrim+1 = 92; old thr = 34.4252 ... break
[13:24:34.037] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6229 < 35 for itrim = 86; old thr = 33.9091 ... break
[13:24:34.113] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:24:34.124] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:24:34.124] <TB0>     INFO:     run 1 of 1
[13:24:34.124] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:34.469] <TB0>     INFO: Expecting 5025280 events.
[13:25:09.505] <TB0>     INFO: 870952 events read in total (34321ms).
[13:25:44.483] <TB0>     INFO: 1740344 events read in total (69299ms).
[13:26:19.403] <TB0>     INFO: 2609232 events read in total (104219ms).
[13:26:54.096] <TB0>     INFO: 3468608 events read in total (138912ms).
[13:27:28.669] <TB0>     INFO: 4323288 events read in total (173485ms).
[13:27:57.256] <TB0>     INFO: 5025280 events read in total (202072ms).
[13:27:57.343] <TB0>     INFO: Test took 203219ms.
[13:27:57.538] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:57.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:59.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:01.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:02.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:04.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:05.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:07.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:08.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:10.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:11.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:13.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:14.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:16.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:17.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:19.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:20.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:22.465] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288698368
[13:28:22.467] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.500000 .. 255.000000
[13:28:22.542] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:28:22.552] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:22.552] <TB0>     INFO:     run 1 of 1
[13:28:22.552] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:22.902] <TB0>     INFO: Expecting 8419840 events.
[13:28:57.184] <TB0>     INFO: 822128 events read in total (33567ms).
[13:29:31.160] <TB0>     INFO: 1644312 events read in total (67543ms).
[13:30:04.385] <TB0>     INFO: 2466520 events read in total (100768ms).
[13:30:38.410] <TB0>     INFO: 3288536 events read in total (134793ms).
[13:31:12.597] <TB0>     INFO: 4111200 events read in total (168980ms).
[13:31:46.677] <TB0>     INFO: 4932976 events read in total (203060ms).
[13:32:19.407] <TB0>     INFO: 5753520 events read in total (235790ms).
[13:32:53.250] <TB0>     INFO: 6573272 events read in total (269633ms).
[13:33:25.865] <TB0>     INFO: 7392368 events read in total (302248ms).
[13:33:59.796] <TB0>     INFO: 8211352 events read in total (336179ms).
[13:34:08.665] <TB0>     INFO: 8419840 events read in total (345048ms).
[13:34:08.772] <TB0>     INFO: Test took 346220ms.
[13:34:09.098] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:09.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:11.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:13.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:15.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:17.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:19.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:20.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:22.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:24.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:26.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:28.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:30.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:32.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:34.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:36.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:38.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:39.930] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368132096
[13:34:40.012] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 12.898306 .. 57.534044
[13:34:40.087] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 2 .. 67 (-1/-1) hits flags = 528 (plus default)
[13:34:40.097] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:40.097] <TB0>     INFO:     run 1 of 1
[13:34:40.098] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:40.441] <TB0>     INFO: Expecting 2196480 events.
[13:35:20.200] <TB0>     INFO: 1077824 events read in total (39035ms).
[13:35:59.196] <TB0>     INFO: 2154224 events read in total (78031ms).
[13:36:01.112] <TB0>     INFO: 2196480 events read in total (79948ms).
[13:36:01.130] <TB0>     INFO: Test took 81032ms.
[13:36:01.180] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:01.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:02.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:03.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:04.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:05.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:06.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:07.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:08.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:09.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:10.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:11.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:13.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:14.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:15.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:16.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:17.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:18.306] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287203328
[13:36:18.387] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 17.573310 .. 49.655509
[13:36:18.463] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 7 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:36:18.474] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:18.474] <TB0>     INFO:     run 1 of 1
[13:36:18.475] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:18.816] <TB0>     INFO: Expecting 1763840 events.
[13:36:58.239] <TB0>     INFO: 1107896 events read in total (38708ms).
[13:37:21.714] <TB0>     INFO: 1763840 events read in total (62183ms).
[13:37:21.738] <TB0>     INFO: Test took 63264ms.
[13:37:21.781] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:21.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:22.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:23.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:24.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:25.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:27.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:28.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:29.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:30.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:31.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:32.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:33.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:34.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:35.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:36.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:37.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:38.359] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290082816
[13:37:38.441] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 19.522606 .. 48.617100
[13:37:38.517] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 9 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:37:38.528] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:38.528] <TB0>     INFO:     run 1 of 1
[13:37:38.528] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:38.870] <TB0>     INFO: Expecting 1664000 events.
[13:38:19.043] <TB0>     INFO: 1101592 events read in total (39458ms).
[13:38:39.725] <TB0>     INFO: 1664000 events read in total (60141ms).
[13:38:39.744] <TB0>     INFO: Test took 61216ms.
[13:38:39.783] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:39.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:40.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:41.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:42.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:43.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:44.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:45.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:46.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:47.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:48.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:49.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:50.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:51.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:52.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:53.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:54.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:55.767] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283901952
[13:38:55.849] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:38:55.850] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:38:55.860] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:55.860] <TB0>     INFO:     run 1 of 1
[13:38:55.860] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:56.202] <TB0>     INFO: Expecting 1364480 events.
[13:39:34.722] <TB0>     INFO: 1075400 events read in total (37805ms).
[13:39:45.728] <TB0>     INFO: 1364480 events read in total (48811ms).
[13:39:45.743] <TB0>     INFO: Test took 49883ms.
[13:39:45.777] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:45.852] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:46.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:47.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:48.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:49.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:50.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:51.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:52.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:53.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:54.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:55.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:56.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:57.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:58.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:59.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:00.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:01.807] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261808128
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C0.dat
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C1.dat
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C2.dat
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C3.dat
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C4.dat
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C5.dat
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C6.dat
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C7.dat
[13:40:01.847] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C8.dat
[13:40:01.848] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C9.dat
[13:40:01.848] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C10.dat
[13:40:01.848] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C11.dat
[13:40:01.848] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C12.dat
[13:40:01.848] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C13.dat
[13:40:01.848] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C14.dat
[13:40:01.848] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C15.dat
[13:40:01.848] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C0.dat
[13:40:01.856] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C1.dat
[13:40:01.863] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C2.dat
[13:40:01.870] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C3.dat
[13:40:01.877] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C4.dat
[13:40:01.884] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C5.dat
[13:40:01.891] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C6.dat
[13:40:01.898] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C7.dat
[13:40:01.904] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C8.dat
[13:40:01.911] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C9.dat
[13:40:01.918] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C10.dat
[13:40:01.925] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C11.dat
[13:40:01.932] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C12.dat
[13:40:01.938] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C13.dat
[13:40:01.945] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C14.dat
[13:40:01.952] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C15.dat
[13:40:01.959] <TB0>     INFO: PixTestTrim::trimTest() done
[13:40:01.959] <TB0>     INFO: vtrim:     103 100  90  98 107 101 101 113  93  95 102 126  97 107  92  86 
[13:40:01.959] <TB0>     INFO: vthrcomp:   95  90  96  90  91  93  99  98  91  96 101  91  87  86  84  98 
[13:40:01.959] <TB0>     INFO: vcal mean:  34.97  34.95  34.91  34.96  34.92  34.95  34.97  34.96  35.02  34.93  34.97  34.96  34.88  34.95  34.95  34.94 
[13:40:01.959] <TB0>     INFO: vcal RMS:    0.84   0.77   0.85   0.78   0.84   0.76   0.84   1.09   0.94   0.84   0.91   0.92   0.91   0.87   0.81   0.81 
[13:40:01.959] <TB0>     INFO: bits mean:   9.39   9.46   9.30   8.78   9.44   9.85   9.60   9.84   8.21   9.23  10.33   9.10   9.42   9.88  10.16  10.04 
[13:40:01.959] <TB0>     INFO: bits RMS:    2.82   2.46   2.92   2.67   2.57   2.48   2.68   2.50   3.04   2.79   2.46   2.54   2.66   2.56   2.36   2.58 
[13:40:01.971] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:01.971] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:40:01.971] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:01.973] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:40:01.973] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:40:01.985] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:40:01.985] <TB0>     INFO:     run 1 of 1
[13:40:01.985] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:02.329] <TB0>     INFO: Expecting 4160000 events.
[13:40:48.263] <TB0>     INFO: 1158105 events read in total (45219ms).
[13:41:34.273] <TB0>     INFO: 2302195 events read in total (91229ms).
[13:42:20.342] <TB0>     INFO: 3431885 events read in total (137299ms).
[13:42:50.162] <TB0>     INFO: 4160000 events read in total (167118ms).
[13:42:50.231] <TB0>     INFO: Test took 168247ms.
[13:42:50.362] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:50.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:52.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:54.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:56.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:58.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:59.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:01.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:03.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:05.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:07.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:09.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:11.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:12.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:14.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:16.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:18.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:20.375] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252768256
[13:43:20.376] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:43:20.450] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:43:20.450] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 198 (-1/-1) hits flags = 528 (plus default)
[13:43:20.462] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:43:20.462] <TB0>     INFO:     run 1 of 1
[13:43:20.462] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:20.805] <TB0>     INFO: Expecting 4139200 events.
[13:44:05.617] <TB0>     INFO: 1116080 events read in total (44097ms).
[13:44:51.279] <TB0>     INFO: 2219590 events read in total (89759ms).
[13:45:36.719] <TB0>     INFO: 3311015 events read in total (135199ms).
[13:46:10.907] <TB0>     INFO: 4139200 events read in total (169387ms).
[13:46:10.975] <TB0>     INFO: Test took 170513ms.
[13:46:11.119] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:11.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:13.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:15.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:17.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:19.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:20.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:22.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:24.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:26.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:28.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:30.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:32.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:34.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:36.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:38.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:40.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:41.976] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256438272
[13:46:41.977] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:46:42.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:46:42.051] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 190 (-1/-1) hits flags = 528 (plus default)
[13:46:42.061] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:46:42.062] <TB0>     INFO:     run 1 of 1
[13:46:42.062] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:42.409] <TB0>     INFO: Expecting 3972800 events.
[13:47:29.130] <TB0>     INFO: 1137170 events read in total (46006ms).
[13:48:13.657] <TB0>     INFO: 2261360 events read in total (90534ms).
[13:48:59.189] <TB0>     INFO: 3372400 events read in total (136066ms).
[13:49:24.061] <TB0>     INFO: 3972800 events read in total (160937ms).
[13:49:24.131] <TB0>     INFO: Test took 162069ms.
[13:49:24.263] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:24.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:26.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:28.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:29.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:31.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:33.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:35.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:37.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:39.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:41.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:42.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:44.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:46.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:48.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:50.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:51.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:53.822] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316256256
[13:49:53.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:49:53.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:49:53.896] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 191 (-1/-1) hits flags = 528 (plus default)
[13:49:53.907] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:49:53.907] <TB0>     INFO:     run 1 of 1
[13:49:53.907] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:54.253] <TB0>     INFO: Expecting 3993600 events.
[13:50:40.883] <TB0>     INFO: 1134765 events read in total (45915ms).
[13:51:26.004] <TB0>     INFO: 2255730 events read in total (92036ms).
[13:52:11.472] <TB0>     INFO: 3362855 events read in total (136505ms).
[13:52:37.421] <TB0>     INFO: 3993600 events read in total (162453ms).
[13:52:37.491] <TB0>     INFO: Test took 163584ms.
[13:52:37.623] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:37.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:39.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:41.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:43.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:45.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:47.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:48.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:50.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:52.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:54.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:56.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:58.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:59.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:01.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:03.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:05.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:07.288] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302739456
[13:53:07.289] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:53:07.364] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:53:07.364] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[13:53:07.376] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:07.376] <TB0>     INFO:     run 1 of 1
[13:53:07.376] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:07.724] <TB0>     INFO: Expecting 3910400 events.
[13:53:54.767] <TB0>     INFO: 1146220 events read in total (46328ms).
[13:54:40.735] <TB0>     INFO: 2276770 events read in total (92296ms).
[13:55:26.589] <TB0>     INFO: 3395710 events read in total (138150ms).
[13:55:47.758] <TB0>     INFO: 3910400 events read in total (159319ms).
[13:55:47.824] <TB0>     INFO: Test took 160448ms.
[13:55:47.955] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:48.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:50.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:51.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:53.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:55.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:57.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:59.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:01.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:02.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:04.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:06.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:08.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:10.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:12.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:13.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:15.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:17.599] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273088512
[13:56:17.600] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.03921, thr difference RMS: 1.80328
[13:56:17.601] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.01807, thr difference RMS: 1.43686
[13:56:17.601] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.3579, thr difference RMS: 1.67906
[13:56:17.601] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.82672, thr difference RMS: 1.49585
[13:56:17.601] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.46372, thr difference RMS: 1.57384
[13:56:17.601] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.53805, thr difference RMS: 1.42162
[13:56:17.602] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.4576, thr difference RMS: 1.28988
[13:56:17.602] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.0645, thr difference RMS: 1.4324
[13:56:17.602] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.59552, thr difference RMS: 1.60891
[13:56:17.602] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.15371, thr difference RMS: 1.78175
[13:56:17.602] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.32174, thr difference RMS: 1.83611
[13:56:17.603] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.72081, thr difference RMS: 1.39869
[13:56:17.603] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.2684, thr difference RMS: 1.6196
[13:56:17.603] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.64669, thr difference RMS: 1.57231
[13:56:17.603] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.77778, thr difference RMS: 1.32384
[13:56:17.603] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.21311, thr difference RMS: 1.65902
[13:56:17.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.0682, thr difference RMS: 1.81522
[13:56:17.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.00728, thr difference RMS: 1.36155
[13:56:17.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.38105, thr difference RMS: 1.68525
[13:56:17.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.9144, thr difference RMS: 1.53888
[13:56:17.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.41349, thr difference RMS: 1.57551
[13:56:17.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.6333, thr difference RMS: 1.42285
[13:56:17.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.3676, thr difference RMS: 1.27756
[13:56:17.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.0479, thr difference RMS: 1.43018
[13:56:17.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.64845, thr difference RMS: 1.61104
[13:56:17.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.09768, thr difference RMS: 1.78576
[13:56:17.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.43517, thr difference RMS: 1.81848
[13:56:17.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.77193, thr difference RMS: 1.40125
[13:56:17.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.2729, thr difference RMS: 1.57513
[13:56:17.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.67406, thr difference RMS: 1.57061
[13:56:17.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.82532, thr difference RMS: 1.32793
[13:56:17.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.26823, thr difference RMS: 1.66442
[13:56:17.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.11514, thr difference RMS: 1.78439
[13:56:17.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.0613, thr difference RMS: 1.36385
[13:56:17.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.41186, thr difference RMS: 1.63715
[13:56:17.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.98994, thr difference RMS: 1.49827
[13:56:17.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.51334, thr difference RMS: 1.54402
[13:56:17.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.74333, thr difference RMS: 1.41948
[13:56:17.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.4095, thr difference RMS: 1.26175
[13:56:17.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.1995, thr difference RMS: 1.4239
[13:56:17.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.78631, thr difference RMS: 1.63882
[13:56:17.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.07652, thr difference RMS: 1.76111
[13:56:17.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.54439, thr difference RMS: 1.82874
[13:56:17.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.81687, thr difference RMS: 1.37833
[13:56:17.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.3193, thr difference RMS: 1.55014
[13:56:17.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.70837, thr difference RMS: 1.6037
[13:56:17.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.90582, thr difference RMS: 1.28545
[13:56:17.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.26987, thr difference RMS: 1.65817
[13:56:17.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.17994, thr difference RMS: 1.85072
[13:56:17.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.31393, thr difference RMS: 1.35288
[13:56:17.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.48513, thr difference RMS: 1.69262
[13:56:17.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.09648, thr difference RMS: 1.46615
[13:56:17.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.57982, thr difference RMS: 1.54404
[13:56:17.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.88348, thr difference RMS: 1.40353
[13:56:17.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.4409, thr difference RMS: 1.27528
[13:56:17.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.3799, thr difference RMS: 1.43967
[13:56:17.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.86578, thr difference RMS: 1.61014
[13:56:17.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.00399, thr difference RMS: 1.77028
[13:56:17.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.70899, thr difference RMS: 1.8456
[13:56:17.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.79214, thr difference RMS: 1.41213
[13:56:17.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.3661, thr difference RMS: 1.61229
[13:56:17.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.66791, thr difference RMS: 1.54283
[13:56:17.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.049, thr difference RMS: 1.30346
[13:56:17.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.37825, thr difference RMS: 1.65473
[13:56:17.724] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:56:17.728] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2434 seconds
[13:56:17.733] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:56:18.444] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:56:18.444] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:56:18.448] <TB0>     INFO: ######################################################################
[13:56:18.448] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:56:18.448] <TB0>     INFO: ######################################################################
[13:56:18.449] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:18.449] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:56:18.449] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:18.449] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:56:18.462] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:56:18.463] <TB0>     INFO:     run 1 of 1
[13:56:18.463] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:18.805] <TB0>     INFO: Expecting 59072000 events.
[13:56:47.122] <TB0>     INFO: 1073000 events read in total (27602ms).
[13:57:15.349] <TB0>     INFO: 2141400 events read in total (55829ms).
[13:57:43.693] <TB0>     INFO: 3211600 events read in total (84173ms).
[13:58:12.190] <TB0>     INFO: 4283400 events read in total (112670ms).
[13:58:40.480] <TB0>     INFO: 5351800 events read in total (140960ms).
[13:59:08.835] <TB0>     INFO: 6422200 events read in total (169315ms).
[13:59:37.213] <TB0>     INFO: 7492400 events read in total (197693ms).
[14:00:05.475] <TB0>     INFO: 8561600 events read in total (225955ms).
[14:00:33.785] <TB0>     INFO: 9634200 events read in total (254265ms).
[14:01:01.238] <TB0>     INFO: 10703200 events read in total (281718ms).
[14:01:29.686] <TB0>     INFO: 11771200 events read in total (310167ms).
[14:01:58.213] <TB0>     INFO: 12842600 events read in total (338693ms).
[14:02:26.695] <TB0>     INFO: 13912800 events read in total (367175ms).
[14:02:55.055] <TB0>     INFO: 14983800 events read in total (395536ms).
[14:03:23.453] <TB0>     INFO: 16054800 events read in total (423933ms).
[14:03:51.911] <TB0>     INFO: 17122400 events read in total (452391ms).
[14:04:20.283] <TB0>     INFO: 18190800 events read in total (480763ms).
[14:04:48.787] <TB0>     INFO: 19263200 events read in total (509267ms).
[14:05:17.127] <TB0>     INFO: 20332200 events read in total (537607ms).
[14:05:45.400] <TB0>     INFO: 21402000 events read in total (565880ms).
[14:06:13.765] <TB0>     INFO: 22472400 events read in total (594245ms).
[14:06:42.077] <TB0>     INFO: 23540400 events read in total (622557ms).
[14:07:10.458] <TB0>     INFO: 24609400 events read in total (650938ms).
[14:07:38.841] <TB0>     INFO: 25682000 events read in total (679321ms).
[14:08:07.267] <TB0>     INFO: 26750800 events read in total (707747ms).
[14:08:35.732] <TB0>     INFO: 27820800 events read in total (736212ms).
[14:09:04.085] <TB0>     INFO: 28891400 events read in total (764565ms).
[14:09:32.522] <TB0>     INFO: 29960200 events read in total (793002ms).
[14:10:00.941] <TB0>     INFO: 31031400 events read in total (821421ms).
[14:10:29.276] <TB0>     INFO: 32101800 events read in total (849756ms).
[14:10:57.641] <TB0>     INFO: 33169400 events read in total (878121ms).
[14:11:26.059] <TB0>     INFO: 34238400 events read in total (906539ms).
[14:11:54.471] <TB0>     INFO: 35309400 events read in total (934951ms).
[14:12:22.870] <TB0>     INFO: 36378200 events read in total (963350ms).
[14:12:51.376] <TB0>     INFO: 37448200 events read in total (991856ms).
[14:13:18.684] <TB0>     INFO: 38518800 events read in total (1019164ms).
[14:13:47.172] <TB0>     INFO: 39587000 events read in total (1047652ms).
[14:14:15.622] <TB0>     INFO: 40656400 events read in total (1076102ms).
[14:14:44.149] <TB0>     INFO: 41728200 events read in total (1104629ms).
[14:15:12.535] <TB0>     INFO: 42796600 events read in total (1133015ms).
[14:15:41.014] <TB0>     INFO: 43866200 events read in total (1161494ms).
[14:16:09.502] <TB0>     INFO: 44936800 events read in total (1189982ms).
[14:16:38.039] <TB0>     INFO: 46005200 events read in total (1218519ms).
[14:17:06.510] <TB0>     INFO: 47075000 events read in total (1246990ms).
[14:17:34.924] <TB0>     INFO: 48146200 events read in total (1275404ms).
[14:18:03.314] <TB0>     INFO: 49213800 events read in total (1303794ms).
[14:18:31.723] <TB0>     INFO: 50280800 events read in total (1332203ms).
[14:19:00.270] <TB0>     INFO: 51350000 events read in total (1360750ms).
[14:19:28.813] <TB0>     INFO: 52420800 events read in total (1389293ms).
[14:19:57.339] <TB0>     INFO: 53489200 events read in total (1417819ms).
[14:20:25.815] <TB0>     INFO: 54556400 events read in total (1446295ms).
[14:20:54.405] <TB0>     INFO: 55626800 events read in total (1474885ms).
[14:21:22.959] <TB0>     INFO: 56695400 events read in total (1503439ms).
[14:21:51.521] <TB0>     INFO: 57763400 events read in total (1532001ms).
[14:22:20.045] <TB0>     INFO: 58833800 events read in total (1560525ms).
[14:22:26.685] <TB0>     INFO: 59072000 events read in total (1567165ms).
[14:22:26.704] <TB0>     INFO: Test took 1568241ms.
[14:22:26.761] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:26.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:26.896] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:28.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:28.050] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:29.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:29.203] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:30.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:30.349] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:31.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:31.511] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:32.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:32.659] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:33.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:33.846] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:35.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:35.007] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:36.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:36.188] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:37.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:37.365] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:38.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:38.511] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:39.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:39.670] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:40.852] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:40.852] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:42.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:42.016] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:43.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:43.177] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:44.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:44.340] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:45.516] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494850048
[14:22:45.550] <TB0>     INFO: PixTestScurves::scurves() done 
[14:22:45.550] <TB0>     INFO: Vcal mean:  35.09  35.16  35.10  35.08  35.06  35.01  35.10  35.02  35.14  35.15  35.06  35.10  35.11  35.10  35.10  35.04 
[14:22:45.550] <TB0>     INFO: Vcal RMS:    0.70   0.64   0.70   0.66   0.73   0.64   0.70   1.01   0.84   0.68   0.77   0.83   0.78   0.76   0.69   0.67 
[14:22:45.550] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:22:45.625] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:22:45.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:22:45.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:22:45.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:22:45.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:22:45.625] <TB0>     INFO: ######################################################################
[14:22:45.625] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:22:45.625] <TB0>     INFO: ######################################################################
[14:22:45.631] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:45.974] <TB0>     INFO: Expecting 41600 events.
[14:22:50.071] <TB0>     INFO: 41600 events read in total (3362ms).
[14:22:50.072] <TB0>     INFO: Test took 4441ms.
[14:22:50.080] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:50.080] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:22:50.080] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:22:50.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 34, 78] has eff 0/10
[14:22:50.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 34, 78]
[14:22:50.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:22:50.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:22:50.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:22:50.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:22:50.428] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:22:50.777] <TB0>     INFO: Expecting 41600 events.
[14:22:54.926] <TB0>     INFO: 41600 events read in total (3434ms).
[14:22:54.928] <TB0>     INFO: Test took 4500ms.
[14:22:54.936] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:54.936] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:22:54.936] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.14
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.444
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 191
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.681
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 187
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.13
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 178
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.888
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 186
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.071
[14:22:54.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.88
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 195
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.859
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 167
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.477
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.543
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.19
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.455
[14:22:54.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.45
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 197
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.384
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.38
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.447
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 198
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:22:54.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:22:55.023] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:22:55.365] <TB0>     INFO: Expecting 41600 events.
[14:22:59.507] <TB0>     INFO: 41600 events read in total (3426ms).
[14:22:59.508] <TB0>     INFO: Test took 4485ms.
[14:22:59.515] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:59.516] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:22:59.516] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:22:59.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:22:59.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 0
[14:22:59.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.0354
[14:22:59.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 57
[14:22:59.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.5855
[14:22:59.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 93
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.948
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 87
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9842
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 70
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8435
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 78
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.8138
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 97
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.4844
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.3149
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 57
[14:22:59.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9092
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,44] phvalue 78
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7091
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 64
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.7052
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 83
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1341
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 76
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.6345
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 85
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.5269
[14:22:59.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 89
[14:22:59.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4823
[14:22:59.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,44] phvalue 84
[14:22:59.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.4738
[14:22:59.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 95
[14:22:59.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[14:22:59.927] <TB0>     INFO: Expecting 2560 events.
[14:23:00.885] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:00.886] <TB0>     INFO: Test took 1362ms.
[14:23:00.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:00.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 1 1
[14:23:01.393] <TB0>     INFO: Expecting 2560 events.
[14:23:02.353] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:02.353] <TB0>     INFO: Test took 1467ms.
[14:23:02.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:02.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 2 2
[14:23:02.861] <TB0>     INFO: Expecting 2560 events.
[14:23:03.819] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:03.819] <TB0>     INFO: Test took 1465ms.
[14:23:03.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:03.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 3 3
[14:23:04.326] <TB0>     INFO: Expecting 2560 events.
[14:23:05.286] <TB0>     INFO: 2560 events read in total (245ms).
[14:23:05.286] <TB0>     INFO: Test took 1467ms.
[14:23:05.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:05.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[14:23:05.793] <TB0>     INFO: Expecting 2560 events.
[14:23:06.750] <TB0>     INFO: 2560 events read in total (242ms).
[14:23:06.750] <TB0>     INFO: Test took 1464ms.
[14:23:06.751] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:06.751] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 5 5
[14:23:07.258] <TB0>     INFO: Expecting 2560 events.
[14:23:08.218] <TB0>     INFO: 2560 events read in total (245ms).
[14:23:08.219] <TB0>     INFO: Test took 1468ms.
[14:23:08.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:08.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:23:08.726] <TB0>     INFO: Expecting 2560 events.
[14:23:09.686] <TB0>     INFO: 2560 events read in total (245ms).
[14:23:09.686] <TB0>     INFO: Test took 1467ms.
[14:23:09.686] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:09.687] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 7 7
[14:23:10.194] <TB0>     INFO: Expecting 2560 events.
[14:23:11.154] <TB0>     INFO: 2560 events read in total (245ms).
[14:23:11.154] <TB0>     INFO: Test took 1467ms.
[14:23:11.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:11.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 44, 8 8
[14:23:11.662] <TB0>     INFO: Expecting 2560 events.
[14:23:12.620] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:12.621] <TB0>     INFO: Test took 1467ms.
[14:23:12.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:12.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[14:23:13.128] <TB0>     INFO: Expecting 2560 events.
[14:23:14.086] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:14.086] <TB0>     INFO: Test took 1465ms.
[14:23:14.086] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:14.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 10 10
[14:23:14.594] <TB0>     INFO: Expecting 2560 events.
[14:23:15.553] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:15.554] <TB0>     INFO: Test took 1467ms.
[14:23:15.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:15.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 11 11
[14:23:16.064] <TB0>     INFO: Expecting 2560 events.
[14:23:17.022] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:17.023] <TB0>     INFO: Test took 1469ms.
[14:23:17.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:17.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 12 12
[14:23:17.530] <TB0>     INFO: Expecting 2560 events.
[14:23:18.488] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:18.488] <TB0>     INFO: Test took 1463ms.
[14:23:18.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:18.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 13 13
[14:23:18.996] <TB0>     INFO: Expecting 2560 events.
[14:23:19.955] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:19.955] <TB0>     INFO: Test took 1467ms.
[14:23:19.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:19.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 44, 14 14
[14:23:20.463] <TB0>     INFO: Expecting 2560 events.
[14:23:21.420] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:21.421] <TB0>     INFO: Test took 1463ms.
[14:23:21.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:21.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 15 15
[14:23:21.929] <TB0>     INFO: Expecting 2560 events.
[14:23:22.887] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:22.887] <TB0>     INFO: Test took 1466ms.
[14:23:22.887] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:23:22.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:23:22.894] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:23.396] <TB0>     INFO: Expecting 655360 events.
[14:23:35.077] <TB0>     INFO: 655360 events read in total (10966ms).
[14:23:35.088] <TB0>     INFO: Expecting 655360 events.
[14:23:46.501] <TB0>     INFO: 655360 events read in total (10851ms).
[14:23:46.516] <TB0>     INFO: Expecting 655360 events.
[14:23:57.910] <TB0>     INFO: 655360 events read in total (10841ms).
[14:23:57.929] <TB0>     INFO: Expecting 655360 events.
[14:24:09.356] <TB0>     INFO: 655360 events read in total (10877ms).
[14:24:09.381] <TB0>     INFO: Expecting 655360 events.
[14:24:21.042] <TB0>     INFO: 655360 events read in total (11116ms).
[14:24:21.070] <TB0>     INFO: Expecting 655360 events.
[14:24:32.837] <TB0>     INFO: 655360 events read in total (11228ms).
[14:24:32.869] <TB0>     INFO: Expecting 655360 events.
[14:24:44.552] <TB0>     INFO: 655360 events read in total (11146ms).
[14:24:44.591] <TB0>     INFO: Expecting 655360 events.
[14:24:56.276] <TB0>     INFO: 655360 events read in total (11159ms).
[14:24:56.318] <TB0>     INFO: Expecting 655360 events.
[14:25:08.079] <TB0>     INFO: 655360 events read in total (11235ms).
[14:25:08.123] <TB0>     INFO: Expecting 655360 events.
[14:25:19.816] <TB0>     INFO: 655360 events read in total (11167ms).
[14:25:19.865] <TB0>     INFO: Expecting 655360 events.
[14:25:31.573] <TB0>     INFO: 655360 events read in total (11181ms).
[14:25:31.628] <TB0>     INFO: Expecting 655360 events.
[14:25:43.356] <TB0>     INFO: 655360 events read in total (11201ms).
[14:25:43.417] <TB0>     INFO: Expecting 655360 events.
[14:25:55.063] <TB0>     INFO: 655360 events read in total (11119ms).
[14:25:55.127] <TB0>     INFO: Expecting 655360 events.
[14:26:06.841] <TB0>     INFO: 655360 events read in total (11187ms).
[14:26:06.908] <TB0>     INFO: Expecting 655360 events.
[14:26:18.330] <TB0>     INFO: 655360 events read in total (10896ms).
[14:26:18.401] <TB0>     INFO: Expecting 655360 events.
[14:26:29.809] <TB0>     INFO: 655360 events read in total (10879ms).
[14:26:29.895] <TB0>     INFO: Test took 187001ms.
[14:26:29.992] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:26:30.297] <TB0>     INFO: Expecting 655360 events.
[14:26:42.183] <TB0>     INFO: 655360 events read in total (11171ms).
[14:26:42.194] <TB0>     INFO: Expecting 655360 events.
[14:26:53.909] <TB0>     INFO: 655360 events read in total (11159ms).
[14:26:53.924] <TB0>     INFO: Expecting 655360 events.
[14:27:05.655] <TB0>     INFO: 655360 events read in total (11170ms).
[14:27:05.674] <TB0>     INFO: Expecting 655360 events.
[14:27:17.393] <TB0>     INFO: 655360 events read in total (11168ms).
[14:27:17.416] <TB0>     INFO: Expecting 655360 events.
[14:27:28.881] <TB0>     INFO: 655360 events read in total (10916ms).
[14:27:28.909] <TB0>     INFO: Expecting 655360 events.
[14:27:40.389] <TB0>     INFO: 655360 events read in total (10935ms).
[14:27:40.421] <TB0>     INFO: Expecting 655360 events.
[14:27:52.138] <TB0>     INFO: 655360 events read in total (11180ms).
[14:27:52.174] <TB0>     INFO: Expecting 655360 events.
[14:28:03.896] <TB0>     INFO: 655360 events read in total (11185ms).
[14:28:03.937] <TB0>     INFO: Expecting 655360 events.
[14:28:15.719] <TB0>     INFO: 655360 events read in total (11252ms).
[14:28:15.763] <TB0>     INFO: Expecting 655360 events.
[14:28:27.480] <TB0>     INFO: 655360 events read in total (11190ms).
[14:28:27.529] <TB0>     INFO: Expecting 655360 events.
[14:28:39.257] <TB0>     INFO: 655360 events read in total (11201ms).
[14:28:39.311] <TB0>     INFO: Expecting 655360 events.
[14:28:50.973] <TB0>     INFO: 655360 events read in total (11135ms).
[14:28:51.030] <TB0>     INFO: Expecting 655360 events.
[14:29:02.714] <TB0>     INFO: 655360 events read in total (11157ms).
[14:29:02.780] <TB0>     INFO: Expecting 655360 events.
[14:29:14.553] <TB0>     INFO: 655360 events read in total (11247ms).
[14:29:14.620] <TB0>     INFO: Expecting 655360 events.
[14:29:26.318] <TB0>     INFO: 655360 events read in total (11172ms).
[14:29:26.387] <TB0>     INFO: Expecting 655360 events.
[14:29:38.144] <TB0>     INFO: 655360 events read in total (11230ms).
[14:29:38.229] <TB0>     INFO: Test took 188237ms.
[14:29:38.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:29:38.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:29:38.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:29:38.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:29:38.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:29:38.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:29:38.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:29:38.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:29:38.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:29:38.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:29:38.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:29:38.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:29:38.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:29:38.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:29:38.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.407] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:29:38.407] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:29:38.407] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:29:38.407] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.414] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.421] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.428] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.435] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.442] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.449] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.456] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.463] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.470] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.476] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.483] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.490] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.497] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.504] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.511] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:29:38.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:29:38.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C0.dat
[14:29:38.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C1.dat
[14:29:38.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C2.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C3.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C4.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C5.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C6.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C7.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C8.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C9.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C10.dat
[14:29:38.548] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C11.dat
[14:29:38.549] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C12.dat
[14:29:38.549] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C13.dat
[14:29:38.549] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C14.dat
[14:29:38.549] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C15.dat
[14:29:38.899] <TB0>     INFO: Expecting 41600 events.
[14:29:42.754] <TB0>     INFO: 41600 events read in total (3140ms).
[14:29:42.754] <TB0>     INFO: Test took 4201ms.
[14:29:43.402] <TB0>     INFO: Expecting 41600 events.
[14:29:47.245] <TB0>     INFO: 41600 events read in total (3128ms).
[14:29:47.245] <TB0>     INFO: Test took 4189ms.
[14:29:47.895] <TB0>     INFO: Expecting 41600 events.
[14:29:51.739] <TB0>     INFO: 41600 events read in total (3129ms).
[14:29:51.740] <TB0>     INFO: Test took 4192ms.
[14:29:52.042] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:52.173] <TB0>     INFO: Expecting 2560 events.
[14:29:53.131] <TB0>     INFO: 2560 events read in total (243ms).
[14:29:53.131] <TB0>     INFO: Test took 1089ms.
[14:29:53.133] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:53.640] <TB0>     INFO: Expecting 2560 events.
[14:29:54.599] <TB0>     INFO: 2560 events read in total (244ms).
[14:29:54.600] <TB0>     INFO: Test took 1467ms.
[14:29:54.603] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:55.108] <TB0>     INFO: Expecting 2560 events.
[14:29:56.068] <TB0>     INFO: 2560 events read in total (245ms).
[14:29:56.069] <TB0>     INFO: Test took 1467ms.
[14:29:56.071] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:56.577] <TB0>     INFO: Expecting 2560 events.
[14:29:57.537] <TB0>     INFO: 2560 events read in total (245ms).
[14:29:57.538] <TB0>     INFO: Test took 1467ms.
[14:29:57.540] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:58.046] <TB0>     INFO: Expecting 2560 events.
[14:29:59.005] <TB0>     INFO: 2560 events read in total (244ms).
[14:29:59.005] <TB0>     INFO: Test took 1465ms.
[14:29:59.007] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:59.517] <TB0>     INFO: Expecting 2560 events.
[14:30:00.476] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:00.477] <TB0>     INFO: Test took 1470ms.
[14:30:00.479] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:00.986] <TB0>     INFO: Expecting 2560 events.
[14:30:01.945] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:01.946] <TB0>     INFO: Test took 1467ms.
[14:30:01.948] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:02.455] <TB0>     INFO: Expecting 2560 events.
[14:30:03.415] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:03.415] <TB0>     INFO: Test took 1467ms.
[14:30:03.417] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:03.924] <TB0>     INFO: Expecting 2560 events.
[14:30:04.882] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:04.882] <TB0>     INFO: Test took 1465ms.
[14:30:04.884] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:05.391] <TB0>     INFO: Expecting 2560 events.
[14:30:06.351] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:06.351] <TB0>     INFO: Test took 1467ms.
[14:30:06.353] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:06.859] <TB0>     INFO: Expecting 2560 events.
[14:30:07.815] <TB0>     INFO: 2560 events read in total (241ms).
[14:30:07.815] <TB0>     INFO: Test took 1462ms.
[14:30:07.817] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:08.324] <TB0>     INFO: Expecting 2560 events.
[14:30:09.283] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:09.284] <TB0>     INFO: Test took 1467ms.
[14:30:09.288] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:09.793] <TB0>     INFO: Expecting 2560 events.
[14:30:10.750] <TB0>     INFO: 2560 events read in total (242ms).
[14:30:10.750] <TB0>     INFO: Test took 1462ms.
[14:30:10.752] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:11.259] <TB0>     INFO: Expecting 2560 events.
[14:30:12.217] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:12.218] <TB0>     INFO: Test took 1466ms.
[14:30:12.220] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:12.726] <TB0>     INFO: Expecting 2560 events.
[14:30:13.686] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:13.687] <TB0>     INFO: Test took 1468ms.
[14:30:13.689] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:14.195] <TB0>     INFO: Expecting 2560 events.
[14:30:15.155] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:15.155] <TB0>     INFO: Test took 1466ms.
[14:30:15.158] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:15.663] <TB0>     INFO: Expecting 2560 events.
[14:30:16.623] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:16.624] <TB0>     INFO: Test took 1466ms.
[14:30:16.626] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:17.132] <TB0>     INFO: Expecting 2560 events.
[14:30:18.091] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:18.091] <TB0>     INFO: Test took 1465ms.
[14:30:18.093] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:18.600] <TB0>     INFO: Expecting 2560 events.
[14:30:19.560] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:19.560] <TB0>     INFO: Test took 1467ms.
[14:30:19.562] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:20.068] <TB0>     INFO: Expecting 2560 events.
[14:30:21.028] <TB0>     INFO: 2560 events read in total (246ms).
[14:30:21.028] <TB0>     INFO: Test took 1466ms.
[14:30:21.031] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:21.537] <TB0>     INFO: Expecting 2560 events.
[14:30:22.494] <TB0>     INFO: 2560 events read in total (242ms).
[14:30:22.494] <TB0>     INFO: Test took 1464ms.
[14:30:22.496] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:22.003] <TB0>     INFO: Expecting 2560 events.
[14:30:23.962] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:23.963] <TB0>     INFO: Test took 1467ms.
[14:30:23.964] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:24.472] <TB0>     INFO: Expecting 2560 events.
[14:30:25.430] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:25.430] <TB0>     INFO: Test took 1466ms.
[14:30:25.431] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:25.940] <TB0>     INFO: Expecting 2560 events.
[14:30:26.898] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:26.899] <TB0>     INFO: Test took 1468ms.
[14:30:26.901] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:27.407] <TB0>     INFO: Expecting 2560 events.
[14:30:28.367] <TB0>     INFO: 2560 events read in total (242ms).
[14:30:28.367] <TB0>     INFO: Test took 1466ms.
[14:30:28.370] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:28.876] <TB0>     INFO: Expecting 2560 events.
[14:30:29.836] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:29.836] <TB0>     INFO: Test took 1467ms.
[14:30:29.838] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:30.345] <TB0>     INFO: Expecting 2560 events.
[14:30:31.303] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:31.304] <TB0>     INFO: Test took 1466ms.
[14:30:31.306] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:31.812] <TB0>     INFO: Expecting 2560 events.
[14:30:32.770] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:32.770] <TB0>     INFO: Test took 1465ms.
[14:30:32.773] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:33.280] <TB0>     INFO: Expecting 2560 events.
[14:30:34.240] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:34.240] <TB0>     INFO: Test took 1468ms.
[14:30:34.242] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:34.749] <TB0>     INFO: Expecting 2560 events.
[14:30:35.708] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:35.708] <TB0>     INFO: Test took 1466ms.
[14:30:35.711] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:36.217] <TB0>     INFO: Expecting 2560 events.
[14:30:37.176] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:37.177] <TB0>     INFO: Test took 1466ms.
[14:30:37.179] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:37.686] <TB0>     INFO: Expecting 2560 events.
[14:30:38.646] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:38.646] <TB0>     INFO: Test took 1467ms.
[14:30:39.682] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:30:39.682] <TB0>     INFO: PH scale (per ROC):    72  78  69  78  80  69  76  69  70  67  76  70  73  77  76  81
[14:30:39.682] <TB0>     INFO: PH offset (per ROC):  190 158 170 176 170 158 159 193 175 188 167 176 171 163 167 155
[14:30:39.855] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:30:39.858] <TB0>     INFO: ######################################################################
[14:30:39.858] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:30:39.858] <TB0>     INFO: ######################################################################
[14:30:39.858] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:30:39.871] <TB0>     INFO: scanning low vcal = 10
[14:30:40.213] <TB0>     INFO: Expecting 41600 events.
[14:30:43.935] <TB0>     INFO: 41600 events read in total (3007ms).
[14:30:43.936] <TB0>     INFO: Test took 4065ms.
[14:30:43.937] <TB0>     INFO: scanning low vcal = 20
[14:30:44.445] <TB0>     INFO: Expecting 41600 events.
[14:30:48.172] <TB0>     INFO: 41600 events read in total (3013ms).
[14:30:48.172] <TB0>     INFO: Test took 4235ms.
[14:30:48.174] <TB0>     INFO: scanning low vcal = 30
[14:30:48.680] <TB0>     INFO: Expecting 41600 events.
[14:30:52.417] <TB0>     INFO: 41600 events read in total (3022ms).
[14:30:52.418] <TB0>     INFO: Test took 4244ms.
[14:30:52.419] <TB0>     INFO: scanning low vcal = 40
[14:30:52.922] <TB0>     INFO: Expecting 41600 events.
[14:30:57.168] <TB0>     INFO: 41600 events read in total (3531ms).
[14:30:57.169] <TB0>     INFO: Test took 4750ms.
[14:30:57.172] <TB0>     INFO: scanning low vcal = 50
[14:30:57.587] <TB0>     INFO: Expecting 41600 events.
[14:31:01.869] <TB0>     INFO: 41600 events read in total (3568ms).
[14:31:01.871] <TB0>     INFO: Test took 4699ms.
[14:31:01.874] <TB0>     INFO: scanning low vcal = 60
[14:31:02.290] <TB0>     INFO: Expecting 41600 events.
[14:31:06.578] <TB0>     INFO: 41600 events read in total (3573ms).
[14:31:06.579] <TB0>     INFO: Test took 4705ms.
[14:31:06.582] <TB0>     INFO: scanning low vcal = 70
[14:31:06.001] <TB0>     INFO: Expecting 41600 events.
[14:31:11.275] <TB0>     INFO: 41600 events read in total (3559ms).
[14:31:11.276] <TB0>     INFO: Test took 4694ms.
[14:31:11.279] <TB0>     INFO: scanning low vcal = 80
[14:31:11.699] <TB0>     INFO: Expecting 41600 events.
[14:31:15.991] <TB0>     INFO: 41600 events read in total (3577ms).
[14:31:15.992] <TB0>     INFO: Test took 4713ms.
[14:31:15.995] <TB0>     INFO: scanning low vcal = 90
[14:31:16.412] <TB0>     INFO: Expecting 41600 events.
[14:31:20.682] <TB0>     INFO: 41600 events read in total (3555ms).
[14:31:20.682] <TB0>     INFO: Test took 4687ms.
[14:31:20.686] <TB0>     INFO: scanning low vcal = 100
[14:31:21.103] <TB0>     INFO: Expecting 41600 events.
[14:31:25.496] <TB0>     INFO: 41600 events read in total (3678ms).
[14:31:25.496] <TB0>     INFO: Test took 4810ms.
[14:31:25.499] <TB0>     INFO: scanning low vcal = 110
[14:31:25.919] <TB0>     INFO: Expecting 41600 events.
[14:31:30.193] <TB0>     INFO: 41600 events read in total (3560ms).
[14:31:30.194] <TB0>     INFO: Test took 4694ms.
[14:31:30.197] <TB0>     INFO: scanning low vcal = 120
[14:31:30.617] <TB0>     INFO: Expecting 41600 events.
[14:31:34.877] <TB0>     INFO: 41600 events read in total (3545ms).
[14:31:34.877] <TB0>     INFO: Test took 4680ms.
[14:31:34.880] <TB0>     INFO: scanning low vcal = 130
[14:31:35.299] <TB0>     INFO: Expecting 41600 events.
[14:31:39.580] <TB0>     INFO: 41600 events read in total (3566ms).
[14:31:39.581] <TB0>     INFO: Test took 4701ms.
[14:31:39.584] <TB0>     INFO: scanning low vcal = 140
[14:31:39.001] <TB0>     INFO: Expecting 41600 events.
[14:31:44.290] <TB0>     INFO: 41600 events read in total (3574ms).
[14:31:44.291] <TB0>     INFO: Test took 4707ms.
[14:31:44.294] <TB0>     INFO: scanning low vcal = 150
[14:31:44.709] <TB0>     INFO: Expecting 41600 events.
[14:31:48.972] <TB0>     INFO: 41600 events read in total (3548ms).
[14:31:48.972] <TB0>     INFO: Test took 4678ms.
[14:31:48.979] <TB0>     INFO: scanning low vcal = 160
[14:31:49.393] <TB0>     INFO: Expecting 41600 events.
[14:31:53.673] <TB0>     INFO: 41600 events read in total (3565ms).
[14:31:53.673] <TB0>     INFO: Test took 4694ms.
[14:31:53.676] <TB0>     INFO: scanning low vcal = 170
[14:31:54.094] <TB0>     INFO: Expecting 41600 events.
[14:31:58.358] <TB0>     INFO: 41600 events read in total (3549ms).
[14:31:58.359] <TB0>     INFO: Test took 4682ms.
[14:31:58.363] <TB0>     INFO: scanning low vcal = 180
[14:31:58.780] <TB0>     INFO: Expecting 41600 events.
[14:32:03.069] <TB0>     INFO: 41600 events read in total (3575ms).
[14:32:03.070] <TB0>     INFO: Test took 4707ms.
[14:32:03.073] <TB0>     INFO: scanning low vcal = 190
[14:32:03.491] <TB0>     INFO: Expecting 41600 events.
[14:32:07.755] <TB0>     INFO: 41600 events read in total (3549ms).
[14:32:07.755] <TB0>     INFO: Test took 4682ms.
[14:32:07.758] <TB0>     INFO: scanning low vcal = 200
[14:32:08.178] <TB0>     INFO: Expecting 41600 events.
[14:32:12.441] <TB0>     INFO: 41600 events read in total (3548ms).
[14:32:12.441] <TB0>     INFO: Test took 4682ms.
[14:32:12.445] <TB0>     INFO: scanning low vcal = 210
[14:32:12.860] <TB0>     INFO: Expecting 41600 events.
[14:32:17.152] <TB0>     INFO: 41600 events read in total (3576ms).
[14:32:17.152] <TB0>     INFO: Test took 4707ms.
[14:32:17.155] <TB0>     INFO: scanning low vcal = 220
[14:32:17.572] <TB0>     INFO: Expecting 41600 events.
[14:32:21.833] <TB0>     INFO: 41600 events read in total (3546ms).
[14:32:21.833] <TB0>     INFO: Test took 4678ms.
[14:32:21.838] <TB0>     INFO: scanning low vcal = 230
[14:32:22.255] <TB0>     INFO: Expecting 41600 events.
[14:32:26.542] <TB0>     INFO: 41600 events read in total (3572ms).
[14:32:26.542] <TB0>     INFO: Test took 4704ms.
[14:32:26.545] <TB0>     INFO: scanning low vcal = 240
[14:32:26.964] <TB0>     INFO: Expecting 41600 events.
[14:32:31.239] <TB0>     INFO: 41600 events read in total (3560ms).
[14:32:31.240] <TB0>     INFO: Test took 4695ms.
[14:32:31.244] <TB0>     INFO: scanning low vcal = 250
[14:32:31.658] <TB0>     INFO: Expecting 41600 events.
[14:32:35.928] <TB0>     INFO: 41600 events read in total (3555ms).
[14:32:35.929] <TB0>     INFO: Test took 4685ms.
[14:32:35.933] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:32:36.350] <TB0>     INFO: Expecting 41600 events.
[14:32:40.636] <TB0>     INFO: 41600 events read in total (3571ms).
[14:32:40.637] <TB0>     INFO: Test took 4704ms.
[14:32:40.640] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:32:41.056] <TB0>     INFO: Expecting 41600 events.
[14:32:45.321] <TB0>     INFO: 41600 events read in total (3549ms).
[14:32:45.322] <TB0>     INFO: Test took 4682ms.
[14:32:45.325] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:32:45.742] <TB0>     INFO: Expecting 41600 events.
[14:32:50.015] <TB0>     INFO: 41600 events read in total (3559ms).
[14:32:50.016] <TB0>     INFO: Test took 4691ms.
[14:32:50.020] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:32:50.437] <TB0>     INFO: Expecting 41600 events.
[14:32:54.709] <TB0>     INFO: 41600 events read in total (3557ms).
[14:32:54.710] <TB0>     INFO: Test took 4690ms.
[14:32:54.713] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:32:55.132] <TB0>     INFO: Expecting 41600 events.
[14:32:59.418] <TB0>     INFO: 41600 events read in total (3571ms).
[14:32:59.419] <TB0>     INFO: Test took 4706ms.
[14:32:59.967] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:32:59.972] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:32:59.972] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:32:59.972] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:32:59.972] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:32:59.972] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:32:59.973] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:32:59.973] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:32:59.973] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:32:59.973] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:32:59.974] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:32:59.974] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:32:59.974] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:32:59.974] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:32:59.974] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:32:59.974] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:32:59.974] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:33:37.061] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:33:37.061] <TB0>     INFO: non-linearity mean:  0.943 0.951 0.951 0.949 0.959 0.944 0.962 0.957 0.957 0.948 0.951 0.954 0.957 0.957 0.957 0.948
[14:33:37.061] <TB0>     INFO: non-linearity RMS:   0.008 0.006 0.007 0.006 0.005 0.007 0.007 0.008 0.006 0.008 0.006 0.006 0.007 0.006 0.007 0.006
[14:33:37.061] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:33:37.084] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:33:37.106] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:33:37.128] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:33:37.150] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:33:37.173] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:33:37.195] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:33:37.216] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:33:37.238] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:33:37.260] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:33:37.282] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:33:37.305] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:33:37.327] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:33:37.349] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:33:37.371] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:33:37.393] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-50_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:33:37.415] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:33:37.415] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:33:37.422] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:33:37.422] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:33:37.427] <TB0>     INFO: ######################################################################
[14:33:37.427] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:33:37.427] <TB0>     INFO: ######################################################################
[14:33:37.429] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:33:37.439] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:37.439] <TB0>     INFO:     run 1 of 1
[14:33:37.439] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:37.782] <TB0>     INFO: Expecting 3120000 events.
[14:34:29.386] <TB0>     INFO: 1314500 events read in total (50890ms).
[14:35:20.462] <TB0>     INFO: 2628295 events read in total (101966ms).
[14:35:39.706] <TB0>     INFO: 3120000 events read in total (121211ms).
[14:35:39.748] <TB0>     INFO: Test took 122309ms.
[14:35:39.816] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:39.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:41.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:42.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:44.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:45.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:46.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:48.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:49.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:51.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:52.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:54.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:55.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:56.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:58.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:59.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:00.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:02.443] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390971392
[14:36:02.475] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:36:02.475] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9452, RMS = 1.23083
[14:36:02.475] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:36:02.475] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:36:02.475] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6698, RMS = 1.31221
[14:36:02.475] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:36:02.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:36:02.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0253, RMS = 1.21488
[14:36:02.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:36:02.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:36:02.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3742, RMS = 1.40501
[14:36:02.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:36:02.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:36:02.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3704, RMS = 1.44396
[14:36:02.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:36:02.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:36:02.478] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2787, RMS = 1.17688
[14:36:02.478] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:36:02.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:36:02.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8595, RMS = 0.912269
[14:36:02.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:36:02.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:36:02.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7567, RMS = 1.04061
[14:36:02.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:36:02.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:36:02.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.464, RMS = 1.017
[14:36:02.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:36:02.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:36:02.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1407, RMS = 1.03931
[14:36:02.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:36:02.481] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:36:02.481] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4373, RMS = 1.93582
[14:36:02.481] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:36:02.481] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:36:02.481] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3416, RMS = 2.1662
[14:36:02.481] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:36:02.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:36:02.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3002, RMS = 1.83074
[14:36:02.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:36:02.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:36:02.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0365, RMS = 2.08676
[14:36:02.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:36:02.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:36:02.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9509, RMS = 1.54823
[14:36:02.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:36:02.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:36:02.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.767, RMS = 1.37858
[14:36:02.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:36:02.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:36:02.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5539, RMS = 1.20936
[14:36:02.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:36:02.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:36:02.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2452, RMS = 1.61808
[14:36:02.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:36:02.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:36:02.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.62, RMS = 1.42294
[14:36:02.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:36:02.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:36:02.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4926, RMS = 1.3131
[14:36:02.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:36:02.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:36:02.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.859, RMS = 1.88128
[14:36:02.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:36:02.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:36:02.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.433, RMS = 1.85628
[14:36:02.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:36:02.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:36:02.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6309, RMS = 1.07344
[14:36:02.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:36:02.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:36:02.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9595, RMS = 1.39326
[14:36:02.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:36:02.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:36:02.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9948, RMS = 1.15766
[14:36:02.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:36:02.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:36:02.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5987, RMS = 1.9894
[14:36:02.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:36:02.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:36:02.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5628, RMS = 0.995027
[14:36:02.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:36:02.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:36:02.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4761, RMS = 1.35194
[14:36:02.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:36:02.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:36:02.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1963, RMS = 1.19161
[14:36:02.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:36:02.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:36:02.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6157, RMS = 1.99324
[14:36:02.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:36:02.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:36:02.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8027, RMS = 1.73657
[14:36:02.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:36:02.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:36:02.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9063, RMS = 1.90112
[14:36:02.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:36:02.497] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:36:02.497] <TB0>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    5    4    1   11    2   10    2    1    0
[14:36:02.497] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:36:02.592] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:36:02.592] <TB0>     INFO: enter test to run
[14:36:02.592] <TB0>     INFO:   test:  no parameter change
[14:36:02.593] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[14:36:02.594] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[14:36:02.594] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:36:02.594] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:36:02.958] <TB0>    QUIET: Connection to board 133 closed.
[14:36:02.960] <TB0>     INFO: pXar: this is the end, my friend
[14:36:02.960] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
