// Seed: 2198846220
module module_0 ();
  assign id_1 = id_1;
  tri0 id_2;
  id_3(
      id_2, id_1
  );
  logic [7:0] id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_4[1] = 1;
  assign {1'b0}  = id_5;
  wor id_8, id_9;
  id_10 :
  assert property (@(1'b0) id_1);
  wire id_11;
  assign id_9 = id_10;
  tri0 id_12;
  assign module_1.id_1 = 0;
  wire id_13;
  wand id_14 = 1;
  tri0 id_15 = id_12#(.id_2(id_12)), id_16;
endmodule
module module_1 ();
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  assign id_1 = id_1;
  assign id_1 = id_1;
  wire id_2;
endmodule
