{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682631210357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682631210357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 17:33:30 2023 " "Processing started: Thu Apr 27 17:33:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682631210357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631210357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631210357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682631210890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682631210890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_mod-behavioral " "Found design unit 1: spi_mod-behavioral" {  } { { "SPI_VHDL.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/SPI_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216093 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_mod " "Found entity 1: spi_mod" {  } { { "SPI_VHDL.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/SPI_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/sub_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/sub_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_byte-behavioral " "Found design unit 1: sub_byte-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216094 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_byte " "Found entity 1: sub_byte" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/shift_rwos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/shift_rwos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_rows-rtl " "Found design unit 1: shift_rows-rtl" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/shift_rwos.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/shift_rwos.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216095 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/shift_rwos.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/shift_rwos.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-behavioral " "Found design unit 1: sbox-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216096 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/reg.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/reg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216097 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/reg.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/mix_columns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/mix_columns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mix_columns-rtl " "Found design unit 1: mix_columns-rtl" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216098 ""} { "Info" "ISGN_ENTITY_NAME" "1 mix_columns " "Found entity 1: mix_columns" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/key_schedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/key_schedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_schedule-behavioral " "Found design unit 1: key_schedule-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216098 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_schedule " "Found entity 1: key_schedule" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/key_sch_round_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/key_sch_round_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_sch_round_function-behavioral " "Found design unit 1: key_sch_round_function-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_sch_round_function.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_sch_round_function.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216099 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_sch_round_function " "Found entity 1: key_sch_round_function" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_sch_round_function.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_sch_round_function.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/gfmult_by2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/gfmult_by2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmult_by2-behavioral " "Found design unit 1: gfmult_by2-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/gfmult_by2.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/gfmult_by2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216100 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmult_by2 " "Found entity 1: gfmult_by2" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/gfmult_by2.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/gfmult_by2.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behavioral " "Found design unit 1: controller-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216101 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/column_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/column_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 column_calculator-rtl " "Found design unit 1: column_calculator-rtl" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216102 ""} { "Info" "ISGN_ENTITY_NAME" "1 column_calculator " "Found entity 1: column_calculator" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/aes_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/aes_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_enc-behavioral " "Found design unit 1: aes_enc-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216103 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_enc " "Found entity 1: aes_enc" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/add_round_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/add_round_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_round_key-rtl " "Found design unit 1: add_round_key-rtl" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/add_round_key.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/add_round_key.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216104 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_round_key " "Found entity 1: add_round_key" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/add_round_key.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/add_round_key.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_top-behavioral " "Found design unit 1: aes_top-behavioral" {  } { { "AES_TOP.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216105 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_top " "Found entity 1: aes_top" {  } { { "AES_TOP.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631216105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_TOP " "Elaborating entity \"AES_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682631216160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led1 AES_TOP.vhd(53) " "Verilog HDL or VHDL warning at AES_TOP.vhd(53): object \"led1\" assigned a value but never read" {  } { { "AES_TOP.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682631216245 "|AES_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_enc aes_enc:\\G1:0:INNERLOOP1:aes_enc_1 " "Elaborating entity \"aes_enc\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\"" {  } { { "AES_TOP.vhd" "\\G1:0:INNERLOOP1:aes_enc_1" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|reg:reg_inst " "Elaborating entity \"reg\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|reg:reg_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "reg_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_round_key aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|add_round_key:add_round_key_inst " "Elaborating entity \"add_round_key\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|add_round_key:add_round_key_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "add_round_key_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_byte aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst " "Elaborating entity \"sub_byte\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "sub_byte_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:0:sbox_inst " "Elaborating entity \"sbox\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:0:sbox_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" "\\gen:0:sbox_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rows aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|shift_rows:shift_rows_inst " "Elaborating entity \"shift_rows\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|shift_rows:shift_rows_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "shift_rows_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_columns aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst " "Elaborating entity \"mix_columns\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "mix_columns_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column_calculator aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\|column_calculator:mix_columns_inst0 " "Elaborating entity \"column_calculator\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\|column_calculator:mix_columns_inst0\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" "mix_columns_inst0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmult_by2 aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\|column_calculator:mix_columns_inst0\|gfmult_by2:gfmult_by2_inst0 " "Elaborating entity \"gfmult_by2\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\|column_calculator:mix_columns_inst0\|gfmult_by2:gfmult_by2_inst0\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" "gfmult_by2_inst0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst " "Elaborating entity \"controller\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "controller_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216269 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done controller.vhd(64) " "VHDL Process Statement warning at controller.vhd(64): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682631216270 "|AES_TOP|aes_enc:\G1:0:INNERLOOP1:aes_enc_1|controller:controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done controller.vhd(64) " "Inferred latch for \"done\" at controller.vhd(64)" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631216270 "|AES_TOP|aes_enc:\G1:0:INNERLOOP1:aes_enc_1|controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst " "Elaborating entity \"reg\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "reg_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_schedule aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|key_schedule:key_schedule_inst " "Elaborating entity \"key_schedule\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|key_schedule:key_schedule_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "key_schedule_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_sch_round_function aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|key_schedule:key_schedule_inst\|key_sch_round_function:key_sch_round_function_inst " "Elaborating entity \"key_sch_round_function\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|key_schedule:key_schedule_inst\|key_sch_round_function:key_sch_round_function_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" "key_sch_round_function_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631216274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_mod spi_mod:spi " "Elaborating entity \"spi_mod\" for hierarchy \"spi_mod:spi\"" {  } { { "AES_TOP.vhd" "spi" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631225839 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:15:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:15:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:14:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:14:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:13:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:13:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:12:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:12:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:11:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:11:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:10:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:10:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:9:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:9:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:8:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:8:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:7:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:7:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:6:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:6:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:5:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:5:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:4:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:4:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:3:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:3:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:2:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:2:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:1:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:1:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:0:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:0:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682631250606 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682631250606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682631251697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682631252214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682631255057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631255057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1698 " "Implemented 1698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682631255249 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682631255249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1691 " "Implemented 1691 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682631255249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682631255249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6792 " "Peak virtual memory: 6792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682631255442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 17:34:15 2023 " "Processing ended: Thu Apr 27 17:34:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682631255442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682631255442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682631255442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631255442 ""}
