X86_64 WW+WR+WR+WR+mfence+mfence+po+po
"MFencedWW Coe MFencedWR Fre PodWR Fre PodWR Fre"
Cycle=Fre PodWR Fre PodWR Fre MFencedWW Coe MFencedWR
Relax=
Safe=Fre Coe PodWR MFencedWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:a=T,3:a=F,3:x=T
Com=Co Fr Fr Fr
Orig=MFencedWW Coe MFencedWR Fre PodWR Fre PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   | movq $1,(a)   ;
 mfence      | mfence        | movq (a),%rax | movq (x),%rax ;
 movq $1,(y) | movq (z),%rax |               |               ;
exists (y=2 /\ 1:rax=0 /\ 2:rax=0 /\ 3:rax=0)
