\hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status}{}\doxysection{AHB2 Peripheral Clock Enabled or Disabled Status}
\label{group__RCC__AHB2__Clock__Enable__Disable__Status}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the AHB2 peripheral clock is enabled or not.  


Collaboration diagram for AHB2 Peripheral Clock Enabled or Disabled Status\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga7a8a0e334d69163b25692f0450dc569a}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga7a8a0e334d69163b25692f0450dc569a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2c0dd8ae5cf2026dab691c05f55fa384}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2c0dd8ae5cf2026dab691c05f55fa384}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga3770796716f63a656285dcfedf8c0651}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga3770796716f63a656285dcfedf8c0651}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga891c5f28951eb33a3b14885d48fc25fc}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga891c5f28951eb33a3b14885d48fc25fc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga4c449f003b0f20661285fb6a792f741e}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga4c449f003b0f20661285fb6a792f741e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_gab9b696b4fb15cd66d3b6ad180df96e38}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_gab9b696b4fb15cd66d3b6ad180df96e38}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_gabb083459b7bbd56c9b89db59bb75fdc2}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_gabb083459b7bbd56c9b89db59bb75fdc2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2d73b007700fe1576c7965ce677148bd}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2d73b007700fe1576c7965ce677148bd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9b9353035473ac5f144f6e5385c4bebb}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9b9353035473ac5f144f6e5385c4bebb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga5e939d98ecca025c028bd1d837b84c81}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga5e939d98ecca025c028bd1d837b84c81}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga01c2b4166bbcf59a529cd3c5f8b93d76}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga01c2b4166bbcf59a529cd3c5f8b93d76}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga04deb9fe7c5fad8f1644682c1114613f}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga04deb9fe7c5fad8f1644682c1114613f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga843a7fcc2441b978cadacbea548dff93}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga843a7fcc2441b978cadacbea548dff93}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga56838183bdecd8b53c8b23bfcad5b28f}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga56838183bdecd8b53c8b23bfcad5b28f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga1f26d3fd5c29028c02c448e914049a20}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga1f26d3fd5c29028c02c448e914049a20}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga0fe756cbae2fd6772d5094efe152af8a}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga0fe756cbae2fd6772d5094efe152af8a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_gad08ba46d7995500483e463dbccd5cf54}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_gad08ba46d7995500483e463dbccd5cf54}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9b17b31dc3e560ead96b7d8a74c8c679}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9b17b31dc3e560ead96b7d8a74c8c679}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN) == 0U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Check whether the AHB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
