--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml seven_bit_adder.twx seven_bit_adder.ncd -o
seven_bit_adder.twr seven_bit_adder.pcf -ucf seven_bit_adder.ucf

Design file:              seven_bit_adder.ncd
Physical constraint file: seven_bit_adder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PB1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    0.321(R)|    1.397(R)|PB1_BUFGP         |   0.000|
a<1>        |    1.169(R)|    0.719(R)|PB1_BUFGP         |   0.000|
a<2>        |   -0.175(R)|    1.794(R)|PB1_BUFGP         |   0.000|
a<3>        |    0.805(R)|    1.009(R)|PB1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   -1.842(R)|    4.316(R)|PB2_BUFGP         |   0.000|
a<1>        |   -1.009(R)|    3.650(R)|PB2_BUFGP         |   0.000|
a<2>        |   -1.509(R)|    4.057(R)|PB2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   -0.358(R)|    2.245(R)|PB3_BUFGP         |   0.000|
a<1>        |    0.490(R)|    1.567(R)|PB3_BUFGP         |   0.000|
a<2>        |   -0.335(R)|    2.227(R)|PB3_BUFGP         |   0.000|
a<3>        |    0.129(R)|    1.855(R)|PB3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   -0.199(R)|    2.144(R)|PB4_BUFGP         |   0.000|
a<1>        |    0.287(R)|    1.755(R)|PB4_BUFGP         |   0.000|
a<2>        |    0.131(R)|    1.885(R)|PB4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock PB1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |   16.636(R)|PB1_BUFGP         |   0.000|
sum<0>      |   10.755(R)|PB1_BUFGP         |   0.000|
sum<1>      |   10.907(R)|PB1_BUFGP         |   0.000|
sum<2>      |   12.220(R)|PB1_BUFGP         |   0.000|
sum<3>      |   13.446(R)|PB1_BUFGP         |   0.000|
sum<4>      |   14.270(R)|PB1_BUFGP         |   0.000|
sum<5>      |   15.394(R)|PB1_BUFGP         |   0.000|
sum<6>      |   16.792(R)|PB1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |   16.921(R)|PB2_BUFGP         |   0.000|
sum<4>      |   14.545(R)|PB2_BUFGP         |   0.000|
sum<5>      |   15.657(R)|PB2_BUFGP         |   0.000|
sum<6>      |   17.077(R)|PB2_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |   17.784(R)|PB3_BUFGP         |   0.000|
sum<0>      |   11.520(R)|PB3_BUFGP         |   0.000|
sum<1>      |   11.730(R)|PB3_BUFGP         |   0.000|
sum<2>      |   13.368(R)|PB3_BUFGP         |   0.000|
sum<3>      |   14.594(R)|PB3_BUFGP         |   0.000|
sum<4>      |   15.418(R)|PB3_BUFGP         |   0.000|
sum<5>      |   16.542(R)|PB3_BUFGP         |   0.000|
sum<6>      |   17.940(R)|PB3_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB4 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |   14.599(R)|PB4_BUFGP         |   0.000|
sum<4>      |   12.059(R)|PB4_BUFGP         |   0.000|
sum<5>      |   13.340(R)|PB4_BUFGP         |   0.000|
sum<6>      |   14.755(R)|PB4_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Wed Jan 24 15:34:40 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



