#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bf8fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bf9140 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1bea2d0 .functor NOT 1, L_0x1c55130, C4<0>, C4<0>, C4<0>;
L_0x1c54f10 .functor XOR 2, L_0x1c54db0, L_0x1c54e70, C4<00>, C4<00>;
L_0x1c55020 .functor XOR 2, L_0x1c54f10, L_0x1c54f80, C4<00>, C4<00>;
v0x1c4ce20_0 .net *"_ivl_10", 1 0, L_0x1c54f80;  1 drivers
v0x1c4cf20_0 .net *"_ivl_12", 1 0, L_0x1c55020;  1 drivers
v0x1c4d000_0 .net *"_ivl_2", 1 0, L_0x1c501e0;  1 drivers
v0x1c4d0c0_0 .net *"_ivl_4", 1 0, L_0x1c54db0;  1 drivers
v0x1c4d1a0_0 .net *"_ivl_6", 1 0, L_0x1c54e70;  1 drivers
v0x1c4d2d0_0 .net *"_ivl_8", 1 0, L_0x1c54f10;  1 drivers
v0x1c4d3b0_0 .net "a", 0 0, v0x1c47ca0_0;  1 drivers
v0x1c4d450_0 .net "b", 0 0, v0x1c47d40_0;  1 drivers
v0x1c4d4f0_0 .net "c", 0 0, v0x1c47de0_0;  1 drivers
v0x1c4d590_0 .var "clk", 0 0;
v0x1c4d630_0 .net "d", 0 0, v0x1c47f20_0;  1 drivers
v0x1c4d6d0_0 .net "out_pos_dut", 0 0, L_0x1c54a30;  1 drivers
v0x1c4d770_0 .net "out_pos_ref", 0 0, L_0x1c4eca0;  1 drivers
v0x1c4d810_0 .net "out_sop_dut", 0 0, L_0x1c4fd30;  1 drivers
v0x1c4d8b0_0 .net "out_sop_ref", 0 0, L_0x1c22450;  1 drivers
v0x1c4d950_0 .var/2u "stats1", 223 0;
v0x1c4d9f0_0 .var/2u "strobe", 0 0;
v0x1c4da90_0 .net "tb_match", 0 0, L_0x1c55130;  1 drivers
v0x1c4db60_0 .net "tb_mismatch", 0 0, L_0x1bea2d0;  1 drivers
v0x1c4dc00_0 .net "wavedrom_enable", 0 0, v0x1c481f0_0;  1 drivers
v0x1c4dcd0_0 .net "wavedrom_title", 511 0, v0x1c48290_0;  1 drivers
L_0x1c501e0 .concat [ 1 1 0 0], L_0x1c4eca0, L_0x1c22450;
L_0x1c54db0 .concat [ 1 1 0 0], L_0x1c4eca0, L_0x1c22450;
L_0x1c54e70 .concat [ 1 1 0 0], L_0x1c54a30, L_0x1c4fd30;
L_0x1c54f80 .concat [ 1 1 0 0], L_0x1c4eca0, L_0x1c22450;
L_0x1c55130 .cmp/eeq 2, L_0x1c501e0, L_0x1c55020;
S_0x1bf92d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1bf9140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bea6b0 .functor AND 1, v0x1c47de0_0, v0x1c47f20_0, C4<1>, C4<1>;
L_0x1beaa90 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1beae70 .functor NOT 1, v0x1c47d40_0, C4<0>, C4<0>, C4<0>;
L_0x1beb0f0 .functor AND 1, L_0x1beaa90, L_0x1beae70, C4<1>, C4<1>;
L_0x1c03b40 .functor AND 1, L_0x1beb0f0, v0x1c47de0_0, C4<1>, C4<1>;
L_0x1c22450 .functor OR 1, L_0x1bea6b0, L_0x1c03b40, C4<0>, C4<0>;
L_0x1c4e120 .functor NOT 1, v0x1c47d40_0, C4<0>, C4<0>, C4<0>;
L_0x1c4e190 .functor OR 1, L_0x1c4e120, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c4e2a0 .functor AND 1, v0x1c47de0_0, L_0x1c4e190, C4<1>, C4<1>;
L_0x1c4e360 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4e430 .functor OR 1, L_0x1c4e360, v0x1c47d40_0, C4<0>, C4<0>;
L_0x1c4e4a0 .functor AND 1, L_0x1c4e2a0, L_0x1c4e430, C4<1>, C4<1>;
L_0x1c4e620 .functor NOT 1, v0x1c47d40_0, C4<0>, C4<0>, C4<0>;
L_0x1c4e690 .functor OR 1, L_0x1c4e620, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c4e5b0 .functor AND 1, v0x1c47de0_0, L_0x1c4e690, C4<1>, C4<1>;
L_0x1c4e820 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4e920 .functor OR 1, L_0x1c4e820, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c4e9e0 .functor AND 1, L_0x1c4e5b0, L_0x1c4e920, C4<1>, C4<1>;
L_0x1c4eb90 .functor XNOR 1, L_0x1c4e4a0, L_0x1c4e9e0, C4<0>, C4<0>;
v0x1be9c00_0 .net *"_ivl_0", 0 0, L_0x1bea6b0;  1 drivers
v0x1bea000_0 .net *"_ivl_12", 0 0, L_0x1c4e120;  1 drivers
v0x1bea3e0_0 .net *"_ivl_14", 0 0, L_0x1c4e190;  1 drivers
v0x1bea7c0_0 .net *"_ivl_16", 0 0, L_0x1c4e2a0;  1 drivers
v0x1beaba0_0 .net *"_ivl_18", 0 0, L_0x1c4e360;  1 drivers
v0x1beaf80_0 .net *"_ivl_2", 0 0, L_0x1beaa90;  1 drivers
v0x1beb200_0 .net *"_ivl_20", 0 0, L_0x1c4e430;  1 drivers
v0x1c46210_0 .net *"_ivl_24", 0 0, L_0x1c4e620;  1 drivers
v0x1c462f0_0 .net *"_ivl_26", 0 0, L_0x1c4e690;  1 drivers
v0x1c463d0_0 .net *"_ivl_28", 0 0, L_0x1c4e5b0;  1 drivers
v0x1c464b0_0 .net *"_ivl_30", 0 0, L_0x1c4e820;  1 drivers
v0x1c46590_0 .net *"_ivl_32", 0 0, L_0x1c4e920;  1 drivers
v0x1c46670_0 .net *"_ivl_36", 0 0, L_0x1c4eb90;  1 drivers
L_0x7f962e77f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c46730_0 .net *"_ivl_38", 0 0, L_0x7f962e77f018;  1 drivers
v0x1c46810_0 .net *"_ivl_4", 0 0, L_0x1beae70;  1 drivers
v0x1c468f0_0 .net *"_ivl_6", 0 0, L_0x1beb0f0;  1 drivers
v0x1c469d0_0 .net *"_ivl_8", 0 0, L_0x1c03b40;  1 drivers
v0x1c46ab0_0 .net "a", 0 0, v0x1c47ca0_0;  alias, 1 drivers
v0x1c46b70_0 .net "b", 0 0, v0x1c47d40_0;  alias, 1 drivers
v0x1c46c30_0 .net "c", 0 0, v0x1c47de0_0;  alias, 1 drivers
v0x1c46cf0_0 .net "d", 0 0, v0x1c47f20_0;  alias, 1 drivers
v0x1c46db0_0 .net "out_pos", 0 0, L_0x1c4eca0;  alias, 1 drivers
v0x1c46e70_0 .net "out_sop", 0 0, L_0x1c22450;  alias, 1 drivers
v0x1c46f30_0 .net "pos0", 0 0, L_0x1c4e4a0;  1 drivers
v0x1c46ff0_0 .net "pos1", 0 0, L_0x1c4e9e0;  1 drivers
L_0x1c4eca0 .functor MUXZ 1, L_0x7f962e77f018, L_0x1c4e4a0, L_0x1c4eb90, C4<>;
S_0x1c47170 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1bf9140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c47ca0_0 .var "a", 0 0;
v0x1c47d40_0 .var "b", 0 0;
v0x1c47de0_0 .var "c", 0 0;
v0x1c47e80_0 .net "clk", 0 0, v0x1c4d590_0;  1 drivers
v0x1c47f20_0 .var "d", 0 0;
v0x1c48010_0 .var/2u "fail", 0 0;
v0x1c480b0_0 .var/2u "fail1", 0 0;
v0x1c48150_0 .net "tb_match", 0 0, L_0x1c55130;  alias, 1 drivers
v0x1c481f0_0 .var "wavedrom_enable", 0 0;
v0x1c48290_0 .var "wavedrom_title", 511 0;
E_0x1bf7920/0 .event negedge, v0x1c47e80_0;
E_0x1bf7920/1 .event posedge, v0x1c47e80_0;
E_0x1bf7920 .event/or E_0x1bf7920/0, E_0x1bf7920/1;
S_0x1c474a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c47170;
 .timescale -12 -12;
v0x1c476e0_0 .var/2s "i", 31 0;
E_0x1bf77c0 .event posedge, v0x1c47e80_0;
S_0x1c477e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c47170;
 .timescale -12 -12;
v0x1c479e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c47ac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c47170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c48470 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1bf9140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c4ee50 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4eee0 .functor AND 1, L_0x1c4ee50, v0x1c47d40_0, C4<1>, C4<1>;
L_0x1c4f0d0 .functor NOT 1, v0x1c47de0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4f250 .functor AND 1, L_0x1c4eee0, L_0x1c4f0d0, C4<1>, C4<1>;
L_0x1c4f390 .functor AND 1, L_0x1c4f250, v0x1c47f20_0, C4<1>, C4<1>;
L_0x1c4f560 .functor AND 1, v0x1c47ca0_0, v0x1c47d40_0, C4<1>, C4<1>;
L_0x1c4f720 .functor AND 1, L_0x1c4f560, v0x1c47de0_0, C4<1>, C4<1>;
L_0x1c4f7e0 .functor AND 1, L_0x1c4f720, v0x1c47f20_0, C4<1>, C4<1>;
L_0x1c4f8f0 .functor OR 1, L_0x1c4f390, L_0x1c4f7e0, C4<0>, C4<0>;
L_0x1c4fa00 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4fad0 .functor AND 1, L_0x1c4fa00, v0x1c47d40_0, C4<1>, C4<1>;
L_0x1c4fb40 .functor AND 1, L_0x1c4fad0, v0x1c47de0_0, C4<1>, C4<1>;
L_0x1c4fc70 .functor AND 1, L_0x1c4fb40, v0x1c47f20_0, C4<1>, C4<1>;
L_0x1c4fd30 .functor OR 1, L_0x1c4f8f0, L_0x1c4fc70, C4<0>, C4<0>;
L_0x1c4fc00 .functor OR 1, v0x1c47ca0_0, v0x1c47d40_0, C4<0>, C4<0>;
L_0x1c4ff10 .functor OR 1, L_0x1c4fc00, v0x1c47de0_0, C4<0>, C4<0>;
L_0x1c50060 .functor NOT 1, v0x1c47f20_0, C4<0>, C4<0>, C4<0>;
L_0x1c500d0 .functor OR 1, L_0x1c4ff10, L_0x1c50060, C4<0>, C4<0>;
L_0x1c50280 .functor OR 1, v0x1c47ca0_0, v0x1c47d40_0, C4<0>, C4<0>;
L_0x1c502f0 .functor NOT 1, v0x1c47de0_0, C4<0>, C4<0>, C4<0>;
L_0x1c50410 .functor OR 1, L_0x1c50280, L_0x1c502f0, C4<0>, C4<0>;
L_0x1c50520 .functor OR 1, L_0x1c50410, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c506a0 .functor AND 1, L_0x1c500d0, L_0x1c50520, C4<1>, C4<1>;
L_0x1c507b0 .functor NOT 1, v0x1c47d40_0, C4<0>, C4<0>, C4<0>;
L_0x1c508f0 .functor OR 1, v0x1c47ca0_0, L_0x1c507b0, C4<0>, C4<0>;
L_0x1c509b0 .functor OR 1, L_0x1c508f0, v0x1c47de0_0, C4<0>, C4<0>;
L_0x1c50b50 .functor OR 1, L_0x1c509b0, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c50c10 .functor AND 1, L_0x1c506a0, L_0x1c50b50, C4<1>, C4<1>;
L_0x1c50e10 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c50e80 .functor OR 1, L_0x1c50e10, v0x1c47d40_0, C4<0>, C4<0>;
L_0x1c51040 .functor OR 1, L_0x1c50e80, v0x1c47de0_0, C4<0>, C4<0>;
L_0x1c51100 .functor OR 1, L_0x1c51040, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c512d0 .functor AND 1, L_0x1c50c10, L_0x1c51100, C4<1>, C4<1>;
L_0x1c513e0 .functor NOT 1, v0x1c47d40_0, C4<0>, C4<0>, C4<0>;
L_0x1c51570 .functor OR 1, v0x1c47ca0_0, L_0x1c513e0, C4<0>, C4<0>;
L_0x1c51630 .functor NOT 1, v0x1c47de0_0, C4<0>, C4<0>, C4<0>;
L_0x1c517d0 .functor OR 1, L_0x1c51570, L_0x1c51630, C4<0>, C4<0>;
L_0x1c518e0 .functor NOT 1, v0x1c47f20_0, C4<0>, C4<0>, C4<0>;
L_0x1c516a0 .functor OR 1, L_0x1c517d0, L_0x1c518e0, C4<0>, C4<0>;
L_0x1c51a90 .functor AND 1, L_0x1c512d0, L_0x1c516a0, C4<1>, C4<1>;
L_0x1c51cf0 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c51d60 .functor OR 1, L_0x1c51cf0, v0x1c47d40_0, C4<0>, C4<0>;
L_0x1c51f80 .functor NOT 1, v0x1c47de0_0, C4<0>, C4<0>, C4<0>;
L_0x1c52200 .functor OR 1, L_0x1c51d60, L_0x1c51f80, C4<0>, C4<0>;
L_0x1c52480 .functor OR 1, L_0x1c52200, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c52750 .functor AND 1, L_0x1c51a90, L_0x1c52480, C4<1>, C4<1>;
L_0x1c529e0 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c52c60 .functor NOT 1, v0x1c47d40_0, C4<0>, C4<0>, C4<0>;
L_0x1c52e60 .functor OR 1, L_0x1c529e0, L_0x1c52c60, C4<0>, C4<0>;
L_0x1c52f70 .functor OR 1, L_0x1c52e60, v0x1c47de0_0, C4<0>, C4<0>;
L_0x1c531d0 .functor OR 1, L_0x1c52f70, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c53290 .functor AND 1, L_0x1c52750, L_0x1c531d0, C4<1>, C4<1>;
L_0x1c53550 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c535c0 .functor NOT 1, v0x1c47d40_0, C4<0>, C4<0>, C4<0>;
L_0x1c537f0 .functor OR 1, L_0x1c53550, L_0x1c535c0, C4<0>, C4<0>;
L_0x1c53900 .functor NOT 1, v0x1c47de0_0, C4<0>, C4<0>, C4<0>;
L_0x1c53b40 .functor OR 1, L_0x1c537f0, L_0x1c53900, C4<0>, C4<0>;
L_0x1c53c50 .functor OR 1, L_0x1c53b40, v0x1c47f20_0, C4<0>, C4<0>;
L_0x1c53ef0 .functor AND 1, L_0x1c53290, L_0x1c53c50, C4<1>, C4<1>;
L_0x1c54000 .functor NOT 1, v0x1c47ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c54260 .functor NOT 1, v0x1c47d40_0, C4<0>, C4<0>, C4<0>;
L_0x1c542d0 .functor OR 1, L_0x1c54000, L_0x1c54260, C4<0>, C4<0>;
L_0x1c545e0 .functor OR 1, L_0x1c542d0, v0x1c47de0_0, C4<0>, C4<0>;
L_0x1c546a0 .functor NOT 1, v0x1c47f20_0, C4<0>, C4<0>, C4<0>;
L_0x1c54920 .functor OR 1, L_0x1c545e0, L_0x1c546a0, C4<0>, C4<0>;
L_0x1c54a30 .functor AND 1, L_0x1c53ef0, L_0x1c54920, C4<1>, C4<1>;
v0x1c48630_0 .net *"_ivl_0", 0 0, L_0x1c4ee50;  1 drivers
v0x1c48710_0 .net *"_ivl_10", 0 0, L_0x1c4f560;  1 drivers
v0x1c487f0_0 .net *"_ivl_100", 0 0, L_0x1c531d0;  1 drivers
v0x1c488e0_0 .net *"_ivl_102", 0 0, L_0x1c53290;  1 drivers
v0x1c489c0_0 .net *"_ivl_104", 0 0, L_0x1c53550;  1 drivers
v0x1c48af0_0 .net *"_ivl_106", 0 0, L_0x1c535c0;  1 drivers
v0x1c48bd0_0 .net *"_ivl_108", 0 0, L_0x1c537f0;  1 drivers
v0x1c48cb0_0 .net *"_ivl_110", 0 0, L_0x1c53900;  1 drivers
v0x1c48d90_0 .net *"_ivl_112", 0 0, L_0x1c53b40;  1 drivers
v0x1c48f00_0 .net *"_ivl_114", 0 0, L_0x1c53c50;  1 drivers
v0x1c48fe0_0 .net *"_ivl_116", 0 0, L_0x1c53ef0;  1 drivers
v0x1c490c0_0 .net *"_ivl_118", 0 0, L_0x1c54000;  1 drivers
v0x1c491a0_0 .net *"_ivl_12", 0 0, L_0x1c4f720;  1 drivers
v0x1c49280_0 .net *"_ivl_120", 0 0, L_0x1c54260;  1 drivers
v0x1c49360_0 .net *"_ivl_122", 0 0, L_0x1c542d0;  1 drivers
v0x1c49440_0 .net *"_ivl_124", 0 0, L_0x1c545e0;  1 drivers
v0x1c49520_0 .net *"_ivl_126", 0 0, L_0x1c546a0;  1 drivers
v0x1c49710_0 .net *"_ivl_128", 0 0, L_0x1c54920;  1 drivers
v0x1c497f0_0 .net *"_ivl_14", 0 0, L_0x1c4f7e0;  1 drivers
v0x1c498d0_0 .net *"_ivl_16", 0 0, L_0x1c4f8f0;  1 drivers
v0x1c499b0_0 .net *"_ivl_18", 0 0, L_0x1c4fa00;  1 drivers
v0x1c49a90_0 .net *"_ivl_2", 0 0, L_0x1c4eee0;  1 drivers
v0x1c49b70_0 .net *"_ivl_20", 0 0, L_0x1c4fad0;  1 drivers
v0x1c49c50_0 .net *"_ivl_22", 0 0, L_0x1c4fb40;  1 drivers
v0x1c49d30_0 .net *"_ivl_24", 0 0, L_0x1c4fc70;  1 drivers
v0x1c49e10_0 .net *"_ivl_28", 0 0, L_0x1c4fc00;  1 drivers
v0x1c49ef0_0 .net *"_ivl_30", 0 0, L_0x1c4ff10;  1 drivers
v0x1c49fd0_0 .net *"_ivl_32", 0 0, L_0x1c50060;  1 drivers
v0x1c4a0b0_0 .net *"_ivl_34", 0 0, L_0x1c500d0;  1 drivers
v0x1c4a190_0 .net *"_ivl_36", 0 0, L_0x1c50280;  1 drivers
v0x1c4a270_0 .net *"_ivl_38", 0 0, L_0x1c502f0;  1 drivers
v0x1c4a350_0 .net *"_ivl_4", 0 0, L_0x1c4f0d0;  1 drivers
v0x1c4a430_0 .net *"_ivl_40", 0 0, L_0x1c50410;  1 drivers
v0x1c4a720_0 .net *"_ivl_42", 0 0, L_0x1c50520;  1 drivers
v0x1c4a800_0 .net *"_ivl_44", 0 0, L_0x1c506a0;  1 drivers
v0x1c4a8e0_0 .net *"_ivl_46", 0 0, L_0x1c507b0;  1 drivers
v0x1c4a9c0_0 .net *"_ivl_48", 0 0, L_0x1c508f0;  1 drivers
v0x1c4aaa0_0 .net *"_ivl_50", 0 0, L_0x1c509b0;  1 drivers
v0x1c4ab80_0 .net *"_ivl_52", 0 0, L_0x1c50b50;  1 drivers
v0x1c4ac60_0 .net *"_ivl_54", 0 0, L_0x1c50c10;  1 drivers
v0x1c4ad40_0 .net *"_ivl_56", 0 0, L_0x1c50e10;  1 drivers
v0x1c4ae20_0 .net *"_ivl_58", 0 0, L_0x1c50e80;  1 drivers
v0x1c4af00_0 .net *"_ivl_6", 0 0, L_0x1c4f250;  1 drivers
v0x1c4afe0_0 .net *"_ivl_60", 0 0, L_0x1c51040;  1 drivers
v0x1c4b0c0_0 .net *"_ivl_62", 0 0, L_0x1c51100;  1 drivers
v0x1c4b1a0_0 .net *"_ivl_64", 0 0, L_0x1c512d0;  1 drivers
v0x1c4b280_0 .net *"_ivl_66", 0 0, L_0x1c513e0;  1 drivers
v0x1c4b360_0 .net *"_ivl_68", 0 0, L_0x1c51570;  1 drivers
v0x1c4b440_0 .net *"_ivl_70", 0 0, L_0x1c51630;  1 drivers
v0x1c4b520_0 .net *"_ivl_72", 0 0, L_0x1c517d0;  1 drivers
v0x1c4b600_0 .net *"_ivl_74", 0 0, L_0x1c518e0;  1 drivers
v0x1c4b6e0_0 .net *"_ivl_76", 0 0, L_0x1c516a0;  1 drivers
v0x1c4b7c0_0 .net *"_ivl_78", 0 0, L_0x1c51a90;  1 drivers
v0x1c4b8a0_0 .net *"_ivl_8", 0 0, L_0x1c4f390;  1 drivers
v0x1c4b980_0 .net *"_ivl_80", 0 0, L_0x1c51cf0;  1 drivers
v0x1c4ba60_0 .net *"_ivl_82", 0 0, L_0x1c51d60;  1 drivers
v0x1c4bb40_0 .net *"_ivl_84", 0 0, L_0x1c51f80;  1 drivers
v0x1c4bc20_0 .net *"_ivl_86", 0 0, L_0x1c52200;  1 drivers
v0x1c4bd00_0 .net *"_ivl_88", 0 0, L_0x1c52480;  1 drivers
v0x1c4bde0_0 .net *"_ivl_90", 0 0, L_0x1c52750;  1 drivers
v0x1c4bec0_0 .net *"_ivl_92", 0 0, L_0x1c529e0;  1 drivers
v0x1c4bfa0_0 .net *"_ivl_94", 0 0, L_0x1c52c60;  1 drivers
v0x1c4c080_0 .net *"_ivl_96", 0 0, L_0x1c52e60;  1 drivers
v0x1c4c160_0 .net *"_ivl_98", 0 0, L_0x1c52f70;  1 drivers
v0x1c4c240_0 .net "a", 0 0, v0x1c47ca0_0;  alias, 1 drivers
v0x1c4c6f0_0 .net "b", 0 0, v0x1c47d40_0;  alias, 1 drivers
v0x1c4c7e0_0 .net "c", 0 0, v0x1c47de0_0;  alias, 1 drivers
v0x1c4c8d0_0 .net "d", 0 0, v0x1c47f20_0;  alias, 1 drivers
v0x1c4c9c0_0 .net "out_pos", 0 0, L_0x1c54a30;  alias, 1 drivers
v0x1c4ca80_0 .net "out_sop", 0 0, L_0x1c4fd30;  alias, 1 drivers
S_0x1c4cc00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1bf9140;
 .timescale -12 -12;
E_0x1bdf9f0 .event anyedge, v0x1c4d9f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c4d9f0_0;
    %nor/r;
    %assign/vec4 v0x1c4d9f0_0, 0;
    %wait E_0x1bdf9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c47170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c48010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c480b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c47170;
T_4 ;
    %wait E_0x1bf7920;
    %load/vec4 v0x1c48150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c48010_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c47170;
T_5 ;
    %wait E_0x1bf77c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %wait E_0x1bf77c0;
    %load/vec4 v0x1c48010_0;
    %store/vec4 v0x1c480b0_0, 0, 1;
    %fork t_1, S_0x1c474a0;
    %jmp t_0;
    .scope S_0x1c474a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c476e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c476e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1bf77c0;
    %load/vec4 v0x1c476e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c476e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c476e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c47170;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bf7920;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c47f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c47d40_0, 0;
    %assign/vec4 v0x1c47ca0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c48010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c480b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bf9140;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4d590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4d9f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bf9140;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c4d590_0;
    %inv;
    %store/vec4 v0x1c4d590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bf9140;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c47e80_0, v0x1c4db60_0, v0x1c4d3b0_0, v0x1c4d450_0, v0x1c4d4f0_0, v0x1c4d630_0, v0x1c4d8b0_0, v0x1c4d810_0, v0x1c4d770_0, v0x1c4d6d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bf9140;
T_9 ;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bf9140;
T_10 ;
    %wait E_0x1bf7920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4d950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4d950_0, 4, 32;
    %load/vec4 v0x1c4da90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4d950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4d950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4d950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c4d8b0_0;
    %load/vec4 v0x1c4d8b0_0;
    %load/vec4 v0x1c4d810_0;
    %xor;
    %load/vec4 v0x1c4d8b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4d950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4d950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c4d770_0;
    %load/vec4 v0x1c4d770_0;
    %load/vec4 v0x1c4d6d0_0;
    %xor;
    %load/vec4 v0x1c4d770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4d950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c4d950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4d950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter4/response1/top_module.sv";
