{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527686073907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527686073911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 14:14:33 2018 " "Processing started: Wed May 30 14:14:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527686073911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686073911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686073911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527686077429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527686077429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/concatenatedout.v 1 1 " "Found 1 design units, including 1 entities, in source file src/concatenatedout.v" { { "Info" "ISGN_ENTITY_NAME" "1 concatenateDout " "Found entity 1: concatenateDout" {  } { { "src/concatenateDout.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686099832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686099832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockenablepll/synthesis/clockenablepll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clockenablepll/synthesis/clockenablepll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockEnablePLL " "Found entity 1: clockEnablePLL" {  } { { "src/clockEnablePLL/synthesis/clockEnablePLL.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/clockEnablePLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686099856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686099856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traditional_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/traditional_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 traditional_adder " "Found entity 1: traditional_adder" {  } { { "src/traditional_adder.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/traditional_adder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686099864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686099864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "src/test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686099884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686099884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ramaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramAddress " "Found entity 1: ramAddress" {  } { { "src/ramAddress.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ramAddress.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686099904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686099904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4wmodification.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4wmodification.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4WModification " "Found entity 1: radix4WModification" {  } { { "src/radix4WModification.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4WModification.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686099928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686099928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4selm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4selm.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4SELM " "Found entity 1: radix4SELM" {  } { { "src/radix4SELM.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4SELM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686099948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686099948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4multipliertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4multipliertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4MultiplierTestbench " "Found entity 1: radix4MultiplierTestbench" {  } { { "src/radix4MultiplierTestbench.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4MultiplierTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686099976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686099976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4multiplier " "Found entity 1: radix4multiplier" {  } { { "src/radix4multiplier.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4digitmultiply.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4digitmultiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4DigitMultiply " "Found entity 1: radix4DigitMultiply" {  } { { "src/radix4DigitMultiply.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4DigitMultiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4calcvj.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4calcvj.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4calcVj " "Found entity 1: radix4calcVj" {  } { { "src/radix4calcVj.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4calcVj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4addertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4addertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4AdderTestbench " "Found entity 1: radix4AdderTestbench" {  } { { "src/radix4AdderTestbench.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4AdderTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4adder_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_sv " "Found entity 1: radix4adder_sv" {  } { { "src/radix4adder_sv.sv" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder_new.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4adder_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_new " "Found entity 1: radix4adder_new" {  } { { "src/radix4adder_new.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder.v 0 0 " "Found 0 design units, including 0 entities, in source file src/radix4adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2selm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2selm.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2SELM " "Found entity 1: radix2SELM" {  } { { "src/radix2SELM.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2SELM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2multiplier " "Found entity 1: radix2multiplier" {  } { { "src/radix2multiplier.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2digitmultiply.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2digitmultiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2DigitMultiply " "Found entity 1: radix2DigitMultiply" {  } { { "src/radix2DigitMultiply.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2DigitMultiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2calcvj.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2calcvj.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2calcVj " "Found entity 1: radix2calcVj" {  } { { "src/radix2calcVj.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2calcVj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderserialblock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderserialblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerialBlock " "Found entity 1: radix2adderSerialBlock" {  } { { "src/radix2adderSerialBlock.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adderSerialBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radix2adderSerial.v(24) " "Verilog HDL information at radix2adderSerial.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "src/radix2adderSerial.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adderSerial.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527686100312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderserial.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerial " "Found entity 1: radix2adderSerial" {  } { { "src/radix2adderSerial.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adderSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderparallelblock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderparallelblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderParallelBlock " "Found entity 1: radix2adderParallelBlock" {  } { { "src/radix2adderParallelBlock.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adderParallelBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adder " "Found entity 1: radix2adder" {  } { { "src/radix2adder.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverterSignedDigit.v(10) " "Verilog HDL Declaration information at onTheFlyConverterSignedDigit.v(10): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "src/onTheFlyConverterSignedDigit.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverterSignedDigit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527686100372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ontheflyconvertersigneddigit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ontheflyconvertersigneddigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverterSignedDigit " "Found entity 1: onTheFlyConverterSignedDigit" {  } { { "src/onTheFlyConverterSignedDigit.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverterSignedDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverter.v(10) " "Verilog HDL Declaration information at onTheFlyConverter.v(10): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "src/onTheFlyConverter.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverter.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527686100400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ontheflyconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ontheflyconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverter " "Found entity 1: onTheFlyConverter" {  } { { "src/onTheFlyConverter.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/onchipram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/onchipram.v" { { "Info" "ISGN_ENTITY_NAME" "1 onChipRam " "Found entity 1: onChipRam" {  } { { "src/onChipRam.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/negatex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/negatex.v" { { "Info" "ISGN_ENTITY_NAME" "1 negateX " "Found entity 1: negateX" {  } { { "src/negateX.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/negateX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memcopydetector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memcopydetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 memCopyDetector " "Found entity 1: memCopyDetector" {  } { { "src/memCopyDetector.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/memCopyDetector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/masterlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/masterlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterLevel " "Found entity 1: masterLevel" {  } { { "src/masterLevel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsrblock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsrblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRBlock " "Found entity 1: LFSRBlock" {  } { { "src/LFSRBlock.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/convention2rbr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/convention2rbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 conventionToRBR " "Found entity 1: conventionToRBR" {  } { { "src/convention2rbr.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/convention2rbr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arbitraryradixaddertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/arbitraryradixaddertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitraryRadixAdderTestbench " "Found entity 1: arbitraryRadixAdderTestbench" {  } { { "src/arbitraryRadixAdderTestbench.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/arbitraryRadixAdderTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adderperformancetest.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adderperformancetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderPerformanceTest " "Found entity 1: adderPerformanceTest" {  } { { "src/adderPerformanceTest.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/adderPerformanceTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockenablepll/synthesis/submodules/clockenablepll_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file src/clockenablepll/synthesis/submodules/clockenablepll_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockEnablePLL_altclkctrl_0_sub " "Found entity 1: clockEnablePLL_altclkctrl_0_sub" {  } { { "src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100887 ""} { "Info" "ISGN_ENTITY_NAME" "2 clockEnablePLL_altclkctrl_0 " "Found entity 2: clockEnablePLL_altclkctrl_0" {  } { { "src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_trial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/top_trial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_trial " "Found entity 1: top_trial" {  } { { "src/top_trial.bdf" "" { Schematic "C:/Users/J_Lian/Desktop/FYP/src/top_trial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "src/pll2.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_0002 " "Found entity 1: pll2_0002" {  } { { "src/pll2/pll2_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll2/pll2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100944 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "masterLevelHPS masterLevelHPS.v(31) " "Verilog Module Declaration warning at masterLevelHPS.v(31): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"masterLevelHPS\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 31 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686100964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/masterlevelhps.v 1 1 " "Found 1 design units, including 1 entities, in source file src/masterlevelhps.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterLevelHPS " "Found entity 1: masterLevelHPS" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/avalon_mm_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/avalon_mm_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_MM_write_master " "Found entity 1: avalon_MM_write_master" {  } { { "src/avalon_MM_write_master.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/avalon_MM_write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll3 " "Found entity 1: pll3" {  } { { "src/pll3.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686100996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686100996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll3/pll3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll3/pll3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll3_0002 " "Found entity 1: pll3_0002" {  } { { "src/pll3/pll3_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctr_block.v(41) " "Verilog HDL information at ctr_block.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "src/ctr_block.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ctr_block.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527686101036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ctr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_block " "Found entity 1: ctr_block" {  } { { "src/ctr_block.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ctr_block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_speed_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mem_speed_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_speed_test " "Found entity 1: mem_speed_test" {  } { { "src/mem_speed_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_gen_speed_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_gen_speed_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen_speed_test " "Found entity 1: data_gen_speed_test" {  } { { "src/data_gen_speed_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/data_gen_speed_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/single_register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/single_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_register " "Found entity 1: single_register" {  } { { "src/single_register.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/single_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cinlfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cinlfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 CinLFSR " "Found entity 1: CinLFSR" {  } { { "src/CinLFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/CinLFSR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_module.v(78) " "Verilog HDL information at top_module.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527686101104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsrblock_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsrblock_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRBlock_test " "Found entity 1: LFSRBlock_test" {  } { { "src/LFSRBlock_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_250_50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll_250_50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_250_50MHz " "Found entity 1: pll_250_50MHz" {  } { { "src/pll_250_50MHz.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll_250_50MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_250_50mhz/pll_250_50mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll_250_50mhz/pll_250_50mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_250_50MHz_0002 " "Found entity 1: pll_250_50MHz_0002" {  } { { "src/pll_250_50MHz/pll_250_50MHz_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll_250_50MHz/pll_250_50MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/masterleveloneclkdomain.v 1 1 " "Found 1 design units, including 1 entities, in source file src/masterleveloneclkdomain.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterLevelOneClkDomain " "Found entity 1: masterLevelOneClkDomain" {  } { { "src/masterLevelOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelOneClkDomain.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ramAddressOneClkDomain.v(36) " "Verilog HDL information at ramAddressOneClkDomain.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "src/ramAddressOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ramAddressOneClkDomain.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527686101165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramaddressoneclkdomain.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ramaddressoneclkdomain.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramAddressOneClkDomain " "Found entity 1: ramAddressOneClkDomain" {  } { { "src/ramAddressOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ramAddressOneClkDomain.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101169 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrBlockOneClkDomain.v(40) " "Verilog HDL information at ctrBlockOneClkDomain.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "src/ctrBlockOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ctrBlockOneClkDomain.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527686101181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctrblockoneclkdomain.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ctrblockoneclkdomain.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrBlockOneClkDomain " "Found entity 1: ctrBlockOneClkDomain" {  } { { "src/ctrBlockOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ctrBlockOneClkDomain.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRIncrementer.v(32) " "Verilog HDL information at SRIncrementer.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "src/SRIncrementer.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/SRIncrementer.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527686101193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/srincrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/srincrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRIncrementer " "Found entity 1: SRIncrementer" {  } { { "src/SRIncrementer.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/SRIncrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4multiplierparallel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4multiplierparallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4multiplierParallel " "Found entity 1: radix4multiplierParallel" {  } { { "src/radix4multiplierParallel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4multiplierParallel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686101205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk masterLevelHPS.v(106) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(106): created implicit net for \"clk\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_fixed_location masterLevelHPS.v(110) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(110): created implicit net for \"control_fixed_location\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_write_base masterLevelHPS.v(111) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(111): created implicit net for \"control_write_base\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_write_length masterLevelHPS.v(112) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(112): created implicit net for \"control_write_length\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_go masterLevelHPS.v(113) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(113): created implicit net for \"control_go\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_done masterLevelHPS.v(114) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(114): created implicit net for \"control_done\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "user_write_buffer masterLevelHPS.v(117) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(117): created implicit net for \"user_write_buffer\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "user_buffer_data masterLevelHPS.v(118) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(118): created implicit net for \"user_buffer_data\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "user_buffer_full masterLevelHPS.v(119) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(119): created implicit net for \"user_buffer_full\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_address masterLevelHPS.v(122) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(122): created implicit net for \"master_address\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_write masterLevelHPS.v(123) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(123): created implicit net for \"master_write\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_byteenable masterLevelHPS.v(124) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(124): created implicit net for \"master_byteenable\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_writedata masterLevelHPS.v(125) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(125): created implicit net for \"master_writedata\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_waitrequest masterLevelHPS.v(127) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(127): created implicit net for \"master_waitrequest\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_signal mem_speed_test.v(74) " "Verilog HDL Implicit Net warning at mem_speed_test.v(74): created implicit net for \"start_signal\"" {  } { { "src/mem_speed_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "transfer_done mem_speed_test.v(75) " "Verilog HDL Implicit Net warning at mem_speed_test.v(75): created implicit net for \"transfer_done\"" {  } { { "src/mem_speed_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_rst top_module.v(51) " "Verilog HDL Implicit Net warning at top_module.v(51): created implicit net for \"pll_rst\"" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101205 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "radix4multiplier.v(110) " "Verilog HDL Instantiation warning at radix4multiplier.v(110): instance has no name" {  } { { "src/radix4multiplier.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4multiplier.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1527686101253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527686101557 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pll_lock_sm top_module.v(68) " "Verilog HDL warning at top_module.v(68): object pll_lock_sm used but never assigned" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 68 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527686101625 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter top_module.v(69) " "Verilog HDL or VHDL warning at top_module.v(69): object \"counter\" assigned a value but never read" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527686101625 "|top_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pll_lock_sm top_module.v(81) " "Verilog HDL Always Construct warning at top_module.v(81): variable \"pll_lock_sm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1527686101625 "|top_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pll_lock_sm top_module.v(82) " "Verilog HDL Always Construct warning at top_module.v(82): variable \"pll_lock_sm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1527686101625 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pll_lock_en top_module.v(78) " "Verilog HDL Always Construct warning at top_module.v(78): inferring latch(es) for variable \"pll_lock_en\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527686101625 "|top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pll_lock_sm 0 top_module.v(68) " "Net \"pll_lock_sm\" at top_module.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686101629 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pll_lock_en top_module.v(78) " "Inferred latch for \"pll_lock_en\" at top_module.v(78)" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686101629 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll3 pll3:pll_2 " "Elaborating entity \"pll3\" for hierarchy \"pll3:pll_2\"" {  } { { "src/top_module.v" "pll_2" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686101993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll3_0002 pll3:pll_2\|pll3_0002:pll3_inst " "Elaborating entity \"pll3_0002\" for hierarchy \"pll3:pll_2\|pll3_0002:pll3_inst\"" {  } { { "src/pll3.v" "pll3_inst" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\"" {  } { { "src/pll3/pll3_0002.v" "altera_pll_i" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102225 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527686102273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\"" {  } { { "src/pll3/pll3_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.000000 MHz " "Parameter \"reference_clock_frequency\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686102465 ""}  } { { "src/pll3/pll3_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527686102465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRIncrementer SRIncrementer:SRIncrementer_Inst_1 " "Elaborating entity \"SRIncrementer\" for hierarchy \"SRIncrementer:SRIncrementer_Inst_1\"" {  } { { "src/top_module.v" "SRIncrementer_Inst_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterLevel masterLevel:masterLevel_Inst " "Elaborating entity \"masterLevel\" for hierarchy \"masterLevel:masterLevel_Inst\"" {  } { { "src/top_module.v" "masterLevel_Inst" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DUT_out masterLevel.v(41) " "Verilog HDL or VHDL warning at masterLevel.v(41): object \"DUT_out\" assigned a value but never read" {  } { { "src/masterLevel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527686102509 "|top_module|masterLevel:masterLevel_Inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LFSR_out masterLevel.v(45) " "Verilog HDL warning at masterLevel.v(45): object LFSR_out used but never assigned" {  } { { "src/masterLevel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527686102509 "|top_module|masterLevel:masterLevel_Inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LFSR_out 0 masterLevel.v(45) " "Net \"LFSR_out\" at masterLevel.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "src/masterLevel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102517 "|top_module|masterLevel:masterLevel_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSRBlock masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3 " "Elaborating entity \"LFSRBlock\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\"" {  } { { "src/masterLevel.v" "LFSR_3" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\|LFSR:LFSRinst\[0\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\|LFSR:LFSRinst\[0\].LSFRA\"" {  } { { "src/LFSRBlock.v" "LFSRinst\[0\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102565 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102641 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102641 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102645 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\|LFSR:LFSRinst\[1\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\|LFSR:LFSRinst\[1\].LSFRA\"" {  } { { "src/LFSRBlock.v" "LFSRinst\[1\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102681 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102737 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102737 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102737 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSRBlock_test masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1 " "Elaborating entity \"LFSRBlock_test\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\"" {  } { { "src/masterLevel.v" "LFSR_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102753 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_out LFSRBlock_test.v(31) " "Verilog HDL or VHDL warning at LFSRBlock_test.v(31): object \"pre_out\" assigned a value but never read" {  } { { "src/LFSRBlock_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527686102757 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[0\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[0\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[0\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686102801 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102937 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102937 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686102937 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[1\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[1\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[1\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103005 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103069 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103069 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103073 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[2\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[2\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[2\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103097 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103153 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103153 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103153 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[3\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[3\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[3\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103185 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[4\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[4\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[4\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103317 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103373 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103373 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103373 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[5\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[5\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[5\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103397 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103541 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103541 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103541 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[6\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[6\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[6\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103573 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103625 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103629 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103629 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[7\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[7\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[7\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103665 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103745 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103745 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103745 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[8\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[8\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[8\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103765 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103809 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103809 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103809 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[9\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[9\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[9\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103825 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103873 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103873 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103873 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[10\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[10\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[10\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103889 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103929 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103929 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686103929 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[11\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[11\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[11\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686103989 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104053 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104053 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104053 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[12\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[12\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[12\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104093 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104161 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104161 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104161 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[13\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[13\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[13\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104185 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104233 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104233 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104233 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[14\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[14\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[14\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104301 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104341 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104341 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104341 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[15\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[15\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[15\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104361 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104417 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104421 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104421 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[16\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[16\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[16\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104457 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104533 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104533 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104537 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[17\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[17\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[17\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104613 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104685 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104685 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104685 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[18\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[18\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[18\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104709 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104765 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104765 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104765 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[19\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[19\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[19\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104813 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104921 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104921 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686104921 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[20\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[20\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[20\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686104945 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105045 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105045 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105045 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[21\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[21\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[21\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686105069 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105133 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105133 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105133 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[22\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[22\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[22\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686105225 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[23\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[23\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[23\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686105317 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105369 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105369 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105369 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[24\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[24\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[24\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686105389 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105433 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105433 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105433 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[25\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[25\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[25\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686105473 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105629 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105629 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105629 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[26\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[26\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[26\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686105761 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686105829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[27\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[27\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[27\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686105973 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106033 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106033 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106033 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[28\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[28\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[28\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106069 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106121 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106125 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106125 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[29\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[29\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[29\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106149 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106225 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106225 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106225 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[30\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[30\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[30\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106257 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106345 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106345 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106345 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[31\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[31\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[31\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106389 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106461 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106461 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106461 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[32\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[32\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[32\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106493 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106597 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106597 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106601 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[33\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[33\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[33\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106689 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106753 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106753 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106753 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[34\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[34\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[34\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106769 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106813 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106813 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106813 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[35\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[35\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[35\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106861 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106957 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106957 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686106957 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[36\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[36\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[36\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686106973 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107045 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107045 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107045 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[37\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[37\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[37\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107117 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107161 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107161 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107161 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[38\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[38\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[38\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107237 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107289 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[39\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[39\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[39\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107305 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107381 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107381 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107381 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[40\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[40\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[40\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107405 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107481 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107481 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107485 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[41\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[41\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[41\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107509 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107601 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107601 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107605 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[42\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[42\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[42\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107637 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107685 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107685 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107685 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[43\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[43\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[43\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107717 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107765 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107765 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107765 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[44\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[44\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[44\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107789 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[45\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[45\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[45\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107849 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107889 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107889 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107889 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[46\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[46\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[46\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107909 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107954 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107954 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686107954 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[47\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[47\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[47\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686107970 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108010 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108010 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108010 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[48\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[48\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[48\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108046 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108110 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108110 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108110 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[49\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[49\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[49\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108138 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108202 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108202 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108202 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[50\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[50\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[50\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108266 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108310 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108310 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108310 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[51\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[51\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[51\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108422 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108502 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108502 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108502 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[52\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[52\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[52\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108530 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108618 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108618 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108618 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[53\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[53\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[53\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108649 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108730 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108730 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108734 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[54\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[54\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[54\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108749 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108821 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108821 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108821 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[55\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[55\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[55\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108845 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108897 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108897 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686108897 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[56\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[56\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[56\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686108930 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109026 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109026 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109026 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[57\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[57\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[57\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686109054 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109122 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109122 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109126 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[58\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[58\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[58\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686109144 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109184 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109184 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109188 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[59\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[59\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[59\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686109220 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109280 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109280 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527686109280 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4adder_new masterLevel:masterLevel_Inst\|radix4adder_new:DUT_1 " "Elaborating entity \"radix4adder_new\" for hierarchy \"masterLevel:masterLevel_Inst\|radix4adder_new:DUT_1\"" {  } { { "src/masterLevel.v" "DUT_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686109300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(47) " "Verilog HDL assignment warning at radix4adder_new.v(47): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527686109304 "|top_module|masterLevel:masterLevel_Inst|radix4adder_new:DUT_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(51) " "Verilog HDL assignment warning at radix4adder_new.v(51): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527686109304 "|top_module|masterLevel:masterLevel_Inst|radix4adder_new:DUT_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(56) " "Verilog HDL assignment warning at radix4adder_new.v(56): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527686109304 "|top_module|masterLevel:masterLevel_Inst|radix4adder_new:DUT_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenateDout masterLevel:masterLevel_Inst\|concatenateDout:concatenateDout_1 " "Elaborating entity \"concatenateDout\" for hierarchy \"masterLevel:masterLevel_Inst\|concatenateDout:concatenateDout_1\"" {  } { { "src/masterLevel.v" "concatenateDout_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686109360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter concatenateDout.v(22) " "Verilog HDL or VHDL warning at concatenateDout.v(22): object \"counter\" assigned a value but never read" {  } { { "src/concatenateDout.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527686109360 "|top_module|masterLevel:masterLevel_Inst|concatenateDout:concatenateDout_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_out concatenateDout.v(23) " "Verilog HDL or VHDL warning at concatenateDout.v(23): object \"pre_out\" assigned a value but never read" {  } { { "src/concatenateDout.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527686109360 "|top_module|masterLevel:masterLevel_Inst|concatenateDout:concatenateDout_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramAddress masterLevel:masterLevel_Inst\|ramAddress:ramAddress_1 " "Elaborating entity \"ramAddress\" for hierarchy \"masterLevel:masterLevel_Inst\|ramAddress:ramAddress_1\"" {  } { { "src/masterLevel.v" "ramAddress_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686109397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onChipRam masterLevel:masterLevel_Inst\|onChipRam:RAM_1 " "Elaborating entity \"onChipRam\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\"" {  } { { "src/masterLevel.v" "RAM_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686109445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\"" {  } { { "src/onChipRam.v" "altsyncram_component" { Text "C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686110057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\"" {  } { { "src/onChipRam.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686110129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 165 " "Parameter \"width_a\" = \"165\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686110133 ""}  } { { "src/onChipRam.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527686110133 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 14 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 14" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 61 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686110261 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 14 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 14" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 64 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686110261 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side B specified but total number of address lines is 14 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side B specified but total number of address lines is 14" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 67 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686110261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jap1 " "Found entity 1: altsyncram_jap1" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686110269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686110269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jap1 masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated " "Elaborating entity \"altsyncram_jap1\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686110269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qqg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qqg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qqg2 " "Found entity 1: altsyncram_qqg2" {  } { { "db/altsyncram_qqg2.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_qqg2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686110397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686110397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qqg2 masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|altsyncram_qqg2:altsyncram1 " "Elaborating entity \"altsyncram_qqg2\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|altsyncram_qqg2:altsyncram1\"" {  } { { "db/altsyncram_jap1.tdf" "altsyncram1" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686110397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jap1.tdf" "mgl_prim2" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686112925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686113149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686113149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686113149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686113149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686113149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686113149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 165 " "Parameter \"WIDTH_WORD\" = \"165\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686113149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527686113149 ""}  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527686113149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memCopyDetector masterLevel:masterLevel_Inst\|memCopyDetector:memCopyDetector_1 " "Elaborating entity \"memCopyDetector\" for hierarchy \"masterLevel:masterLevel_Inst\|memCopyDetector:memCopyDetector_1\"" {  } { { "src/masterLevel.v" "memCopyDetector_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockEnablePLL masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll " "Elaborating entity \"clockEnablePLL\" for hierarchy \"masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\"" {  } { { "src/masterLevel.v" "clk_enable_pll" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockEnablePLL_altclkctrl_0 masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clockEnablePLL_altclkctrl_0\" for hierarchy \"masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0\"" {  } { { "src/clockEnablePLL/synthesis/clockEnablePLL.v" "altclkctrl_0" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/clockEnablePLL.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockEnablePLL_altclkctrl_0_sub masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0\|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component " "Elaborating entity \"clockEnablePLL_altclkctrl_0_sub\" for hierarchy \"masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0\|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component\"" {  } { { "src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" "clockEnablePLL_altclkctrl_0_sub_component" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect clockEnablePLL_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at clockEnablePLL_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527686113785 "|top_module|masterLevel:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr_block masterLevel:masterLevel_Inst\|ctr_block:ctr_block_1 " "Elaborating entity \"ctr_block\" for hierarchy \"masterLevel:masterLevel_Inst\|ctr_block:ctr_block_1\"" {  } { { "src/masterLevel.v" "ctr_block_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686113873 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527686115122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.30.14:15:20 Progress: Loading sld68080fff/alt_sld_fab_wrapper_hw.tcl " "2018.05.30.14:15:20 Progress: Loading sld68080fff/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686120302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686125455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686125811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686128802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686128956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686129138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686129319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686129371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686129403 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527686130167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld68080fff/alt_sld_fab.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686130504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686130504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686130585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686130585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686130589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686130589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686130657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686130657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686130745 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686130745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686130745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527686130816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686130816 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[47\].LSFRA\|rom " "RAM logic \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[47\].LSFRA\|rom\" is uninferred due to asynchronous read logic" {  } { { "src/LFSR.v" "rom" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1527686133903 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1527686133903 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UserLED2 VCC " "Pin \"UserLED2\" is stuck at VCC" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527686135129 "|top_module|UserLED2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527686135129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686135473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527686136610 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2 16 " "Ignored 16 assignments for entity \"pll2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527686137105 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527686137105 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527686137105 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527686137105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2_0002 317 " "Ignored 317 assignments for entity \"pll2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527686137105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_250_50MHz 16 " "Ignored 16 assignments for entity \"pll_250_50MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527686137105 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527686137105 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527686137105 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527686137105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_250_50MHz_0002 317 " "Ignored 317 assignments for entity \"pll_250_50MHz_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527686137105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Lian/Desktop/FYP/output_files/High_radix_online_arithmetic.map.smsg " "Generated suppressed messages file C:/Users/J_Lian/Desktop/FYP/output_files/High_radix_online_arithmetic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686137642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 2 0 0 " "Adding 16 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527686139603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527686139603 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527686141757 ""}  } { { "altera_pll.v" "" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1527686141757 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527686141933 ""}  } { { "altera_pll.v" "" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1527686141933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "960 " "Implemented 960 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527686142402 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527686142402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "781 " "Implemented 781 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527686142402 ""} { "Info" "ICUT_CUT_TM_RAMS" "165 " "Implemented 165 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1527686142402 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1527686142402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527686142402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 239 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527686142534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 14:15:42 2018 " "Processing ended: Wed May 30 14:15:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527686142534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527686142534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527686142534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527686142534 ""}
