# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labo_4.srcs/sources_1/imports/sources/basic_register.vhd" \
"../../../../Labo_4.srcs/sources_1/imports/sources/register_file.vhd" \
"../../../../Labo_4.srcs/sim_1/imports/sources/register_file_tb.vhd" \

# Do not sort compile order
nosort
