# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
# Date created = 21:27:19  December 27, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_s_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE75F23I7
set_global_assignment -name TOP_LEVEL_ENTITY top_s
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:27:19  DECEMBER 27, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp2.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=4096" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=4096" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_location_assignment PIN_P1 -to rx_syn
set_location_assignment PIN_A12 -to mclk0
set_location_assignment PIN_G21 -to hrst_n
set_location_assignment PIN_AA4 -to tx_a
set_location_assignment PIN_AA5 -to mcu_sck
set_location_assignment PIN_V5 -to mcu_mosi
set_location_assignment PIN_AB5 -to mcu_miso
set_location_assignment PIN_AB6 -to mcu_csn
set_location_assignment PIN_AB7 -to mcu_sel
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "clk_rst_top:u_clk_rst|clk_sys" -section_id auto_signaltap_0
set_location_assignment PIN_AB3 -to rx_ctrl
set_location_assignment PIN_Y3 -to te_a
set_location_assignment PIN_Y4 -to re_a
set_location_assignment PIN_P2 -to mcu_a[2]
set_location_assignment PIN_R1 -to mcu_a[1]
set_location_assignment PIN_R2 -to mcu_a[0]
set_location_assignment PIN_A19 -to ad1_clk
set_location_assignment PIN_B19 -to ad1_mclk
set_location_assignment PIN_A18 -to ad1_cfg
set_location_assignment PIN_A17 -to ad1_din
set_location_assignment PIN_A16 -to ad1_sync
set_location_assignment PIN_A10 -to ad2_clk
set_location_assignment PIN_B10 -to ad2_mclk
set_location_assignment PIN_A9 -to ad2_cfg
set_location_assignment PIN_B9 -to ad2_din
set_location_assignment PIN_A8 -to ad2_sync
set_location_assignment PIN_B4 -to ad3_clk
set_location_assignment PIN_A3 -to ad3_mclk
set_location_assignment PIN_B3 -to ad3_cfg
set_location_assignment PIN_B2 -to ad3_din
set_location_assignment PIN_B1 -to ad3_sync
set_location_assignment PIN_N2 -to te_b
set_location_assignment PIN_N1 -to re_b
set_location_assignment PIN_U1 -to tx_b
set_location_assignment PIN_AB8 -to rx_a
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_location_assignment PIN_AA7 -to mcu_csn2
set_global_assignment -name VERILOG_FILE ../src/hmi.v
set_global_assignment -name VERILOG_FILE ../src/hub_top/hub_top.v
set_global_assignment -name VERILOG_FILE ../src/hub_top/fetch_rx_inf.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_tx_inf.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_tail.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_slot.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_push.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_mux.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_main.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_head.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_top.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_reg.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_buf.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_base.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/bm_buf.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_top.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_tail.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_reg.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_mux.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_main.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_load.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_head.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_crc.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_buf.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_base.v
set_global_assignment -name VERILOG_FILE ../src/syn_top/syn_top.v
set_global_assignment -name VERILOG_FILE ../src/syn_top/syn_reg.v
set_global_assignment -name VERILOG_FILE ../src/syn_top/syn_dec.v
set_global_assignment -name VERILOG_FILE ../src/syn_top/rx_syn_phy.v
set_global_assignment -name VERILOG_FILE ../src/dsp_top/dsp_top.v
set_global_assignment -name VERILOG_FILE ../src/dsp_top/dsp_reg.v
set_global_assignment -name VERILOG_FILE ../src/dsp_top/dsp_p1.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_tp.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_top.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_syn_gen.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_reg.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_sample.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_clk_gen.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_mux.v
set_global_assignment -name VERILOG_FILE ../src/control_top/mcu_inf.v
set_global_assignment -name VERILOG_FILE ../src/control_top/rx_ctrl/rx_ctrl_top.v
set_global_assignment -name VERILOG_FILE ../src/control_top/rx_ctrl/rx_ctrl_phy.v
set_global_assignment -name VERILOG_FILE ../src/control_top/rx_ctrl/rx_ctrl_dec.v
set_global_assignment -name VERILOG_FILE ../src/control_top/tx_ctrl/tx_ctrl_top.v
set_global_assignment -name VERILOG_FILE ../src/control_top/tx_ctrl/tx_ctrl_phy.v
set_global_assignment -name VERILOG_FILE ../src/control_top/tx_ctrl/tx_ctrl_enc.v
set_global_assignment -name VERILOG_FILE ../src/control_top/fx_bm.v
set_global_assignment -name VERILOG_FILE ../src/control_top/fx_bc.v
set_global_assignment -name VERILOG_FILE ../src/control_top/factory_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/control_top/control_top.v
set_global_assignment -name VERILOG_FILE ../src/control_top/cfg_reg.v
set_global_assignment -name VERILOG_FILE ../src/clk_rst_top/pluse_us_gen.v
set_global_assignment -name VERILOG_FILE ../src/clk_rst_top/clk_rst_top.v
set_global_assignment -name VERILOG_FILE ../src/base_ip/edge_det.v
set_global_assignment -name VERILOG_FILE ../src/base_ip/io_filter.v
set_global_assignment -name VERILOG_FILE ../ip/pll/sgpll.v
set_global_assignment -name VERILOG_FILE ../src/top_s.v
set_global_assignment -name VERILOG_FILE ../src/fx_bus.v
set_global_assignment -name QIP_FILE ../ip/ram/ram32x4k.qip
set_global_assignment -name QIP_FILE ../ip/ram/ram8x32k.qip
set_global_assignment -name VERILOG_FILE ../src/ex_top/mcuspi_inf.v
set_global_assignment -name VERILOG_FILE ../src/ex_top/ex_top.v
set_global_assignment -name VERILOG_FILE ../src/ex_top/ex_reg.v
set_global_assignment -name VERILOG_FILE ../src/ex_top/ex_push.v
set_global_assignment -name VERILOG_FILE ../src/control_top/devid_gen.v
set_global_assignment -name SIGNALTAP_FILE stp2.stp
set_global_assignment -name VERILOG_FILE ../src/commu_top/dir_gen.v
set_location_assignment PIN_AB18 -to led0_n
set_location_assignment PIN_AB16 -to led1_n
set_location_assignment PIN_AB13 -to led2_n
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to rx_a
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_location_assignment PIN_Y7 -to wdo
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "hub_top:u_hub_top|commu_tx_inf:u_hub_tx|tx" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_vld" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "hub_top:u_hub_top|re_a" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "hub_top:u_hub_top|tx_a" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "hub_top:u_hub_top|tx_a_local" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "hub_top:u_hub_top|commu_tx_inf:u_hub_tx|tx" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "hub_top:u_hub_top|fetch_rx_inf:u_hub_rx|rx_vld" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "hub_top:u_hub_top|re_a" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "hub_top:u_hub_top|tx_a" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "hub_top:u_hub_top|tx_a_local" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=22" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=22" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=22" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=92" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/stp2_auto_stripped.stp