module Controle (
	input wire [5:0] opcode, 
	output wire RegDest, 
	output wire ALUsrc, 
	output wire MemParaReg, 
	output wire EscreveReg, 
	output wire LeMem, 
	output wire EscreveMem, 
	output wire Branch, 
	output wire [3:0] OpALU
);

always @ (opcode)
	case (opcode)
		6'b000000: begin
			RegDest <= 1;
			ALUsrc <= 0;
			MemParaReg <= 0;
			EscreveReg	<= 1;
			LeMem	<= 0;
			EscreveMem <= 0;
			Branch <= 0;
			OpALU <= 0;
			end
		endcase
endmodule