#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x179e7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17a7640 .scope module, "tb" "tb" 3 135;
 .timescale -12 -12;
L_0x17bef80 .functor NOT 1, L_0x17f4840, C4<0>, C4<0>, C4<0>;
L_0x17bf3d0 .functor XOR 3, L_0x17f4350, L_0x17f43f0, C4<000>, C4<000>;
L_0x17bf790 .functor XOR 3, L_0x17bf3d0, L_0x17f4650, C4<000>, C4<000>;
v0x17f30a0_0 .net *"_ivl_10", 2 0, L_0x17f4650;  1 drivers
v0x17f31a0_0 .net *"_ivl_12", 2 0, L_0x17bf790;  1 drivers
v0x17f3280_0 .net *"_ivl_2", 2 0, L_0x17f4190;  1 drivers
v0x17f3340_0 .net *"_ivl_4", 2 0, L_0x17f4350;  1 drivers
v0x17f3420_0 .net *"_ivl_6", 2 0, L_0x17f43f0;  1 drivers
v0x17f3550_0 .net *"_ivl_8", 2 0, L_0x17bf3d0;  1 drivers
v0x17f3630_0 .net "ack", 0 0, v0x17f1640_0;  1 drivers
v0x17f36d0_0 .var "clk", 0 0;
v0x17f3770_0 .net "counting_dut", 0 0, v0x17f2460_0;  1 drivers
v0x17f38a0_0 .net "counting_ref", 0 0, v0x17be980_0;  1 drivers
v0x17f3940_0 .net "data", 0 0, v0x17f17a0_0;  1 drivers
v0x17f39e0_0 .net "done_counting", 0 0, v0x17f1840_0;  1 drivers
v0x17f3a80_0 .net "done_dut", 0 0, v0x17f25f0_0;  1 drivers
v0x17f3b20_0 .net "done_ref", 0 0, v0x17bf0d0_0;  1 drivers
v0x17f3bc0_0 .net "reset", 0 0, v0x17f19d0_0;  1 drivers
v0x17f3c60_0 .net "shift_ena_dut", 0 0, v0x17f2ac0_0;  1 drivers
v0x17f3d00_0 .net "shift_ena_ref", 0 0, v0x17f11d0_0;  1 drivers
v0x17f3eb0_0 .var/2u "stats1", 287 0;
v0x17f3f50_0 .var/2u "strobe", 0 0;
v0x17f3ff0_0 .net "tb_match", 0 0, L_0x17f4840;  1 drivers
v0x17f40c0_0 .net "tb_mismatch", 0 0, L_0x17bef80;  1 drivers
L_0x17f4190 .concat [ 1 1 1 0], v0x17bf0d0_0, v0x17be980_0, v0x17f11d0_0;
L_0x17f4350 .concat [ 1 1 1 0], v0x17bf0d0_0, v0x17be980_0, v0x17f11d0_0;
L_0x17f43f0 .concat [ 1 1 1 0], v0x17f25f0_0, v0x17f2460_0, v0x17f2ac0_0;
L_0x17f4650 .concat [ 1 1 1 0], v0x17bf0d0_0, v0x17be980_0, v0x17f11d0_0;
L_0x17f4840 .cmp/eeq 3, L_0x17f4190, L_0x17bf790;
S_0x17a77d0 .scope module, "good1" "reference_module" 3 188, 3 4 0, S_0x17a7640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "shift_ena";
    .port_info 4 /OUTPUT 1 "counting";
    .port_info 5 /INPUT 1 "done_counting";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "ack";
enum0x177bab0 .enum4 (4)
   "S" 4'b0000,
   "S1" 4'b0001,
   "S11" 4'b0010,
   "S110" 4'b0011,
   "B0" 4'b0100,
   "B1" 4'b0101,
   "B2" 4'b0110,
   "B3" 4'b0111,
   "Count" 4'b1000,
   "Wait" 4'b1001
 ;
v0x17be1f0_0 .net "ack", 0 0, v0x17f1640_0;  alias, 1 drivers
v0x17be640_0 .net "clk", 0 0, v0x17f36d0_0;  1 drivers
v0x17be980_0 .var "counting", 0 0;
v0x17becc0_0 .net "data", 0 0, v0x17f17a0_0;  alias, 1 drivers
v0x17bf0d0_0 .var "done", 0 0;
v0x17bf520_0 .net "done_counting", 0 0, v0x17f1840_0;  alias, 1 drivers
v0x17bf8a0_0 .var "next", 3 0;
v0x17f1110_0 .net "reset", 0 0, v0x17f19d0_0;  alias, 1 drivers
v0x17f11d0_0 .var "shift_ena", 0 0;
v0x17f1290_0 .var "state", 3 0;
E_0x1797fe0 .event anyedge, v0x17f1290_0;
E_0x1797fa0 .event posedge, v0x17be640_0;
E_0x1797f40 .event anyedge, v0x17f1290_0, v0x17becc0_0, v0x17bf520_0, v0x17be1f0_0;
S_0x17f1470 .scope module, "stim1" "stimulus_gen" 3 181, 3 60 0, S_0x17a7640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "data";
    .port_info 3 /OUTPUT 1 "done_counting";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /INPUT 1 "tb_match";
v0x17f1640_0 .var "ack", 0 0;
v0x17f1700_0 .net "clk", 0 0, v0x17f36d0_0;  alias, 1 drivers
v0x17f17a0_0 .var "data", 0 0;
v0x17f1840_0 .var "done_counting", 0 0;
v0x17f18e0_0 .var/2u "failed", 0 0;
v0x17f19d0_0 .var "reset", 0 0;
v0x17f1a70_0 .net "tb_match", 0 0, L_0x17f4840;  alias, 1 drivers
E_0x17d4f40/0 .event negedge, v0x17be640_0;
E_0x17d4f40/1 .event posedge, v0x17be640_0;
E_0x17d4f40 .event/or E_0x17d4f40/0, E_0x17d4f40/1;
S_0x17f1b50 .scope module, "top_module1" "top_module" 3 198, 4 1 0, S_0x17a7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "shift_ena";
    .port_info 4 /OUTPUT 1 "counting";
    .port_info 5 /INPUT 1 "done_counting";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "ack";
P_0x17f1d30 .param/l "DETECT_START" 1 4 14, C4<001>;
P_0x17f1d70 .param/l "IDLE" 1 4 13, C4<000>;
P_0x17f1db0 .param/l "NOTIFY_USER" 1 4 17, C4<100>;
P_0x17f1df0 .param/l "SHIFT_IN_DURATION" 1 4 15, C4<010>;
P_0x17f1e30 .param/l "WAIT_FOR_TIMER" 1 4 16, C4<011>;
v0x17f2240_0 .net "ack", 0 0, v0x17f1640_0;  alias, 1 drivers
v0x17f2350_0 .net "clk", 0 0, v0x17f36d0_0;  alias, 1 drivers
v0x17f2460_0 .var "counting", 0 0;
v0x17f2500_0 .net "data", 0 0, v0x17f17a0_0;  alias, 1 drivers
v0x17f25f0_0 .var "done", 0 0;
v0x17f26e0_0 .net "done_counting", 0 0, v0x17f1840_0;  alias, 1 drivers
v0x17f27d0_0 .var "duration", 3 0;
v0x17f28b0_0 .var "next_state", 2 0;
v0x17f2990_0 .net "reset", 0 0, v0x17f19d0_0;  alias, 1 drivers
v0x17f2ac0_0 .var "shift_ena", 0 0;
v0x17f2b80_0 .var "shift_reg", 3 0;
v0x17f2c60_0 .var "state", 2 0;
E_0x177aa20/0 .event anyedge, v0x17f2c60_0, v0x17f2b80_0, v0x17f27d0_0, v0x17bf520_0;
E_0x177aa20/1 .event anyedge, v0x17be1f0_0;
E_0x177aa20 .event/or E_0x177aa20/0, E_0x177aa20/1;
S_0x17f2e90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 210, 3 210 0, S_0x17a7640;
 .timescale -12 -12;
E_0x17f3020 .event anyedge, v0x17f3f50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f3f50_0;
    %nor/r;
    %assign/vec4 v0x17f3f50_0, 0;
    %wait E_0x17f3020;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f1470;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f18e0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x17f1470;
T_2 ;
    %wait E_0x17d4f40;
    %load/vec4 v0x17f1a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f18e0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x17f1470;
T_3 ;
    %wait E_0x1797fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f18e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f19d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x17f1840_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x17f1640_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f19d0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1797fa0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f1840_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1797fa0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f1840_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x17f1840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f1640_0, 0;
    %pushi/vec4 3, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1797fa0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f1640_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f1640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x17f1640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %wait E_0x1797fa0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1797fa0;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f1840_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1797fa0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f1840_0, 0;
    %wait E_0x1797fa0;
    %load/vec4 v0x17f18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %vpi_call/w 3 119 "$display", "Hint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?" {0 0 0};
T_3.10 ;
    %pushi/vec4 5000, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d4f40;
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x17f19d0_0, 0;
    %vpi_func 3 125 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17f17a0_0, 0;
    %vpi_func 3 126 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x17f1840_0, 0;
    %vpi_func 3 127 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x17f1640_0, 0;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17a77d0;
T_4 ;
Ewait_0 .event/or E_0x1797f40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17f1290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.0 ;
    %load/vec4 v0x17becc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.1 ;
    %load/vec4 v0x17becc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.2 ;
    %load/vec4 v0x17becc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x17becc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0x17bf520_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0x17be1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x17bf8a0_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x17a77d0;
T_5 ;
    %wait E_0x1797fa0;
    %load/vec4 v0x17f1110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17f1290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x17bf8a0_0;
    %assign/vec4 v0x17f1290_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17a77d0;
T_6 ;
Ewait_1 .event/or E_0x1797fe0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f11d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17be980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bf0d0_0, 0, 1;
    %load/vec4 v0x17f1290_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_6.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x17f1290_0;
    %cmpi/e 5, 0, 4;
    %flag_or 4, 8;
T_6.4;
    %jmp/1 T_6.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x17f1290_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
T_6.3;
    %jmp/1 T_6.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x17f1290_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_6.2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17f11d0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x17f1290_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17be980_0, 0, 1;
T_6.5 ;
    %load/vec4 v0x17f1290_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17bf0d0_0, 0, 1;
T_6.7 ;
    %load/vec4 v0x17f1290_0;
    %or/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_6.9, 6;
    %pushi/vec4 7, 7, 3;
    %split/vec4 1;
    %store/vec4 v0x17bf0d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x17be980_0, 0, 1;
    %store/vec4 v0x17f11d0_0, 0, 1;
T_6.9 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x17f1b50;
T_7 ;
    %wait E_0x1797fa0;
    %load/vec4 v0x17f2990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f2c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17f2b80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17f27d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x17f28b0_0;
    %assign/vec4 v0x17f2c60_0, 0;
    %load/vec4 v0x17f2b80_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x17f2500_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x17f2b80_0, 0;
    %load/vec4 v0x17f2c60_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x17f2b80_0;
    %assign/vec4 v0x17f27d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x17f1b50;
T_8 ;
    %wait E_0x177aa20;
    %load/vec4 v0x17f2c60_0;
    %store/vec4 v0x17f28b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f25f0_0, 0, 1;
    %load/vec4 v0x17f2c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x17f2b80_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17f28b0_0, 0, 3;
T_8.6 ;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17f2ac0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17f28b0_0, 0, 3;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17f2ac0_0, 0, 1;
    %load/vec4 v0x17f27d0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17f28b0_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x17f27d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x17f27d0_0, 0;
T_8.9 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17f2460_0, 0, 1;
    %load/vec4 v0x17f26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17f28b0_0, 0, 3;
T_8.10 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17f25f0_0, 0, 1;
    %load/vec4 v0x17f2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17f28b0_0, 0, 3;
T_8.12 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x17a7640;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f36d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f3f50_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x17a7640;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f36d0_0;
    %inv;
    %store/vec4 v0x17f36d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x17a7640;
T_11 ;
    %vpi_call/w 3 173 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 174 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f1700_0, v0x17f40c0_0, v0x17f36d0_0, v0x17f3bc0_0, v0x17f3940_0, v0x17f39e0_0, v0x17f3630_0, v0x17f3d00_0, v0x17f3c60_0, v0x17f38a0_0, v0x17f3770_0, v0x17f3b20_0, v0x17f3a80_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x17a7640;
T_12 ;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 219 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 220 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_12.1 ;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 221 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 222 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_12.3 ;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 223 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 224 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_12.5 ;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 226 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 227 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 228 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x17a7640;
T_13 ;
    %wait E_0x17d4f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f3eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
    %load/vec4 v0x17f3ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f3eb0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x17f3d00_0;
    %load/vec4 v0x17f3d00_0;
    %load/vec4 v0x17f3c60_0;
    %xor;
    %load/vec4 v0x17f3d00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 243 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x17f38a0_0;
    %load/vec4 v0x17f38a0_0;
    %load/vec4 v0x17f3770_0;
    %xor;
    %load/vec4 v0x17f38a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 246 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
T_13.8 ;
    %load/vec4 v0x17f3b20_0;
    %load/vec4 v0x17f3b20_0;
    %load/vec4 v0x17f3a80_0;
    %xor;
    %load/vec4 v0x17f3b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 249 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
T_13.14 ;
    %load/vec4 v0x17f3eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f3eb0_0, 4, 32;
T_13.12 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsm/review2015_fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/review2015_fsm/iter3/response0/top_module.sv";
