

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc44'
================================================================
* Date:           Sat Sep 16 04:31:58 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       47|  0.157 us|  0.157 us|   47|   47|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_l_bias_scale_j_proc44_Pipeline_l_bias_scale_j_fu_1648  |l_bias_scale_j_proc44_Pipeline_l_bias_scale_j  |       44|       44|  0.147 us|  0.147 us|   44|   44|       no|
        +-----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      242|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|    48|     6606|     4119|    -|
|Memory               |        0|     -|      256|      264|    -|
|Multiplexer          |        -|     -|        -|       71|    -|
|Register             |        -|     -|     4125|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    48|    10987|     4696|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |                          Instance                         |                     Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |grp_l_bias_scale_j_proc44_Pipeline_l_bias_scale_j_fu_1648  |l_bias_scale_j_proc44_Pipeline_l_bias_scale_j  |        1|  48|  6606|  4119|    0|
    +-----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |Total                                                      |                                               |        1|  48|  6606|  4119|    0|
    +-----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                     Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_ZL5buf24_0_U  |l_bias_scale_j_proc44_p_ZL5buf24_0_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf24_1_U  |l_bias_scale_j_proc44_p_ZL5buf24_1_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf24_2_U  |l_bias_scale_j_proc44_p_ZL5buf24_2_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf24_3_U  |l_bias_scale_j_proc44_p_ZL5buf24_3_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf24_4_U  |l_bias_scale_j_proc44_p_ZL5buf24_4_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf24_5_U  |l_bias_scale_j_proc44_p_ZL5buf24_5_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf24_6_U  |l_bias_scale_j_proc44_p_ZL5buf24_6_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf24_7_U  |l_bias_scale_j_proc44_p_ZL5buf24_7_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                |        0| 256| 264|    0|   512|  256|     8|        16384|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add36_10_fu_2184_p2  |         +|   0|  0|  16|           9|           4|
    |add36_11_fu_2211_p2  |         +|   0|  0|  16|           9|           4|
    |add36_12_fu_2238_p2  |         +|   0|  0|  16|           9|           4|
    |add36_13_fu_2265_p2  |         +|   0|  0|  16|           9|           4|
    |add36_14_fu_2292_p2  |         +|   0|  0|  16|           9|           4|
    |add36_15_fu_2319_p2  |         +|   0|  0|  16|           9|           4|
    |add36_1_fu_1941_p2   |         +|   0|  0|  16|           9|           1|
    |add36_2_fu_1968_p2   |         +|   0|  0|  16|           9|           2|
    |add36_3_fu_1995_p2   |         +|   0|  0|  16|           9|           2|
    |add36_4_fu_2022_p2   |         +|   0|  0|  16|           9|           3|
    |add36_5_fu_2049_p2   |         +|   0|  0|  16|           9|           3|
    |add36_6_fu_2076_p2   |         +|   0|  0|  16|           9|           3|
    |add36_7_fu_2103_p2   |         +|   0|  0|  16|           9|           3|
    |add36_8_fu_2130_p2   |         +|   0|  0|  16|           9|           4|
    |add36_9_fu_2157_p2   |         +|   0|  0|  16|           9|           4|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 242|         136|          50|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  26|          5|    1|          5|
    |ap_done                |   9|          2|    1|          2|
    |block_C_drainer3_read  |   9|          2|    1|          2|
    |jj_blk_n               |   9|          2|    1|          2|
    |outp_ds0_write         |   9|          2|    1|          2|
    |pack_seq_offset_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  71|         15|    6|         15|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   4|   0|    4|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |empty_reg_2375                                                          |   3|   0|    3|          0|
    |grp_l_bias_scale_j_proc44_Pipeline_l_bias_scale_j_fu_1648_ap_start_reg  |   1|   0|    1|          0|
    |jj_read_reg_2365                                                        |   5|   0|    5|          0|
    |p_ZL5buf24_0_load_10_reg_3450                                           |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_11_reg_3485                                           |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_12_reg_3520                                           |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_13_reg_3555                                           |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_14_reg_3590                                           |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_15_reg_3625                                           |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_1_reg_3095                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_2_reg_3130                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_3_reg_3165                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_4_reg_3200                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_5_reg_3235                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_6_reg_3270                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_7_reg_3305                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_8_reg_3340                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_9_reg_3415                                            |  32|   0|   32|          0|
    |p_ZL5buf24_0_load_reg_3020                                              |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_10_reg_3455                                           |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_11_reg_3490                                           |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_12_reg_3525                                           |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_13_reg_3560                                           |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_14_reg_3595                                           |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_15_reg_3630                                           |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_1_reg_3060                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_2_reg_3135                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_3_reg_3170                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_4_reg_3205                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_5_reg_3240                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_6_reg_3275                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_7_reg_3310                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_8_reg_3345                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_9_reg_3380                                            |  32|   0|   32|          0|
    |p_ZL5buf24_1_load_reg_3025                                              |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_10_reg_3420                                           |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_11_reg_3495                                           |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_12_reg_3530                                           |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_13_reg_3565                                           |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_14_reg_3600                                           |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_15_reg_3635                                           |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_1_reg_3065                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_2_reg_3100                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_3_reg_3175                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_4_reg_3210                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_5_reg_3245                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_6_reg_3280                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_7_reg_3315                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_8_reg_3350                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_9_reg_3385                                            |  32|   0|   32|          0|
    |p_ZL5buf24_2_load_reg_3030                                              |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_10_reg_3425                                           |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_11_reg_3460                                           |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_12_reg_3535                                           |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_13_reg_3570                                           |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_14_reg_3605                                           |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_15_reg_3640                                           |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_1_reg_3070                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_2_reg_3105                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_3_reg_3140                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_4_reg_3215                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_5_reg_3250                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_6_reg_3285                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_7_reg_3320                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_8_reg_3355                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_9_reg_3390                                            |  32|   0|   32|          0|
    |p_ZL5buf24_3_load_reg_3035                                              |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_10_reg_3430                                           |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_11_reg_3465                                           |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_12_reg_3500                                           |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_13_reg_3575                                           |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_14_reg_3610                                           |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_15_reg_3645                                           |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_1_reg_3075                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_2_reg_3110                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_3_reg_3145                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_4_reg_3180                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_5_reg_3255                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_6_reg_3290                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_7_reg_3325                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_8_reg_3360                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_9_reg_3395                                            |  32|   0|   32|          0|
    |p_ZL5buf24_4_load_reg_3040                                              |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_10_reg_3435                                           |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_11_reg_3470                                           |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_12_reg_3505                                           |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_13_reg_3540                                           |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_14_reg_3615                                           |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_15_reg_3650                                           |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_1_reg_3080                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_2_reg_3115                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_3_reg_3150                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_4_reg_3185                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_5_reg_3220                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_6_reg_3295                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_7_reg_3330                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_8_reg_3365                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_9_reg_3400                                            |  32|   0|   32|          0|
    |p_ZL5buf24_5_load_reg_3045                                              |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_10_reg_3440                                           |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_11_reg_3475                                           |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_12_reg_3510                                           |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_13_reg_3545                                           |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_14_reg_3580                                           |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_15_reg_3655                                           |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_1_reg_3085                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_2_reg_3120                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_3_reg_3155                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_4_reg_3190                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_5_reg_3225                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_6_reg_3260                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_7_reg_3335                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_8_reg_3370                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_9_reg_3405                                            |  32|   0|   32|          0|
    |p_ZL5buf24_6_load_reg_3050                                              |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_10_reg_3445                                           |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_11_reg_3480                                           |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_12_reg_3515                                           |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_13_reg_3550                                           |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_14_reg_3585                                           |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_15_reg_3620                                           |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_1_reg_3090                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_2_reg_3125                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_3_reg_3160                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_4_reg_3195                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_5_reg_3230                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_6_reg_3265                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_7_reg_3300                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_8_reg_3375                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_9_reg_3410                                            |  32|   0|   32|          0|
    |p_ZL5buf24_7_load_reg_3055                                              |  32|   0|   32|          0|
    |pack_seq_offset_read_reg_2346                                           |   9|   0|    9|          0|
    |tmp_reg_2370                                                            |   6|   0|    6|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |4125|   0| 4125|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc44|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc44|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc44|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc44|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc44|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc44|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc44|  return value|
|block_C_drainer3_dout            |   in|  768|     ap_fifo|       block_C_drainer3|       pointer|
|block_C_drainer3_num_data_valid  |   in|    3|     ap_fifo|       block_C_drainer3|       pointer|
|block_C_drainer3_fifo_cap        |   in|    3|     ap_fifo|       block_C_drainer3|       pointer|
|block_C_drainer3_empty_n         |   in|    1|     ap_fifo|       block_C_drainer3|       pointer|
|block_C_drainer3_read            |  out|    1|     ap_fifo|       block_C_drainer3|       pointer|
|jj_dout                          |   in|    5|     ap_fifo|                     jj|       pointer|
|jj_num_data_valid                |   in|    3|     ap_fifo|                     jj|       pointer|
|jj_fifo_cap                      |   in|    3|     ap_fifo|                     jj|       pointer|
|jj_empty_n                       |   in|    1|     ap_fifo|                     jj|       pointer|
|jj_read                          |  out|    1|     ap_fifo|                     jj|       pointer|
|pack_seq_offset_dout             |   in|    9|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_num_data_valid   |   in|    3|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_fifo_cap         |   in|    3|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_empty_n          |   in|    1|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_read             |  out|    1|     ap_fifo|        pack_seq_offset|       pointer|
|outp_ds0_din                     |  out|  512|     ap_fifo|               outp_ds0|       pointer|
|outp_ds0_num_data_valid          |   in|    3|     ap_fifo|               outp_ds0|       pointer|
|outp_ds0_fifo_cap                |   in|    3|     ap_fifo|               outp_ds0|       pointer|
|outp_ds0_full_n                  |   in|    1|     ap_fifo|               outp_ds0|       pointer|
|outp_ds0_write                   |  out|    1|     ap_fifo|               outp_ds0|       pointer|
+---------------------------------+-----+-----+------------+-----------------------+--------------+

