.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000011010000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000010000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010001000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000001000000100100000000
010000000000000000000000000000001010000000000000000100
000000000000000001000000001000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000000010000000000000000000100000100
000000000000000000000011001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001010000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000010001111000011110000000000000000000000000000
101000000000000000000000000011101110111100010000000000
000000000000000000000000000000101111111100010010000000
010000000001000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000111111100000101110000000000
000000000000000000000000001111011110110101000000000000
000000000000000000000000001111001111010010100000000000
000000000000000000000000001011101110001001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101111001100110000000000
000000000000000000000000001111101110011010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010000111011111000111000000000000
000001000000000000000100001111011110000101010000000000
000000000000000101000010100111101110000011110000000000
000000000000000000100110110111110000111100000000000000
000000000000000000000111000000001111000001100000000000
000000000000000101000110111111001111000010010000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111110000000000000000000100000000
110000000000000000000111111001000000000010000000000000
000000000000000000000010110111000000000000000100000000
000000000000000000000111110000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000001000000000001000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000000001000011011111001010000000000
100000000000000000000000000011011011110110100010000010

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100101100000000000000100000001
010000000000000000000000000000100000000001000000000001
000000000000000000000000010111000000000000000100000001
000000000000000000000010100000000000000001000000000000
000000000000000000000000000000000000000000100110000001
000000000100000000000000000000001011000000000000000000
000000000000001000000000010000000000000000000110000000
000000000000000101000010101111000000000010000000000000
000000000000000101100000011000000000000000000100000000
000000000000000000000010100011000000000010000000000110
110000000000000000000000000000011100000100000100000100
100000000000000000000000000000010000000000000010000000

.logic_tile 5 10
000000000000000000000011100000000001000000100100000000
000000000000010000000011110000001110000000000000000000
101000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000111000111000000011110000100000100000000
000000000000000001100100000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001010000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000001000000000000100000000001000000000000
110000000000000001000011100101100000000000000100000000
100000000000000000000100000000100000000001000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 10
000000000000001111100000000111100000001100111100000001
000000000000000001000000000000101000110011000000000000
101000000000101000000000010111001000001100111100000000
000000000001000001000010000000101100110011000000000011
110000000000000000000110010101001001001100111100000001
000000000000000000000010000000101101110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000101000110011000000000001
000000000000000001100000000001001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000001011000000000000000101101000001100111100000000
000000000000000000000010000000001000110011000010000001
000000000000000000000010000001001001001100111100000001
000000100000000000000000000000001001110011000000000000
110000000000000000000110000111101000001100111110000000
000000000000000000000010000000101000110011000000000010

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000001010000100000100000000
000000000001010000000000000000010000000000000001100100
000000000000000000000000000111100001110110110000000000
000000000000000000000000000001001101111111110010000000
000000000000001000000000000000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000001000000001000000000
000000000000010000000011110000001001000000000000001000
101000000000000000000000010101011000001100111100000000
000000000000000000000010000000010000110011000000000000
010000000000000001100000000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000001100001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110010101101000001100110100000000
000000000000000000000010000000000000110011000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000001011000000100000010000000000
000000000000000000000000000101101101000000000000000000

.logic_tile 11 10
000000000000000000000000000101001110010111110100000000
000000000000000000000000000000100000010111110000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100110000000
100000000000000000000000000000001011000000001001000110

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000100000000
000000000000001111000000000001000000000010000000000000
101000000000000000000010100000011110001011100000000000
000000000000000111000100001011001011000111010000000000
000000000000000000000110011101101100010110100000000000
000000000000000000000011110011010000010101010000000000
000000000000001000000000001000011110000110110000000000
000000000000000111000000000011011101001001110000000000
000000000000001000000111010001111110010011100000000000
000000000000000001000110001101111101001001000000000000
000000000000000001000000011101001101000000110010000000
000000000000001111000011101001111111111111000000000000
000000000000000000000000000011000001000110000000000000
000000000000000000000000000011101000101111010000000000
000000000000000111000110010011100000000000000100000000
000000000000000000100010000000100000000001000000000000

.logic_tile 2 11
000000000000000101000010101101011011000010101000000000
000000000000000101100000001111011001000001010000000000
101010000000001101000010100101100001000000001000000000
000001000000000101000110100000101101000000000000000000
110000000000001101000010100001000001000000001000000000
110000000000000001000100000000101000000000000000000000
000000000000010101000010110101100001000000001000000000
000000100000101101100010100000001000000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111100101001000101101111110000001
000000000000000000000010000001001100110111100000000000
000000000000000000000111101001101000101101111110000000
000000000000001101000100001011101011110111100000000100
110000000000000101000010100111101001101101111110000001
100000000000000000000100000001001010110111100000000000

.logic_tile 3 11
000000000000000000000110010001000000000000000100000000
000000000000000000000111110000100000000001000000000000
101000000001010001100000000000011110000100000100000000
000000001110100000100000000000000000000000000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000010000110001111100110010000000000000000000000000000
000001000001001111100010000000000000000000000000000000
000001000000001000000000000000011111010111000000000000
000000000000000001000011110011011010101011000000000000
000001000000000000000000000000000001000000100100000000
000010100000000000000000000000001000000000000001000000
000000000000001000000000000101111011010100000110000000
000000001000000011000000001011011011010000100000000000
000010000000010101100000010101101101001001000100000000
000001000000100000000011010111111010000101000000000000

.logic_tile 4 11
000010100000000000000000000000000000000000000000000000
000010100000000111000011110000000000000000000000000000
101000000000000000000000010001101111111100010000000000
000000000000000111000010101011101110111100000010000001
010001000000100000000000000101100000000000000110000000
010000000010010000000000000000000000000001000000000000
000000000000001000000000000111000000000000000100000001
000000000000001011000000000000100000000001000000100000
000000000000000000000010001000000000000000000110000000
000000000010000000000000000001000000000010000010000000
000000000000000001100000000000000000000000100110000000
000000000000000000100000000000001111000000000000000000
000001000000000111100110010000011100000100000100000001
000010000000000000000110010000000000000000000000000010
110000000000001000000000000001000000000000000110000100
100000000000000011000000000000000000000001000000000000

.logic_tile 5 11
000000000000000000000010100000000000000000100100000000
000000000000000101000000000000001000000000000001000001
101011100000100101000000000000000001000000100100000000
000001000000010000000010110000001100000000000000100000
110000000000000000000111100000000000000000100100000000
110000000000000000000000000000001100000000000000000000
000000000000000000000010100101100000000000000100000000
000000000000000000000010000000100000000001000001000000
000000000000100000000000011000000000000000000100000001
000000000001001001000011011001000000000010000000000001
000010100001010001000000000000000001000000100100000000
000001000000100000000000000000001000000000000001000000
000000001100000000000111000000011010111100010000000100
000000000000100000000100001011011011111100100000000000
110000100000000000000000000000000000000000100100000000
100000001110000000000000000000001001000000000000100000

.ramb_tile 6 11
000000000000000101100000000001101110000000
000000010000000000000010000000110000100000
101000000000000101100111100011001100000000
000000001110100000000100000000010000100000
010000000000000111100010000001101110100000
010000000000100000000000000000010000000000
000000000001110111100000000101001100100000
000000000000110000100000000000010000000000
000000000001001000000011100011101110100000
000001000000000111000110111111110000000000
000000000000001000000111000101101100100000
000000000001010011000100001011010000000000
000001000000000000000111101001001110000000
000010000000000000000110110111010000000001
110001000000000011100000011101001100100000
010010000000000000000011011111110000000000

.logic_tile 7 11
000000000000000000000000000101001000001100111100000011
000000000000000000000000000000101100110011000000010000
101000000000000000000000000111001000001100111110000001
000000000000000000000000000000001011110011000000000000
110010100000000000000110000101001000001100111100000001
000001000000000000000011100000101101110011000000100000
000000000000000000000110000101001000001100111110000000
000000000000000000000000000000101011110011000000100000
000000000000001000000000010101001001001100111110000000
000000000000000001000010000000101100110011000000000100
000000000000001000000000010111101000001100111110000010
000000000000000001000010000000001011110011000000000000
000000000000000001100000000101001001001100111110000010
000000000000000000000000000000101101110011000000000000
110000001000000001100000000101101000001100111110000010
000000000000000000000000000000101011110011000000000000

.logic_tile 8 11
000000000000000000000000001000001110111000100100000000
000000000000000000000000001101001110110100010000000100
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000001111000001101001010100000001
000001000000000000000000000111101011100110010000000100
000000000001000000000011100000011011110001010100000000
000000000000100000000111100011011110110010100000000100
000010100010000011100110000000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000000000000011100000011111011010101001010100000100
000000001010000000100010011101110000010101010000000000
000000000001011011100111011011000001111001110100000100
000000000000101001000010011101101111100000010000000000
110000000001001011100111000011111011101000110100000100
100000000001101001000000000000111100101000110000000000

.logic_tile 9 11
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000100
101000000000000000000010100000011010000100000100100000
000000000000000000000100000000000000000000000001000000
010000000001001001100111100101011110100000000000000001
110000000000000001000100001111001010000000000000000100
000000000000000101000000000000000000000000100110000000
000000000000000000100000000000001111000000000001000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000001000100
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000101000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 10 11
000001000000100101000000001001111111000000000000000000
000000000001011111000011110001011101010000000000000000
101000000001010111000111100011101110000010100000000000
000000000000101101100000000101000000000000000000000000
010000100000001000000000011000001011110100010100000000
010001000000011001000010000001011010111000100000000000
000000000000000001000010101001111101000001000000000000
000000000000000000100010101111011000000110000000000000
000000000000000001100000000111101101111101010000000100
000000000000000011000000000001101101110110100010100000
000011100000001000000000000011101101111101010000000000
000010100000000101000010100101101111111110010000100000
000000000000000101100000001001011010010111110000000110
000000000000000000000000001101010000111111110000000000
110000000000001000000000011001011101101001010010000000
100000000000000101000010100111011001111001010000000101

.logic_tile 11 11
000000000100000001100000000111100001000110000000000001
000000000000000101000010110000101100000110000000000000
101000000000000111100110001001001011010100000100000000
000000000000000000000100000001001001101001000000100000
000000000000001101000110100001111101000010100000000000
000000000000000101100000000001011011000010000000000000
000000000000000011100110000000000000000000000000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000001101011011101001110110000000
000000000000000000000000000101011100101001010000000000
000000000000001001100110000000001000110000000000000000
000000000000000001000000000000011000110000000000000000
000000000000000000000000001001111100110100110100000000
000000000000000000000000000101101011110000110000000000
000000000000000000000000011000011010101000000000000000
000000000000000000000010000011010000010100000000000000

.logic_tile 12 11
000000000000001000000010110000000000000000000000000000
000000000000000101000111100000000000000000000000000000
101000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001001001010110000100100000000
000000000000000000000010111111001001110000000000000000
000000000000000000000000000111000000000000000000000000
000000000000001111000000000001001010000110000000000000
000010100000001000000000000011101101111110000000000000
000000000000000001000000000000001001111110000011100000
000000000000001000000000000101111110100000010100000000
000000000000001001000000000001111010100001010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000111100010100111101001010110000000000000
000000000000001111100000000101011111001010100000000000
101000000000000000000000000000011101000110110000000001
000000000000000000000000000011001011001001110010000001
000000000000000101000011100000000000000000100100000000
000000000000000000000100000000001011000000000000000000
000000000000000111100000000011011111000110110000000001
000000000000000000100011100000001011000110110000000100
000000000000001111100000000001000000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000001011000000000000001000000000000000100000000
000000000000100001000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000001100110000101100001010110100000000000
000000000000000001000000001111001011100110010000000010

.logic_tile 2 12
000000000000000000000000010101101000010010001110000001
000001000000000000000010000101101001001000010000010011
101000000000001000000000000111001000101010100000000000
000000000000001001000000000111000000111100000000000010
110000000000000001100000000000001110000001010000000000
010000000000000000000000000111000000000010100000000000
000000000000000000000110100111011000011010100000000000
000000000000000000000010110000001111011010100000000000
000000000000000001100000010111001110011010100000000000
000000000000000000100011100000011110011010100000000000
000000000001010000000000000111011010001101100000000000
000000000000100000000000000011111111110001100000000000
000000000000000101000110000111001111011100010000000000
000000000000000101000110101111011000010011010000100000
110000000000000000000000000111011000000111000000000000
100000000000000000000000001111101110001010100000000000

.logic_tile 3 12
000000001100000101000110010011000000000000001000000000
000010000000000000100010000000100000000000000000001000
101000000000000000000110000000000001000000001000000000
000000001110000101000000000000001101000000000000000000
110000000000000000000000000101101000001100111000000000
010000000000000000000010110000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010000000001001110011000000000000
000001000000000000000010111111101000011001010100000000
000000000000000101000011100011001100010110010000000000
000000000000101000000010100001100000000000000000000000
000000000000010101000000000001001011000110000000000000
000000000000000000000110110000001110101100010100000000
000000000000010000000010101001011100011100100000000000
110000000000001000000000000111001100101001010100000000
100000100000000001000000001001100000010101010000000000

.logic_tile 4 12
000000000000000000000010100001000000000000001000000000
000000000000000000000110110000100000000000000000001000
101000000000000000000110110101100001000000001000000000
000000001010000000000010100000101011000000000000000000
000000001100000000000111100101101001001100111000000000
000000000000000000000100000000101001110011000000000000
000000000010001001000010110101001001001100111000000000
000000000000000101000111110000101001110011000000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000001101000000110011000000000000
000000000000000000000000000001000000000000000110000100
000000000001010000000000000000100000000001000010100100
000000000000000000000000001001011001000010000000000000
000000000000000000000000001101111001000000000000000000
010000001110000001000011111111111110111111110000000000
110000001100000000000110011111100000101011110001000000

.logic_tile 5 12
000001001100000000000000000000011011000000010001000000
000000100000000000000000001011001010000000100000000001
101000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000001010000000010100000011011111111100000000000
110000000001100000000100001011001010111111010000100001
000001000000000101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000001100000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000001110000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000010011001010000000
000000000000000001000010100000110000100000
101000000000001001000111100001101000000000
000000101110000111100100000000010000000100
010000000000000000000011010111101010000000
110000000010000000000010100000010000010000
000000000000000111100000000101101000000000
000000000000000000000000000000010000000100
000000000000001000000110010011101010000000
000000001010001011000110010001110000010000
000000001010000111100110001111101000100000
000000000000000000000100000001110000000000
000000000000000000000000000001101010100000
000000000000000000000000000011110000000000
110000000000000001000111001011001000000000
110000000000001111000100000011110000000000

.logic_tile 7 12
000000000000000000000000000011101000001100111100000000
000000000000000000000000000000001100110011000001110000
101000000000000000000000000000001001001100110110000000
000000000000000000000000000011001100110011000000000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000000000101000000000000000100000000
000000001010000000000000000000100000000001000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000001100000000000001000000000
000000000000001101000000000000000000000000000000001000
101000000000000101000110000111001110000011111000000000
000000000000000000100000000000010000000011110000000000
110000000000000000000110000000001001001100111000000000
010000000000000000000000000000001111110011000000000000
000000000000000001100000010000001000111100001000000000
000000000110000000000011110000001110111100000000000000
000000000000000101100000001101101000101001010100000000
000000000000000000000010010011100000101010100000000000
000000000000001000000000011101111100101001010100000000
000000000000000001000010001101010000010101010000000000
000000000000000001100110100011011110000010000000000000
000000000000000001000000000000011011000010000000000000
110000000000000000000110111001000001100000010100000000
100000000000000000000010101001001011110110110000000000

.logic_tile 10 12
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000000000011100001100111000000000
000000000000000000000000000000011001110011000000000000
110000000000000000000000000101101000000001010100000000
110000000000000000000000001011100000101000000000000000
000000000000000001100000011000001110101000000100000000
000000000000000000000010011101000000010100000000000000
000000000000000000000000011000000000100000010000000000
000000000000000000000010000101001101010000100000000000
000000000000000000000000011000000000100000010000000000
000000000000000000000010001111001001010000100000000000
000000000000000001100011101101100000000000000100000000
000000000000000000000000001011100000101001010000000000
110000001111100000000000010000001100000011110000000000
100000000001110000000010000000010000000011110000000000

.logic_tile 11 12
000010101110000001100110000001011011100000110100000000
000000000000000101000000000001011110100000010000000000
101000000000000000000110010101001100000001010000000000
000000000000000000000010010000010000000001010000000000
110000000000001101000110001101101000000000000000000000
110000000000000001000100001101011011001000000000000000
000000000000001001100110010101111001000001000000000000
000000000000000111000010000101011101000000000000000000
000000000000000000000000011101011101000000000000000000
000000000000000000000010000101011001000000010000000000
000000000000001000000110100001000001110000110100000000
000000000000000001000000000001001110010000100000000000
000000000000000000000010010101111001000000000000000000
000000000000000000000110101101011100100000000000000100
110000000000001101100000000001000000100000010100000000
100000000000000101000000001111001000010110100000000000

.logic_tile 12 12
000000000000001000000000000011100000000000001000000000
000000000000000101000000000000100000000000000000001000
101000000000000000000110100000011111001100111000000000
000000000000000000000010100000011110110011000000000000
110000000000000000000010100001101000001100111000000000
110000000000000000000000000000100000110011000000000000
000000000000000101100110000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000000001001001100111000000000
000000000110000000100000000000001010110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001110001000000011100000001001001100111000000000
000000000000001001000000000000001001110011000000000000
110000000000001000000110100101101000010100010100000000
100000000000010101000000000111101100010001010000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000101100000000101111100101000000000000000
010000000000000000000000000000010000101000000001000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000001101100101000000100000000
000000000000000000100011100101100000010110100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011011000011010100000000
100000000000000000000000000011011001000011100000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
101000000001010001100000000000000000000000000000000000
000000001010001111000000000000000000000000000000000000
000000000000001000000011100101000000000000000100000000
000000000000001111000000000000000000000001000000000000
000000000000001000000111101001000001011111100000000000
000000000000000001000100001011001000000110000000000100
000000000000001000000000010000000001000000100100000000
000000000000000011000010100000001011000000000000000000
000000000000000000000110100000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000001110001101100000000000001110000100000000000000
000001000000000101000000001011001110001000000000000000
000000000000000000000000001001100001010110100000000000
000000000000000000000000000101001101100110010000000000

.logic_tile 3 13
000000001110000000000111101101100001000110000000000000
000001000000010000000000001111001010011111100000000000
101000000000001111000000000111101110000111010000100000
000000001110000111100000000000111001000111010000000000
000001001100000000000010111011111010000010100010000000
000000100000010000000111011111010000010111110000000000
000000000000001111000000000000000000000000100100000000
000000000000000001000011100000001111000000000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000001100111000000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000001000000000111100110011101011110000010100000000000
000000000000000000000011001111100000010111110000100100
000000000000001000000110001111001011000100000110000000
000000000000001011000000001011011000010000000000100000

.logic_tile 4 13
000000000100101000000000000001111011001101010000000000
000000000001010001000011110000011100001101010000000000
101000000000000101000000000011100001101111010010000011
000000000000000000000000000000001011101111010000000100
010000000000000000000000001000011010010111110000100000
010000000000000000000000000011010000101011110010000000
000000000000000000000000000000001110000011110100000000
000000000000000000000010100000010000000011110000000000
000000000000000000000000000111111000111111010000000000
000000000000000000000000000111001000101111010000100001
000000000000001000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001001001110000011110100000000
100000001110000011000000001011010000111100000000000000

.logic_tile 5 13
000000000000001000000000000000001100110110100100000000
000000000000000111000000000111001000111001010000000000
101000000000000001100000000001001010000111000000000000
000000000000000000000000000101011011001001000000000000
000000000000001000000111100000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000101011110110100110000000000
000000000000010000000000000000111011110100110000000000
000000000000000011100000000001101011000001110110000000
000000000000100000100000000001011100000000010000000001
000000000000001000000000001000000000000110000100000000
000000000000000001000000001111001011001001000000100000
000000000000000001100000000001101010100110110000000000
000000000000000000000000001101001000010110110000000000
000001000010000000000110010001000000100000010000000001
000000000000000000000010000000001010100000010010000000

.ramb_tile 6 13
000000000000000000000000000000011010000000
000000010000100000000000000000000000000000
101000000100000000000000000000011110000000
000010000000000000000000000000010000000000
010000000000010011100111100000011100000000
110001001010000000100000000000010000000000
000000000010001000000000010000011110000000
000000000000000011000011010000010000000000
000000000001000000000111110000011110000000
000000000000000000000010011111000000000000
000000000000001000000111100000011110000000
000000000000001111000000001011010000000000
000000001000000111000111000000011100000000
000000000000010000100100000111010000000000
110000000000001000000111101101001100100000
010000000000001111000000001101010000000000

.logic_tile 7 13
000000001000010111000011100001000000001100111000000000
000000000000100000100100000000101100110011000000000010
000000000000000000000000000101101000001100111000000000
000000000000001111000000000000101111110011000000000010
000000001000000111000000000001001001001100111000000000
000000100000000000000000000000001100110011000000000010
000000100000000000000111100001101001001100111000000000
000001000000001111000100000000001110110011000000000010
000000000001010000000000000101101001001100111000000000
000000000000100001000000000000001101110011000000000010
000000000001000000000000000111001001001100111010000000
000000000000100001000010000000001010110011000000000000
000000000000000001000000000111101001001100111000000000
000000000000000000000010000000101000110011000000000010
000000100000000000000000000101001001001100111000000000
000000000000000001000010000000001010110011000000000010

.logic_tile 8 13
000000000000001000000111110000000000010110100000000000
000010100000001011000011001011000000101001010000000100
101000000001010000000000001000000000010110100000000000
000000000000000111000011100011000000101001010000000001
010000000000000000000010000000000001000000100100000000
110000000000000000000100000000001000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000100
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001000000000000000000000
000001000000000001100010000001100000000000000100000000
000010000000000000000000000000100000000001000000000000
000000000000000000000110100000000000000000000100000001
000000000001010000000000001001000000000010000000000000
110000000000001000000110100111101111101000010000000010
100000000000000001000000001001111101000000000000000000

.logic_tile 9 13
000000000000000000000000000101100000000000000000000000
000000000000000000000010101001101010100000010000000000
101000000000000000000000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000001000000000010001100000000000000100100000
000000000000001011000010010000000000000001000001100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000010010000000010100000010000000011110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000101000000000111111101100000000000000000
100000000000000000000000000000011010100000000010000000

.logic_tile 10 13
000000000000000101000110000001001111100000000000000000
000000000000000000000000000000011001100000000000000000
101000000000100000000000000000000001001001000000000000
000000000001010000000010100001001011000110000000000000
110000000001010000000011110001011010000000000000000000
010000000000100000000010001101010000010100000000000010
000000000000000101000110000101000000111001110100000000
000000000000000000000010100111101001100000010000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000010111111010100001010100000000
000000000000000000000010001111001011111001110000000000
000000000000001000000000010111001101100000110100000000
000000000000000001000010011101101101110100110000100000
110000000000000001100000000101011010111100010100000000
100000000000000000000000000011111111101100000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000010000000000000000000000000000
000001010000000000000010100000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000011101110001101100000000000
000000010000000000000000001011101001110010010000000000

.logic_tile 2 14
000000000000100000000000000101011000010110100000000000
000000000000000101000010100001010000101010100000000001
000000000000000000000110001101101011001100110000000000
000000000000000000000100000111111011100101100000000000
000000000000000000000010101101100001010000100000000000
000000000000000111000000000111101011000110000000000000
000000000000000000000010111101111101000010000000000000
000000000000000000000010010111111100000111110000000000
000000010000000000000000001111111101001101100000000000
000000010000000000000000001101001101110001100000000000
000000010000000101100000011101101011000011100000000000
000000010000000001000010001101111110000110010000000000
000000010000000000000000000000011001010111000000000000
000000010000000000000000001001011100101011000000000000
000000010000001101100000000111111011011010010000000000
000000010000000101000000000000011011011010010000000000

.logic_tile 3 14
000000000000000001100010100000000000000000000000000000
000010000000000000100100000000000000000000000000000000
101000000100000000000010110000000001000000100100000000
000000000000000000000011010000001010000000000000000000
000000000000100101000000000101001001100010000000000000
000000000000001111100000000101011010001000100000000000
000000000000000111000000000011011111100001000000000000
000000000000000111100011100000111101100001000000000000
000000010001000000000010011001100001000110000010000000
000000010000000000000010001011101001101111010000000000
000000010000000000000111011000001111000111010000000000
000000010000000000000010001001001011001011100000000000
000001010000000001100000000011000000000000000100000000
000000110000100000000000000000100000000001000000000000
000000010000000011100110001111100000010000100000000000
000000010000000000000010001111001000001001000010000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
110000000000000001100000000000000000001111000000000000
010000000000000000000000000000001010001111000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000010010000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010110000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000101001100110001010100000000
000000000000000000000011110000001011110001010011000000
101000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000001000000011111011011010111101010100000000
000000000000001111000011100101010000010100000010000000
000000000000001011100011101101100000101001010110000001
000000000000001111100011110101101100100110010000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000011100000101001010110000000
000000010000000001000000001101001100100110010000000000
000000010000000000000000000011011000111000100100000000
000000010000000001000000000000001001111000100010000001
110000110000000000000000000001100000100000010110000001
100001010000000000000000000011101110111001110000000000

.ramt_tile 6 14
000000000000000000000000000000001100000000
000000000001000000000011110000010000000000
101000000000001000000000000000011100000000
000000000000000011000000000000000000000000
010011000010000000000011100000001100000000
110011100000000000000100000000010000000000
000010100000000011100000000001111010100000
000001000000000000100000000000000000000000
000000010001010000000011101000011110000000
000000010000100001000000000111000000000000
000000010000001000000000000000011100000000
000000010000001011000000000111000000000000
000000010010001000000000000000011110000000
000000010000001111000010001001000000000000
110000010000001111100000000011011010100000
010000010000001011000000001111000000000000

.logic_tile 7 14
000011000001000000000000000101001001001100111000000000
000011000001011111000011110000001011110011000000010001
000000000000000000000000000101101000001100111000000000
000000000010000000000000000000001010110011000001000000
000000000000110111100000000101001000001100111010000000
000000001000111111100000000000001010110011000000000000
000000000000000111000111100001001000001100111000000000
000000000000000000100100000000101010110011000001000000
000000010000000000000000000101001000001100111000000000
000000010000001111000000000000001100110011000001000000
000010110000000000000000010001001001001100111010000000
000000010010001111000011110000001110110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000001101110011000001000000
000000010000001000000000000011101000001100111010000000
000000010000000111000000000000001010110011000000000000

.logic_tile 8 14
000000000000000000000000000000011010000100000100000000
000000000000000111000000000000010000000000000000000000
101000000000000011100000010000000000000000000100000000
000000000001000000000011001101000000000010000000000000
110000000000000000000000001000000000000000000100000000
110000000010000000000011101001000000000010000000000000
000000000000000000000111000000011010000100000100000000
000000000000000000000011100000010000000000000000000000
000000010000100000000110000000000000000000000100000000
000000010001010000000000000001000000000010000000000000
000000010000000000000111001000000000000000000100000000
000000010000000000000100000001000000000010000000000000
000000010000000000000010000000001100000011110000000000
000000010000000000000000000000010000000011110000000000
110000010000000000000000000000000001000000100100000000
100000010000000000000000000000001101000000000000000000

.logic_tile 9 14
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000010101001100111101010110000000
000000000000000000100011000111110000010100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000011011111000100110000000
000000010000000111000000001101011010110100010000000000
110000110000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000001000000100000110100000
010000000001000000000000000000010000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000101100000000000000110000001
000000010000000000000000000000100000000001000000000010
000000010000000000000000001000000000000000000100000101
000000010010000000000000000101000000000010000001000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000101101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000001010111101010000000000
000000010000000000000000000011010000111110100000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000001000000111000101101001011100010000000000
000000000000001001000000000001111101100011100000000000
000000000000000111000000010011111000010010100000000000
000000000000000000000010011001111010001001100000000000
000000000000001000000000001001101101010010100000000000
000000000000001001000000001001001101000110010000000000
000000000000000000000000011001011100000010100000000000
000000000000000000000010010001010000111101010000000000
000000010000000111100011100011001101001101100010000000
000000010000000000000000000001011001110010010000000000
000000010000000000000000000001011000010110000010000000
000000010000000000000010000011011101001010100000000000
000000010000000000000000000001101011000001000000000000
000000010000000000000000000000001101000001000000000000
000000010000000000000000000001000001011111100000000000
000000010000000000000000001001001000100000010000000000

.logic_tile 2 15
000000000000001101000110101111011001000010101000000000
000000000000000101000010100001001011000001010000000000
101000000000001001100110110001000001000000001000000000
000000000000001001100010100000101010000000000000000000
110000000000000101100010110001000000000000001000000000
110000000000000000000010100000001011000000000000000000
000000000000000101000010100101100001000000001000000000
000000000000000101000010010000001100000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000000000000000000101111000000000000000000
000000010000000111100111101001001000101101111100000000
000000010000000000000010001101001011110111100010000000
000000010000001000000111101001001000101101111100000000
000000010000000001000100001011101010110111100010000000
110000010000000000000110001001101001101101111100000000
100000010000000000000100001101101001110111100010000000

.logic_tile 3 15
000000000000000000000000010000011010111101010000100001
000000000000000000000011111011000000111110100010000100
101000000000000000000000011011011111001000000000000000
000000000000001101000011100011101010001110000000000011
010000000000000101000000000000000000000000000100000000
010000000000000000100000000101000000000010000000000100
000000000000000000000010101011011000000001110010100000
000000000000000001000100001011111101000000100000000000
000001010010000000000010100000000000000000000000000000
000010110000000000000110000000000000000000000000000000
000010110000000101000111000000011000000100000100000001
000001110000000000100000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001011000000000000000001
110000010000000011100000000000000000000000000000000000
100010010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000111000000001100111000000000
000000000000000000000000000000101110110011000000000000
000000100000000000000000000111101001001100111000000000
000001000000000000000000000000101110110011000000000000
000000000000000000000000000111101001001100111000000000
000000000010000000000000000000101101110011000000000000
000000000000000111000000000011101000001100111000000000
000000000000000000000000000000001110110011000000000000
000000010000000000000000000011101001001100111000000000
000000010000000000000010110000101010110011000000000000
000000010000000000000010110111101000001100111000000000
000000010000001101000111100000001110110011000000000000
000000010000000101000010110111001000001100111000000000
000000010000100001100011100000001101110011000000000000
000000010000001101000010100111001000001100111000000000
000000011010000111100010110000101110110011000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000100
101000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001011000000000010000000000001
110000010000000000000000000000000001000000100100000001
100000010000000000000000000000001001000000000000000000

.ramb_tile 6 15
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000010011001001001100111000000001
000000000000000000000011110000001011110011000000010000
101000000000100000000000000101001000001100110000000001
000000001111010000000000000011100000110011000000000000
010000000000000111100011100000011010000011110000000000
010000000000000000100000000000000000000011110000000000
000000000000011000000111001000000000010110100000000000
000000000000100001000100001111000000101001010000000000
000001010000000011100000000000000000000000100100000000
000000011100000000100011100000001010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001011000000000010000000000000
110000010000000000000000010000000000000000000000000000
100000010000000000000010000000000000000000000000000000

.logic_tile 8 15
000000000001000000000111100101101000001100111110000010
000000000000100101000100000000111010110011000000001010
101000000000010101000010100001101000001100111110000000
000000000000100000000010100000101011110011000011000000
010000000000001101000111000111001000001100111100000000
100000000000001011000010100000001000110011000000000101
000000000000000001000000010101101000001100111100000000
000000000000000101000011010000001010110011000000000101
000000010000000000000010000001101000001100111100000000
000000010000000001000000000000001100110011000001000001
000000010000011000000000000011101001001100111100000100
000000010000100101000000000000001001110011000000000001
000000010000001101100000000011001000001100111100000000
000000010000000101000000000000101011110011000000000011
110000010000100000000000000111001001001100111100000000
100000010000010000000000000000001010110011000000000011

.logic_tile 9 15
000000000000000000000010101000000000010110100000000000
000000000000000000000000000101000000101001010000000000
101000000000000000000110000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
010000100000000111000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000010001100000000000000001000000100100000000
000000001010100000000010100000001011000000000000000000
000010010000000000000000000001100000010110100000000000
000001010000000000000000000000100000010110100000000000
000001010000000000000000000000001010000100000100000000
000010110000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000100100000000
100000010010000000000000000000001001000000000000000000

.logic_tile 10 15
000000000000000000000000000111111110111101010010100101
000000000000000000000010100000100000111101010011100101
101000000000000101000000000000000000000000000000000000
000000100000001111000011100000000000000000000000000000
000000000110000000000110001000000000100000010000000000
000000000000000000000000001001001001010000100000000000
000000100000000000000111000001011000010100000000000000
000000000000000000000110100000110000010100000000000000
000000010000000000000000000111000001101111010000000000
000000010000000000000000000000001000101111010000000000
000000111110001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000001000000000001001111010000000000100000000
000000010000000001000000001101011011100000000000000000
110000010000001000000000010000000000000000000000000000
010000010000001101000010000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000001000000110000001100000001100111100000000
000000000000000001000000000000001000110011000010000001
101000000000000001100110010001101000001100111100000000
000000000000000000100110010000101100110011000010000000
110000000000000000000000000001101000001100111110000000
000000000000000000000000000000101101110011000010000000
000000000000000000000000000011001000001100111110000000
000000000000000000000000000000001001110011000010000000
000000000000001001100000010111001001001100111100000001
000000000000000101000010000000001100110011000010000000
000000000000001000000110010111101000001100111100000001
000000000000000001000010000000001110110011000010000000
000000000000001000000000000111001001001100111100000001
000000000000000101000000000000001101110011000010000000
110000000000000001100000000011001001001100111100000001
000000000000000000000000000000001101110011000010000000

.logic_tile 2 16
000000000000000000000000000101101001010010001110000001
000000000000000000000000000111001101001000010011010100
101000000000001000000111001001101000101010100000000001
000000000000001011000100001001000000111100000000000010
110000000000000000000010100000001110000011110100000000
110000000000000000000110110000010000000011110000000010
000000000000001000000000000101000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000001000000001001101100000000000000000000
000000000000000000000000000001100000000010100000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000001100010011001100000000000000000000000
000000000000000000000110000001100000101001010000000000
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 3 16
000000000001001000000111100000000000000000000000000000
000000000000101111000100000000000000000000000000000000
101000000000001000000000000011000000101001010100000000
000000000000001001000000000101001001100110010000000000
010000000000001000000110010101111110101000000110000000
000000000000001001000110010001100000111101010000000000
000000000000000001100011110101100000101001010100000000
000000000000000000100010010011101001100110010000000100
000000100000000101100000000001000001100000010100000000
000001000100001111000000001101101101110110110000000000
000000000000000000000000000001011010110100010100000100
000000000000001111000011110000001111110100010000000000
000000000000001000000000010101000001100000010100000000
000000000000000111000011100001101100111001110000000010
110000000000001000000000000001011000110100010100000000
100000000000000111000000000000001110110100010000000000

.logic_tile 4 16
000000000000000000000010100111001000001100111000000000
000000000000000000000100000000101100110011000000010000
000000000000000101000010100101001000001100111000000000
000000000000000000100100000000101110110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000010110000001100110011000000000000
000000000000000000000000000011001001001100111000000000
000000001010001101000010110000001011110011000000000000
000001000000010000000000000001101000001100111000000000
000010000000101111000000000000101100110011000000000000
000010100000000000000000000011001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000001111000010100000001100110011000000000000
000000000000000000000000000011001000001100111000000000
000001000000100000000000000000001001110011000000000000

.logic_tile 5 16
000000000000001111100010010001001010101000000100000000
000000000000000101100011100011000000111101010011000000
101000000000001011100000010001101100101001010100000000
000000000000100111100011111001000000101010100010000001
010000000000011001000111110000011000111000100100000000
000000000000101011000111110011001000110100010000000100
000000000000000000000111100111101010111001000100000000
000000000000000000000000000000111110111001000000000000
000000000000000001100000001000001110110001010110000000
000000000000000001100000001001001010110010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001000000000001101000000101001010110000001
000000000010001111000000001101101100100110010000000000
110000000000000000000110000001001100101001010100000000
100000000000000000000100000011100000101010100000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000001010000000111000000000000000000000100000000
000000000000100000000100001011000000000010000000000000
101000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000111000000000010000000000000
000000000001000011100000010011000000010110100000000000
000000000000000000000011010000000000010110100000000000
000010100110001000000110100101100000000000000100000000
000001000000000001000111110000100000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000101100111100000001100000100000100000000
000000000000000000100000000000010000000000000000000000
110000000000000101100000000000000000000000100100000000
100000000000000000100000000000001001000000000000000000

.logic_tile 8 16
000000000000100000000110100011001001001100111100000000
000000000001000000000000000000001111110011000000010110
101000000010000000000110110011101000001100111100000001
000000000000010000000010100000101101110011000000000101
010000000000000101100000010001001001001100111100000001
100000000000000000000010100000101010110011000000100100
000000000100001101100010100011101001001100111100000001
000000000000000101000100000000001001110011000000100000
000000000000000101000110000101101000001100111100000001
000000000000000000100110110000001101110011000000000110
000000000100001000000000010101101000001100111100000000
000000000000000101000010100000101011110011000000000011
000000000000001000000000010111001001001100111100000010
000000000000000101000010010000101001110011000000000001
110000000000000000000110100101001000001100111100000011
100000000000010000000000000000001110110011000000000010

.logic_tile 9 16
000000000000000000000110010000000000010110100000000000
000000000000000000000011100101000000101001010000000000
101010000000000000000111100000000000000000000100000000
000000000000000000000000000011000000000010000000000000
010000000000001001100000000000001010000100000100000000
010000000000000111000000000000000000000000000000000000
000000000000100001100000000000000001000000100100000000
000000001011000000000000000000001101000000000000000000
000000000000000011100000010000000001001111000000000000
000000000001010000100011110000001010001111000000000000
000000000000000000000011100000001100000100000100000000
000000000000000000000100000000010000000000000000000000
000000000010000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
110010000000110000000000000000000000010110100000000000
100000000111010000000000001001000000101001010000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000001101001000001000000000000000
000011100000000000000000000101111011000000000000100000

.logic_tile 11 16
000000000100000111000000011111011000100000000000000000
000000000000000000100011100101101011000000000010000000
101000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111001001101100100000000000000000
010000000000000000000000000101011011000000000010000000
000000000000000111100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000010100000000000000110000000001100111101010000000000
000001001010000000000000000001000000111110100010000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000001000000000010110100100000100
100000000000000000000000001011000000101001010010000110

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000010110100100000000
000000000000000000000000001001000000101001010000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000001000000000000101001000001100111100000000
000000000000001001000000000000001000110011000010010000
101000000000000001100000000001001000001100111100000001
000000000000000000000000000000001100110011000001000000
110000000000001000000000010101001000001100111110000000
000000000000000001000010000000101000110011000010000000
000000000000000000000000000001001000001100111100000001
000000000000000000000000000000001101110011000010000000
000000000000000001100110000111101000001100111100000001
000000000000000000000000000000001000110011000010000000
000000000000000000000110000001001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000111101000001100111110000001
000000000000000000000000000000101000110011000000000000
110000000000001000000000010001001001001100111100000001
000000000000000001000010000000001101110011000001000000

.logic_tile 2 17
000000000000100000000000000000000000000000001000000000
000000000000010000000010100000001001000000000000001000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000110000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000000101000000000101001000001100110000000000
000000000000000000000000000000100000110011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000100101100000000001011010000001110010100000
000010100001010000000011110101001111000000010000000010
101000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000001100000011100010000000000001001111000000000000
010010000000000000000000000000001000001111000000000000
000000000001011000000000000000000000000000100100000000
000000000000101111000000000000001000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000010000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000110001000011010111100010000000100
000000001100000000000000001111001101111100100000000000
110000000000000001000010000101000000010110100000000000
100000000000000000000000000000100000010110100000000000

.logic_tile 4 17
000000000000000000000000000011101000001100111000000000
000000000000000000000010100000001010110011000000010000
101000000001000101000010100101001001001100110010000000
000000000000000101000010100000001011110011000000000000
010000000000000111100010101111011000111101010100000000
000000000000000000100000001111100000010100000000000100
000000000000000111100000011011000000101001010110000000
000000000000000000000011101001101111100110010000000000
000000000000000000000000000111000000100000010100000100
000000000000000000000011111001101110110110110000000000
000000000000000101100000000001111010101000000100000001
000000000000000000000000001111100000111101010000000000
000000000000000111100111110000001110101000110100000000
000000000000000000100111001111011011010100110000000000
110000000000000111100111100001111110111001000100000001
100000000000000000100100000000001111111001000000000000

.logic_tile 5 17
000010000000001000000000000000000000001111000000000000
000001000000001011000000000000001000001111000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000011100000000001001111000000000000
000000000000000101000000000000001110001111000000000000
000000100001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000111001010101000000100000000
000000000000000000000000000101010000111110100000000100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 17
000000000000001000000011101000000000000000000100000000
000000000000001011000000000101000000000010000000000000
101000000000001000000000000000000001000000100100000000
000000000000001011000000000000001110000000000000000000
110000000000000000000000000000011100000011110000000000
010000000000000000000000000000010000000011110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000111000011110000001000000000000000000000
000000000000000000000110000000000000000000100100000000
000000001100000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
110000000001011000000000000001100000000000000100000000
100000000000101101000000000000000000000001000000000000

.logic_tile 8 17
000000000000000000000000000111101001001100111110000000
000000000000000000000000000000101000110011000000010000
101000100001001101100000011001101000110011000110000000
000001000000100101000010100001100000001100110010000111
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000010100000010000000011110000000100
000000000000000000000000000000011010000011110000000100
000000000000000000000000000000010000000011110000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010010000000000001111000000000000
100000000000000000000010100000001010001111000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
101000000000100000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
110000100001000000000000000000000000000000000000000000
100001000110100000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001011000000000000001000
101000100000001000000000000101011010001100111100000000
000001000000000001000000000000010000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000100000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000

.logic_tile 12 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000101100110100101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110110101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000011000000010110101000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000110000000000000000000001001000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000001100000000111001000001100111100000001
000000000000000000000000000000001100110011000010010000
101000000000000000000000000011001000001100110110000000
000000000000000000000000000001000000110011000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000001100000001100000000001100000000000001000000000
000000000000000000000010010000100000000000000000001000
101000000000000000000110000000011010001100111100100000
000000000000000000000000000000011000110011000000000001
010001001110100000000000010101001000001100111100000000
010000100001000000000010000000100000110011000000000010
000000000000000000000110000000001000001100110100000000
000000000000000000000000001011000000110011000000000010
000001001100000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000001001111000100000001
100000000000000000000000000000001001001111000000000010

.logic_tile 3 18
000000000000000000000000001000000000000000000100000000
000000000000000000000011101001000000000010000000000000
101000000000001000000000010101000000000000000100000000
000000000000000111000011100000100000000001000000000000
110000000000000000000111101000000000000000000100000000
110000000000000000000100000001000000000010000000000000
000000000000001001100000000000000000000000100100000000
000000000000001111000000000000001100000000000000000000
000000000000000001000010001000000000010110100000000000
000000000000000000100100000101000000101001010000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000

.logic_tile 4 18
000000000000001000000110110101111100001100111100000000
000000000000001001000010010000101101110011000000001101
101000100000001000000110100111001001001100111100000000
000000000000000101000000000000101010110011000010000101
010000000000001000000000010001001001001100111100000000
100000000000000101000010100000101010110011000000100101
000000000000001011100000010111101001001100111100000000
000000000000001001100010100000101001110011000000100001
000000000000000000000000010101001001001100111100000000
000000000000000000000010010000101100110011000000000101
000000000001011011100110100001101000001100111100000001
000000000000101001100000000000001010110011000000000101
000000000000001000000110100111001000001100111100000100
000000000000000101000000000000001001110011000000000001
110000000000000000000110000001001001001100111100000111
100000000000000000000100000000001101110011000000000000

.logic_tile 5 18
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000010100000000000000000010000000001001111000000000000
000001000000000000000011110000001001001111000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000001000000001111100000010000011110000100000100000000
000000100000001111100011000000010000000000000000000000
110000000000000000000000010011000000000000000100000000
100000000000000000000010010000100000000001000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000001100000001001000000001001000100000010
000000000000000111100000000001001000110110110010000000
101010000000001000000110001000011010101100010100000011
000001000000001011000000000011011000011100100000000100
110000000000000001000010000001000000100000010100000000
100000000000000000000000001101001111110110110000100110
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000010100000100000010110100000000100
000000000000000101000000000011001010111101010100000010
000000000000000000000000000001100000101000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 8 18
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000
101000000000000111000110000111111011000000100000000000
000000000110000000000000000000001001000000100000000000
000000000000000011100111000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000011100111000101000000010110100000000000
000000000110000001100000000000000000010110100000000000
000000000000000001100011000000000001001111000000000000
000000000000000001000000000000001011001111000000000000
000000000001010000000000000000000000001111000000000000
000000000000000111000000000000001101001111000000000000
000000000000000011100000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000101100000001011101110111011110110000000
000000000100000000100000000001001100110110110000000010

.logic_tile 9 18
000000000000001111000000010000000001000000100100000000
000000000000000011000011000000001101000000000000000000
101000000000000000000010111011011010000010000000000000
000000000000000000000111000101111010000000000000000000
110000000000000001100000010000000001000000100100000000
100000000001010101000011010000001001000000000000000000
000000000000001000000110010000000000000000000100000000
000000001010000001000010001101000000000010000000000000
000000000000001000000000010000000000000000000100000000
000000000000000001000010001001000000000010000000000000
000000000000010000000000001101001101000001000000000100
000000000000000000000010001001001011000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000010000000000000001000000000000000100000000
100000001010000000000000000000000000000001000000000000

.logic_tile 10 18
000000000000011000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111110101001010000000000
000000000000000000000000000011110000111110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001000000000000000000000
110000000000100000000000010000000000000000000000000000
100000000001000000000010000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000011110000000001000000001000000000
000000000000000101000010100000001100000000000000000000
000000000000001000000110110111100000000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000101100110100011000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 12 18
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000001110000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
101000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000111100000000000010110100000000000
110000000000000000000100001111000000101001010010000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000001110000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110010000000
000000000000000001100000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001110101000000110000000011100000011110000000000
000000000001010001000000000000000000000011110010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000111010001000000000000000100000000
000000000000000000000011110000100000000001000000000000
101000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
010000000000001000000111100111000000000000000100000000
110000000000000001000010010000000000000001000000000000
000000000000000000000110000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010000000001101001111000000000000
000000000000000000000000000000001000000100000100000000
000000001100000001000000000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000001000000000000010000000000000000000000
110000000001010000000000000000011100000100000100000000
100000001110100000000000000000000000000000000000000000

.logic_tile 4 19
000000000001000000000110100011001000001100111110000000
000000000000000000000000000000001111110011000000010100
101000100000011001100000010111001000001100111110000000
000001001010101001100010100000001001110011000010000100
010000000000000101100000000101101001001100111100000001
100000000000000000000000000000001001110011000000000100
000000000000001101100000000001101001001100111100000000
000000000000000101000000000000001000110011000010000100
000000100000001101100000000111101001001100111100000110
000000000000000111000000000000001010110011000000000000
000010000000001000000110100101001000001100111100000100
000001000000000111000000000000001111110011000010000000
000000000000000001100110110111101000001100111100000110
000000000000000000100010100000101100110011000000000000
110000000000010000000000010011101001001100111100000110
100000001100001111000010100000001101110011000000000000

.logic_tile 5 19
000000000000000011100000010011100000000000000100000000
000000000000000000000011000000100000000001000000000000
101000000000000000000000001000000000010110100000000000
000010000000000000000000000111000000101001010000000000
010000000000000000000011100000000000000000000100000000
110000000000000000000100001111000000000010000000000000
000001000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000001011100111110001000000000000000100000000
000010000000000111000111110000100000000001000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
110000000000001000000000000000011100000100000100000000
100000000000000001000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000101000000000001100000000000001000000000
000000000000000101000011110000100000000000000000001000
000000000000001101000010100001000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000001011010000000000000000000000000000001000000000
000000001100001111000000000000001011000000000000000000
000010000000000000000000000101100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000110000000000000001100000000000001000000000
000000000000110000000000000000000000000000000000000000

.logic_tile 8 19
000010001100000001100000010000000001000000001000000000
000000000000000101000011000000001010000000000000001000
000000001010000000000000010000001000000011111000000000
000000001010000101000011010000011000000011110000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000010100000000101000000000000001000001100111000000000
000001000000000000000010100000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000001000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000001100001000000000000000001101000001100111000000000
000011000000100000000000000000100000110011000000000000

.logic_tile 9 19
000000000000100111000010101011100000101001010010100001
000000000001000000000000000101100000111111110011100110
101000000000001011100110110001100000000000000100000000
000000000000000111100010100000000000000001000000000000
110000000000000001100111010000011001111000100110000000
100000000000000000000111011101011011110100010011000100
000001000000001011100011110000000000000000100100000000
000010001100000101000011000000001000000000000000000000
000000000000000000000110000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000110101001101010101001010110000110
000000000000000001000000000001110000101010100000000100
000000000000000000000000000101101010111101010110000100
000000000000000000000000001101010000101000000000100100
110000000001000000000000000011101010000010000000000000
100000000000100000000000001011001001000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111011000000010000000000
000000000000000000000000000000111001000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000110000101
110000000000000000000000001011000000000010000001100000

.logic_tile 11 19
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001101100110100111100001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000001001111100001000000000
000000000000000000000010100000001101111100000000100000
000000000000001101100000010000001000110011110001000000
000000000000000101000011000000001011110011110000000000

.logic_tile 12 19
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000001001100000000101001000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000110000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000001000001000001100110100000000
000000000000000000000000000001000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000110000111011000001100111100000000
000000000000000000000010110000010000110011000000000100
110000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000001
000000000000000001100000000101001000001100111100000000
000000000000000000000010110000100000110011000000000001
000000000000000000000000010000001001001100111100000100
000000000000000000000010000000001100110011000000000000
000000000000001000000000000101101000001100111100000100
000000000000000001000000000000000000110011000000000000
000000000000000001100000000111101000001100111100000100
000000000000000000000000000000100000110011000000000000
110000000000000000000000010000001001001100111100000100
000000000000000000000010000000001001110011000000000000

.logic_tile 2 20
000000000000000101100110111000000000000000000100000000
000000000000000000000010101101000000000010000000000000
101000000000000101100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000000000111100001000000000000000100000000
110000000000000000000100000000000000000001000000000000
000000000000001000000110110000000000000000100100000000
000000000000000101000010100000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000010000000000000000001000000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 3 20
000000000000000000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000001000000000010101001000001100111100000000
000000000000001011000010100000001100110011000010010001
101010000000001000000000000001001001110011000100000000
000001000000001011000000000000101011001100110001100000
010000000000001000000010000011100000010110100000000000
100000000000001001000000000000100000010110100000000000
000000100000000000000010010000011000000011110000000000
000001000000000000000010100000000000000011110000000000
000000000000001000000000000000000000010110100000000000
000000000000000101000000001101000000101001010000000000
000010100000010000000010000111000000010110100000000000
000000001010000000000000000000000000010110100000000000
000000000000000001000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
110000100000000000000000000101100000010110100000000000
100001000110000000000000000000100000010110100000000000

.logic_tile 5 20
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000100000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101000000000000000010000
000000000000000000000010100111000001000000001000000000
000000000000000111000100000000101011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000010011100001000000001000000000
000000000000000111000011010000001011000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000001010101000010100001100001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000010100011100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000100000000000010100000101011000000000000000000

.logic_tile 8 20
000000000000000000000000000000001000001100111000000000
000000001000000000000000000000001111110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000010100000000011100000000000001000001100111000000000
000001000000000000000000000000001110110011000000000000
000000000000000101100000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001101100000000000001000001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000001000000010100000001001001100111000000000
000000000000000101000100000000001010110011000000000000
000000000000000000000110110011101000001100111000000000
000000000000000000000010100000000000110011000000000000

.logic_tile 9 20
000000000000000000000111000101100000010110100000000000
000000000000000000000100000000000000010110100000000000
101000000000000000000011100000000000010110100000000000
000000000000000111000000001001000000101001010000000000
110000000000000011100011101001000000101001010110000000
100000000000000000100000000101101011011001100001000100
000000000000001101100000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
110010100010000000000000000000000001001111000000000000
100000000000000000000000000000001011001111000000000000

.logic_tile 10 20
000000000000001000000011110111100001100000010000000000
000000000000000001000010000000101011100000010000000000
101010000000000101000110000000001011101001110010000000
000001000000000000000000000111001010010110110000000000
000000000000000011100000000111111000000001010000000000
000000000000000000100000000000010000000001010000000000
000000000100000000000111001000000001000110000000000000
000000000000000111000111101101001110001001000000000000
000000000000001000000000000111111010000001010000000000
000000000000000011000000000000010000000001010000000000
000000000000000000000000011011000000110000110000000000
000000000000000000000010000101001110110110110011000000
000000000000001000000000000001101001101000010100000001
000000000000001001000000001001011101111000100010100000
000000000000000000000000010001000001111001110000000010
000000000000000001000011000000001011111001110000000000

.logic_tile 11 20
000000000000000000000110110001001010101001010100000000
000000000000000000000010100101101100000000010000000000
101000000000001011100000011101001001101000010100000000
000000000000000101100011000101011100111000100000000001
000000000000001001100110000101111111000010000000000000
000000000000000101000000001101111100000000000001000000
000000000000001000000000010001101100101001000100000000
000000000000000011000010101011001010101000000000000000
000000000000001000000110001011101011100000010100000101
000000000000000001000000000011101000100000110000000000
000000000000001001100110001111101110010000100100000001
000000001000000001100000000001001010101000010000000001
000000000000000001000000000111111101111001010100000001
000000000000000000000000001001101001110000000000000000
000000000000000001100110010111111110110000010100000000
000000000000000000000010000101011001100000010000000000

.logic_tile 12 20
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001101100000001000001011000011100000000000
000000000000000001000000001001011110000011010000000000
000000000000000000000000010101100000010110100110000000
000000000000000000000011100000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011111000010000000000000
000000000000000000000000000101101000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000010010000
101010100000000000000000010101001000001100111100000000
000001000000000000000010000000000000110011000010000000
110000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000010000000
000000000000000000000000000000001000001100110100000000
000000001100000000000000001011000000110011000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000011000000000010110100100000000
000000000000000000000010001001000000101001010000000001
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000010100111100000000000001000000000
000000000000000101000010100000101100000000000000000000
101000000000000101000010100001000000000000001000000000
000000000000000000000000000000101101000000000000000000
010000000000000101000010000001101000001100111100000000
100000000000000000000100000000101011110011000000000100
000000000000000000000000000011101000001100111100000000
000000000000000000000010100000001001110011000000000001
000000000000000000000010110001101000001100111100000100
000000000000001101000111010000001101110011000000000000
000000000000001000000010110101001001001100111100000100
000000000000000011000111010000001101110011000000000000
000000000000001000000000000101101001001100111100000100
000000000000001011000000000000101101110011000000000000
110000000000000000000000000001001000001100111100000000
100000000000000000000010110000001110110011000000000001

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101011011110100010100000000
000000000000000000000000000000111100110100010000100000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000010000000000000000010100101100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000101000010100101011010000011111000000000
000000000000000101000000000000000000000011110000000000
000000000000000001100000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000111000000000001001000001100111000000000
000000000110000000000010100000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000010100000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000010000000010000000110100000001001001100111000000100
000000001010000000000000000000001001110011000000000000

.logic_tile 5 21
000000000000001000000000010101101010111101010100000000
000000000000000011000010100111100000101000000010000001
101000000000011000000000010101001110101001010110000000
000000000000100011000011001101100000101010100010000000
110000000000001000000110110011011011111000100110000000
100000000000001011000011000000001000111000100010000000
000000000000001101100000010000000000000000000000000000
000000001100000101000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000101111000111101010110000011
000001000000000000000000000011010000101000000010000000
000000000000000001100000000000001100101000110100000001
000000000000000000100000001001001000010100110000000010
110000000000000000000000000000000000010110100000000000
100000000000000000000000000101000000101001010000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000001000000000000000000000001100001000000001000000000
000010000000001111000000000000001110000000000000010000
101000000000000111000111000001000000000000001000000000
000000000000100000100000000000001100000000000000000000
110010100000001000000111000000001000111100001000000000
100001000001011001000100000000000000111100000000000001
000010100000000000000000000000001110000011110000000000
000011100000000000000000000000000000000011110000000000
000000000000000101100000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000001000001010110100010100000010
000000000000000000000000001001011110111000100000000011
000010000000001001000000000000000000000000000100000000
000001000000000101000000001101000000000010000010000000
110010100000010001100000001111000000100000010100000100
100000000000100000000000001001001010111001110000100000

.logic_tile 8 21
000000000000001000000010110000001001001100111000000000
000000000000001011000011000000001000110011000000010000
101000000001001000000010100001001000101000000100000000
000000000000000101000010100000000000101000000010000100
110000000000001101000000000001100001111001110110000000
100000000000000011000010100001101110100000010000000100
000000000000000111000011101101101010101000000110000000
000000000000000101000010001101100000111101010000000001
000000000000000000000110100000001000111000100100000100
000000000000000000000100000001011001110100010000000000
000000000001010000000000000001000000111001110100000000
000000001000100000000000001101001010010000100000000101
000000100000000000000000001101100000101001010100000100
000000000000000000000000000101001000100110010000000000
110000000000010101100000000001011000111000100100000100
100000000000000000100000000000011101111000100000000000

.logic_tile 9 21
000000000000000111000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
101010100000000111000111001011000001100000010000000000
000000000000000000000000001111101001000000000000000100
110000000000000011100010101101101100000010000000000000
100000000000000000000100000111011100000000000000000000
000000100001001000000011101000000000000000000100000000
000000001000000001000011101101000000000010000000000000
000000000000001000000110010001000000000000000100000000
000000000000000001000010000000000000000001000000000000
000000000000001000000110000000000001000000100100000000
000000000000000111000000000000001000000000000000000000
000000000000000000000000000011100001000110000000000000
000000000000000000000000001101101100000000000000000000
110000000000000001100000010101100000000000000100000000
100000000110000000000010000000100000000001000000000000

.logic_tile 10 21
000000000000010000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000001110000101100110110111100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100000010111100000000000001000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000011101100110100111100000000000001000000000
000000000000000101000000000000100000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
101000000000001000000000000000011000001100111100000000
000000000000001001000000000000001100110011000000000000
110000000000000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000000100000001000000000000111001000001100111100000000
000001000000000001000000000000100000110011000000000000
000011100000000001100000000101101000001100111100000000
000011100000000000000011100000000000110011000000000000
000000000100000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000010000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000110010111101000001100110100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 12 21
000000000000000111100010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000011100000000101101011111110100010000001
000000000000000000000010100001011111111100010000000000
010000000000000000000111100000000000000000000000000000
010000000100000000000100000000000000000000000000000000
000000001100000001100110111101101111000010100000000000
000000000000000000000010101101001110000010000000000000
000000000000000000000110000111101001100011110100000000
000000000000000000000000000000011011100011110000000100
000000000000000000000000000111011000010100000000000000
000000000000000000000000000000010000010100000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
110000000000001000000011111111100000001111000100000100
100000000000001001000110010001101101101111010000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000100000101000010100001100000000000000100000000
000000000000000000000010100000000000000001000000000000
101000000000000101000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
010000000000000111000011100001000000000000000100000000
110000000000000101100000000000100000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000001101000010100000000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000100000000000000000101000000000010000000000000

.logic_tile 2 22
000000000000000000000011110101101000001100111100000000
000000000000000000000110100000001011110011000000010001
101000000000000000000000000101001000001100111100000000
000000001110000000000000000000001010110011000000000001
010000000000001101100010100001001001001100111100000001
100010000000000111000100000000101010110011000000000000
000000000000001101100000000001001001001100110100000000
000000000000000101000010110000101011110011000000000010
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000010110100000000000
000000000000000000000011101101000000101001010000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000001000010000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000001000010000101100000010110100000000000
000000000000000000000011100000000000010110100000000000
000000000000000001000010000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000010110100000000000
000000001010000000000000001011000000101001010000000000

.logic_tile 4 22
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000000010001
000000000000000000000000010101001000001100111000000000
000000000110000000000010100000000000110011000000000000
000000000000001101100000010101101000001100111000000000
000000000000000101000010100000000000110011000000000100
000000000000001101100110100000001000001100111000000000
000000001010000101000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000110000000000000000000100000110011000000000000
000100000000000000000000000101001000001100111000000000
000100000000000000000000000000100000110011000000000000
000010000001010000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 22
000000000000000000000000000000000001000000001000000000
000000000000000101000010100000001101000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000001011100000000111100000000000001000000000
000000000000001011000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101010101110000000000000
000000000000000000000000000001101111011110100000000001
000000000000000000000000000000000000011001100000000100
000000000000000000000000001111001001100110010000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000101100000000000000000000
000000000000000001000010100011000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000101000010000101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000001000011100011000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000110000111000001000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000001000000000000000000001000111100001000100000
000000000000100000000000000000000000111100000000010000
101000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000011110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011000111000000000010000000000000
000000000000000011100000000001100000000000000100000000
000000000110000000100000000000100000000001000010000000
000000000000000000000010100000011100000100000100000000
000000000000000000000110110000000000000000000000000000
110000000000100011100000000000000000000000100100000000
100000000000001101000000000000001111000000000010000000

.logic_tile 11 22
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001111000000000000000000
101000000000000101000000001000000000000000000100000000
000000000000000101000000000011000000000010000000000000
010000000000100001000010011011001010000110100000000000
010000000001000111000010100101111010000000000000000000
000000000000001011100000011101001011000110100000000000
000000000000000101000010100001011010001111110000000000
000000000000000000000010001101011010000110100000000000
000000000000000000000000000001011011001111110000000000
000000000000001001000000000000000000000000000100000000
000000000000000101000000000111000000000010000000000000
000000000000001000000110110111000000000000000100000000
000000000000000101000010100000100000000001000000000000
110000000000000000000000000000011100000100000100000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000001011100110111001001010111101110100000000
000000000000001111000010101011001011111100110000000000
101000000000001011100000000000011010111100010100000000
000000000000000101000000000001001111111100100000000000
110000000000001011000011100000000001110110110100000000
110000000000001111100000001001001010111001110000000000
000000000000000101000000000001001010001111010100000000
000000000000000000000000000000001001001111010000000000
000000000000000000000000000001011110111001110100000000
000000000000000000000000001101011000111110110000000000
000000000000000000000000000000011011101101010000000000
000000000000000000000011110111001000011110100000000000
000000000000000000000111111000000001101111010100000000
000000000000000001000111100101001000011111100000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000011100111000111101010111000100100000000
000000000000000000100110110000001001111000100000000000
101000000000000011100111000000001011101100010100000000
000000000000001101000010111101011110011100100000000000
010000000000000000000010100111101001111000100100000000
000000000000000001000110000000011011111000100000000000
000000000000000101000010101001100000100000010100000000
000000000000000000100100000111101000111001110000000000
000000000000000000000000000111111001111000100100000000
000000000000000000000000000000011010111000100000000000
000000000000000001100000001111100001101111010100000000
000000000000000000000000000111001100001001000000000000
000000000000000000000000000111111001111000100100000000
000000000000000000000000000000001000111000100000000000
110000000000000001000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 2 23
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
110000000000001000000000010001000000000000000100100000
010000000000000101000010100000000000000001000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010101011000000000010000000000000
000000000000000000000111000101000000000000000100000000
000000000000000000000110000000100000000001000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
110000000000000000000111000000000000000000100100000000
100000000000000000000000000000001001000000000000100000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001100000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000001100000010101000000000000000100000000
100000000000000001000010000000000000000001000000000000
000000001000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010000000000000000000100100000000
000010000000000000000010000000001101000000000000000000
000010100000010000000000000000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000110000001101010000010000000000000
000000000000000000000000001111011010000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000010110001101000001100111000000000
000000000000000000000011010000100000110011000000010000
101000000000000000000010100000001000110000000110000000
000000000000000101000110100000001111110000000000000010
110000000000000101000000011111000001111001110100000001
100000000000000000000011001001101100010000100010000001
000000000000000101000010110011000001111001110100000001
000000000000000000000011001001101011010000100010000001
000000000000000000000000011000001110101000110100000000
000000000000000000000011010101011001010100110010000001
000000000000001000000000000000001010111000100100000000
000000000000001101000000001111001011110100010010000001
000000000000001000000000010111011111110100010100000001
000000000000001101000011010000111011110100010010000001
110010100000010000000000010001100000101001010100000000
100000000000100000000010110111001111100110010000000011

.logic_tile 5 23
000000000000000000000110100111100000000000001000000000
000000000000000000000010000000101100000000000000010000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000010000000010100000101101000000000000000000
000000000000001101100110110001000000000000001000000000
000000000000000101000010100000101001000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000011101000000000000101011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000010110000101010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000001010000000000000001000001000000001000000000
000000000000000000000011110000101011000000000000000000

.ramb_tile 6 23
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000001101010001100111000000000
000000000001010000000010000000011100110011000000001001
000000100000001111000010010101011110000011111000000000
000000001000001111000111100000011111000011110000000000
000000000000001001100010000101101100000011111000000000
000000000000001011000011110000101101000011110000000000
000000000010001011100011110111011011000011111000000000
000000000000000011000011110000101001000011110000000000
000010000000001101100000010111111010000011111000000000
000001000000000111100010000000001001000011110000000000
000000000000000001100110000001111011000011111000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000110000111101011000011111000000000
000000000000000000000010000000101001000011110000000000
000000000000001111000110110111101011000011111000000000
000000000000000001100110000000011101000011110000000000

.logic_tile 8 23
000010000000000000000011110101000001000000001000000000
000000000000000000000011010000001011000000000000010000
000000000000001000000111100101100001000000001000000000
000000000010001011000000000000101010000000000000000000
000001000000000001000000000001100000000000001000000000
000010100000000111000000000000101010000000000000000000
000000000001000000000111100101100001000000001000000000
000000001010100111000011100000101011000000000000000000
000010000000000000000000000001100001000000001000000000
000001000000000000000000000000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000101001000000000000000000
000000100000110000000000000000001000111101010000000100
000000001000000000000000001111000000111110100000000000

.logic_tile 9 23
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000111000010101101101100100010110100000000
110000000000000000100100000011111111101001110000000000
000000000000001000000000010011101011110110100100000000
000000000000000011000011101011001010111000100000000000
000000000000000000000010111111101101110011110100000000
000000000000000000000110110011011000100001010000000000
000010100000000011100000001011101100111111000100000000
000000000000001101000000000011011101010110000000000010
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000001101000000000000011110000100000100000000
000000000000000001000000000000010000000000000000000000
101000000000001101000110010001011010101001010000000000
000000000000000001000010010001000000010101010000000000
110000000000000001100000000111011010111101010000000000
010000000000000101100000001111000000111100000000000000
000000000000000101000010101000011011110001010000000000
000000000000000001100010101001001000110010100000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000000000000000000101111011111000100000000000
000000000000000000000000000000011011111000100000000000
000000000000001000000110101000001011000110110000000000
000000000000000011000000000001001010001001110000000000
110000000000000000000000000000001010000100000100000000
100000000000000000000010000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000011100000010110100100000000
000000000000000000000000000000000000010110100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000010100001100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000101000000000000011011001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000101000000000101001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000000000101001000001100111000000000
000000000000000101000010110000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 24
000000000000000011100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000000000000111000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
110000000000000011100000000011000000000000000100000000
100000000000000000100010000000100000000001000000000000
000000000000000011100000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001000010000000000000000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000010000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 3 24
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
101000000000000001100000000101111101000010000000000000
000000000000001001000010100111101010000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000001111101000001000000000000
000000000000000101000010000001111000000000000000000000
000000000000000000000000000000000000000000100100000000
000000001010000001000000000000001110000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000001000010001101000000000010000000000000
000000000000001001000000000000000000000000100100000000
000000000000000001000000000000001100000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000010001111000000000010000000000000

.logic_tile 4 24
000000000000000000000000000011011000101001010100000000
000000000000000101000000000101010000101010100010100000
101000000000001000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000001111000111000000011000101000110100000001
100000000000000011000100001101011101010100110000000011
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001001000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001001000000111001110100000000
000000000000000000000000001001001010100000010010000001
000000000000000000000000000101111001110001010110000000
000000000000000000000000000000011000110001010010000000
110010000000000000000000000000000000010110100000000000
100000001010000000000000000101000000101001010000000000

.logic_tile 5 24
000000000000100000000000000011100001000000001000000000
000000000001010000000000000000101010000000000000010000
101000000000000000000111000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
110000000000001000000010000000001000111100001000000000
100000000000000011000000000000000000111100000010000000
000000000000000101100000000000000000000000100100100000
000000000000000000000000000000001010000000000000000100
000000000000100001100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000101011000010101010100000001
000000000000000000000000001101010000111100000010100000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000001100111010101001001000011111000000000
000000000000000000000111110000011110000011110000010000
000000000000001000000000000111111000000011111000000000
000000001000000001000011100000111000000011110000000000
000000000000001001000010010101011110000011111000000000
000000000000000001000010000000111001000011110000000000
000000000000000001000110010111011010000011111000000000
000000000000000000000010000000101111000011110000000000
000000000000000001000010000111001101000011111000000000
000000000000000000000011110000001000000011110000000000
000000000000000001100000000011101011000011111000000000
000000000000001001000000000000011100000011110000000000
000000000000001000000110010101101100000011111000000000
000000000000000111000011100000111101000011110000000000
000000000000001111100010000101101011000011111000000000
000000000000001011000111110000101110000011110000000000

.logic_tile 8 24
000000000000000001100111000011100000000000000000000000
000000000000000000000100000111000000010110100000000000
101000000000000000000110000011111110110011000000000000
000000000000001111000000001001011110000000000000000000
000000001000001011100111001001000000100000010000000000
000000000000000011100010000111001010001001000000000000
000000101110000000000010100000001100000010100000000000
000000000000000000000000000101010000000001010000000000
000000000000000111100000000011000000000000000000000000
000000001110000000100010111011000000010110100000000000
000000000000000001000011101000001011001010000000000000
000000000000000111000000000111011001000101000000000000
000000000000000001000000000000000001000000100100000000
000000000000000001000000000000001011000000000000000000
010000000000001111100010000000000001010000100000000000
010000000000001011100000001101001101100000010000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000011100000000000000100000000
110000000000000000000000000000000000000001000000000110
000000000000000000000000001001101000101001010000000000
000000000000000000000000001111111111110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110010000000001000000100100000000
000000000000000000000011000000001110000000000000000011
110000000000000011100000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001001101101101101010000000001
000000000000000000100011100001101110111101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001110000000000000001000
101000000000000101000000001000011110001000011100000000
000000000000000000000010100101001100000100100000000000
010000000000000101000011110101101000000001010100000000
110000000000000000000010001011000000101000000000000000
000000000000000000000000000111011111100000000000000000
000000000000001101000000001101001100000000000000000000
000000000000000001100000011101001100000100000000000000
000000000000000000000010001001101010000110100000000000
000000000000001101000000000111100001010000100100000000
000000000000000001100000000000001010010000100000000000
000000000000000001100000001000011011000100000000000000
000000000000000000000000001111001100001000000000000000
110000000000000001100110001111001100011100000000000000
100000000000000000000000000001011001001000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
110000000000000000000000000001101110111101010100000000
100000000000000000000000000111110000111111111010000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000001101000000000000001001001100111000000000
000000000000001011000000000000001110110011000000010000
101000000000001000000011110111101000001100111000000000
000000000000000001000011000000100000110011000000000000
010000000000001000000000010000001001001100111000000000
000000000000000011000010000000001000110011000000000000
000000000000001000000000000011101000101101110100000000
000000000000000011000000000101001101000100100000000010
000000000000000001100110001101101010111101010100000000
000000000000000000000000000011010000101000000000000000
000000000000000000000000000001111100101000110100000000
000000000000000001000000000000101110101000110000000010
000000000000001000000000000001011001111001000100000000
000000000000000001000000000000011100111001000000100000
110000000000000001100110000001011100101000110100000000
100000000000000000000000000000001100101000110000000000

.logic_tile 2 25
000000000000000101000010100101000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000010100001100001000000001000000000
000000000000000101000010100000101110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000101000000000011100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000001000010101010000101
000000000000000000000000000000101100000001010010000111
000000000000001000000000000001100001000000001000000000
000000000000000001000000000000001110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000000001000000000000101110000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000001000010100000001011000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000001000000000001011111001000010000000000000
100000000000000001000010000001111110000000000000000000

.logic_tile 4 25
000010000000000011100010100000001010000100000100000000
000001100000000000100000000000010000000000000000000000
101000000001010000000110000000000001000000100100000000
000000000000100000000000000000001010000000000000000000
110000000000000000000000000111100000000000000100000000
100000000000000000000011100000000000000001000000000000
000000000000000000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111011010000111000000000000
000000000000000000000000001001111001001111000010000000
000000000000101001100110010001000000000000000100000000
000000000001010001000110000000000000000001000000000000
110000000000000000000000000000001110000010000000000000
100000000000000001000000000111001111000001000000000000

.logic_tile 5 25
000000000000100000000000000101000000000000001000000000
000000000001010000000000000000100000000000000000001000
000000000000001000000000000001100001000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000000000011110011100000000000001000000000
000000000000000000000011000000001101000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000010110000101110000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000101000000000010011100000000000001000000000
000000000001011001000010010000001011000000000000000000
000000000000000111100000010111100001000000001000000000
000000000000000000100010010000001111000000000000000000

.ramb_tile 6 25
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000010100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000111100111010101001111000011111000000000
000000000000000000100011000000011101000011110000010000
000000000000000000000111010111001100000011111000000000
000000000000000000000010000000001110000011110000000000
000000000000001011100000000001001000111100001000000000
000000000000000001100000000000000000111100000000000000
000000000000001001000010000011001001000011110000000000
000000000000000001100011100011101010100011110000000000
000000000000000001000111111011111000000001010000000000
000000000000000001000010101001110000000000000000000000
000000000000001101100110001001001100110011000000000000
000000000000001011100010010011101110000000000000000000
000000000000001001100000011101111111101011010000000000
000000000000000011000010110101111100001011100000000000
000000000000000000000000010101011010100010000000000000
000000000000000000000011111011011001001000100000000000

.logic_tile 8 25
000000000000000000000111001000000000000000000110000001
000000000000000101000110100011000000000010000011000111
101000000000001101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001001111100100000000000000000
000000000000000000000000000101001001000000000000000000
000000100000001101000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000011001000001000000000000000000
000000000001011111000011011111001010010000100000000000
000000000000000000000000001111101001111111000000000000
000000000000000000000000001111011101101001000000000000
010000000000000000000111110000000000000000000000000000
010000000000000001000010000000000000000000000000000000

.logic_tile 9 25
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
101000000000000000000000000001011100111111110000000000
000000000000000000000000001011111000011111110001000000
010000000000000000000010001111011110110011000000000000
110000000000000000000000000101111111000000000000000000
000000000000000001100000001000000000000000000100000000
000000001010000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001111000000000000000000
000000000000000000000110001001001100111101000000000000
000000000000000000000010111011011001111100000001000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000

.logic_tile 10 25
000000000001010000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
101000000000000101000110000000000000000000000000000000
000000000000001111100010110000000000000000000000000000
000010100000000101000111001111100000111001110000000001
000001000000000000100110110111101011111111110010000000
000000000000000000000010110000000000000000000000000000
000000001000001101000110000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000011000000101001010000000000
000000000000001000000000001000000001100000010000000000
000000000000100001000000001001001011010000100000000000
000000000000000000000000001001001010000000000000000000
000000000000000000000000000011111010010000000000000000
010000100000000001100000011101111001000000000000000000
010000000000000000000010100001111010000100000000000000

.logic_tile 11 25
000000000110000001100010100101011101001011110100100000
000000000000000000000000000000011101001011110000000000
101000001000001101100000000111001011000001000000000000
000000000000000001000010110000111000000001000000000000
000000000000001000000111000101111000101000000000000000
000000000000000001000000000000100000101000000000000000
000000000000000000000000000101011000111001010100000000
000000000000100000000010110001101001010110100000000000
000000000000000000000000001001001110001100000100000000
000000000000000000000000000001111011001110000000000000
000000000000000000000110000001111101010110110000000000
000000000000000000000010000101111000100010110000000000
000000000000000000000110010101111110000010100000000000
000001000000000000000010001111100000000000000000000000
000000000000001000000000000101001111000110100000000000
000000000010000001000000000000111000000110100000000000

.logic_tile 12 25
000000000000000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000001011010010100000110100000
010000000000000101000000000000110000010100000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010001011110000000000
000000000000000000000000000101011001000111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001000000000000000010000
101000000000000000000000000011000001000000001000000000
000000000000000101000000000000001010000000000000000000
110000000000000000000000000000001000111100001000000000
110000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000001000000000000000011100000100000100000000
000000010000000101000000000000010000000000000000100000
000000010000001101100110000011100000000000000100000000
000000010000001001000100000000000000000001000000100000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000010000000000000000000100000000
000000000000000000000011011001000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000001000000011110101000001000000001000000000
000000000000000011000011010000101100000000000000010000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001000000000010101100001000000001000000000
000000000000001011000011000000001100000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000000011000011100000001100000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000000001000000000011100000000000001000000000
000000010000001001000000000000001001000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101100000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000010

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000001110000100000100000000
100000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000111010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
101000000000000000000000001011100001110110110000000000
000000000000000000000000001011101011111111110000000100
010000000000000000000000001011011110010100000100000000
010000000000000000000000001101111111011101000000000010
000010100000000000000110100000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000011111111111100101001010000000000
000000010000000000000110101101111001110110100010000000
000000010000000000000010000000001100000100000100000000
000000010000000000000000000000010000000000000000000010
110000010000000000000011110000000000000000000000000000
100000010000000000000111010000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000011010000000000000000000001111000000000000000010
000000010000000000000000010000000001000000100100000000
000000010000000000000010000000001110000000000000000000
110000010000000001100000010000000000000000000000000000
100000010000000000000010000000000000000000000000000000

.logic_tile 10 26
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000000000101011000001100111100000000
000000000000000101000000000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000101000000000000001001110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001000000110000101101000001100111100000000
000000010000000001000000000000000000110011000000000000
000000010000000000000000010111101000001100111100000000
000000010000000000000010000000100000110011000000000000
110000010000000111100000011000001000001100110100000000
110000010000000000100010001011000000110011000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111011000000010100100000000
000000010000000000000010000000100000000010100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000001111000100000000
000000000000000000000000000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000001000000000000000110000000000001000000001000000000
000000100000000000000000000000001111000000000000001000
101000000000000000000000001101011110101101111100000000
000000000000000000000011101101011010110111100000000000
010000000000001001100110101101001000101101111100000000
110000000000000011000100001001001101110111100000000000
000000000000000000000000001111001000101101111100000000
000000000000000000000011101101001001110111100000000000
000000010000000000000000011111101000101101111100000000
000000010000000000000010001001001110110111100000000000
000000010000000000000110001111101000101101111100000000
000000010000000000000000001101001010110111100000000000
000000010000000001000000001111101000101101111100000000
000000010000000000000000001001101110110111100000000000
110000010000001001100110111111001001101101111100000000
100000010000000001000010001101001101110111100000000000

.logic_tile 3 27
000000001100000101100110111001011001010000000010000000
000000000000000000000010101101001000000000000000000000
101000000000001101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001101100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000001001000010000001011011000010000000000000
000000010000000001000000001001101010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000011001100111111010001000110
000000010000000000000000000000101100111111010001000000
110000010000000000000000000101100000110110110100000000
100000010000000000000000000000101100110110110000000000

.logic_tile 4 27
000000000000001001100000010000000001000000001000000000
000000000000000111000010000000001110000000000000001000
101000000000001000000000000011011110101101111100000000
000000000000000001000000000101001000110111100000000000
110010100000001000000000000101101000101101111100000000
010001000000000111000000000001001001110111100000000000
000000000000001001100110010111001001101101111100000000
000000000000000111000010000101101010110111100000000000
000000010000000000000000010101101001101101111100000000
000000010000001111000011100001001000110111100000000000
000000010000000000000000000101101001101101111100000000
000000010000000000000000000101001010110111100000000000
000000010000000000000110000101101000101101111100000000
000000010000000000000000000001101100110111100000000000
110000010000000101100000000101101001101101111100000000
100000010000000000000000000101101010110111100000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000001001100110110000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000101100001110110110100000000
000000010000000000000000000000001010110110110000000000
000000010000000000000011001011101010000000000000000000
000000010000000000000000000101111011001000000000000000
110000010000000000000000001101111001000010000000000000
100000010000000000000000000001101011000000000000000000

.ramb_tile 6 27
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000111000001001100111101010000100000
000000000000000000000100000000100000111101010000100000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000100100000000
110000000000000000000100000000001100000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000001
000000010000000000000000000000001000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000001100000010111000000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000001001100000000011101100101101111100000000
000000000000001111000000000111011000110111100000000000
010000000000000000000111001011001000101101111100000000
110000000000000000000100000001001001110111100000000000
000000000000001000000000010111001000101101111100000000
000000000000000001000010000111101100110111100000000000
000000010000000011100000011101101001101101111100000000
000000010000000000100011010001001100110111100000000000
000000010000001000000000000011101001101101111100000000
000000010000000011000000000111001000110111100000000000
000000010001001011100110011101101000101101111100000000
000000010000101011100011010001101110110111100000000000
110000010000000000000110000111101000101101111100000000
100000010000000000000000000111101100110111100000000000

.logic_tile 11 27
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110101001000000010000000000000
000000000000000000000010101011011001000000000000000100
000000010000000000000111001001111011000010000000000100
000000010000000000000100001101011000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000110000111001010001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000101000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000000001100000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000

.logic_tile 2 28
000000000000001001100111000101101000101101111100000000
000000000000000001000110011101001000110111100000010000
101000000000001000000000000101101000101101111100000000
000000000000000001000000001001001000110111100000000000
010000000000000000000111010101001001101101111100000000
010000000000000000000110001101101010110111100000000000
000000000000000011100000010111001001101101111100000000
000000000000000001000010001001101010110111100000000000
000000000000000000000000000101101001101101111100000000
000000000000000000000000001101001000110111100000000000
000000000000000000000000000111101001101101111100000000
000000000000000000000000001001001010110111100000000000
000000000000100000000110000101101001101101111100000000
000000000001010000000000001101101010110111100000000000
110000000000000001100000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000

.logic_tile 3 28
000000000000000101100110110000000001000000001000000000
000000000000000000000010000000001011000000000000001000
101000000000001000000110010111011011101101111100000000
000000000000000101000010000011011010110111100000000000
110000001100001000000110010101101000101101111100000000
110000000000000101000010101011001001110111100000000000
000000000000001101100110111101001000111100110100000000
000000000000000011000010100101101100110011110000000000
000000000000000001000000001001001011000010000000000000
000000000000000000000010001111001101000000000000000000
000000000000000000000000011001100001100000010000000000
000000000000000000000010011001101110000000000000000000
000000000000000001100011011001001011000010000000000000
000000000000000000000010000101111000000000000000000000
110000000000001000000110001101001110000010000000000000
100000000000000001000100001101101111000000000000000000

.logic_tile 4 28
000000000000000111100000001101001000101101111100000000
000000000000000000100000001101001111110111100000010000
101000000000001000000111011101001000101101111100000000
000000000000000001000110001001001000110111100000000000
110000000000001001100110001111001000101101111100000000
010000000000000001000000001101101111110111100000000000
000000000000000001100111001101001000101101111100000000
000000000000000000000100001001101000110111100000000000
000000000000000000000000001001001001101101111100000000
000000000000000000000011111101001000110111100000000000
000000000000000000000000001101101000101101111100000000
000000000000000000000000001001001000110111100000000000
000000000000000000000111111001001001101101111100000000
000000000000000000000010001101001001110111100000000000
110000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000

.logic_tile 5 28
000000000000001101000000011001011011000010000000000000
000000000000001111100010100001011010000000000000000000
000000000000011000000010100001111010101000000000000000
000000000000100101000110100000110000101000000010000000
000000000000001101100110100111001010000000000000000000
000000000000000101000000001001001010000001000000000000
000000000000000101100110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000010000000000101111010000000011
000000000000000000100010010001001110011111100000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011001011000000100000000000
000000000000000000000000000011111001000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000010000000000000000100100000000
000000000000000000000011110000001010000000000000000000
101000000000000000000000000011101100111101010010000000
000000000000000000000000000000000000111101010000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001101111010010000010
000000000000000000000000000011001100011111100000100001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000111000110001101001000101101111100000000
000000000000000000000000001111001010110111100000010000
101000000000001000000000000101001000101101111100000000
000000000000000001000000000111001100110111100000000000
110000000000001111000000001111001000101101111100000000
010000000000000001000000001111101010110111100000000000
000000000000000000000000000101001000101101111100000000
000000000000000000000000000111001001110111100000000000
000000000000000001100000001001001001101101111100000000
000000000000000000000010001111001000110111100000000000
000000000000000000000000000111101000101101111100000000
000000000000000000000000000111001000110111100000000000
000000000000000000000000011111101000101101111100000000
000000000000000001000010001111101010110111100000000000
110000000000000001100010010000001000111100001000000000
100000000000000000000010000000000000111100000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000001000000000010111001000001100111100000000
000000000000000001000010000000000000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000001100110000111101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000001100110000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000001100000000101011110101101111100000000
000000000000000000000000001101011000110111100000000000
110000000000000001000110000111001000101101111100000000
110000000000000000000010000011101010110111100000000000
000000000000000000000000000101001000101101111100000000
000000000000000000000000001101001001110111100000000000
000000000000000000000000010111101000101101111100000000
000000000000000001000010000011001010110111100000000000
000000000000000000000110000101001001101101110100000000
000000000000000000000100001101001000110111100000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000110001011001011000010000000000000
100000000000000001000100000111111000000000000000000000

.ramb_tile 6 29
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000110000001100000000000001000000000
000000000000000000000011100000100000000000000000001000
101000000000000000000110000101011010101101111100000000
000000000000000000000100001101011100110111100000000000
110000000000000001100000000011001000101101111100000000
110000000000000000000011101001001101110111100000000000
000000000000000001100110000011101000101101111100000000
000000000000000000000100001101001001110111100000000000
000000001110000001000000010111101001101101111100000000
000000000000000000000010001001001100110111100000000000
000000000000001001100000001001001000101101110100000000
000000000000000111000000000011101100111011010000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001011011010000010000000000000
100000000000000001000000000111101001000000000000000000

.logic_tile 10 29
000000000000001101100000010001100000000000000000000000
000000000000000001000011111101100000101001010000000000
101000000000000000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010001000000000101000010101000000000010000100000000000
010000100000000101000010100011001100100000010000000000
000000000000000101000110000101011010000100000000000000
000000000000000000000010101101011010000000000000000000
000000000000001000000110001111001100100000000000000000
000000000000001001000010001011011000000000000000000000
000000000000001001100000000011000001101111010100000000
000000000000000001000010000000101100101111010000100010
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000001111011000010000000000000
100000000000000000000000000001001011000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000101001010010000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000000011000000000110010000000
000000000000000000000000000000011011000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000000000110011000000010000
101000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000001000001000001100110100000000
000000000000000000000000001001000000110011000000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000011010000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010111101010000000000
000000000000000000000000001111010000111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001010000100000000000
000000000000000000000000000000001110010000100001000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110110000000010000000
000000000000000000000000000000001010110000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000101001010000000000
000000000000000000000000000101100000000000000000000000
000000000000001000000000000000001011000000110000000000
000000000000001011000000000000001101000000110000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001010000110110
000000000000010100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010011000000010
000000010000000000

.io_tile 19 31
000010000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000001110
000000000000011100
001001111000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 5 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 6 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 9 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 10 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 11 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 2084 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 2190 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 2191 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 2192 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 2193 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 2194 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2195 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 2196 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 2197 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 2296 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 2396 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 2397 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 2398 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 2399 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 2400 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 2401 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 2403 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 2445 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 2451 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 2452 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 2453 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 2455 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 2456 u_accel.compressed_x[0]
.sym 2464 event_x[4]
.sym 2478 u_accel.compressed_x[1]
.sym 2488 u_accel.compressed_x[2]
.sym 2489 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 2654 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 2665 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 2666 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 2686 event_y[7]
.sym 2698 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 2702 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 2820 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 2918 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 3025 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 3026 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 3027 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 3028 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 3029 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 3030 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 3031 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 3032 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 3092 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 3250 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 3251 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 3252 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 3253 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 3254 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 3255 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 3256 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 3257 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 3303 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 3305 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 3309 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 3311 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 3353 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 3456 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 3457 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 3458 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 3459 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 3460 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 3461 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 3462 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 3463 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 3505 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 3507 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 3527 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 3550 u_accel.compressed_y[3]
.sym 3551 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 3664 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 3665 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 3721 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 3728 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 3741 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 3759 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 3966 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 4086 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 4087 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 4088 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 4089 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 4090 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 4091 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 4092 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 4207 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 4312 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 4313 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 4314 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 4315 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 4318 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 4427 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 4429 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 4430 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 4431 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 4433 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 4539 u_accel.early_count[0]
.sym 4540 u_accel.late_count[9]
.sym 4541 u_accel.late_count[11]
.sym 4542 u_accel.early_count[1]
.sym 4543 u_accel.late_count[8]
.sym 4544 u_accel.late_count[10]
.sym 4545 u_accel.late_count[0]
.sym 4546 u_accel.early_count[5]
.sym 4766 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 4767 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 4768 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 4769 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 4770 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 4771 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 4772 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 4878 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 4882 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 4884 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 4886 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 4992 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 4993 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 4994 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 4995 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 4996 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 4997 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 4998 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 5048 soft_rst_SB_LUT4_I2_O[0]
.sym 5087 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 5098 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 5197 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 5198 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 5199 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 5200 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 5201 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 5202 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 5203 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 5204 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 5453 $PACKER_VCC_NET
.sym 5615 heartbeat_cnt[0]
.sym 5827 heartbeat_cnt[1]
.sym 5828 heartbeat_cnt[2]
.sym 5829 heartbeat_cnt[3]
.sym 5830 heartbeat_cnt[4]
.sym 5831 heartbeat_cnt[5]
.sym 5832 heartbeat_cnt[6]
.sym 5833 heartbeat_cnt[7]
.sym 5936 led_activity_SB_LUT4_I3_O
.sym 6053 heartbeat_cnt[8]
.sym 6054 heartbeat_cnt[9]
.sym 6055 heartbeat_cnt[10]
.sym 6056 heartbeat_cnt[11]
.sym 6057 heartbeat_cnt[12]
.sym 6058 heartbeat_cnt[13]
.sym 6059 heartbeat_cnt[14]
.sym 6060 heartbeat_cnt[15]
.sym 6280 heartbeat_cnt[16]
.sym 6281 heartbeat_cnt[17]
.sym 6282 heartbeat_cnt[18]
.sym 6283 heartbeat_cnt[19]
.sym 6284 heartbeat_cnt[20]
.sym 6285 heartbeat_cnt[21]
.sym 6286 heartbeat_cnt[22]
.sym 6570 led_heartbeat$SB_IO_OUT
.sym 8037 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 8038 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 8040 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 8042 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8043 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 8044 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8062 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 8184 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8189 u_accel.compressed_x[0]
.sym 8190 u_accel.compressed_x[1]
.sym 8191 u_accel.compressed_x[2]
.sym 8208 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 8211 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 8213 u_accel.compressed_x[1]
.sym 8215 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8216 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 8219 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 8225 event_x[0]
.sym 8229 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 8232 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 8235 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 8236 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 8237 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 8241 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 8243 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 8244 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8245 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 8246 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 8247 event_x[4]
.sym 8254 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 8255 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 8256 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 8258 event_x[0]
.sym 8264 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8266 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 8267 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 8270 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 8271 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 8273 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8276 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 8278 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8279 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 8282 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 8283 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 8284 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 8285 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 8288 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 8289 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 8290 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 8291 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 8294 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 8295 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8296 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 8301 event_x[4]
.sym 8305 clk$SB_IO_IN_$glb_clk
.sym 8331 u_accel.compressed_x[3]
.sym 8332 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8333 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 8334 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 8335 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 8336 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 8337 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 8338 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 8343 event_x[0]
.sym 8347 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 8349 pkt_state[1]
.sym 8362 event_y[5]
.sym 8365 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8372 event_y[8]
.sym 8373 event_y[7]
.sym 8375 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 8381 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 8383 event_x[2]
.sym 8385 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 8386 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8388 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 8389 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 8392 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 8398 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 8400 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 8401 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 8403 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 8405 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 8406 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 8407 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 8408 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 8411 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 8413 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8414 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 8419 event_x[2]
.sym 8424 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 8425 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8426 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 8430 event_y[7]
.sym 8436 event_y[8]
.sym 8447 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 8448 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 8449 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8452 clk$SB_IO_IN_$glb_clk
.sym 8478 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 8480 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 8481 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8482 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 8483 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 8484 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 8485 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 8486 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 8490 event_y[8]
.sym 8492 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 8493 event_valid_SB_DFFSR_Q_R
.sym 8494 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8495 event_x[2]
.sym 8497 u_accel.compressed_x[3]
.sym 8501 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 8503 event_y[6]
.sym 8506 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 8625 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8626 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 8627 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8628 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8629 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 8630 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8631 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8632 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 8639 event_y[1]
.sym 8644 event_y[4]
.sym 8645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 8648 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 8651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8658 event_valid
.sym 8669 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8685 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8688 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8691 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 8741 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8742 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8743 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8744 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 8772 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8777 u_accel.compressed_y[0]
.sym 8778 u_accel.compressed_y[1]
.sym 8779 u_accel.compressed_y[2]
.sym 8784 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 8796 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 8799 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8813 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8816 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 8818 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8819 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8821 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8827 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8830 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 8832 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 8835 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8846 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8847 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8848 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8849 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 8852 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 8853 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8854 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8855 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8858 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8859 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8860 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8861 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 8864 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8865 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8867 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8870 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8871 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 8872 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8873 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 8876 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 8877 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8878 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 8879 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 8883 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8884 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 8885 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8888 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 8889 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 8890 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 8919 u_accel.compressed_y[3]
.sym 8920 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8921 u_accel.u_input_fifo.rd_addr[0]
.sym 8922 u_accel.u_input_fifo.rd_addr[3]
.sym 8923 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 8924 u_accel.u_input_fifo.rd_addr[2]
.sym 8925 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 8932 u_accel.compressed_y[1]
.sym 8936 u_accel.compressed_y[2]
.sym 8943 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 8945 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 8946 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 8947 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 8949 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8950 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 8951 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 8952 u_accel.compressed_y[3]
.sym 8954 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 8960 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 8963 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 8965 u_accel.compressed_y[0]
.sym 8966 u_accel.compressed_y[1]
.sym 8967 u_accel.compressed_y[2]
.sym 8976 u_accel.compressed_y[3]
.sym 8977 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 8978 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 8980 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 8982 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 8983 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8984 u_accel.compressed_y[3]
.sym 8989 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 8992 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 8994 u_accel.compressed_y[0]
.sym 8995 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 8998 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 9000 u_accel.compressed_y[1]
.sym 9001 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 9002 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 9004 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 9006 u_accel.compressed_y[2]
.sym 9007 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 9008 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 9010 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 9012 u_accel.compressed_y[3]
.sym 9013 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 9014 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 9016 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 9018 u_accel.compressed_y[3]
.sym 9019 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 9020 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 9022 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 9024 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 9025 u_accel.compressed_y[3]
.sym 9026 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 9028 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 9030 u_accel.compressed_y[3]
.sym 9031 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 9032 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 9034 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 9036 u_accel.compressed_y[3]
.sym 9037 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 9038 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 9039 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 9040 clk$SB_IO_IN_$glb_clk
.sym 9041 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 9067 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 9068 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 9069 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 9078 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 9080 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 9082 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 9084 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 9085 u_accel.compressed_y[3]
.sym 9086 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 9088 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 9090 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9094 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9095 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9096 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9102 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 9107 u_accel.compressed_y[3]
.sym 9112 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9115 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9117 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9124 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9126 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9130 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9135 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9137 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9139 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 9141 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9142 u_accel.compressed_y[3]
.sym 9143 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 9145 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 9147 u_accel.compressed_y[3]
.sym 9148 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9149 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 9151 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 9153 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9154 u_accel.compressed_y[3]
.sym 9155 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 9157 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 9159 u_accel.compressed_y[3]
.sym 9160 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9161 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 9163 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 9165 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9166 u_accel.compressed_y[3]
.sym 9167 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 9169 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 9171 u_accel.compressed_y[3]
.sym 9172 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9173 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 9175 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 9177 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9178 u_accel.compressed_y[3]
.sym 9179 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 9181 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 9183 u_accel.compressed_y[3]
.sym 9184 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9185 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 9186 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9188 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 9214 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 9215 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9216 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9220 u_accel.u_input_fifo.wr_ptr[0]
.sym 9225 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9227 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9231 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9233 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9235 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9247 event_valid
.sym 9249 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 9255 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 9270 u_accel.compressed_y[3]
.sym 9278 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9286 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9288 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9289 u_accel.compressed_y[3]
.sym 9290 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 9293 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 9294 u_accel.compressed_y[3]
.sym 9296 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9333 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9335 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 9360 u_accel.early_sum_y[14]
.sym 9362 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 9363 u_accel.early_sum_y[12]
.sym 9364 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 9365 u_accel.early_sum_y[15]
.sym 9366 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 9372 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9507 u_accel.late_count[7]
.sym 9508 u_accel.late_count[5]
.sym 9509 u_accel.late_count[1]
.sym 9510 u_accel.late_count[3]
.sym 9512 u_accel.late_count[4]
.sym 9513 u_accel.late_count[6]
.sym 9514 u_accel.late_count[2]
.sym 9519 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 9520 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 9524 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 9527 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9554 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9555 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9559 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9561 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9562 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9566 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9568 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9573 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 9578 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9580 $nextpnr_ICESTORM_LC_17$O
.sym 9582 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9586 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 9588 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 9590 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9592 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 9595 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9596 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 9598 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 9600 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9602 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 9604 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 9607 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9608 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 9610 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 9612 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9614 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 9616 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 9618 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9620 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 9622 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 9625 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9626 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 9627 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 9656 u_accel.u_motion_computer.sum_count[2]
.sym 9657 u_accel.u_motion_computer.sum_count[3]
.sym 9658 u_accel.u_motion_computer.sum_count[4]
.sym 9659 u_accel.u_motion_computer.sum_count[5]
.sym 9660 u_accel.u_motion_computer.sum_count[6]
.sym 9661 u_accel.u_motion_computer.sum_count[7]
.sym 9674 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9679 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9681 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9683 u_accel.early_count[3]
.sym 9687 u_accel.early_count[7]
.sym 9689 u_accel.early_count[4]
.sym 9690 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 9701 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9703 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9704 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9714 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9721 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9727 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 9729 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9731 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 9733 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 9735 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9737 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 9739 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9741 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9743 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 9746 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9749 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9764 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9774 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9776 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 9801 u_accel.u_motion_computer.sum_count[8]
.sym 9802 u_accel.u_motion_computer.sum_count[9]
.sym 9803 u_accel.u_motion_computer.sum_count[10]
.sym 9804 u_accel.u_motion_computer.sum_count[11]
.sym 9813 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9817 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9819 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9821 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9825 u_accel.u_motion_computer.sum_count[2]
.sym 9827 u_accel.early_count[6]
.sym 9829 u_accel.u_motion_computer.sum_count[4]
.sym 9831 u_accel.u_motion_computer.sum_count[5]
.sym 9833 u_accel.u_motion_computer.sum_count[6]
.sym 9834 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9835 event_valid
.sym 9843 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9844 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9845 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9847 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 9850 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9851 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 9853 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9854 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 9856 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9876 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 9881 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9888 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9894 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 9900 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9906 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9914 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9917 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 9921 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9923 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9949 u_accel.early_count[2]
.sym 9950 u_accel.early_count[3]
.sym 9951 u_accel.early_count[8]
.sym 9952 u_accel.early_count[7]
.sym 9953 u_accel.early_count[4]
.sym 9954 u_accel.early_count[11]
.sym 9955 u_accel.early_count[6]
.sym 9961 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 9978 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 9982 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 9990 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9991 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 9992 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9993 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 9994 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9995 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 9996 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9997 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9999 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 10000 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 10002 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 10004 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 10010 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10017 soft_rst_SB_LUT4_I2_O[0]
.sym 10018 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10023 soft_rst_SB_LUT4_I2_O[0]
.sym 10024 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 10025 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 10028 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 10030 soft_rst_SB_LUT4_I2_O[0]
.sym 10031 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 10035 soft_rst_SB_LUT4_I2_O[0]
.sym 10036 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 10037 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 10040 soft_rst_SB_LUT4_I2_O[0]
.sym 10041 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 10042 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 10047 soft_rst_SB_LUT4_I2_O[0]
.sym 10048 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 10049 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 10052 soft_rst_SB_LUT4_I2_O[0]
.sym 10053 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10054 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10059 soft_rst_SB_LUT4_I2_O[0]
.sym 10060 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 10061 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 10068 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10095 u_accel.total_events[2]
.sym 10096 u_accel.total_events[5]
.sym 10097 u_accel.total_events[9]
.sym 10098 u_accel.total_events[6]
.sym 10099 u_accel.total_events[7]
.sym 10100 u_accel.total_events[8]
.sym 10101 u_accel.total_events[3]
.sym 10102 u_accel.total_events[4]
.sym 10119 soft_rst_SB_LUT4_I2_O[0]
.sym 10128 u_accel.early_count[9]
.sym 10130 u_accel.early_count[10]
.sym 10138 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 10139 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 10141 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10142 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 10144 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 10145 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 10148 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 10149 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10150 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 10168 $nextpnr_ICESTORM_LC_25$O
.sym 10170 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10174 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10177 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 10178 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10180 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10182 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 10184 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10186 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10188 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 10190 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10192 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10195 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 10196 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10198 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10201 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 10202 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10204 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10206 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 10208 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10210 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10212 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 10214 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10246 $PACKER_VCC_NET
.sym 10267 $PACKER_VCC_NET
.sym 10278 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10283 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10284 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 10287 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 10289 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10290 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 10291 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 10293 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 10295 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10300 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 10302 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 10303 soft_rst_SB_LUT4_I2_O[0]
.sym 10307 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 10312 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 10314 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 10315 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10318 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 10319 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10321 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10323 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 10325 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10327 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10330 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 10331 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10334 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 10335 soft_rst_SB_LUT4_I2_O[0]
.sym 10336 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 10337 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10340 soft_rst_SB_LUT4_I2_O[0]
.sym 10341 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10343 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 10347 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10348 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 10349 soft_rst_SB_LUT4_I2_O[0]
.sym 10353 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 10354 soft_rst_SB_LUT4_I2_O[0]
.sym 10355 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 10359 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10360 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 10361 soft_rst_SB_LUT4_I2_O[0]
.sym 10362 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10391 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 10393 u_accel.early_count[9]
.sym 10394 u_accel.early_count[10]
.sym 10417 $PACKER_VCC_NET
.sym 10423 event_valid
.sym 10537 activity_led_cnt[1]
.sym 10538 activity_led_cnt[2]
.sym 10539 activity_led_cnt[3]
.sym 10540 activity_led_cnt[4]
.sym 10541 activity_led_cnt[5]
.sym 10542 activity_led_cnt[6]
.sym 10543 activity_led_cnt[7]
.sym 10594 heartbeat_cnt[0]
.sym 10618 heartbeat_cnt[0]
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10683 activity_led_cnt[8]
.sym 10684 activity_led_cnt[9]
.sym 10685 activity_led_cnt[10]
.sym 10686 activity_led_cnt[11]
.sym 10687 activity_led_cnt[12]
.sym 10688 activity_led_cnt[13]
.sym 10689 activity_led_cnt[14]
.sym 10690 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10691 led_activity_SB_LUT4_I3_O
.sym 10725 heartbeat_cnt[0]
.sym 10731 heartbeat_cnt[7]
.sym 10733 heartbeat_cnt[0]
.sym 10736 heartbeat_cnt[4]
.sym 10738 heartbeat_cnt[6]
.sym 10743 heartbeat_cnt[3]
.sym 10749 heartbeat_cnt[1]
.sym 10750 heartbeat_cnt[2]
.sym 10753 heartbeat_cnt[5]
.sym 10756 $nextpnr_ICESTORM_LC_31$O
.sym 10758 heartbeat_cnt[0]
.sym 10762 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 10764 heartbeat_cnt[1]
.sym 10766 heartbeat_cnt[0]
.sym 10768 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 10770 heartbeat_cnt[2]
.sym 10772 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 10774 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 10777 heartbeat_cnt[3]
.sym 10778 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 10780 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 10782 heartbeat_cnt[4]
.sym 10784 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 10786 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 10788 heartbeat_cnt[5]
.sym 10790 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 10792 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 10794 heartbeat_cnt[6]
.sym 10796 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 10798 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 10801 heartbeat_cnt[7]
.sym 10802 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10866 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 10871 heartbeat_cnt[8]
.sym 10875 heartbeat_cnt[12]
.sym 10877 heartbeat_cnt[14]
.sym 10882 heartbeat_cnt[11]
.sym 10889 heartbeat_cnt[10]
.sym 10896 heartbeat_cnt[9]
.sym 10900 heartbeat_cnt[13]
.sym 10902 heartbeat_cnt[15]
.sym 10903 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 10906 heartbeat_cnt[8]
.sym 10907 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 10909 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 10911 heartbeat_cnt[9]
.sym 10913 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 10915 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 10918 heartbeat_cnt[10]
.sym 10919 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 10921 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 10923 heartbeat_cnt[11]
.sym 10925 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 10927 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 10930 heartbeat_cnt[12]
.sym 10931 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 10933 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 10935 heartbeat_cnt[13]
.sym 10937 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 10939 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10942 heartbeat_cnt[14]
.sym 10943 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 10945 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10947 heartbeat_cnt[15]
.sym 10949 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10951 clk$SB_IO_IN_$glb_clk
.sym 10952 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10981 led_heartbeat$SB_IO_OUT
.sym 11013 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 11020 heartbeat_cnt[18]
.sym 11021 heartbeat_cnt[19]
.sym 11024 heartbeat_cnt[22]
.sym 11026 heartbeat_cnt[16]
.sym 11031 heartbeat_cnt[21]
.sym 11035 heartbeat_cnt[17]
.sym 11046 heartbeat_cnt[20]
.sym 11050 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 11052 heartbeat_cnt[16]
.sym 11054 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 11056 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 11059 heartbeat_cnt[17]
.sym 11060 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 11062 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 11065 heartbeat_cnt[18]
.sym 11066 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 11068 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 11071 heartbeat_cnt[19]
.sym 11072 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 11074 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 11076 heartbeat_cnt[20]
.sym 11078 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 11080 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 11082 heartbeat_cnt[21]
.sym 11084 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 11087 heartbeat_cnt[22]
.sym 11090 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 11098 clk$SB_IO_IN_$glb_clk
.sym 11099 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12289 rx_data[4]
.sym 12379 pkt_y[3]
.sym 12380 pkt_y[7]
.sym 12382 pkt_y[1]
.sym 12383 pkt_y[4]
.sym 12384 pkt_y_SB_DFFESR_Q_8_E
.sym 12401 u_accel.compressed_x[3]
.sym 12403 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12441 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12443 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12444 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 12445 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 12446 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12448 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 12449 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 12451 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 12452 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12453 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12454 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12457 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12458 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 12459 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12460 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12469 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 12470 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 12471 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12472 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12481 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 12482 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12483 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12484 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 12487 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12488 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 12490 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 12493 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 12495 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 12496 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12500 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 12501 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 12502 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 12504 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12505 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 12506 pkt_state[1]
.sym 12507 pkt_state[4]
.sym 12512 event_y[5]
.sym 12515 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 12516 event_x[3]
.sym 12517 pkt_y_SB_DFFESR_Q_8_E
.sym 12520 pkt_y_SB_DFFESR_Q_8_E
.sym 12521 rx_data[1]
.sym 12525 pkt_state[2]
.sym 12526 u_accel.compressed_x[0]
.sym 12527 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12529 u_accel.compressed_x[3]
.sym 12530 u_accel.compressed_x[2]
.sym 12535 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 12541 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 12542 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12544 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 12545 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12546 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12547 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 12548 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12549 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12550 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 12552 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 12553 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 12554 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 12555 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 12556 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12558 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 12563 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12564 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 12565 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 12568 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12570 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 12572 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 12573 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12574 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 12575 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12576 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 12577 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 12579 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12581 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12582 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 12585 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12587 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 12588 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12591 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12593 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 12594 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12597 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 12599 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 12600 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 12603 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 12604 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12605 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 12606 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 12607 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 12609 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 12610 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12611 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12612 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 12613 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 12615 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 12616 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12617 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 12618 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 12619 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 12620 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12621 clk$SB_IO_IN_$glb_clk
.sym 12622 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12625 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12626 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12627 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 12628 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 12629 u_accel.u_input_fifo.count[2]
.sym 12630 u_accel.u_input_fifo.count[3]
.sym 12635 event_y[6]
.sym 12639 event_y[3]
.sym 12640 event_x[4]
.sym 12642 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 12643 event_y[2]
.sym 12644 event_x[1]
.sym 12645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 12646 event_valid_SB_DFFSR_Q_D[2]
.sym 12647 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 12649 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 12655 u_accel.compressed_x[3]
.sym 12656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 12657 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 12659 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 12666 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 12668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12673 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12678 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 12679 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 12681 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12682 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12688 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12689 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12690 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12691 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 12696 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 12697 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12698 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 12699 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 12700 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 12703 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12704 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12706 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 12709 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12712 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12716 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12717 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12718 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12723 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12724 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12727 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 12728 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 12729 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12730 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 12733 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 12734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12735 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12736 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12739 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12740 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 12741 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12742 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 12743 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12744 clk$SB_IO_IN_$glb_clk
.sym 12745 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12746 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12748 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12749 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 12750 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 12751 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 12752 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 12753 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 12758 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 12762 event_valid
.sym 12767 event_valid_SB_DFFSR_Q_D[2]
.sym 12770 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 12771 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12772 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 12773 event_x[7]
.sym 12775 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 12777 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 12778 event_y[0]
.sym 12780 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 12787 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 12791 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 12792 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 12795 event_y[4]
.sym 12798 event_y[5]
.sym 12799 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 12802 event_y[1]
.sym 12803 event_y[6]
.sym 12805 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12810 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 12811 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12812 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12820 event_y[6]
.sym 12833 event_y[4]
.sym 12838 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 12839 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 12840 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 12846 event_y[1]
.sym 12853 event_y[5]
.sym 12856 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12858 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 12859 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 12862 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 12863 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 12864 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 12867 clk$SB_IO_IN_$glb_clk
.sym 12870 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 12871 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 12872 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 12873 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 12874 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 12875 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 12876 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 12881 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 12882 event_x[8]
.sym 12883 u_accel.compressed_x[1]
.sym 12887 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 12892 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 12893 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 12895 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 12896 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 12897 u_accel.u_input_fifo.rd_addr[0]
.sym 12899 u_accel.u_input_fifo.wr_ptr[0]
.sym 12900 $PACKER_VCC_NET
.sym 12901 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 12910 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 12912 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 12917 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 12918 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 12921 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 12924 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 12925 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 12930 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 12931 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 12932 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 12938 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 12939 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 12943 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 12944 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 12946 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 12949 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 12950 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 12951 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 12952 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 12955 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 12956 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 12957 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 12961 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 12962 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 12963 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 12964 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 12967 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 12968 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 12969 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 12970 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 12973 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 12974 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 12975 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 12976 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 12979 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 12981 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 12982 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 12986 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 12987 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 12988 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 12992 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12993 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 12994 u_accel.early_sum_y[0]
.sym 12995 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 12997 u_accel.early_sum_y[3]
.sym 12998 u_accel.early_sum_y[4]
.sym 13008 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 13009 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 13016 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 13017 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 13020 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 13021 u_accel.compressed_y[3]
.sym 13022 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 13023 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13024 $PACKER_VCC_NET
.sym 13025 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13027 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13033 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 13034 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 13035 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13036 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13037 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 13038 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 13039 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 13040 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 13042 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13043 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 13044 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13045 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 13046 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13047 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13048 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 13054 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 13055 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13056 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13057 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13060 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13064 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 13065 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13066 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 13067 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13068 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 13069 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 13071 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13073 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13074 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 13077 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13079 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 13080 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13083 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13085 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13086 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 13089 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 13091 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13092 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 13095 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 13096 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13097 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 13098 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 13099 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 13101 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 13102 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13103 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13104 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13105 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 13107 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 13108 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13109 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 13110 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 13111 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 13112 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13114 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13116 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 13117 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 13118 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 13119 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 13120 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 13121 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 13122 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 13129 u_accel.compressed_y[0]
.sym 13130 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 13132 event_valid_SB_DFFSR_Q_D[2]
.sym 13136 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13139 u_accel.early_sum_y[0]
.sym 13143 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13145 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13151 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 13160 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 13163 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 13166 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 13167 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 13168 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13173 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 13178 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 13181 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13182 u_accel.u_input_fifo.rd_addr[0]
.sym 13183 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13188 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 13189 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13190 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13191 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 13192 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 13195 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 13196 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 13198 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 13204 u_accel.u_input_fifo.rd_addr[0]
.sym 13208 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 13213 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 13214 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 13216 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 13219 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 13225 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 13226 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 13235 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13237 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13238 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 13240 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13241 u_accel.u_input_fifo.rd_addr[1]
.sym 13242 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 13244 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 13245 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 13250 u_accel.compressed_y[3]
.sym 13257 soft_rst_SB_LUT4_I2_O[0]
.sym 13258 soft_rst_SB_LUT4_I2_O[0]
.sym 13261 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 13264 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 13265 u_accel.u_input_fifo.wr_ptr[0]
.sym 13268 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 13269 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13281 u_accel.u_input_fifo.rd_addr[0]
.sym 13290 u_accel.u_input_fifo.rd_addr[3]
.sym 13292 u_accel.u_input_fifo.rd_addr[2]
.sym 13306 u_accel.u_input_fifo.rd_addr[1]
.sym 13311 $nextpnr_ICESTORM_LC_13$O
.sym 13314 u_accel.u_input_fifo.rd_addr[0]
.sym 13317 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 13319 u_accel.u_input_fifo.rd_addr[1]
.sym 13321 u_accel.u_input_fifo.rd_addr[0]
.sym 13323 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13326 u_accel.u_input_fifo.rd_addr[2]
.sym 13327 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 13331 u_accel.u_input_fifo.rd_addr[3]
.sym 13333 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13361 u_accel.late_sum_y[5]
.sym 13362 u_accel.late_sum_y[9]
.sym 13363 u_accel.late_sum_y[4]
.sym 13364 u_accel.late_sum_y[2]
.sym 13365 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 13366 u_accel.early_sum_y[5]
.sym 13367 u_accel.late_sum_y[0]
.sym 13368 u_accel.late_sum_y[3]
.sym 13377 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13380 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 13384 event_valid_SB_DFFSR_Q_D[2]
.sym 13387 $PACKER_VCC_NET
.sym 13391 u_accel.u_input_fifo.wr_ptr[0]
.sym 13393 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 13395 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 13403 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 13404 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 13409 u_accel.u_input_fifo.wr_ptr[0]
.sym 13412 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13417 u_accel.u_input_fifo.wr_ptr[0]
.sym 13421 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13434 $nextpnr_ICESTORM_LC_14$O
.sym 13436 u_accel.u_input_fifo.wr_ptr[0]
.sym 13440 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 13443 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 13444 u_accel.u_input_fifo.wr_ptr[0]
.sym 13446 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13448 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13450 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 13453 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13456 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13479 u_accel.u_input_fifo.wr_ptr[0]
.sym 13481 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13483 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13484 u_accel.early_sum_y[9]
.sym 13485 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 13486 u_accel.early_sum_y[10]
.sym 13487 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 13488 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 13489 u_accel.late_sum_y[12]
.sym 13490 u_accel.late_sum_y[10]
.sym 13491 u_accel.early_sum_y[13]
.sym 13497 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13501 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 13502 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13503 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13504 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13505 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13507 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 13512 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 13514 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13516 $PACKER_VCC_NET
.sym 13519 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 13530 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 13531 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 13536 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13538 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 13546 u_accel.early_sum_y[15]
.sym 13549 u_accel.early_sum_y[14]
.sym 13552 u_accel.early_sum_y[12]
.sym 13558 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 13570 u_accel.early_sum_y[12]
.sym 13576 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 13585 u_accel.early_sum_y[14]
.sym 13589 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 13597 u_accel.early_sum_y[15]
.sym 13604 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13606 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13609 u_accel.late_sum_y[17]
.sym 13613 u_accel.early_sum_y[17]
.sym 13620 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13621 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13622 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13625 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 13628 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13629 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 13637 u_accel.u_motion_computer.sum_count[11]
.sym 13649 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13650 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13651 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13653 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13659 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13660 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13662 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13663 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13681 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13687 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13694 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13701 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13713 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13720 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13726 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13727 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13729 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13735 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 13744 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13751 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13756 u_accel.early_count[2]
.sym 13760 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13763 u_accel.u_motion_computer.sum_count[10]
.sym 13764 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13765 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13771 u_accel.late_count[7]
.sym 13773 u_accel.late_count[1]
.sym 13774 u_accel.late_count[3]
.sym 13776 u_accel.late_count[4]
.sym 13778 u_accel.late_count[2]
.sym 13780 u_accel.late_count[5]
.sym 13782 u_accel.early_count[2]
.sym 13785 u_accel.late_count[6]
.sym 13787 u_accel.early_count[0]
.sym 13789 u_accel.early_count[4]
.sym 13790 u_accel.early_count[1]
.sym 13791 u_accel.early_count[3]
.sym 13793 u_accel.early_count[6]
.sym 13794 u_accel.early_count[5]
.sym 13795 u_accel.early_count[7]
.sym 13801 u_accel.late_count[0]
.sym 13803 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13805 u_accel.late_count[0]
.sym 13806 u_accel.early_count[0]
.sym 13809 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 13811 u_accel.late_count[1]
.sym 13812 u_accel.early_count[1]
.sym 13815 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 13817 u_accel.late_count[2]
.sym 13818 u_accel.early_count[2]
.sym 13819 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 13821 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 13823 u_accel.early_count[3]
.sym 13824 u_accel.late_count[3]
.sym 13825 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 13827 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 13829 u_accel.late_count[4]
.sym 13830 u_accel.early_count[4]
.sym 13831 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 13833 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 13835 u_accel.late_count[5]
.sym 13836 u_accel.early_count[5]
.sym 13837 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 13839 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 13841 u_accel.late_count[6]
.sym 13842 u_accel.early_count[6]
.sym 13843 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 13845 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13847 u_accel.late_count[7]
.sym 13848 u_accel.early_count[7]
.sym 13849 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 13850 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13852 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13853 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13854 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13855 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13856 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13857 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13858 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13859 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13860 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13880 u_accel.u_motion_computer.sum_count[3]
.sym 13883 $PACKER_VCC_NET
.sym 13885 u_accel.u_motion_computer.sum_count[8]
.sym 13887 u_accel.u_motion_computer.sum_count[9]
.sym 13888 u_accel.u_motion_computer.sum_count[7]
.sym 13889 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13896 u_accel.late_count[11]
.sym 13897 u_accel.early_count[10]
.sym 13902 u_accel.early_count[9]
.sym 13903 u_accel.late_count[9]
.sym 13905 u_accel.early_count[8]
.sym 13906 u_accel.late_count[8]
.sym 13907 u_accel.late_count[10]
.sym 13908 u_accel.early_count[11]
.sym 13926 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 13928 u_accel.late_count[8]
.sym 13929 u_accel.early_count[8]
.sym 13930 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13932 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 13934 u_accel.late_count[9]
.sym 13935 u_accel.early_count[9]
.sym 13936 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 13938 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13940 u_accel.early_count[10]
.sym 13941 u_accel.late_count[10]
.sym 13942 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 13946 u_accel.late_count[11]
.sym 13947 u_accel.early_count[11]
.sym 13948 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13973 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13977 u_accel.delta_y[3]
.sym 13978 u_accel.delta_y[2]
.sym 13979 u_accel.delta_y[5]
.sym 13980 u_accel.delta_y[13]
.sym 13981 u_accel.delta_y[4]
.sym 13982 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 13993 u_accel.early_count[10]
.sym 13997 soft_rst_SB_LUT4_I2_O[0]
.sym 13998 u_accel.early_count[9]
.sym 14008 $PACKER_VCC_NET
.sym 14018 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 14020 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 14025 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 14027 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 14031 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 14035 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14036 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 14048 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 14056 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 14063 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 14068 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 14075 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 14080 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 14086 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 14094 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 14096 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14098 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14099 u_accel.delta_y[10]
.sym 14100 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 14102 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[3]
.sym 14103 u_accel.delta_y[8]
.sym 14104 u_accel.delta_y[1]
.sym 14105 u_accel.delta_y[0]
.sym 14106 u_accel.delta_y[7]
.sym 14134 u_accel.u_motion_computer.sum_count[11]
.sym 14141 u_accel.u_motion_computer.sum_count[2]
.sym 14147 u_accel.u_motion_computer.sum_count[5]
.sym 14149 u_accel.u_motion_computer.sum_count[6]
.sym 14150 u_accel.u_motion_computer.sum_count[3]
.sym 14153 u_accel.u_motion_computer.sum_count[4]
.sym 14157 u_accel.u_motion_computer.sum_count[8]
.sym 14158 u_accel.u_motion_computer.sum_count[7]
.sym 14159 u_accel.u_motion_computer.sum_count[9]
.sym 14174 u_accel.u_motion_computer.sum_count[2]
.sym 14181 u_accel.u_motion_computer.sum_count[5]
.sym 14186 u_accel.u_motion_computer.sum_count[9]
.sym 14192 u_accel.u_motion_computer.sum_count[6]
.sym 14199 u_accel.u_motion_computer.sum_count[7]
.sym 14205 u_accel.u_motion_computer.sum_count[8]
.sym 14212 u_accel.u_motion_computer.sum_count[3]
.sym 14216 u_accel.u_motion_computer.sum_count[4]
.sym 14219 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14221 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14226 u_accel.delta_y[12]
.sym 14227 u_accel.delta_y[9]
.sym 14228 u_accel.delta_y[11]
.sym 14229 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[2]
.sym 14240 u_accel.abs_delta_y[10]
.sym 14246 $PACKER_VCC_NET
.sym 14253 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14255 u_accel.u_motion_computer.sum_count[10]
.sym 14264 u_accel.total_events[5]
.sym 14265 u_accel.total_events[9]
.sym 14266 u_accel.total_events[6]
.sym 14267 u_accel.total_events[7]
.sym 14269 u_accel.total_events[3]
.sym 14270 u_accel.total_events[4]
.sym 14271 u_accel.total_events[2]
.sym 14276 u_accel.total_events[8]
.sym 14283 $PACKER_VCC_NET
.sym 14291 $PACKER_VCC_NET
.sym 14295 $nextpnr_ICESTORM_LC_18$O
.sym 14297 u_accel.total_events[2]
.sym 14301 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14303 u_accel.total_events[3]
.sym 14304 $PACKER_VCC_NET
.sym 14307 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14309 u_accel.total_events[4]
.sym 14313 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14315 $PACKER_VCC_NET
.sym 14316 u_accel.total_events[5]
.sym 14319 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14321 u_accel.total_events[6]
.sym 14322 $PACKER_VCC_NET
.sym 14325 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14327 u_accel.total_events[7]
.sym 14328 $PACKER_VCC_NET
.sym 14331 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14333 $PACKER_VCC_NET
.sym 14334 u_accel.total_events[8]
.sym 14337 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14339 u_accel.total_events[9]
.sym 14340 $PACKER_VCC_NET
.sym 14345 u_accel.total_events[11]
.sym 14350 u_accel.total_events[10]
.sym 14367 $PACKER_VCC_NET
.sym 14374 $PACKER_VCC_NET
.sym 14381 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14390 $PACKER_VCC_NET
.sym 14398 $PACKER_VCC_NET
.sym 14402 u_accel.total_events[11]
.sym 14406 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 14407 u_accel.total_events[10]
.sym 14409 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 14413 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14418 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 14420 u_accel.total_events[10]
.sym 14421 $PACKER_VCC_NET
.sym 14424 $nextpnr_ICESTORM_LC_19$I3
.sym 14426 u_accel.total_events[11]
.sym 14427 $PACKER_VCC_NET
.sym 14434 $nextpnr_ICESTORM_LC_19$I3
.sym 14446 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 14450 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 14465 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14467 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14468 led_activity$SB_IO_OUT
.sym 14472 led_activity_SB_LUT4_O_I2[2]
.sym 14474 led_activity_SB_LUT4_I3_O
.sym 14475 activity_led_cnt[0]
.sym 14486 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 14512 activity_led_cnt[3]
.sym 14515 event_valid
.sym 14517 $PACKER_VCC_NET
.sym 14518 activity_led_cnt[1]
.sym 14520 led_activity_SB_LUT4_I3_O
.sym 14523 event_valid
.sym 14527 activity_led_cnt[2]
.sym 14532 activity_led_cnt[7]
.sym 14534 $PACKER_VCC_NET
.sym 14537 activity_led_cnt[4]
.sym 14538 activity_led_cnt[5]
.sym 14539 activity_led_cnt[6]
.sym 14540 activity_led_cnt[0]
.sym 14541 $nextpnr_ICESTORM_LC_38$O
.sym 14544 activity_led_cnt[0]
.sym 14547 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 14548 event_valid
.sym 14549 activity_led_cnt[1]
.sym 14550 $PACKER_VCC_NET
.sym 14551 activity_led_cnt[0]
.sym 14553 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 14554 event_valid
.sym 14555 $PACKER_VCC_NET
.sym 14556 activity_led_cnt[2]
.sym 14557 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 14559 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 14560 event_valid
.sym 14561 $PACKER_VCC_NET
.sym 14562 activity_led_cnt[3]
.sym 14563 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 14565 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 14566 event_valid
.sym 14567 activity_led_cnt[4]
.sym 14568 $PACKER_VCC_NET
.sym 14569 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 14571 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 14572 event_valid
.sym 14573 activity_led_cnt[5]
.sym 14574 $PACKER_VCC_NET
.sym 14575 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 14577 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 14578 event_valid
.sym 14579 activity_led_cnt[6]
.sym 14580 $PACKER_VCC_NET
.sym 14581 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 14583 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14584 event_valid
.sym 14585 $PACKER_VCC_NET
.sym 14586 activity_led_cnt[7]
.sym 14587 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 14588 led_activity_SB_LUT4_I3_O
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14592 activity_led_cnt[15]
.sym 14593 activity_led_cnt[16]
.sym 14594 activity_led_cnt[17]
.sym 14595 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14596 led_activity_SB_LUT4_O_I2[3]
.sym 14597 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 14598 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 14603 $PACKER_VCC_NET
.sym 14605 led_gesture_valid_SB_LUT4_I3_O
.sym 14610 led_activity$SB_IO_OUT
.sym 14623 led_activity_SB_LUT4_I3_O
.sym 14627 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14632 activity_led_cnt[8]
.sym 14633 activity_led_cnt[9]
.sym 14634 led_activity_SB_LUT4_I3_O
.sym 14635 event_valid
.sym 14636 activity_led_cnt[12]
.sym 14642 activity_led_cnt[10]
.sym 14643 event_valid
.sym 14644 $PACKER_VCC_NET
.sym 14645 $PACKER_VCC_NET
.sym 14646 activity_led_cnt[14]
.sym 14659 activity_led_cnt[11]
.sym 14661 activity_led_cnt[13]
.sym 14664 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 14665 event_valid
.sym 14666 $PACKER_VCC_NET
.sym 14667 activity_led_cnt[8]
.sym 14668 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14670 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 14671 event_valid
.sym 14672 $PACKER_VCC_NET
.sym 14673 activity_led_cnt[9]
.sym 14674 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 14676 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 14677 event_valid
.sym 14678 activity_led_cnt[10]
.sym 14679 $PACKER_VCC_NET
.sym 14680 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 14682 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 14683 event_valid
.sym 14684 activity_led_cnt[11]
.sym 14685 $PACKER_VCC_NET
.sym 14686 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 14688 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14689 event_valid
.sym 14690 $PACKER_VCC_NET
.sym 14691 activity_led_cnt[12]
.sym 14692 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 14694 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14695 event_valid
.sym 14696 activity_led_cnt[13]
.sym 14697 $PACKER_VCC_NET
.sym 14698 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14700 $nextpnr_ICESTORM_LC_39$I3
.sym 14701 event_valid
.sym 14702 activity_led_cnt[14]
.sym 14703 $PACKER_VCC_NET
.sym 14704 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14710 $nextpnr_ICESTORM_LC_39$I3
.sym 14711 led_activity_SB_LUT4_I3_O
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14729 $PACKER_VCC_NET
.sym 14730 led_gesture_valid_SB_LUT4_I3_O
.sym 14892 heartbeat_cnt[22]
.sym 14938 heartbeat_cnt[22]
.sym 15992 rx_data[2]
.sym 16087 pkt_y[0]
.sym 16088 pkt_y[5]
.sym 16089 pkt_y[2]
.sym 16091 pkt_y[6]
.sym 16110 event_valid_SB_DFFSR_Q_D[2]
.sym 16112 pkt_y_SB_DFFESR_Q_8_E
.sym 16114 rx_data[7]
.sym 16115 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 16210 event_y[4]
.sym 16211 event_x[5]
.sym 16212 event_y[5]
.sym 16213 event_x[3]
.sym 16214 event_x[0]
.sym 16215 event_x[6]
.sym 16232 pkt_y[0]
.sym 16236 pkt_y[2]
.sym 16237 event_x[0]
.sym 16240 pkt_y[6]
.sym 16242 event_y[7]
.sym 16243 event_valid
.sym 16251 rx_data[3]
.sym 16256 rx_data[4]
.sym 16259 rx_data[1]
.sym 16260 pkt_y_SB_DFFESR_Q_8_E
.sym 16263 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 16264 pkt_state[4]
.sym 16270 event_valid_SB_DFFSR_Q_D[2]
.sym 16274 rx_data[7]
.sym 16294 rx_data[3]
.sym 16301 rx_data[7]
.sym 16314 rx_data[1]
.sym 16319 rx_data[4]
.sym 16324 event_valid_SB_DFFSR_Q_D[2]
.sym 16326 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 16327 pkt_state[4]
.sym 16328 pkt_y_SB_DFFESR_Q_8_E
.sym 16329 clk$SB_IO_IN_$glb_clk
.sym 16330 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16332 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 16333 event_y[0]
.sym 16334 event_y[7]
.sym 16335 event_y[6]
.sym 16336 event_y[3]
.sym 16337 event_y[1]
.sym 16338 event_y[2]
.sym 16347 rx_data[3]
.sym 16348 event_x[6]
.sym 16352 rx_data[2]
.sym 16354 u_accel.compressed_x[3]
.sym 16360 event_valid_SB_DFFSR_Q_D[1]
.sym 16364 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 16365 event_x[6]
.sym 16374 event_x[1]
.sym 16375 event_x[5]
.sym 16377 event_x[3]
.sym 16384 event_valid_SB_DFFSR_Q_D[2]
.sym 16385 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 16386 pkt_state[1]
.sym 16387 pkt_state[4]
.sym 16388 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 16390 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 16396 pkt_state[2]
.sym 16401 event_y[3]
.sym 16402 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16406 event_x[5]
.sym 16414 event_y[3]
.sym 16417 event_x[1]
.sym 16429 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 16431 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 16432 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16437 event_x[3]
.sym 16441 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 16442 event_valid_SB_DFFSR_Q_D[2]
.sym 16443 pkt_state[4]
.sym 16444 pkt_state[1]
.sym 16447 pkt_state[2]
.sym 16448 pkt_state[4]
.sym 16449 event_valid_SB_DFFSR_Q_D[2]
.sym 16450 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 16452 clk$SB_IO_IN_$glb_clk
.sym 16456 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16457 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16458 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 16459 event_valid
.sym 16460 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16461 event_valid_SB_DFFSR_Q_R
.sym 16467 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 16468 rx_data[4]
.sym 16469 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 16471 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 16473 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 16474 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 16475 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 16476 event_x[7]
.sym 16477 event_y[0]
.sym 16481 event_valid
.sym 16484 rx_data[2]
.sym 16488 event_y[2]
.sym 16496 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 16497 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16498 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16499 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 16502 u_accel.u_input_fifo.count[3]
.sym 16505 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 16509 u_accel.u_input_fifo.count[2]
.sym 16511 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16513 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 16514 u_accel.u_input_fifo.count[0]
.sym 16515 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 16518 u_accel.u_input_fifo.count[1]
.sym 16521 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16522 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16523 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 16527 $nextpnr_ICESTORM_LC_28$O
.sym 16529 u_accel.u_input_fifo.count[0]
.sym 16533 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16536 u_accel.u_input_fifo.count[1]
.sym 16539 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16541 u_accel.u_input_fifo.count[2]
.sym 16543 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16545 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 16548 u_accel.u_input_fifo.count[3]
.sym 16549 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16552 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 16553 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 16554 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16555 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 16558 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 16559 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 16560 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 16564 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16566 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16567 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16570 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16571 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16573 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16574 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 16575 clk$SB_IO_IN_$glb_clk
.sym 16576 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16577 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16578 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16579 event_valid_SB_DFFSR_Q_D[1]
.sym 16580 u_accel.u_input_fifo.count[0]
.sym 16581 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 16584 u_accel.u_input_fifo.count[1]
.sym 16589 u_accel.u_input_fifo.wr_ptr[0]
.sym 16590 u_accel.compressed_x[3]
.sym 16592 $PACKER_VCC_NET
.sym 16596 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 16597 $PACKER_VCC_NET
.sym 16598 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 16600 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 16603 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 16606 event_valid_SB_DFFSR_Q_D[2]
.sym 16607 event_valid
.sym 16609 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16611 event_valid_SB_DFFSR_Q_D[2]
.sym 16612 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16621 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 16622 event_x[8]
.sym 16623 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 16628 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 16629 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 16630 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 16631 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 16632 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 16637 event_x[6]
.sym 16639 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 16641 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 16643 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 16644 event_x[7]
.sym 16645 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 16646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 16649 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16652 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 16653 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 16658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16659 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 16660 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 16663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16664 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 16666 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 16671 event_x[7]
.sym 16677 event_x[8]
.sym 16681 event_x[6]
.sym 16687 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16688 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 16690 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 16693 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 16694 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 16695 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 16696 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 16698 clk$SB_IO_IN_$glb_clk
.sym 16701 u_accel.early_sum_y[2]
.sym 16702 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16712 pkt_state[2]
.sym 16713 u_accel.compressed_x[2]
.sym 16715 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 16716 $PACKER_VCC_NET
.sym 16717 u_accel.compressed_x[0]
.sym 16718 u_accel.compressed_x[3]
.sym 16719 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 16721 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16723 $PACKER_VCC_NET
.sym 16724 event_valid
.sym 16729 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16733 u_accel.compressed_y[3]
.sym 16735 event_valid
.sym 16742 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16744 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 16747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 16748 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16749 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 16750 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 16753 event_y[0]
.sym 16754 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 16755 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 16759 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 16760 event_y[2]
.sym 16763 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 16764 u_accel.u_input_fifo.wr_ptr[0]
.sym 16766 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 16770 u_accel.u_input_fifo.rd_addr[0]
.sym 16771 event_valid_SB_DFFSR_Q_D[2]
.sym 16772 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 16782 event_y[0]
.sym 16786 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 16787 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 16788 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 16789 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 16793 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 16794 u_accel.u_input_fifo.wr_ptr[0]
.sym 16795 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 16798 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 16799 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16800 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 16804 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 16806 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 16807 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 16811 event_y[2]
.sym 16816 event_valid_SB_DFFSR_Q_D[2]
.sym 16817 u_accel.u_input_fifo.rd_addr[0]
.sym 16818 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16821 clk$SB_IO_IN_$glb_clk
.sym 16823 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 16824 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 16825 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 16826 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 16827 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 16828 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 16829 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 16830 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 16835 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 16838 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 16839 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 16840 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 16842 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 16843 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 16845 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 16846 u_accel.compressed_x[3]
.sym 16847 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 16848 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 16849 u_accel.early_sum_y[3]
.sym 16857 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 16858 event_valid_SB_DFFSR_Q_D[1]
.sym 16866 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16868 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 16870 event_valid_SB_DFFSR_Q_D[2]
.sym 16873 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 16876 event_valid_SB_DFFSR_Q_D[2]
.sym 16879 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 16882 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16883 u_accel.u_input_fifo.rd_addr[3]
.sym 16885 u_accel.u_input_fifo.rd_addr[2]
.sym 16887 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 16893 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 16897 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16900 event_valid_SB_DFFSR_Q_D[2]
.sym 16903 u_accel.u_input_fifo.rd_addr[2]
.sym 16904 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16905 event_valid_SB_DFFSR_Q_D[2]
.sym 16906 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 16909 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 16915 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 16916 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16917 u_accel.u_input_fifo.rd_addr[3]
.sym 16918 event_valid_SB_DFFSR_Q_D[2]
.sym 16930 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 16935 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 16943 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16945 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16946 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 16947 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 16948 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 16949 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 16950 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 16951 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 16952 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 16953 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 16958 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16962 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16966 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16967 u_accel.u_input_fifo.wr_ptr[0]
.sym 16979 u_accel.early_sum_y[4]
.sym 16981 event_valid
.sym 16987 soft_rst_SB_LUT4_I2_O[0]
.sym 16990 soft_rst_SB_LUT4_I2_O[0]
.sym 16991 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 16995 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 16997 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 16998 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17000 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17001 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17002 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17003 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 17004 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17007 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17009 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17011 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17013 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17015 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17026 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 17027 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 17028 soft_rst_SB_LUT4_I2_O[0]
.sym 17032 soft_rst_SB_LUT4_I2_O[0]
.sym 17033 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17035 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17038 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17039 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17040 soft_rst_SB_LUT4_I2_O[0]
.sym 17044 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17045 soft_rst_SB_LUT4_I2_O[0]
.sym 17046 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17051 soft_rst_SB_LUT4_I2_O[0]
.sym 17052 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17053 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17056 soft_rst_SB_LUT4_I2_O[0]
.sym 17057 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 17058 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17063 soft_rst_SB_LUT4_I2_O[0]
.sym 17064 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17065 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 17066 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17068 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17069 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 17070 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17071 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 17072 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 17073 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 17074 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 17075 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 17076 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 17081 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 17087 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 17091 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 17094 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 17096 soft_rst_SB_LUT4_I2_O[0]
.sym 17100 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17101 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17103 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17104 event_valid
.sym 17111 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 17112 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17114 u_accel.early_sum_y[0]
.sym 17119 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 17121 u_accel.early_sum_y[3]
.sym 17122 event_valid_SB_DFFSR_Q_D[2]
.sym 17128 event_valid_SB_DFFSR_Q_D[1]
.sym 17137 u_accel.u_input_fifo.rd_addr[1]
.sym 17139 u_accel.early_sum_y[4]
.sym 17141 event_valid
.sym 17143 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 17144 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 17145 u_accel.u_input_fifo.rd_addr[1]
.sym 17146 event_valid_SB_DFFSR_Q_D[2]
.sym 17157 u_accel.early_sum_y[0]
.sym 17163 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 17169 u_accel.early_sum_y[4]
.sym 17179 event_valid
.sym 17181 event_valid_SB_DFFSR_Q_D[1]
.sym 17182 event_valid_SB_DFFSR_Q_D[2]
.sym 17186 u_accel.early_sum_y[3]
.sym 17189 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17192 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17193 u_accel.u_motion_computer.diff_y[1]
.sym 17194 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17195 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17196 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17197 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17198 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17199 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17204 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17207 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 17208 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17209 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 17210 u_accel.compressed_y[3]
.sym 17213 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17216 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 17217 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17219 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17220 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 17221 event_valid
.sym 17223 event_valid
.sym 17224 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17225 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17226 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17227 u_accel.u_motion_computer.diff_y[1]
.sym 17235 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 17237 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17239 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17244 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17245 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 17246 u_accel.early_sum_y[5]
.sym 17250 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17252 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17260 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17266 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17273 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17278 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17286 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17290 u_accel.early_sum_y[5]
.sym 17297 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 17303 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 17308 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17312 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17314 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17315 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17316 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17317 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17318 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17319 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17320 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17321 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17322 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17339 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17340 $PACKER_VCC_NET
.sym 17342 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17345 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17347 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17348 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17349 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17350 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17358 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17359 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 17364 u_accel.early_sum_y[9]
.sym 17366 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17367 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17371 u_accel.early_sum_y[13]
.sym 17374 u_accel.early_sum_y[10]
.sym 17376 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 17380 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 17390 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 17396 u_accel.early_sum_y[13]
.sym 17402 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 17407 u_accel.early_sum_y[9]
.sym 17415 u_accel.early_sum_y[10]
.sym 17422 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17428 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17434 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 17435 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17437 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17438 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17439 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17440 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17441 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17442 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17443 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17444 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17445 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17453 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17456 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17457 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17459 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17462 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17463 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17464 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17466 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17468 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17470 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17471 u_accel.u_motion_computer.diff_y[1]
.sym 17472 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17479 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17481 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17492 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 17524 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17550 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 17558 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17560 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17562 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17563 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 17564 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17565 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 17566 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17567 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17568 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17585 event_valid
.sym 17586 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17588 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17592 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17595 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17596 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17613 soft_rst_SB_LUT4_I2_O[0]
.sym 17617 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17623 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17666 soft_rst_SB_LUT4_I2_O[0]
.sym 17667 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17668 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17681 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17683 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17684 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 17685 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17686 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17687 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17688 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 17689 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17690 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17691 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17695 led_activity_SB_LUT4_I3_O
.sym 17700 u_accel.abs_delta_y[5]
.sym 17701 soft_rst_SB_LUT4_I2_O[0]
.sym 17707 $PACKER_VCC_NET
.sym 17709 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17710 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17714 event_valid
.sym 17715 u_accel.u_motion_computer.diff_y[1]
.sym 17716 event_valid
.sym 17717 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17718 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17719 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17727 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17734 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17736 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17738 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17739 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17740 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17742 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17744 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17758 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17765 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17773 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17777 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17784 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17788 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17796 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17800 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17807 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 17808 u_accel.abs_delta_y[17]
.sym 17809 u_accel.abs_delta_y[14]
.sym 17810 u_accel.abs_delta_y[11]
.sym 17811 u_accel.abs_delta_y[13]
.sym 17812 u_accel.abs_delta_y[9]
.sym 17813 u_accel.abs_delta_y[15]
.sym 17814 u_accel.abs_delta_y[12]
.sym 17831 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17832 $PACKER_VCC_NET
.sym 17835 u_accel.abs_delta_y[8]
.sym 17836 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17838 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17839 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17841 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17842 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17853 u_accel.delta_y[4]
.sym 17856 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17857 u_accel.delta_y[3]
.sym 17858 u_accel.delta_y[2]
.sym 17866 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17867 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17870 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17875 u_accel.delta_y[5]
.sym 17879 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17887 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17894 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17900 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17907 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17914 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17917 u_accel.delta_y[5]
.sym 17918 u_accel.delta_y[4]
.sym 17919 u_accel.delta_y[3]
.sym 17920 u_accel.delta_y[2]
.sym 17927 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17929 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17930 u_accel.abs_delta_y[8]
.sym 17932 u_accel.abs_delta_y[7]
.sym 17933 u_accel.delta_y[17]
.sym 17935 u_accel.abs_delta_y[16]
.sym 17936 u_accel.abs_delta_y[10]
.sym 17937 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17943 u_accel.abs_delta_y[15]
.sym 17948 soft_rst_SB_LUT4_I2_O[0]
.sym 17950 $PACKER_VCC_NET
.sym 17951 u_accel.abs_delta_y[17]
.sym 17954 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17959 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17960 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17962 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17972 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 17975 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17976 u_accel.delta_y[1]
.sym 17977 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 17983 u_accel.delta_y[13]
.sym 17985 u_accel.u_motion_computer.diff_y[1]
.sym 17986 u_accel.delta_y[7]
.sym 17987 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17991 u_accel.delta_y[8]
.sym 17993 u_accel.delta_y[0]
.sym 17995 u_accel.delta_y[10]
.sym 17996 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 18001 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 18006 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 18010 u_accel.delta_y[10]
.sym 18011 u_accel.delta_y[7]
.sym 18012 u_accel.delta_y[13]
.sym 18013 u_accel.delta_y[8]
.sym 18022 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 18023 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 18024 u_accel.delta_y[1]
.sym 18025 u_accel.delta_y[0]
.sym 18030 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 18034 u_accel.u_motion_computer.diff_y[1]
.sym 18042 u_accel.u_motion_computer.abs_diff_y[0]
.sym 18046 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 18050 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18052 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18053 u_accel.delta_y[15]
.sym 18054 u_accel.delta_y[14]
.sym 18055 u_accel.delta_y[16]
.sym 18058 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 18059 u_accel.delta_y[6]
.sym 18060 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[1]
.sym 18066 u_accel.abs_delta_y[10]
.sym 18079 led_activity_SB_LUT4_I3_O
.sym 18085 event_valid
.sym 18087 event_valid_SB_DFFSR_Q_D[2]
.sym 18099 u_accel.delta_y[9]
.sym 18100 u_accel.delta_y[11]
.sym 18108 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 18114 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 18116 u_accel.delta_y[6]
.sym 18122 u_accel.delta_y[12]
.sym 18124 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18153 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 18159 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 18166 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18169 u_accel.delta_y[9]
.sym 18170 u_accel.delta_y[6]
.sym 18171 u_accel.delta_y[12]
.sym 18172 u_accel.delta_y[11]
.sym 18173 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18175 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18208 event_valid
.sym 18211 event_valid
.sym 18219 u_accel.u_motion_computer.sum_count[11]
.sym 18230 u_accel.u_motion_computer.sum_count[10]
.sym 18250 u_accel.u_motion_computer.sum_count[11]
.sym 18281 u_accel.u_motion_computer.sum_count[10]
.sym 18296 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18298 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18300 gesture_led_cnt[1]
.sym 18301 gesture_led_cnt[2]
.sym 18302 gesture_led_cnt[3]
.sym 18303 gesture_led_cnt[4]
.sym 18304 gesture_led_cnt[5]
.sym 18305 gesture_led_cnt[6]
.sym 18306 gesture_led_cnt[7]
.sym 18326 gesture_valid
.sym 18341 activity_led_cnt[1]
.sym 18342 activity_led_cnt[2]
.sym 18343 activity_led_cnt[3]
.sym 18344 led_activity_SB_LUT4_O_I2[2]
.sym 18345 led_activity_SB_LUT4_O_I2[3]
.sym 18351 led_activity_SB_LUT4_I3_O
.sym 18352 activity_led_cnt[4]
.sym 18353 activity_led_cnt[5]
.sym 18355 activity_led_cnt[0]
.sym 18356 led_activity$SB_IO_OUT
.sym 18357 event_valid
.sym 18359 event_valid_SB_DFFSR_Q_D[2]
.sym 18373 activity_led_cnt[0]
.sym 18374 activity_led_cnt[1]
.sym 18375 led_activity_SB_LUT4_O_I2[2]
.sym 18376 led_activity_SB_LUT4_O_I2[3]
.sym 18397 activity_led_cnt[2]
.sym 18398 activity_led_cnt[3]
.sym 18399 activity_led_cnt[5]
.sym 18400 activity_led_cnt[4]
.sym 18410 event_valid_SB_DFFSR_Q_D[2]
.sym 18411 led_activity$SB_IO_OUT
.sym 18412 event_valid
.sym 18416 activity_led_cnt[0]
.sym 18417 event_valid
.sym 18419 led_activity_SB_LUT4_I3_O
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18422 gesture_led_cnt[8]
.sym 18423 gesture_led_cnt[9]
.sym 18424 gesture_led_cnt[10]
.sym 18425 gesture_led_cnt[11]
.sym 18426 gesture_led_cnt[12]
.sym 18427 gesture_led_cnt[13]
.sym 18428 gesture_led_cnt[14]
.sym 18429 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 18435 $PACKER_VCC_NET
.sym 18464 activity_led_cnt[9]
.sym 18465 activity_led_cnt[16]
.sym 18466 activity_led_cnt[11]
.sym 18467 activity_led_cnt[12]
.sym 18469 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 18470 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 18471 activity_led_cnt[8]
.sym 18473 activity_led_cnt[10]
.sym 18474 activity_led_cnt[17]
.sym 18475 $PACKER_VCC_NET
.sym 18476 activity_led_cnt[13]
.sym 18477 activity_led_cnt[14]
.sym 18478 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 18480 event_valid
.sym 18481 event_valid
.sym 18485 activity_led_cnt[6]
.sym 18488 activity_led_cnt[15]
.sym 18489 activity_led_cnt[16]
.sym 18490 led_activity_SB_LUT4_I3_O
.sym 18491 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18494 activity_led_cnt[7]
.sym 18495 $nextpnr_ICESTORM_LC_40$O
.sym 18498 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 18501 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 18502 event_valid
.sym 18503 activity_led_cnt[15]
.sym 18504 $PACKER_VCC_NET
.sym 18505 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 18507 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18508 event_valid
.sym 18509 $PACKER_VCC_NET
.sym 18510 activity_led_cnt[16]
.sym 18511 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 18514 $PACKER_VCC_NET
.sym 18515 activity_led_cnt[17]
.sym 18516 event_valid
.sym 18517 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18520 activity_led_cnt[7]
.sym 18521 activity_led_cnt[9]
.sym 18522 activity_led_cnt[6]
.sym 18523 activity_led_cnt[8]
.sym 18526 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 18527 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 18528 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18532 activity_led_cnt[13]
.sym 18533 activity_led_cnt[11]
.sym 18534 activity_led_cnt[12]
.sym 18535 activity_led_cnt[10]
.sym 18538 activity_led_cnt[14]
.sym 18539 activity_led_cnt[17]
.sym 18540 activity_led_cnt[16]
.sym 18541 activity_led_cnt[15]
.sym 18542 led_activity_SB_LUT4_I3_O
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18544 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18563 $PACKER_VCC_NET
.sym 19694 rx_data[6]
.sym 19698 rx_data[0]
.sym 19701 rx_data[5]
.sym 19917 pkt_y_SB_DFFESR_Q_E
.sym 19918 pkt_y[8]
.sym 19941 event_x[0]
.sym 19943 rx_data[4]
.sym 19947 rx_data[6]
.sym 19949 event_y[4]
.sym 19950 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 19951 event_x[5]
.sym 19959 rx_data[2]
.sym 19966 rx_data[6]
.sym 19970 rx_data[0]
.sym 19971 rx_data[5]
.sym 19975 pkt_y_SB_DFFESR_Q_8_E
.sym 20004 rx_data[0]
.sym 20008 rx_data[5]
.sym 20014 rx_data[2]
.sym 20028 rx_data[6]
.sym 20036 pkt_y_SB_DFFESR_Q_8_E
.sym 20037 clk$SB_IO_IN_$glb_clk
.sym 20038 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20039 pkt_x[7]
.sym 20040 pkt_x[5]
.sym 20041 pkt_x[3]
.sym 20042 pkt_x[2]
.sym 20043 pkt_x[0]
.sym 20044 pkt_x[1]
.sym 20045 pkt_x[6]
.sym 20046 pkt_x[4]
.sym 20063 event_y[5]
.sym 20064 event_y[1]
.sym 20065 event_x[2]
.sym 20067 event_valid_SB_DFFSR_Q_R
.sym 20069 event_y[8]
.sym 20074 event_y[7]
.sym 20082 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 20091 pkt_y[5]
.sym 20094 pkt_y[4]
.sym 20100 pkt_x[0]
.sym 20102 pkt_x[6]
.sym 20105 pkt_x[5]
.sym 20106 pkt_x[3]
.sym 20126 pkt_y[4]
.sym 20132 pkt_x[5]
.sym 20139 pkt_y[5]
.sym 20143 pkt_x[3]
.sym 20149 pkt_x[0]
.sym 20158 pkt_x[6]
.sym 20159 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 20160 clk$SB_IO_IN_$glb_clk
.sym 20161 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20162 event_x[7]
.sym 20163 event_y[8]
.sym 20164 event_polarity
.sym 20165 event_x[4]
.sym 20166 event_x[8]
.sym 20167 event_x[1]
.sym 20168 pkt_x_SB_DFFESR_Q_8_E
.sym 20169 event_x[2]
.sym 20172 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 20187 event_y[4]
.sym 20190 event_y[1]
.sym 20194 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 20195 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 20196 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 20197 pkt_state[3]
.sym 20203 pkt_y[2]
.sym 20205 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 20207 pkt_y[6]
.sym 20209 pkt_state[1]
.sym 20215 pkt_y[0]
.sym 20222 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 20224 pkt_y[1]
.sym 20228 event_valid_SB_DFFSR_Q_D[2]
.sym 20229 pkt_y[3]
.sym 20230 pkt_y[7]
.sym 20231 event_valid_SB_DFFSR_Q_D[1]
.sym 20242 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 20243 pkt_state[1]
.sym 20244 event_valid_SB_DFFSR_Q_D[1]
.sym 20245 event_valid_SB_DFFSR_Q_D[2]
.sym 20249 pkt_y[0]
.sym 20255 pkt_y[7]
.sym 20260 pkt_y[6]
.sym 20268 pkt_y[3]
.sym 20275 pkt_y[1]
.sym 20279 pkt_y[2]
.sym 20282 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 20283 clk$SB_IO_IN_$glb_clk
.sym 20284 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20285 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 20287 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 20291 pkt_x[8]
.sym 20296 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20297 u_accel.compressed_x[1]
.sym 20300 rx_data[7]
.sym 20301 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 20302 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 20304 u_accel.compressed_x[0]
.sym 20307 event_y[6]
.sym 20308 u_accel.compressed_x[2]
.sym 20316 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 20317 pkt_x_SB_DFFESR_Q_8_E
.sym 20328 event_valid_SB_DFFSR_Q_D[1]
.sym 20329 u_accel.u_input_fifo.count[0]
.sym 20332 u_accel.u_input_fifo.count[2]
.sym 20333 u_accel.u_input_fifo.count[3]
.sym 20337 $PACKER_VCC_NET
.sym 20338 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 20339 event_valid_SB_DFFSR_Q_R
.sym 20340 $PACKER_VCC_NET
.sym 20341 u_accel.u_input_fifo.count[1]
.sym 20355 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 20356 pkt_state[1]
.sym 20357 event_valid_SB_DFFSR_Q_D[2]
.sym 20358 $nextpnr_ICESTORM_LC_29$O
.sym 20360 u_accel.u_input_fifo.count[0]
.sym 20364 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20366 u_accel.u_input_fifo.count[1]
.sym 20367 $PACKER_VCC_NET
.sym 20370 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20372 $PACKER_VCC_NET
.sym 20373 u_accel.u_input_fifo.count[2]
.sym 20374 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20376 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20378 $PACKER_VCC_NET
.sym 20379 u_accel.u_input_fifo.count[3]
.sym 20380 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20383 $PACKER_VCC_NET
.sym 20384 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 20386 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20390 event_valid_SB_DFFSR_Q_D[1]
.sym 20395 u_accel.u_input_fifo.count[1]
.sym 20396 u_accel.u_input_fifo.count[0]
.sym 20397 u_accel.u_input_fifo.count[2]
.sym 20398 u_accel.u_input_fifo.count[3]
.sym 20401 pkt_state[1]
.sym 20402 event_valid_SB_DFFSR_Q_D[2]
.sym 20404 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20407 event_valid_SB_DFFSR_Q_R
.sym 20408 pkt_state[0]
.sym 20409 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 20411 pkt_x_SB_DFFESR_Q_E
.sym 20412 pkt_state[2]
.sym 20413 pkt_state[3]
.sym 20414 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 20415 pending_gesture_SB_DFFESR_Q_E[1]
.sym 20420 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 20422 event_valid
.sym 20426 event_x[0]
.sym 20433 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20439 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20440 pkt_state[1]
.sym 20441 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20443 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20449 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20451 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 20454 event_valid
.sym 20463 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20469 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 20472 u_accel.u_input_fifo.count[1]
.sym 20474 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 20476 u_accel.u_input_fifo.count[0]
.sym 20477 event_valid_SB_DFFSR_Q_D[2]
.sym 20483 event_valid
.sym 20484 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 20485 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20489 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 20490 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20494 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 20497 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20503 u_accel.u_input_fifo.count[0]
.sym 20506 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 20507 event_valid_SB_DFFSR_Q_D[2]
.sym 20508 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20509 event_valid
.sym 20524 u_accel.u_input_fifo.count[1]
.sym 20525 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20527 u_accel.u_input_fifo.count[0]
.sym 20528 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20530 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20531 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20533 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20534 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20536 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20537 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20538 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20541 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20542 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20544 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 20546 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 20547 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 20548 pending_gesture_SB_DFFESR_Q_E[1]
.sym 20549 event_valid_SB_DFFSR_Q_D[1]
.sym 20551 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 20559 u_accel.compressed_y[3]
.sym 20560 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 20564 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20566 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20581 u_accel.early_sum_y[2]
.sym 20590 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20593 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 20611 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 20619 u_accel.early_sum_y[2]
.sym 20651 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20653 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20654 u_accel.early_sum_y[7]
.sym 20660 u_accel.early_sum_y[6]
.sym 20661 u_accel.early_sum_y[1]
.sym 20664 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20667 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20669 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20670 rx_data[2]
.sym 20671 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20673 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20677 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20679 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20687 u_accel.early_sum_y[7]
.sym 20708 u_accel.compressed_y[3]
.sym 20713 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 20715 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 20717 u_accel.compressed_y[2]
.sym 20718 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 20719 u_accel.compressed_y[3]
.sym 20720 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 20721 u_accel.compressed_y[0]
.sym 20722 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 20723 u_accel.compressed_y[1]
.sym 20724 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 20725 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 20726 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 20727 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20729 u_accel.compressed_y[0]
.sym 20730 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 20733 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20735 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 20736 u_accel.compressed_y[1]
.sym 20737 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20739 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20741 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 20742 u_accel.compressed_y[2]
.sym 20743 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20745 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20747 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 20748 u_accel.compressed_y[3]
.sym 20749 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20751 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20753 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 20754 u_accel.compressed_y[3]
.sym 20755 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20757 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20759 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 20760 u_accel.compressed_y[3]
.sym 20761 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20763 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20765 u_accel.compressed_y[3]
.sym 20766 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 20767 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20769 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20771 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 20772 u_accel.compressed_y[3]
.sym 20773 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20777 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20778 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 20779 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 20780 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 20781 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 20783 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20784 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 20792 event_valid_SB_DFFSR_Q_D[2]
.sym 20808 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20809 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 20813 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20821 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 20823 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 20825 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 20828 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 20829 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 20830 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 20832 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 20834 u_accel.compressed_y[3]
.sym 20842 u_accel.compressed_y[3]
.sym 20844 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 20850 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20852 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 20853 u_accel.compressed_y[3]
.sym 20854 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20856 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20858 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 20859 u_accel.compressed_y[3]
.sym 20860 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20862 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20864 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 20865 u_accel.compressed_y[3]
.sym 20866 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20868 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20870 u_accel.compressed_y[3]
.sym 20871 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 20872 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20874 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20876 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 20877 u_accel.compressed_y[3]
.sym 20878 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20880 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20882 u_accel.compressed_y[3]
.sym 20883 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 20884 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20886 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20888 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 20889 u_accel.compressed_y[3]
.sym 20890 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20892 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20894 u_accel.compressed_y[3]
.sym 20895 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 20896 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20900 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 20902 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 20904 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 20905 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 20913 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20915 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20916 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20918 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20920 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20921 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20924 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 20926 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 20927 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 20930 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 20931 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20936 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20943 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20945 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20946 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20947 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20948 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20950 u_accel.compressed_y[3]
.sym 20952 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20954 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20955 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 20959 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20962 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 20966 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20967 soft_rst_SB_LUT4_I2_O[0]
.sym 20968 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20970 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20972 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20973 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20975 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 20976 u_accel.compressed_y[3]
.sym 20977 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20981 u_accel.compressed_y[3]
.sym 20982 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 20983 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20986 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20987 soft_rst_SB_LUT4_I2_O[0]
.sym 20989 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20992 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20993 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20994 soft_rst_SB_LUT4_I2_O[0]
.sym 20998 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20999 soft_rst_SB_LUT4_I2_O[0]
.sym 21000 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21004 soft_rst_SB_LUT4_I2_O[0]
.sym 21005 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21007 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21010 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21012 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21013 soft_rst_SB_LUT4_I2_O[0]
.sym 21017 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21018 soft_rst_SB_LUT4_I2_O[0]
.sym 21019 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21020 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21022 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21023 u_accel.late_sum_y[6]
.sym 21026 u_accel.late_sum_y[1]
.sym 21027 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 21028 u_accel.late_sum_y[11]
.sym 21029 u_accel.early_sum_y[11]
.sym 21030 u_accel.late_sum_y[7]
.sym 21049 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21050 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 21053 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21055 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21056 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21057 u_accel.u_motion_computer.diff_y[1]
.sym 21064 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 21066 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 21067 u_accel.late_sum_y[2]
.sym 21068 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 21071 u_accel.late_sum_y[3]
.sym 21072 u_accel.late_sum_y[5]
.sym 21074 u_accel.late_sum_y[4]
.sym 21076 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 21077 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 21078 u_accel.late_sum_y[0]
.sym 21082 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21084 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 21085 $PACKER_VCC_NET
.sym 21087 u_accel.late_sum_y[7]
.sym 21088 u_accel.late_sum_y[6]
.sym 21091 u_accel.late_sum_y[1]
.sym 21095 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 21096 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 21098 u_accel.late_sum_y[0]
.sym 21099 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21100 $PACKER_VCC_NET
.sym 21102 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 21104 u_accel.late_sum_y[1]
.sym 21105 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 21106 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 21108 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 21110 u_accel.late_sum_y[2]
.sym 21111 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 21112 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 21114 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 21116 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 21117 u_accel.late_sum_y[3]
.sym 21118 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 21120 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 21122 u_accel.late_sum_y[4]
.sym 21123 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 21124 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 21126 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 21128 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 21129 u_accel.late_sum_y[5]
.sym 21130 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 21132 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 21134 u_accel.late_sum_y[6]
.sym 21135 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 21136 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 21138 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 21140 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 21141 u_accel.late_sum_y[7]
.sym 21142 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 21143 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 21144 clk$SB_IO_IN_$glb_clk
.sym 21145 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21146 u_accel.late_sum_y[16]
.sym 21147 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 21148 u_accel.late_sum_y[13]
.sym 21149 u_accel.late_sum_y[8]
.sym 21150 u_accel.early_sum_y[8]
.sym 21151 u_accel.early_sum_y[16]
.sym 21152 u_accel.late_sum_y[14]
.sym 21153 u_accel.late_sum_y[15]
.sym 21162 u_accel.u_motion_computer.diff_y[1]
.sym 21171 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21172 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21173 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21174 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21175 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21177 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21179 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21182 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 21190 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 21191 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 21192 u_accel.late_sum_y[11]
.sym 21193 u_accel.late_sum_y[10]
.sym 21196 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 21199 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 21200 u_accel.late_sum_y[12]
.sym 21203 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 21204 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 21207 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 21210 u_accel.late_sum_y[15]
.sym 21212 u_accel.late_sum_y[9]
.sym 21213 u_accel.late_sum_y[13]
.sym 21214 u_accel.late_sum_y[8]
.sym 21215 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 21217 u_accel.late_sum_y[14]
.sym 21219 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 21221 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 21222 u_accel.late_sum_y[8]
.sym 21223 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 21225 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 21227 u_accel.late_sum_y[9]
.sym 21228 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 21229 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 21231 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 21233 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 21234 u_accel.late_sum_y[10]
.sym 21235 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 21237 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 21239 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 21240 u_accel.late_sum_y[11]
.sym 21241 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 21243 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 21245 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 21246 u_accel.late_sum_y[12]
.sym 21247 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 21249 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 21251 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 21252 u_accel.late_sum_y[13]
.sym 21253 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 21255 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 21257 u_accel.late_sum_y[14]
.sym 21258 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 21259 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 21261 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 21263 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 21264 u_accel.late_sum_y[15]
.sym 21265 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 21266 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21268 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21269 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 21282 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21283 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21285 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21289 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21292 soft_rst_SB_LUT4_I2_O[0]
.sym 21301 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21305 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 21310 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21312 u_accel.late_sum_y[17]
.sym 21314 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21318 u_accel.late_sum_y[16]
.sym 21321 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21324 u_accel.early_sum_y[17]
.sym 21325 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21326 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 21333 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21335 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21342 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21344 u_accel.late_sum_y[16]
.sym 21345 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 21346 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 21350 u_accel.late_sum_y[17]
.sym 21351 u_accel.early_sum_y[17]
.sym 21352 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21356 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21364 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21367 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21374 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21381 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21386 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21389 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21391 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21392 u_accel.abs_delta_y[6]
.sym 21393 u_accel.abs_delta_y[3]
.sym 21394 u_accel.abs_delta_y[4]
.sym 21397 u_accel.abs_delta_y[5]
.sym 21398 u_accel.abs_delta_y[2]
.sym 21399 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21404 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21418 u_accel.abs_delta_y[17]
.sym 21435 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21436 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21437 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21438 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21440 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21442 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21446 u_accel.u_motion_computer.diff_y[1]
.sym 21447 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21464 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21465 $nextpnr_ICESTORM_LC_7$O
.sym 21467 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21471 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21473 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21475 u_accel.u_motion_computer.diff_y[1]
.sym 21477 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21479 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21481 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21483 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21485 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21487 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21489 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21491 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21493 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21495 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21497 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21499 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21501 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21504 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21505 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21507 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21510 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21511 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21536 u_accel.abs_delta_y[3]
.sym 21538 u_accel.abs_delta_y[4]
.sym 21540 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21542 u_accel.abs_delta_y[12]
.sym 21543 u_accel.abs_delta_y[7]
.sym 21544 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21545 u_accel.u_motion_computer.diff_y[1]
.sym 21546 u_accel.abs_delta_y[0]
.sym 21547 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21548 u_accel.abs_delta_y[14]
.sym 21550 u_accel.abs_delta_y[11]
.sym 21551 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21559 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21562 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21564 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21565 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21566 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21568 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21569 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21571 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21588 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21591 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21592 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21594 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21596 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21598 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21600 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21602 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21604 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21606 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21609 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21610 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21612 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21614 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21616 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21618 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21620 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21622 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21624 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21626 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21628 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21630 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21632 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21634 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21647 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 21662 u_accel.abs_delta_y[1]
.sym 21665 u_accel.abs_delta_y[3]
.sym 21666 u_accel.abs_delta_y[15]
.sym 21667 u_accel.abs_delta_y[4]
.sym 21669 u_accel.abs_delta_y[6]
.sym 21671 u_accel.abs_delta_y[7]
.sym 21674 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21681 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21682 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21683 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21685 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21686 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21688 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21689 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21692 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21693 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21694 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21697 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21699 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21703 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21705 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21709 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21711 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21713 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21715 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21720 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21721 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21724 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21725 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21726 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21730 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21731 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21732 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21736 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21738 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21739 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21742 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21744 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21745 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21749 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21750 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21751 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21754 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21755 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21756 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21758 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21760 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21763 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 21764 u_accel.abs_delta_y[0]
.sym 21767 u_accel.abs_delta_y[1]
.sym 21775 u_accel.abs_delta_y[9]
.sym 21776 event_valid_SB_DFFSR_Q_D[2]
.sym 21779 u_accel.abs_delta_y[14]
.sym 21781 u_accel.abs_delta_y[11]
.sym 21783 u_accel.abs_delta_y[13]
.sym 21786 u_accel.abs_delta_y[14]
.sym 21788 u_accel.abs_delta_y[11]
.sym 21790 u_accel.abs_delta_y[13]
.sym 21792 u_accel.abs_delta_y[9]
.sym 21793 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21794 u_accel.abs_delta_y[15]
.sym 21796 u_accel.abs_delta_y[12]
.sym 21802 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21806 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21809 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21810 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21811 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21813 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 21814 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21819 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21820 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21835 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21836 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21838 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21847 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 21849 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21850 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21855 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21865 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21866 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21867 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21872 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21873 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21874 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21877 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21881 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21883 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21896 u_accel.abs_delta_y[8]
.sym 21897 u_accel.abs_delta_y[1]
.sym 21898 u_accel.abs_delta_y[16]
.sym 21902 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 21909 u_accel.abs_delta_y[7]
.sym 21910 u_accel.abs_delta_y[0]
.sym 21915 u_accel.abs_delta_y[16]
.sym 21918 u_accel.abs_delta_y[17]
.sym 21926 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21928 u_accel.delta_y[17]
.sym 21932 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[1]
.sym 21935 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21937 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21940 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[2]
.sym 21949 u_accel.delta_y[15]
.sym 21950 u_accel.delta_y[14]
.sym 21951 u_accel.delta_y[16]
.sym 21952 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[3]
.sym 21953 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21961 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21966 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21971 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21988 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[1]
.sym 21989 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[3]
.sym 21990 u_accel.delta_y[17]
.sym 21991 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[2]
.sym 21995 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 22000 u_accel.delta_y[15]
.sym 22002 u_accel.delta_y[16]
.sym 22003 u_accel.delta_y[14]
.sym 22004 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22006 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22014 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 22019 $PACKER_VCC_NET
.sym 22021 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 22022 u_accel.abs_delta_y[8]
.sym 22029 gesture_valid
.sym 22135 gesture_led_cnt[0]
.sym 22136 led_gesture_valid_SB_LUT4_O_I2[1]
.sym 22137 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 22171 gesture_valid
.sym 22172 gesture_led_cnt[1]
.sym 22173 gesture_led_cnt[2]
.sym 22175 gesture_led_cnt[4]
.sym 22179 gesture_valid
.sym 22183 $PACKER_VCC_NET
.sym 22184 gesture_led_cnt[5]
.sym 22185 gesture_led_cnt[6]
.sym 22186 gesture_led_cnt[7]
.sym 22187 $PACKER_VCC_NET
.sym 22189 led_gesture_valid_SB_LUT4_I3_O
.sym 22198 gesture_led_cnt[3]
.sym 22200 gesture_led_cnt[0]
.sym 22203 $nextpnr_ICESTORM_LC_32$O
.sym 22206 gesture_led_cnt[0]
.sym 22209 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 22210 gesture_valid
.sym 22211 $PACKER_VCC_NET
.sym 22212 gesture_led_cnt[1]
.sym 22213 gesture_led_cnt[0]
.sym 22215 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 22216 gesture_valid
.sym 22217 $PACKER_VCC_NET
.sym 22218 gesture_led_cnt[2]
.sym 22219 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 22221 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 22222 gesture_valid
.sym 22223 gesture_led_cnt[3]
.sym 22224 $PACKER_VCC_NET
.sym 22225 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 22227 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 22228 gesture_valid
.sym 22229 $PACKER_VCC_NET
.sym 22230 gesture_led_cnt[4]
.sym 22231 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 22233 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 22234 gesture_valid
.sym 22235 gesture_led_cnt[5]
.sym 22236 $PACKER_VCC_NET
.sym 22237 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 22239 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 22240 gesture_valid
.sym 22241 gesture_led_cnt[6]
.sym 22242 $PACKER_VCC_NET
.sym 22243 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 22245 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 22246 gesture_valid
.sym 22247 gesture_led_cnt[7]
.sym 22248 $PACKER_VCC_NET
.sym 22249 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 22250 led_gesture_valid_SB_LUT4_I3_O
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22252 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22253 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 22254 led_gesture_valid$SB_IO_OUT
.sym 22255 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 22257 led_gesture_valid_SB_LUT4_I3_O
.sym 22260 led_gesture_valid_SB_LUT4_O_I2[0]
.sym 22266 gesture_valid
.sym 22275 gesture_valid
.sym 22289 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 22295 $PACKER_VCC_NET
.sym 22298 gesture_led_cnt[12]
.sym 22300 gesture_led_cnt[14]
.sym 22301 gesture_valid
.sym 22302 gesture_led_cnt[8]
.sym 22303 gesture_led_cnt[9]
.sym 22305 gesture_led_cnt[11]
.sym 22307 gesture_led_cnt[13]
.sym 22309 gesture_valid
.sym 22312 led_gesture_valid_SB_LUT4_I3_O
.sym 22320 gesture_led_cnt[10]
.sym 22321 $PACKER_VCC_NET
.sym 22326 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 22327 gesture_valid
.sym 22328 gesture_led_cnt[8]
.sym 22329 $PACKER_VCC_NET
.sym 22330 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 22332 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 22333 gesture_valid
.sym 22334 gesture_led_cnt[9]
.sym 22335 $PACKER_VCC_NET
.sym 22336 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 22338 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 22339 gesture_valid
.sym 22340 gesture_led_cnt[10]
.sym 22341 $PACKER_VCC_NET
.sym 22342 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 22344 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 22345 gesture_valid
.sym 22346 gesture_led_cnt[11]
.sym 22347 $PACKER_VCC_NET
.sym 22348 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 22350 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 22351 gesture_valid
.sym 22352 $PACKER_VCC_NET
.sym 22353 gesture_led_cnt[12]
.sym 22354 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 22356 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 22357 gesture_valid
.sym 22358 gesture_led_cnt[13]
.sym 22359 $PACKER_VCC_NET
.sym 22360 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 22362 $nextpnr_ICESTORM_LC_33$I3
.sym 22363 gesture_valid
.sym 22364 $PACKER_VCC_NET
.sym 22365 gesture_led_cnt[14]
.sym 22366 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 22372 $nextpnr_ICESTORM_LC_33$I3
.sym 22373 led_gesture_valid_SB_LUT4_I3_O
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22375 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22377 gesture_led_cnt[15]
.sym 22378 gesture_led_cnt[16]
.sym 22379 gesture_led_cnt[17]
.sym 22380 gesture_led_cnt[18]
.sym 22381 gesture_led_cnt[19]
.sym 22383 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 22395 last_gesture_SB_DFFESR_Q_E[1]
.sym 22526 led_gesture_valid$SB_IO_OUT
.sym 22655 led_heartbeat$SB_IO_OUT
.sym 22667 led_heartbeat$SB_IO_OUT
.sym 22689 led_heartbeat$SB_IO_OUT
.sym 22876 event_valid_SB_DFFSR_Q_D[2]
.sym 23636 rx_data[6]
.sym 23646 rx_data[4]
.sym 23650 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 23653 rx_data[1]
.sym 23775 rx_data[5]
.sym 23778 event_valid_SB_DFFSR_Q_D[2]
.sym 23780 rx_data[7]
.sym 23788 rx_data[0]
.sym 23790 pkt_y_SB_DFFESR_Q_E
.sym 23810 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 23813 event_valid_SB_DFFSR_Q_D[2]
.sym 23814 pkt_state[2]
.sym 23828 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 23829 pkt_state[2]
.sym 23830 event_valid_SB_DFFSR_Q_D[2]
.sym 23833 rx_data[0]
.sym 23867 pkt_y_SB_DFFESR_Q_E
.sym 23868 clk$SB_IO_IN_$glb_clk
.sym 23869 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 23882 rx_data[0]
.sym 23886 pkt_y_SB_DFFESR_Q_E
.sym 23890 rx_data[5]
.sym 23892 rx_data[6]
.sym 23895 pkt_y[8]
.sym 23899 event_valid_SB_DFFSR_Q_D[2]
.sym 23900 pkt_state[2]
.sym 23913 pkt_x_SB_DFFESR_Q_8_E
.sym 23914 rx_data[6]
.sym 23923 rx_data[1]
.sym 23924 rx_data[0]
.sym 23926 rx_data[4]
.sym 23929 rx_data[3]
.sym 23935 rx_data[5]
.sym 23940 rx_data[7]
.sym 23942 rx_data[2]
.sym 23946 rx_data[7]
.sym 23952 rx_data[5]
.sym 23956 rx_data[3]
.sym 23965 rx_data[2]
.sym 23970 rx_data[0]
.sym 23976 rx_data[1]
.sym 23981 rx_data[6]
.sym 23987 rx_data[4]
.sym 23990 pkt_x_SB_DFFESR_Q_8_E
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 23992 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 23993 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 23994 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 23995 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 23996 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 23997 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 23998 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 23999 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 24000 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24009 pkt_x_SB_DFFESR_Q_8_E
.sym 24012 rx_data[0]
.sym 24013 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24017 event_x[8]
.sym 24019 rx_data[0]
.sym 24020 event_valid_SB_DFFSR_Q_D[2]
.sym 24021 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 24022 $PACKER_VCC_NET
.sym 24023 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 24025 event_x[7]
.sym 24026 rx_data[0]
.sym 24027 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24034 pkt_x[7]
.sym 24037 pkt_x[2]
.sym 24039 pkt_x[1]
.sym 24040 pkt_x[8]
.sym 24045 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24048 event_valid_SB_DFFSR_Q_D[2]
.sym 24049 pkt_x[4]
.sym 24050 rx_data[0]
.sym 24052 pkt_state[3]
.sym 24055 pkt_y[8]
.sym 24061 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 24069 pkt_x[7]
.sym 24075 pkt_y[8]
.sym 24081 rx_data[0]
.sym 24086 pkt_x[4]
.sym 24091 pkt_x[8]
.sym 24099 pkt_x[1]
.sym 24103 pkt_state[3]
.sym 24105 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24106 event_valid_SB_DFFSR_Q_D[2]
.sym 24111 pkt_x[2]
.sym 24113 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24115 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24116 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 24117 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 24118 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 24119 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24120 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 24121 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 24122 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 24128 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24130 event_x[5]
.sym 24131 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24132 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24134 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24136 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24138 event_y[4]
.sym 24142 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 24143 event_x[3]
.sym 24145 event_x[8]
.sym 24148 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 24149 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 24168 pkt_x_SB_DFFESR_Q_E
.sym 24169 event_valid_SB_DFFSR_Q_D[2]
.sym 24170 event_valid
.sym 24175 event_valid_SB_DFFSR_Q_D[1]
.sym 24179 rx_data[0]
.sym 24190 event_valid_SB_DFFSR_Q_D[1]
.sym 24192 event_valid
.sym 24193 event_valid_SB_DFFSR_Q_D[2]
.sym 24202 event_valid_SB_DFFSR_Q_D[1]
.sym 24204 event_valid
.sym 24205 event_valid_SB_DFFSR_Q_D[2]
.sym 24226 rx_data[0]
.sym 24236 pkt_x_SB_DFFESR_Q_E
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24238 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24246 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 24251 event_y[1]
.sym 24252 event_y[5]
.sym 24253 event_y[7]
.sym 24258 u_accel.compressed_x[3]
.sym 24261 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 24262 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 24263 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24264 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 24266 event_y[3]
.sym 24267 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24269 pending_gesture_SB_DFFESR_Q_E[1]
.sym 24273 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 24274 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24280 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24285 pkt_state[3]
.sym 24288 pkt_state[0]
.sym 24290 event_valid_SB_DFFSR_Q_D[2]
.sym 24291 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 24297 pkt_state[1]
.sym 24300 pkt_state[2]
.sym 24305 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 24310 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 24311 pending_gesture_SB_DFFESR_Q_E[1]
.sym 24313 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 24315 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24316 pkt_state[1]
.sym 24319 pkt_state[0]
.sym 24320 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24321 event_valid_SB_DFFSR_Q_D[2]
.sym 24322 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 24332 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 24333 event_valid_SB_DFFSR_Q_D[2]
.sym 24334 pending_gesture_SB_DFFESR_Q_E[1]
.sym 24337 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24338 pkt_state[3]
.sym 24339 pkt_state[2]
.sym 24340 event_valid_SB_DFFSR_Q_D[2]
.sym 24343 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 24345 event_valid_SB_DFFSR_Q_D[2]
.sym 24349 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 24350 pkt_state[3]
.sym 24351 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24352 pkt_state[0]
.sym 24356 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24357 pkt_state[0]
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24365 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 24369 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 24378 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 24384 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 24386 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 24388 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 24391 pkt_state[2]
.sym 24392 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24394 soft_rst_SB_LUT4_I2_O[0]
.sym 24395 soft_rst_SB_LUT4_I2_O[0]
.sym 24405 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24408 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24409 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24411 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24413 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24414 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24415 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24416 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24417 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24418 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24420 soft_rst_SB_LUT4_I2_O[0]
.sym 24423 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24427 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24437 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24438 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24439 soft_rst_SB_LUT4_I2_O[0]
.sym 24448 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24449 soft_rst_SB_LUT4_I2_O[0]
.sym 24451 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24454 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24455 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24456 soft_rst_SB_LUT4_I2_O[0]
.sym 24466 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24467 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24468 soft_rst_SB_LUT4_I2_O[0]
.sym 24473 soft_rst_SB_LUT4_I2_O[0]
.sym 24474 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24475 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24478 soft_rst_SB_LUT4_I2_O[0]
.sym 24479 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24480 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24482 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24495 u_accel.abs_delta_y[5]
.sym 24497 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24499 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24501 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24503 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24505 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24509 $PACKER_VCC_NET
.sym 24513 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 24515 u_accel.early_sum_y[1]
.sym 24516 $PACKER_VCC_NET
.sym 24518 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24533 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 24537 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 24544 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24548 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 24559 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 24595 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 24603 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 24605 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24607 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24627 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 24628 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24634 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 24636 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24637 soft_rst_SB_LUT4_I2_O[0]
.sym 24641 u_accel.early_sum_y[6]
.sym 24642 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24649 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 24650 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 24651 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24652 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 24653 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24654 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24655 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24657 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 24658 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 24659 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24660 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24664 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 24665 soft_rst_SB_LUT4_I2_O[0]
.sym 24666 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 24673 soft_rst_SB_LUT4_I2_O[0]
.sym 24680 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 24682 soft_rst_SB_LUT4_I2_O[0]
.sym 24683 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 24685 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 24688 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 24689 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24691 soft_rst_SB_LUT4_I2_O[0]
.sym 24694 soft_rst_SB_LUT4_I2_O[0]
.sym 24696 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 24697 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24701 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 24702 soft_rst_SB_LUT4_I2_O[0]
.sym 24703 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24706 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24708 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 24709 soft_rst_SB_LUT4_I2_O[0]
.sym 24718 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 24719 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24720 soft_rst_SB_LUT4_I2_O[0]
.sym 24724 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 24725 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24727 soft_rst_SB_LUT4_I2_O[0]
.sym 24728 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24730 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24743 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24745 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24746 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24747 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24750 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24772 u_accel.early_sum_y[7]
.sym 24780 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 24783 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 24787 u_accel.early_sum_y[1]
.sym 24797 soft_rst_SB_LUT4_I2_O[0]
.sym 24801 u_accel.early_sum_y[6]
.sym 24807 u_accel.early_sum_y[7]
.sym 24819 u_accel.early_sum_y[6]
.sym 24831 u_accel.early_sum_y[1]
.sym 24835 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 24836 soft_rst_SB_LUT4_I2_O[0]
.sym 24838 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 24851 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24853 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24870 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24901 u_accel.early_sum_y[11]
.sym 24906 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24913 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24919 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 24920 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24921 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24925 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 24929 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 24946 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24954 u_accel.early_sum_y[11]
.sym 24961 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24967 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 24971 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24974 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24976 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25000 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 25012 $PACKER_VCC_NET
.sym 25019 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 25020 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 25029 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25038 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25039 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25040 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25041 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25045 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25046 u_accel.early_sum_y[8]
.sym 25052 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25057 u_accel.early_sum_y[8]
.sym 25063 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25071 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25076 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 25082 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 25089 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25096 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25097 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25099 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25117 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25125 u_accel.abs_delta_y[2]
.sym 25146 u_accel.early_sum_y[16]
.sym 25175 u_accel.early_sum_y[16]
.sym 25234 led_gesture_valid_SB_LUT4_I3_O
.sym 25237 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25249 u_accel.abs_delta_y[5]
.sym 25251 u_accel.abs_delta_y[2]
.sym 25255 u_accel.abs_delta_y[6]
.sym 25264 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25266 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 25268 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25270 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25272 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25274 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 25275 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 25276 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 25277 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 25278 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 25281 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25289 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25297 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25298 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 25300 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25303 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 25304 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 25306 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25310 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25311 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25312 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 25327 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25328 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 25330 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25333 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 25335 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25336 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25339 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25343 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25358 u_accel.abs_delta_y[6]
.sym 25360 u_accel.abs_delta_y[5]
.sym 25362 u_accel.abs_delta_y[3]
.sym 25364 u_accel.abs_delta_y[4]
.sym 25372 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25387 u_accel.abs_delta_y[6]
.sym 25389 u_accel.abs_delta_y[4]
.sym 25392 u_accel.abs_delta_y[5]
.sym 25393 u_accel.abs_delta_y[2]
.sym 25396 u_accel.abs_delta_y[3]
.sym 25409 u_accel.abs_delta_y[0]
.sym 25415 u_accel.abs_delta_y[1]
.sym 25416 u_accel.abs_delta_y[7]
.sym 25419 $nextpnr_ICESTORM_LC_3$O
.sym 25422 u_accel.abs_delta_y[0]
.sym 25425 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25428 u_accel.abs_delta_y[1]
.sym 25431 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25434 u_accel.abs_delta_y[2]
.sym 25437 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25439 u_accel.abs_delta_y[3]
.sym 25443 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25446 u_accel.abs_delta_y[4]
.sym 25449 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25452 u_accel.abs_delta_y[5]
.sym 25455 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25458 u_accel.abs_delta_y[6]
.sym 25461 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25463 u_accel.abs_delta_y[7]
.sym 25496 $PACKER_VCC_NET
.sym 25502 $PACKER_VCC_NET
.sym 25505 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25512 $PACKER_VCC_NET
.sym 25513 u_accel.abs_delta_y[11]
.sym 25520 u_accel.abs_delta_y[14]
.sym 25522 u_accel.abs_delta_y[13]
.sym 25523 u_accel.abs_delta_y[9]
.sym 25524 u_accel.abs_delta_y[15]
.sym 25525 u_accel.abs_delta_y[12]
.sym 25526 u_accel.abs_delta_y[8]
.sym 25532 u_accel.abs_delta_y[10]
.sym 25540 $PACKER_VCC_NET
.sym 25542 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25544 $PACKER_VCC_NET
.sym 25545 u_accel.abs_delta_y[8]
.sym 25548 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25550 u_accel.abs_delta_y[9]
.sym 25551 $PACKER_VCC_NET
.sym 25554 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25556 $PACKER_VCC_NET
.sym 25557 u_accel.abs_delta_y[10]
.sym 25560 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25562 $PACKER_VCC_NET
.sym 25563 u_accel.abs_delta_y[11]
.sym 25566 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25568 $PACKER_VCC_NET
.sym 25569 u_accel.abs_delta_y[12]
.sym 25572 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25574 $PACKER_VCC_NET
.sym 25575 u_accel.abs_delta_y[13]
.sym 25578 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25580 u_accel.abs_delta_y[14]
.sym 25581 $PACKER_VCC_NET
.sym 25584 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25586 $PACKER_VCC_NET
.sym 25587 u_accel.abs_delta_y[15]
.sym 25611 u_accel.abs_delta_y[7]
.sym 25614 u_accel.abs_delta_y[0]
.sym 25620 u_accel.abs_delta_y[1]
.sym 25628 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25640 u_accel.u_motion_computer.diff_y[1]
.sym 25641 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25644 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25646 u_accel.abs_delta_y[16]
.sym 25650 u_accel.abs_delta_y[17]
.sym 25656 $PACKER_VCC_NET
.sym 25662 $PACKER_VCC_NET
.sym 25665 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI
.sym 25667 $PACKER_VCC_NET
.sym 25668 u_accel.abs_delta_y[16]
.sym 25671 $nextpnr_ICESTORM_LC_4$I3
.sym 25673 $PACKER_VCC_NET
.sym 25674 u_accel.abs_delta_y[17]
.sym 25681 $nextpnr_ICESTORM_LC_4$I3
.sym 25686 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25702 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25703 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25705 u_accel.u_motion_computer.diff_y[1]
.sym 25712 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25714 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25729 u_accel.abs_delta_y[11]
.sym 25731 u_accel.abs_delta_y[14]
.sym 25733 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 25735 u_accel.abs_delta_x[10]
.sym 25737 u_accel.abs_delta_y[12]
.sym 25740 $PACKER_VCC_NET
.sym 25742 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25760 u_accel.abs_delta_y[4]
.sym 25766 u_accel.abs_delta_y[3]
.sym 25767 u_accel.abs_delta_y[9]
.sym 25770 u_accel.abs_delta_y[6]
.sym 25774 u_accel.abs_delta_y[5]
.sym 25777 $PACKER_VCC_NET
.sym 25780 u_accel.abs_delta_y[8]
.sym 25782 u_accel.abs_delta_y[7]
.sym 25785 $PACKER_VCC_NET
.sym 25786 u_accel.abs_delta_y[10]
.sym 25788 $nextpnr_ICESTORM_LC_8$O
.sym 25790 u_accel.abs_delta_y[3]
.sym 25794 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25796 u_accel.abs_delta_y[4]
.sym 25797 $PACKER_VCC_NET
.sym 25800 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25802 $PACKER_VCC_NET
.sym 25803 u_accel.abs_delta_y[5]
.sym 25806 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25808 $PACKER_VCC_NET
.sym 25809 u_accel.abs_delta_y[6]
.sym 25812 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25814 u_accel.abs_delta_y[7]
.sym 25815 $PACKER_VCC_NET
.sym 25818 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25820 $PACKER_VCC_NET
.sym 25821 u_accel.abs_delta_y[8]
.sym 25824 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25826 $PACKER_VCC_NET
.sym 25827 u_accel.abs_delta_y[9]
.sym 25830 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25832 $PACKER_VCC_NET
.sym 25833 u_accel.abs_delta_y[10]
.sym 25853 u_accel.abs_delta_y[15]
.sym 25854 u_accel.abs_delta_y[7]
.sym 25870 led_gesture_valid_SB_LUT4_I3_O
.sym 25874 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25879 u_accel.abs_delta_y[14]
.sym 25881 u_accel.abs_delta_y[12]
.sym 25882 u_accel.abs_delta_y[16]
.sym 25887 u_accel.abs_delta_y[15]
.sym 25889 u_accel.abs_delta_y[11]
.sym 25891 u_accel.abs_delta_y[13]
.sym 25893 u_accel.abs_delta_y[17]
.sym 25899 $PACKER_VCC_NET
.sym 25900 $PACKER_VCC_NET
.sym 25911 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25913 u_accel.abs_delta_y[11]
.sym 25914 $PACKER_VCC_NET
.sym 25917 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25919 u_accel.abs_delta_y[12]
.sym 25920 $PACKER_VCC_NET
.sym 25923 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25925 u_accel.abs_delta_y[13]
.sym 25926 $PACKER_VCC_NET
.sym 25929 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25931 u_accel.abs_delta_y[14]
.sym 25932 $PACKER_VCC_NET
.sym 25935 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25937 u_accel.abs_delta_y[15]
.sym 25938 $PACKER_VCC_NET
.sym 25941 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 25943 $PACKER_VCC_NET
.sym 25944 u_accel.abs_delta_y[16]
.sym 25947 $nextpnr_ICESTORM_LC_9$I3
.sym 25949 u_accel.abs_delta_y[17]
.sym 25950 $PACKER_VCC_NET
.sym 25957 $nextpnr_ICESTORM_LC_9$I3
.sym 25985 $PACKER_VCC_NET
.sym 25988 gesture_valid
.sym 25994 gesture_valid
.sym 26006 gesture_led_cnt[4]
.sym 26007 gesture_led_cnt[5]
.sym 26012 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 26013 gesture_led_cnt[3]
.sym 26014 gesture_valid
.sym 26015 gesture_led_cnt[0]
.sym 26016 gesture_led_cnt[6]
.sym 26017 gesture_led_cnt[7]
.sym 26025 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 26029 led_gesture_valid_SB_LUT4_I3_O
.sym 26066 gesture_led_cnt[0]
.sym 26067 gesture_valid
.sym 26071 gesture_led_cnt[0]
.sym 26072 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 26073 gesture_led_cnt[3]
.sym 26074 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 26077 gesture_led_cnt[5]
.sym 26078 gesture_led_cnt[7]
.sym 26079 gesture_led_cnt[6]
.sym 26080 gesture_led_cnt[4]
.sym 26081 led_gesture_valid_SB_LUT4_I3_O
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26083 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 26108 led_gesture_valid_SB_LUT4_I3_O
.sym 26115 led_gesture_valid_SB_LUT4_I3_O
.sym 26125 last_gesture_SB_DFFESR_Q_E[1]
.sym 26126 gesture_led_cnt[15]
.sym 26127 gesture_led_cnt[10]
.sym 26129 gesture_led_cnt[12]
.sym 26131 led_gesture_valid_SB_LUT4_O_I2[1]
.sym 26132 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 26133 gesture_led_cnt[8]
.sym 26134 gesture_led_cnt[9]
.sym 26136 gesture_led_cnt[11]
.sym 26138 gesture_led_cnt[13]
.sym 26139 gesture_led_cnt[14]
.sym 26140 led_gesture_valid_SB_LUT4_O_I2[0]
.sym 26142 gesture_led_cnt[1]
.sym 26143 gesture_led_cnt[2]
.sym 26149 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 26150 led_gesture_valid$SB_IO_OUT
.sym 26158 gesture_led_cnt[12]
.sym 26159 gesture_led_cnt[15]
.sym 26160 gesture_led_cnt[13]
.sym 26161 gesture_led_cnt[14]
.sym 26165 led_gesture_valid_SB_LUT4_O_I2[1]
.sym 26167 led_gesture_valid_SB_LUT4_O_I2[0]
.sym 26170 gesture_led_cnt[10]
.sym 26171 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 26172 gesture_led_cnt[9]
.sym 26173 gesture_led_cnt[8]
.sym 26182 last_gesture_SB_DFFESR_Q_E[1]
.sym 26184 led_gesture_valid$SB_IO_OUT
.sym 26200 gesture_led_cnt[1]
.sym 26201 gesture_led_cnt[2]
.sym 26202 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 26203 gesture_led_cnt[11]
.sym 26223 led_gesture_valid$SB_IO_OUT
.sym 26235 led_activity$SB_IO_OUT
.sym 26236 led_gesture_valid_SB_LUT4_I3_O
.sym 26249 gesture_led_cnt[15]
.sym 26251 gesture_led_cnt[17]
.sym 26253 gesture_led_cnt[19]
.sym 26257 $PACKER_VCC_NET
.sym 26258 gesture_valid
.sym 26259 gesture_led_cnt[17]
.sym 26264 gesture_valid
.sym 26266 gesture_led_cnt[16]
.sym 26271 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 26274 gesture_led_cnt[16]
.sym 26275 led_gesture_valid_SB_LUT4_I3_O
.sym 26276 gesture_led_cnt[18]
.sym 26279 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 26280 $nextpnr_ICESTORM_LC_34$O
.sym 26282 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 26286 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 26287 gesture_valid
.sym 26288 $PACKER_VCC_NET
.sym 26289 gesture_led_cnt[15]
.sym 26290 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 26292 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 26293 gesture_valid
.sym 26294 gesture_led_cnt[16]
.sym 26295 $PACKER_VCC_NET
.sym 26296 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 26298 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 26299 gesture_valid
.sym 26300 $PACKER_VCC_NET
.sym 26301 gesture_led_cnt[17]
.sym 26302 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 26304 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 26305 gesture_valid
.sym 26306 gesture_led_cnt[18]
.sym 26307 $PACKER_VCC_NET
.sym 26308 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 26311 gesture_valid
.sym 26312 $PACKER_VCC_NET
.sym 26313 gesture_led_cnt[19]
.sym 26314 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 26323 gesture_led_cnt[18]
.sym 26324 gesture_led_cnt[16]
.sym 26325 gesture_led_cnt[19]
.sym 26326 gesture_led_cnt[17]
.sym 26327 led_gesture_valid_SB_LUT4_I3_O
.sym 26328 clk$SB_IO_IN_$glb_clk
.sym 26329 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 26498 led_gesture_valid$SB_IO_OUT
.sym 26522 led_gesture_valid$SB_IO_OUT
.sym 26527 event_valid_SB_DFFSR_Q_D[2]
.sym 26547 event_valid_SB_DFFSR_Q_D[2]
.sym 26673 event_valid_SB_DFFSR_Q_D[2]
.sym 27435 event_y[0]
.sym 27481 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 27482 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 27483 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 27484 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 27485 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 27486 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 27487 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 27488 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 27536 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 27541 u_accel.compressed_x[3]
.sym 27543 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 27545 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 27583 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 27584 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 27585 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 27586 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 27587 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 27588 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 27589 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 27590 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 27630 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 27631 rx_data[1]
.sym 27633 pkt_y_SB_DFFESR_Q_8_E
.sym 27638 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 27640 $PACKER_VCC_NET
.sym 27641 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 27646 $PACKER_VCC_NET
.sym 27654 event_y[8]
.sym 27655 $PACKER_VCC_NET
.sym 27658 event_x[1]
.sym 27660 event_x[5]
.sym 27662 event_y[2]
.sym 27664 event_y[0]
.sym 27666 event_y[4]
.sym 27669 event_y[6]
.sym 27671 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27672 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 27673 $PACKER_VCC_NET
.sym 27676 event_x[3]
.sym 27679 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27680 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 27682 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 27683 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 27685 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 27686 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 27693 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27694 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27695 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27696 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27697 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27698 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27699 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27700 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27701 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 27702 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 27704 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 27705 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 27712 clk$SB_IO_IN_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27715 event_y[4]
.sym 27716 event_x[3]
.sym 27717 event_y[2]
.sym 27718 event_x[1]
.sym 27719 event_y[6]
.sym 27720 event_x[5]
.sym 27721 event_y[0]
.sym 27722 event_y[8]
.sym 27727 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 27730 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 27731 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 27732 rx_data[7]
.sym 27734 rx_data[5]
.sym 27735 event_valid_SB_DFFSR_Q_D[2]
.sym 27736 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 27738 event_y[2]
.sym 27740 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 27742 rx_data[3]
.sym 27743 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 27744 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 27748 event_x[6]
.sym 27750 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 27755 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 27757 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27759 event_y[5]
.sym 27760 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 27762 event_y[7]
.sym 27765 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27766 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 27768 event_y[1]
.sym 27771 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 27773 event_polarity
.sym 27774 event_x[4]
.sym 27776 u_accel.u_input_fifo.wr_ptr[0]
.sym 27778 event_x[2]
.sym 27783 event_x[0]
.sym 27784 $PACKER_VCC_NET
.sym 27786 event_y[3]
.sym 27787 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 27788 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 27789 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 27790 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 27791 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 27792 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 27793 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 27794 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 27795 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27796 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27797 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27798 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27799 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27800 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27801 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27802 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27803 u_accel.u_input_fifo.wr_ptr[0]
.sym 27804 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 27806 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 27807 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 27814 clk$SB_IO_IN_$glb_clk
.sym 27815 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 27816 event_polarity
.sym 27817 event_y[7]
.sym 27818 event_y[3]
.sym 27819 event_x[2]
.sym 27820 event_y[1]
.sym 27821 event_x[0]
.sym 27822 event_y[5]
.sym 27823 event_x[4]
.sym 27824 $PACKER_VCC_NET
.sym 27829 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 27831 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 27832 event_valid_SB_DFFSR_Q_D[2]
.sym 27838 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 27847 u_accel.u_input_fifo.wr_ptr[0]
.sym 27866 event_x[7]
.sym 27868 $PACKER_VCC_NET
.sym 27869 $PACKER_VCC_NET
.sym 27871 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 27875 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27876 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 27877 $PACKER_VCC_NET
.sym 27880 $PACKER_VCC_NET
.sym 27882 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 27884 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 27885 $PACKER_VCC_NET
.sym 27888 $PACKER_VCC_NET
.sym 27889 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 27890 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 27891 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 27892 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 27893 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 27894 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 27895 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 27896 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 27897 $PACKER_VCC_NET
.sym 27898 $PACKER_VCC_NET
.sym 27899 $PACKER_VCC_NET
.sym 27900 $PACKER_VCC_NET
.sym 27901 $PACKER_VCC_NET
.sym 27902 $PACKER_VCC_NET
.sym 27903 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27904 $PACKER_VCC_NET
.sym 27905 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 27906 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 27908 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 27909 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 27916 clk$SB_IO_IN_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27925 event_x[7]
.sym 27933 u_accel.compressed_x[1]
.sym 27934 $PACKER_VCC_NET
.sym 27935 event_valid_SB_DFFSR_Q_D[2]
.sym 27936 rx_data[0]
.sym 27939 u_rx.data_SB_DFFESR_Q_E
.sym 27946 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 27947 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 27950 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 27953 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 27961 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 27963 event_x[8]
.sym 27970 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 27972 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27975 event_x[6]
.sym 27978 $PACKER_VCC_NET
.sym 27979 $PACKER_VCC_NET
.sym 27983 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 27985 u_accel.u_input_fifo.wr_ptr[0]
.sym 27987 $PACKER_VCC_NET
.sym 27988 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 27991 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 27992 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 27993 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 27994 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 27995 u_accel.early_sum_x[14]
.sym 27997 u_accel.early_sum_x[9]
.sym 27999 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28000 $PACKER_VCC_NET
.sym 28001 $PACKER_VCC_NET
.sym 28002 $PACKER_VCC_NET
.sym 28003 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28004 $PACKER_VCC_NET
.sym 28005 $PACKER_VCC_NET
.sym 28006 $PACKER_VCC_NET
.sym 28007 u_accel.u_input_fifo.wr_ptr[0]
.sym 28008 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 28010 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28011 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28018 clk$SB_IO_IN_$glb_clk
.sym 28019 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28020 event_x[6]
.sym 28024 event_x[8]
.sym 28028 $PACKER_VCC_NET
.sym 28035 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 28037 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 28038 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28039 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 28044 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 28047 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 28053 u_accel.compressed_x[3]
.sym 28054 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 28093 u_accel.early_sum_x[10]
.sym 28094 u_accel.late_sum_x[15]
.sym 28095 u_accel.late_sum_x[13]
.sym 28096 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 28097 u_accel.late_sum_x[12]
.sym 28098 u_accel.late_sum_x[10]
.sym 28099 u_accel.late_sum_x[14]
.sym 28100 u_accel.late_sum_x[11]
.sym 28135 event_valid_SB_DFFSR_Q_D[2]
.sym 28136 pending_gesture_SB_DFFESR_Q_E[1]
.sym 28137 u_accel.u_motion_computer.diff_x[1]
.sym 28141 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 28144 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 28147 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 28153 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 28154 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28195 u_accel.early_sum_x[13]
.sym 28196 u_accel.late_sum_x[8]
.sym 28197 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 28199 u_accel.late_sum_x[16]
.sym 28200 u_accel.late_sum_x[17]
.sym 28201 u_accel.early_sum_x[17]
.sym 28202 u_accel.early_sum_x[12]
.sym 28242 soft_rst_SB_LUT4_I2_O[0]
.sym 28246 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 28248 soft_rst_SB_LUT4_I2_O[0]
.sym 28249 u_accel.u_motion_computer.diff_x[1]
.sym 28253 u_accel.u_motion_computer.abs_diff_x[0]
.sym 28256 $PACKER_VCC_NET
.sym 28257 u_accel.abs_delta_x[3]
.sym 28258 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 28297 u_accel.abs_delta_x[1]
.sym 28298 u_accel.abs_delta_x[5]
.sym 28299 u_accel.abs_delta_x[3]
.sym 28301 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 28302 u_accel.abs_delta_x[2]
.sym 28304 u_accel.abs_delta_x[0]
.sym 28340 event_valid_SB_DFFSR_Q_D[2]
.sym 28349 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 28352 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 28355 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 28362 u_accel.abs_delta_x[5]
.sym 28444 soft_rst_SB_LUT4_I2_O[0]
.sym 28449 pending_gesture_SB_DFFESR_Q_E[0]
.sym 28453 u_accel.abs_delta_x[3]
.sym 28455 $PACKER_VCC_NET
.sym 28459 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28461 $PACKER_VCC_NET
.sym 28463 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 28544 u_accel.abs_delta_x[7]
.sym 28556 u_accel.abs_delta_x[1]
.sym 28557 u_accel.abs_delta_x[8]
.sym 28605 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 28606 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28607 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28608 u_accel.abs_delta_x[16]
.sym 28609 u_accel.delta_x[16]
.sym 28610 u_accel.abs_delta_x[8]
.sym 28646 u_accel.abs_delta_x[13]
.sym 28651 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 28661 u_accel.abs_delta_x[3]
.sym 28662 u_accel.abs_delta_x[4]
.sym 28664 $PACKER_VCC_NET
.sym 28666 u_accel.abs_delta_x[6]
.sym 28667 soft_rst_SB_LUT4_I2_O[0]
.sym 28709 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 28710 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 28748 u_accel.delta_x[16]
.sym 28768 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 28769 u_accel.abs_delta_x[8]
.sym 28770 u_accel.abs_delta_x[5]
.sym 28807 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28808 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 28809 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 28810 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 28811 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 28812 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 28813 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 28814 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 28851 u_accel.abs_delta_y[1]
.sym 28852 soft_rst_SB_LUT4_I2_O[0]
.sym 28857 u_accel.abs_delta_y[2]
.sym 28863 u_accel.abs_delta_x[15]
.sym 28864 u_accel.abs_delta_y[5]
.sym 28867 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 28869 u_accel.abs_delta_x[3]
.sym 28871 u_accel.abs_delta_x[9]
.sym 28909 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28910 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28911 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28912 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28913 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28914 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28915 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28916 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28954 u_accel.abs_delta_y[2]
.sym 28955 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 28956 u_accel.abs_delta_y[6]
.sym 28962 u_accel.abs_delta_y[5]
.sym 28973 u_accel.abs_delta_x[8]
.sym 29011 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29012 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29013 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29014 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 29015 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 29016 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29017 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29018 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29062 u_accel.abs_delta_y[10]
.sym 29065 u_accel.abs_delta_y[15]
.sym 29066 u_accel.abs_delta_y[17]
.sym 29120 u_accel.delta_x[17]
.sym 29161 $PACKER_VCC_NET
.sym 29165 gesture_valid
.sym 29166 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 29167 u_accel.abs_delta_y[10]
.sym 29266 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 29526 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 29564 $PACKER_VCC_NET
.sym 29662 led_gesture_valid_SB_LUT4_I3_O
.sym 29697 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 29698 led_activity$SB_IO_OUT
.sym 29712 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 29720 led_activity$SB_IO_OUT
.sym 30296 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 30420 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 30542 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 30666 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 30681 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 30687 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 30804 u_accel.compressed_x[2]
.sym 30805 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 30807 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 30809 u_accel.compressed_x[1]
.sym 30811 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 30812 u_accel.compressed_x[0]
.sym 30929 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 30930 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 30932 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 30934 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 30935 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 30942 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 30943 u_accel.compressed_x[3]
.sym 30946 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 30948 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 30952 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 30953 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 30955 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 30959 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 30964 u_accel.compressed_x[2]
.sym 30969 u_accel.compressed_x[1]
.sym 30972 u_accel.compressed_x[0]
.sym 30973 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 30974 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 30976 u_accel.compressed_x[0]
.sym 30977 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 30980 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 30982 u_accel.compressed_x[1]
.sym 30983 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 30984 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 30986 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 30988 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 30989 u_accel.compressed_x[2]
.sym 30990 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 30992 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 30994 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 30995 u_accel.compressed_x[3]
.sym 30996 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 30998 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 31000 u_accel.compressed_x[3]
.sym 31001 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 31002 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 31004 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 31006 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31007 u_accel.compressed_x[3]
.sym 31008 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 31010 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 31012 u_accel.compressed_x[3]
.sym 31013 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 31014 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 31016 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 31018 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 31019 u_accel.compressed_x[3]
.sym 31020 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 31021 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 31022 clk$SB_IO_IN_$glb_clk
.sym 31023 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 31024 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 31026 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 31027 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 31029 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 31030 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 31031 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 31038 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31039 rx_data[2]
.sym 31042 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 31047 u_accel.compressed_x[3]
.sym 31048 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 31050 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 31051 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 31052 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 31054 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 31055 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31056 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 31057 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 31060 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 31075 u_accel.compressed_x[3]
.sym 31076 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31080 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31081 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31083 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31085 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31087 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31090 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31094 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31097 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 31099 u_accel.compressed_x[3]
.sym 31100 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31101 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 31103 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 31105 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31106 u_accel.compressed_x[3]
.sym 31107 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 31109 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 31111 u_accel.compressed_x[3]
.sym 31112 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31113 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 31115 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 31117 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31118 u_accel.compressed_x[3]
.sym 31119 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 31121 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 31123 u_accel.compressed_x[3]
.sym 31124 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31125 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 31127 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 31129 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31130 u_accel.compressed_x[3]
.sym 31131 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 31133 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 31135 u_accel.compressed_x[3]
.sym 31136 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31137 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 31139 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31141 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31142 u_accel.compressed_x[3]
.sym 31143 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 31144 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 31145 clk$SB_IO_IN_$glb_clk
.sym 31146 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 31150 u_accel.late_sum_x[6]
.sym 31152 u_accel.early_sum_x[4]
.sym 31153 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 31157 u_accel.abs_delta_x[2]
.sym 31161 rx_data[4]
.sym 31171 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 31172 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 31173 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 31174 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 31175 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 31176 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 31177 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 31178 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 31179 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 31181 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 31183 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31204 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31205 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31209 u_accel.compressed_x[3]
.sym 31220 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31222 u_accel.compressed_x[3]
.sym 31223 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31224 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31227 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31229 u_accel.compressed_x[3]
.sym 31230 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31267 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 31268 clk$SB_IO_IN_$glb_clk
.sym 31269 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 31270 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 31271 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 31272 u_accel.early_sum_x[3]
.sym 31273 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 31274 u_accel.early_sum_x[0]
.sym 31275 u_accel.early_sum_x[6]
.sym 31276 u_accel.late_sum_x[3]
.sym 31277 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31296 u_accel.late_sum_x[6]
.sym 31297 soft_rst_SB_LUT4_I2_O[0]
.sym 31298 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 31300 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 31303 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 31304 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 31312 u_accel.compressed_x[2]
.sym 31314 u_accel.compressed_x[0]
.sym 31315 u_accel.compressed_x[3]
.sym 31320 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 31323 u_accel.compressed_x[3]
.sym 31326 u_accel.compressed_x[1]
.sym 31327 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 31331 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 31333 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 31336 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 31337 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 31339 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 31341 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 31343 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31345 u_accel.compressed_x[0]
.sym 31346 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 31349 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31351 u_accel.compressed_x[1]
.sym 31352 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 31353 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31355 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31357 u_accel.compressed_x[2]
.sym 31358 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 31359 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31361 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31363 u_accel.compressed_x[3]
.sym 31364 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 31365 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31367 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31369 u_accel.compressed_x[3]
.sym 31370 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 31371 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31373 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31375 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 31376 u_accel.compressed_x[3]
.sym 31377 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31379 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31381 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 31382 u_accel.compressed_x[3]
.sym 31383 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31385 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31387 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 31388 u_accel.compressed_x[3]
.sym 31389 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31393 u_accel.late_sum_x[2]
.sym 31394 u_accel.late_sum_x[0]
.sym 31395 u_accel.late_sum_x[1]
.sym 31396 u_accel.early_sum_x[1]
.sym 31397 u_accel.late_sum_x[7]
.sym 31398 u_accel.late_sum_x[4]
.sym 31399 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 31400 u_accel.late_sum_x[5]
.sym 31406 u_accel.compressed_x[2]
.sym 31410 u_accel.compressed_x[0]
.sym 31411 u_accel.compressed_x[3]
.sym 31419 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 31420 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31422 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 31423 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31424 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31425 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 31426 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31429 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31434 u_accel.compressed_x[3]
.sym 31436 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 31442 u_accel.compressed_x[3]
.sym 31443 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 31447 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 31449 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 31450 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 31454 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 31456 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 31462 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 31466 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31468 u_accel.compressed_x[3]
.sym 31469 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 31470 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31472 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31474 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 31475 u_accel.compressed_x[3]
.sym 31476 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31478 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31480 u_accel.compressed_x[3]
.sym 31481 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 31482 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31484 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31486 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 31487 u_accel.compressed_x[3]
.sym 31488 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31490 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31492 u_accel.compressed_x[3]
.sym 31493 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 31494 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31496 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31498 u_accel.compressed_x[3]
.sym 31499 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 31500 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31502 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31504 u_accel.compressed_x[3]
.sym 31505 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 31506 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31508 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31510 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 31511 u_accel.compressed_x[3]
.sym 31512 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31516 u_accel.u_motion_computer.abs_diff_x[0]
.sym 31517 u_accel.u_motion_computer.diff_x[1]
.sym 31518 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 31519 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 31520 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 31521 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31522 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 31523 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 31526 u_accel.abs_delta_x[16]
.sym 31527 u_accel.abs_delta_x[1]
.sym 31528 u_accel.compressed_x[3]
.sym 31532 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 31534 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 31535 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 31538 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31539 rx_data[3]
.sym 31543 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31548 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31550 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31552 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31559 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31566 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 31568 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 31569 u_accel.early_sum_x[14]
.sym 31572 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 31574 u_accel.compressed_x[3]
.sym 31575 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 31587 u_accel.early_sum_x[9]
.sym 31589 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31591 u_accel.compressed_x[3]
.sym 31592 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 31593 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31596 u_accel.compressed_x[3]
.sym 31597 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 31599 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31605 u_accel.early_sum_x[14]
.sym 31608 u_accel.early_sum_x[9]
.sym 31616 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 31626 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 31636 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31638 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31639 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31640 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31641 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31642 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31643 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31644 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31645 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31646 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31649 u_accel.abs_delta_x[5]
.sym 31658 u_accel.u_motion_computer.abs_diff_x[0]
.sym 31659 $PACKER_VCC_NET
.sym 31660 u_accel.u_motion_computer.diff_x[1]
.sym 31663 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 31664 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31665 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 31667 u_accel.abs_delta_x[3]
.sym 31669 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31672 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31674 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31683 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31693 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31694 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31696 u_accel.early_sum_x[10]
.sym 31698 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 31699 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31705 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31707 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31709 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31713 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 31720 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31725 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31732 u_accel.early_sum_x[10]
.sym 31738 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31744 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31752 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31757 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31759 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31761 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31762 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31763 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31765 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31766 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31769 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 31783 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 31786 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31787 last_gesture_SB_DFFESR_Q_E[1]
.sym 31789 u_accel.u_motion_computer.diff_x[1]
.sym 31793 u_accel.abs_delta_x[5]
.sym 31795 event_valid_SB_DFFSR_Q_D[2]
.sym 31796 soft_rst_SB_LUT4_I2_O[0]
.sym 31797 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31803 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31806 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31807 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 31816 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 31819 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 31821 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31826 u_accel.early_sum_x[12]
.sym 31831 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31836 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 31844 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31851 u_accel.early_sum_x[12]
.sym 31862 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31868 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31872 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 31879 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 31882 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31884 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31885 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31886 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 31887 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31888 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31889 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31890 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31891 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31892 pending_gesture_SB_DFFESR_Q_E[0]
.sym 31904 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31906 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31909 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 31911 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31913 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31926 u_accel.u_motion_computer.abs_diff_x[0]
.sym 31927 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31930 u_accel.u_motion_computer.diff_x[1]
.sym 31933 u_accel.abs_delta_x[0]
.sym 31935 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 31937 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 31941 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31944 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 31947 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 31953 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 31959 u_accel.u_motion_computer.diff_x[1]
.sym 31960 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31961 u_accel.u_motion_computer.abs_diff_x[0]
.sym 31965 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 31967 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31968 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31971 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 31972 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31973 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 31984 u_accel.abs_delta_x[0]
.sym 31989 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31990 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 31992 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 32002 u_accel.u_motion_computer.abs_diff_x[0]
.sym 32005 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32007 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32009 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 32010 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 32011 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 32012 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 32013 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 32014 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 32015 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 32020 u_accel.abs_delta_x[1]
.sym 32033 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 32035 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 32040 tx_busy
.sym 32041 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32042 u_accel.abs_delta_x[16]
.sym 32049 u_accel.abs_delta_x[1]
.sym 32050 u_accel.abs_delta_x[5]
.sym 32051 u_accel.abs_delta_x[6]
.sym 32053 u_accel.abs_delta_x[7]
.sym 32054 u_accel.abs_delta_x[2]
.sym 32056 u_accel.abs_delta_x[0]
.sym 32059 u_accel.abs_delta_x[3]
.sym 32061 u_accel.abs_delta_x[4]
.sym 32081 $nextpnr_ICESTORM_LC_5$O
.sym 32083 u_accel.abs_delta_x[0]
.sym 32087 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32089 u_accel.abs_delta_x[1]
.sym 32093 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32095 u_accel.abs_delta_x[2]
.sym 32099 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32102 u_accel.abs_delta_x[3]
.sym 32105 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32107 u_accel.abs_delta_x[4]
.sym 32111 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32114 u_accel.abs_delta_x[5]
.sym 32117 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32120 u_accel.abs_delta_x[6]
.sym 32123 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32125 u_accel.abs_delta_x[7]
.sym 32131 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 32132 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 32133 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 32134 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 32135 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 32136 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 32137 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 32138 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 32146 soft_rst_SB_LUT4_I2_O[0]
.sym 32147 u_accel.abs_delta_x[6]
.sym 32149 u_accel.abs_delta_x[4]
.sym 32153 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32155 u_accel.abs_delta_x[3]
.sym 32160 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32164 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 32166 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32167 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32176 $PACKER_VCC_NET
.sym 32179 u_accel.abs_delta_x[8]
.sym 32184 u_accel.abs_delta_x[13]
.sym 32186 $PACKER_VCC_NET
.sym 32190 u_accel.abs_delta_x[15]
.sym 32192 u_accel.abs_delta_x[11]
.sym 32193 u_accel.abs_delta_x[10]
.sym 32195 u_accel.abs_delta_x[14]
.sym 32199 u_accel.abs_delta_x[9]
.sym 32202 u_accel.abs_delta_x[12]
.sym 32204 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32206 u_accel.abs_delta_x[8]
.sym 32207 $PACKER_VCC_NET
.sym 32210 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32212 u_accel.abs_delta_x[9]
.sym 32213 $PACKER_VCC_NET
.sym 32216 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32218 u_accel.abs_delta_x[10]
.sym 32219 $PACKER_VCC_NET
.sym 32222 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32224 u_accel.abs_delta_x[11]
.sym 32225 $PACKER_VCC_NET
.sym 32228 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32230 u_accel.abs_delta_x[12]
.sym 32231 $PACKER_VCC_NET
.sym 32234 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32236 $PACKER_VCC_NET
.sym 32237 u_accel.abs_delta_x[13]
.sym 32240 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32242 u_accel.abs_delta_x[14]
.sym 32243 $PACKER_VCC_NET
.sym 32246 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32248 u_accel.abs_delta_x[15]
.sym 32249 $PACKER_VCC_NET
.sym 32254 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 32255 u_accel.abs_delta_x[17]
.sym 32256 u_accel.abs_delta_x[15]
.sym 32257 u_accel.abs_delta_x[9]
.sym 32258 u_accel.abs_delta_x[11]
.sym 32259 u_accel.abs_delta_x[10]
.sym 32260 u_accel.abs_delta_x[12]
.sym 32261 u_accel.abs_delta_x[14]
.sym 32275 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 32278 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32279 last_gesture_SB_DFFESR_Q_E[1]
.sym 32280 u_accel.abs_delta_x[7]
.sym 32281 u_accel.abs_delta_x[10]
.sym 32285 u_accel.abs_delta_y[11]
.sym 32286 u_accel.abs_delta_x[5]
.sym 32288 event_valid_SB_DFFSR_Q_D[2]
.sym 32289 u_accel.abs_delta_x[17]
.sym 32290 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32295 $PACKER_VCC_NET
.sym 32300 $PACKER_VCC_NET
.sym 32302 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32303 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 32306 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32312 u_accel.abs_delta_x[17]
.sym 32319 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 32320 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32324 u_accel.abs_delta_x[16]
.sym 32327 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 32329 $PACKER_VCC_NET
.sym 32330 u_accel.abs_delta_x[16]
.sym 32333 $nextpnr_ICESTORM_LC_6$I3
.sym 32335 $PACKER_VCC_NET
.sym 32336 u_accel.abs_delta_x[17]
.sym 32343 $nextpnr_ICESTORM_LC_6$I3
.sym 32349 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32352 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32358 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32360 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 32361 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32364 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32370 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32371 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32372 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 32374 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32376 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32389 $PACKER_VCC_NET
.sym 32392 u_accel.abs_delta_x[9]
.sym 32396 $PACKER_VCC_NET
.sym 32398 soft_rst_SB_LUT4_I2_O[0]
.sym 32400 u_accel.abs_delta_x[15]
.sym 32401 u_accel.abs_delta_x[15]
.sym 32402 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 32403 u_accel.abs_delta_x[13]
.sym 32405 u_accel.abs_delta_x[11]
.sym 32407 u_accel.abs_delta_y[1]
.sym 32408 u_accel.abs_delta_x[16]
.sym 32409 u_accel.abs_delta_x[12]
.sym 32411 u_accel.abs_delta_x[14]
.sym 32421 u_accel.abs_delta_y[2]
.sym 32422 u_accel.abs_delta_x[11]
.sym 32425 u_accel.abs_delta_y[1]
.sym 32426 u_accel.abs_delta_x[1]
.sym 32444 u_accel.abs_delta_x[2]
.sym 32445 u_accel.abs_delta_y[11]
.sym 32475 u_accel.abs_delta_x[11]
.sym 32476 u_accel.abs_delta_y[1]
.sym 32477 u_accel.abs_delta_y[11]
.sym 32478 u_accel.abs_delta_x[1]
.sym 32481 u_accel.abs_delta_x[2]
.sym 32483 u_accel.abs_delta_y[2]
.sym 32507 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 32527 u_accel.abs_delta_y[4]
.sym 32529 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 32530 u_accel.abs_delta_y[3]
.sym 32531 $PACKER_VCC_NET
.sym 32532 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32533 u_accel.abs_delta_x[17]
.sym 32534 u_accel.abs_delta_x[16]
.sym 32543 u_accel.abs_delta_y[4]
.sym 32545 u_accel.abs_delta_y[5]
.sym 32546 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32547 u_accel.abs_delta_y[6]
.sym 32548 u_accel.abs_delta_y[3]
.sym 32549 u_accel.abs_delta_x[6]
.sym 32550 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 32551 $PACKER_VCC_NET
.sym 32552 u_accel.abs_delta_x[7]
.sym 32553 u_accel.abs_delta_x[4]
.sym 32554 u_accel.abs_delta_x[3]
.sym 32555 u_accel.abs_delta_y[2]
.sym 32556 u_accel.abs_delta_x[5]
.sym 32557 u_accel.abs_delta_y[0]
.sym 32558 u_accel.abs_delta_x[2]
.sym 32559 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32562 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32564 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32567 u_accel.abs_delta_y[1]
.sym 32568 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32569 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32570 u_accel.abs_delta_y[7]
.sym 32571 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32572 u_accel.abs_delta_x[1]
.sym 32573 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 32575 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32576 u_accel.abs_delta_y[0]
.sym 32577 $PACKER_VCC_NET
.sym 32579 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 32581 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 32582 u_accel.abs_delta_y[1]
.sym 32583 u_accel.abs_delta_x[1]
.sym 32585 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32587 u_accel.abs_delta_y[2]
.sym 32588 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32589 u_accel.abs_delta_x[2]
.sym 32591 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32593 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32594 u_accel.abs_delta_y[3]
.sym 32595 u_accel.abs_delta_x[3]
.sym 32597 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32599 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32600 u_accel.abs_delta_y[4]
.sym 32601 u_accel.abs_delta_x[4]
.sym 32603 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32605 u_accel.abs_delta_y[5]
.sym 32606 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32607 u_accel.abs_delta_x[5]
.sym 32609 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32611 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32612 u_accel.abs_delta_y[6]
.sym 32613 u_accel.abs_delta_x[6]
.sym 32615 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32617 u_accel.abs_delta_y[7]
.sym 32618 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32619 u_accel.abs_delta_x[7]
.sym 32623 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 32624 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 32625 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 32626 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 32627 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 32628 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 32629 u_accel.class_pass
.sym 32630 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 32639 $PACKER_VCC_NET
.sym 32657 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 32659 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32665 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32666 u_accel.abs_delta_y[10]
.sym 32667 u_accel.abs_delta_x[8]
.sym 32668 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32670 u_accel.abs_delta_x[9]
.sym 32672 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32673 u_accel.abs_delta_x[15]
.sym 32674 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32675 u_accel.abs_delta_x[13]
.sym 32677 u_accel.abs_delta_x[11]
.sym 32678 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32679 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32681 u_accel.abs_delta_x[12]
.sym 32682 u_accel.abs_delta_y[14]
.sym 32683 u_accel.abs_delta_x[14]
.sym 32684 u_accel.abs_delta_y[13]
.sym 32685 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32688 u_accel.abs_delta_y[12]
.sym 32690 u_accel.abs_delta_y[11]
.sym 32691 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32692 u_accel.abs_delta_y[15]
.sym 32693 u_accel.abs_delta_y[8]
.sym 32694 u_accel.abs_delta_x[10]
.sym 32695 u_accel.abs_delta_y[9]
.sym 32696 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32698 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32699 u_accel.abs_delta_y[8]
.sym 32700 u_accel.abs_delta_x[8]
.sym 32702 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32704 u_accel.abs_delta_y[9]
.sym 32705 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32706 u_accel.abs_delta_x[9]
.sym 32708 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32710 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32711 u_accel.abs_delta_y[10]
.sym 32712 u_accel.abs_delta_x[10]
.sym 32714 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32716 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32717 u_accel.abs_delta_y[11]
.sym 32718 u_accel.abs_delta_x[11]
.sym 32720 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32722 u_accel.abs_delta_y[12]
.sym 32723 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32724 u_accel.abs_delta_x[12]
.sym 32726 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32728 u_accel.abs_delta_y[13]
.sym 32729 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32730 u_accel.abs_delta_x[13]
.sym 32732 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32734 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32735 u_accel.abs_delta_y[14]
.sym 32736 u_accel.abs_delta_x[14]
.sym 32738 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32740 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32741 u_accel.abs_delta_y[15]
.sym 32742 u_accel.abs_delta_x[15]
.sym 32746 gesture_valid
.sym 32748 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 32751 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 32752 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 32770 u_accel.abs_delta_y[13]
.sym 32771 last_gesture_SB_DFFESR_Q_E[1]
.sym 32774 u_accel.abs_delta_x[10]
.sym 32775 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32778 u_accel.abs_delta_y[14]
.sym 32779 gesture_valid
.sym 32780 event_valid_SB_DFFSR_Q_D[2]
.sym 32781 u_accel.abs_delta_y[9]
.sym 32782 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32788 $PACKER_VCC_NET
.sym 32789 u_accel.abs_delta_y[5]
.sym 32790 u_accel.abs_delta_x[15]
.sym 32793 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 32794 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 32795 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32796 u_accel.abs_delta_x[3]
.sym 32799 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 32800 u_accel.abs_delta_x[10]
.sym 32801 u_accel.abs_delta_x[8]
.sym 32802 u_accel.abs_delta_y[3]
.sym 32803 u_accel.abs_delta_x[17]
.sym 32804 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32805 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 32806 u_accel.abs_delta_y[15]
.sym 32807 u_accel.abs_delta_y[10]
.sym 32808 u_accel.abs_delta_x[5]
.sym 32809 u_accel.abs_delta_y[16]
.sym 32810 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 32811 u_accel.abs_delta_y[17]
.sym 32812 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 32813 u_accel.abs_delta_x[16]
.sym 32817 u_accel.abs_delta_y[8]
.sym 32819 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32821 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32822 u_accel.abs_delta_y[16]
.sym 32823 u_accel.abs_delta_x[16]
.sym 32825 $nextpnr_ICESTORM_LC_30$I3
.sym 32827 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 32828 u_accel.abs_delta_y[17]
.sym 32829 u_accel.abs_delta_x[17]
.sym 32831 $nextpnr_ICESTORM_LC_30$COUT
.sym 32833 $PACKER_VCC_NET
.sym 32835 $nextpnr_ICESTORM_LC_30$I3
.sym 32838 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32839 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 32840 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 32841 $nextpnr_ICESTORM_LC_30$COUT
.sym 32844 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 32845 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 32847 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 32850 u_accel.abs_delta_x[5]
.sym 32851 u_accel.abs_delta_y[5]
.sym 32852 u_accel.abs_delta_y[17]
.sym 32853 u_accel.abs_delta_x[17]
.sym 32856 u_accel.abs_delta_x[10]
.sym 32857 u_accel.abs_delta_x[8]
.sym 32858 u_accel.abs_delta_y[10]
.sym 32859 u_accel.abs_delta_y[8]
.sym 32862 u_accel.abs_delta_y[15]
.sym 32863 u_accel.abs_delta_x[3]
.sym 32864 u_accel.abs_delta_x[15]
.sym 32865 u_accel.abs_delta_y[3]
.sym 32870 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 32871 u_accel.class_gesture[0]
.sym 32874 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 32875 u_accel.class_gesture[1]
.sym 32882 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 32883 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 32888 gesture_valid
.sym 32895 u_accel.abs_delta_y[16]
.sym 32897 last_gesture_SB_DFFESR_Q_E[1]
.sym 32904 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 32935 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32988 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32989 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32991 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32992 last_gesture_SB_DFFESR_Q_E[1]
.sym 33014 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 33018 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 33141 u_accel.accum_valid
.sym 33256 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 33272 event_valid_SB_DFFSR_Q_D[2]
.sym 33413 u_accel.accum_valid
.sym 33432 event_valid_SB_DFFSR_Q_D[2]
.sym 33465 event_valid_SB_DFFSR_Q_D[2]
.sym 33468 u_accel.accum_valid
.sym 34619 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 34634 rx_data[6]
.sym 34636 rx_data[4]
.sym 34637 u_rx.state[3]
.sym 34643 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 34735 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 34736 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 34765 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 34855 rx_data[6]
.sym 34856 rx_data[4]
.sym 34857 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34858 rx_data[7]
.sym 34859 rx_data[5]
.sym 34866 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 34880 rx_data[5]
.sym 34881 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 34886 rx_data[0]
.sym 34888 rx_data[6]
.sym 34910 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 34911 soft_rst_SB_LUT4_I2_O[0]
.sym 34913 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 34915 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 34917 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 34918 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 34920 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 34921 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 34922 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 34923 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 34924 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 34925 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 34927 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 34929 soft_rst_SB_LUT4_I2_O[0]
.sym 34931 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 34932 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 34941 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 34942 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 34943 soft_rst_SB_LUT4_I2_O[0]
.sym 34947 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 34949 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 34950 soft_rst_SB_LUT4_I2_O[0]
.sym 34959 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 34960 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 34962 soft_rst_SB_LUT4_I2_O[0]
.sym 34965 soft_rst_SB_LUT4_I2_O[0]
.sym 34966 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 34967 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 34972 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 34973 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 34974 soft_rst_SB_LUT4_I2_O[0]
.sym 34975 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34977 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 34979 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34980 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 34981 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 34982 u_rx.rx_data[0]
.sym 34983 u_rx.rx_data[4]
.sym 34984 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 34985 u_rx.rx_data[5]
.sym 34988 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 34989 u_accel.u_motion_computer.abs_diff_x[0]
.sym 34993 rx_data[7]
.sym 34998 u_rx.data_SB_DFFESR_Q_E
.sym 34999 soft_rst_SB_LUT4_I2_O[0]
.sym 35002 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35005 rx_data[1]
.sym 35009 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35012 rx_data[0]
.sym 35024 u_accel.early_sum_x[4]
.sym 35030 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 35032 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35037 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35073 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35083 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 35091 u_accel.early_sum_x[4]
.sym 35098 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35100 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35101 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 35104 rx_data[0]
.sym 35106 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35108 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 35116 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 35125 u_accel.u_motion_computer.abs_diff_x[0]
.sym 35127 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35129 u_accel.late_sum_x[3]
.sym 35132 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35134 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 35135 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 35142 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 35144 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 35145 pending_gesture_SB_DFFESR_Q_E[1]
.sym 35146 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 35148 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 35153 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35160 u_accel.early_sum_x[3]
.sym 35163 u_accel.early_sum_x[6]
.sym 35165 rx_data[1]
.sym 35169 rx_data[0]
.sym 35170 u_accel.early_sum_x[0]
.sym 35173 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 35175 u_accel.early_sum_x[3]
.sym 35181 u_accel.early_sum_x[6]
.sym 35189 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 35193 u_accel.early_sum_x[0]
.sym 35201 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 35206 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 35211 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 35217 pending_gesture_SB_DFFESR_Q_E[1]
.sym 35218 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 35219 rx_data[1]
.sym 35220 rx_data[0]
.sym 35221 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35223 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35227 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 35230 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 35236 event_valid_SB_DFFSR_Q_D[1]
.sym 35239 pending_gesture_SB_DFFESR_Q_E[1]
.sym 35241 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 35248 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 35249 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35251 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35253 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 35256 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35258 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 35265 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35270 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35271 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 35275 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 35279 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35280 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 35284 u_accel.early_sum_x[1]
.sym 35288 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 35292 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35301 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35304 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 35310 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 35319 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 35322 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35328 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35337 u_accel.early_sum_x[1]
.sym 35342 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 35344 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35346 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35347 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 35348 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 35350 u_accel.early_sum_x[7]
.sym 35351 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 35352 u_accel.early_sum_x[2]
.sym 35354 u_accel.early_sum_x[5]
.sym 35362 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 35363 rx_data[2]
.sym 35369 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 35373 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 35374 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 35377 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 35378 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35380 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 35382 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 35388 u_accel.late_sum_x[2]
.sym 35391 $PACKER_VCC_NET
.sym 35393 u_accel.late_sum_x[4]
.sym 35394 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 35395 u_accel.late_sum_x[5]
.sym 35396 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 35397 u_accel.late_sum_x[0]
.sym 35398 u_accel.late_sum_x[1]
.sym 35399 u_accel.late_sum_x[6]
.sym 35400 u_accel.late_sum_x[7]
.sym 35401 u_accel.late_sum_x[3]
.sym 35402 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 35404 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 35407 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 35408 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 35412 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 35413 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 35420 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 35422 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 35423 u_accel.late_sum_x[0]
.sym 35424 $PACKER_VCC_NET
.sym 35426 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 35428 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 35429 u_accel.late_sum_x[1]
.sym 35430 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 35432 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 35434 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 35435 u_accel.late_sum_x[2]
.sym 35436 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 35438 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 35440 u_accel.late_sum_x[3]
.sym 35441 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 35442 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 35444 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 35446 u_accel.late_sum_x[4]
.sym 35447 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 35448 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 35450 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 35452 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 35453 u_accel.late_sum_x[5]
.sym 35454 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 35456 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 35458 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 35459 u_accel.late_sum_x[6]
.sym 35460 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 35462 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 35464 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 35465 u_accel.late_sum_x[7]
.sym 35466 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 35467 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35469 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35470 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 35471 u_accel.early_sum_x[15]
.sym 35472 u_accel.early_sum_x[16]
.sym 35473 u_accel.early_sum_x[8]
.sym 35474 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35475 u_accel.early_sum_x[11]
.sym 35476 u_accel.late_sum_x[9]
.sym 35477 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 35486 u_accel.u_motion_computer.diff_x[1]
.sym 35492 event_valid_SB_DFFSR_Q_D[2]
.sym 35494 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35495 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35497 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 35499 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35500 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 35501 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 35502 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 35503 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35504 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35505 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35506 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 35514 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 35517 u_accel.late_sum_x[14]
.sym 35518 u_accel.late_sum_x[11]
.sym 35520 u_accel.late_sum_x[15]
.sym 35521 u_accel.late_sum_x[13]
.sym 35523 u_accel.late_sum_x[12]
.sym 35524 u_accel.late_sum_x[10]
.sym 35526 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 35528 u_accel.late_sum_x[8]
.sym 35529 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 35530 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 35531 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35533 u_accel.late_sum_x[9]
.sym 35535 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 35537 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 35542 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 35543 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 35545 u_accel.late_sum_x[8]
.sym 35546 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 35547 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 35549 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 35551 u_accel.late_sum_x[9]
.sym 35552 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 35553 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 35555 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 35557 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 35558 u_accel.late_sum_x[10]
.sym 35559 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 35561 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 35563 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35564 u_accel.late_sum_x[11]
.sym 35565 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 35567 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 35569 u_accel.late_sum_x[12]
.sym 35570 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 35571 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 35573 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 35575 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 35576 u_accel.late_sum_x[13]
.sym 35577 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 35579 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 35581 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 35582 u_accel.late_sum_x[14]
.sym 35583 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 35585 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 35587 u_accel.late_sum_x[15]
.sym 35588 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 35589 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 35590 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 35591 clk$SB_IO_IN_$glb_clk
.sym 35592 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35593 u_accel.delta_x[4]
.sym 35599 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 35609 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35618 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35620 pending_gesture_SB_DFFESR_Q_E[0]
.sym 35621 event_valid_SB_DFFSR_Q_D[2]
.sym 35622 u_accel.u_motion_computer.abs_diff_x[0]
.sym 35624 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 35626 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 35627 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 35628 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35629 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 35638 u_accel.late_sum_x[16]
.sym 35639 u_accel.late_sum_x[17]
.sym 35640 u_accel.early_sum_x[17]
.sym 35642 u_accel.early_sum_x[13]
.sym 35648 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 35664 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 35665 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35666 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 35668 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 35669 u_accel.late_sum_x[16]
.sym 35670 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 35673 u_accel.late_sum_x[17]
.sym 35674 u_accel.early_sum_x[17]
.sym 35676 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 35688 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35694 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 35711 u_accel.early_sum_x[13]
.sym 35713 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 35714 clk$SB_IO_IN_$glb_clk
.sym 35715 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35716 u_accel.delta_x[1]
.sym 35717 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 35718 u_accel.delta_x[5]
.sym 35719 u_accel.delta_x[7]
.sym 35720 u_accel.delta_x[3]
.sym 35721 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 35722 u_accel.delta_x[0]
.sym 35723 u_accel.delta_x[2]
.sym 35732 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 35740 u_accel.abs_delta_x[4]
.sym 35741 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35744 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35745 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 35748 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35750 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 35751 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35762 event_valid_SB_DFFSR_Q_D[2]
.sym 35764 pending_gesture_SB_DFFESR_Q_E[0]
.sym 35766 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35768 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 35769 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35770 last_gesture_SB_DFFESR_Q_E[1]
.sym 35772 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 35773 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35774 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 35776 u_accel.u_motion_computer.abs_diff_x[0]
.sym 35777 tx_busy
.sym 35782 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 35786 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 35792 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35797 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 35798 pending_gesture_SB_DFFESR_Q_E[0]
.sym 35799 last_gesture_SB_DFFESR_Q_E[1]
.sym 35802 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 35809 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35816 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 35822 u_accel.u_motion_computer.abs_diff_x[0]
.sym 35829 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35832 event_valid_SB_DFFSR_Q_D[2]
.sym 35833 tx_busy
.sym 35834 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 35835 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35839 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35840 u_accel.delta_x[10]
.sym 35841 u_accel.abs_delta_x[7]
.sym 35842 u_accel.delta_x[8]
.sym 35843 u_accel.delta_x[13]
.sym 35844 u_accel.abs_delta_x[6]
.sym 35845 u_accel.abs_delta_x[4]
.sym 35846 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 35863 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 35866 u_accel.abs_delta_x[6]
.sym 35868 u_accel.abs_delta_x[4]
.sym 35869 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 35870 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 35871 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35872 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35873 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 35874 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 35880 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35881 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35882 u_accel.u_motion_computer.diff_x[1]
.sym 35884 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35886 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35890 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35891 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35893 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35894 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35912 $nextpnr_ICESTORM_LC_21$O
.sym 35915 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35918 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35921 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35922 u_accel.u_motion_computer.diff_x[1]
.sym 35924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35927 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35928 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35930 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35933 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35934 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35936 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35938 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35940 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35942 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35944 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35946 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35948 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35951 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35952 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35954 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35956 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35958 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35962 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35963 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35964 u_accel.abs_delta_x[13]
.sym 35966 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35967 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35968 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35969 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35971 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 35975 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 35981 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35982 soft_rst_SB_LUT4_I2_O[0]
.sym 35985 u_accel.abs_delta_x[7]
.sym 35986 u_accel.abs_delta_x[7]
.sym 35991 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35992 u_accel.abs_delta_x[6]
.sym 35994 u_accel.abs_delta_x[4]
.sym 35995 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35996 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35997 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 35998 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36016 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36020 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36023 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36024 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36027 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36030 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36033 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36034 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36035 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36038 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36039 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36041 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36044 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36045 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36047 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36050 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36051 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36053 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36056 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36057 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36059 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36061 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36063 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36065 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36068 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36069 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36071 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36074 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36075 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36077 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36079 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36081 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36085 u_accel.delta_x[11]
.sym 36086 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 36087 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 36088 u_accel.delta_x[9]
.sym 36089 u_accel.delta_x[12]
.sym 36090 u_accel.delta_x[6]
.sym 36091 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 36092 u_accel.delta_x[15]
.sym 36098 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 36108 u_accel.abs_delta_x[13]
.sym 36109 u_accel.abs_delta_x[13]
.sym 36114 u_accel.abs_delta_x[7]
.sym 36119 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36120 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 36121 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36126 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36128 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36129 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 36130 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36132 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 36133 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 36134 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36135 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 36136 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 36138 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 36139 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36140 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36141 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36145 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36155 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36158 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 36161 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36162 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36166 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36168 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 36171 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36172 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 36173 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36177 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36178 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36180 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 36183 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36185 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36186 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 36189 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 36190 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36191 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36195 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36196 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 36197 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36202 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36203 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36204 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 36205 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36207 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36211 u_accel.delta_x[14]
.sym 36224 u_accel.abs_delta_x[17]
.sym 36226 tx_busy
.sym 36235 u_accel.abs_delta_x[9]
.sym 36239 u_accel.abs_delta_x[10]
.sym 36240 u_accel.abs_delta_x[4]
.sym 36250 u_accel.abs_delta_x[3]
.sym 36253 u_accel.abs_delta_x[5]
.sym 36258 u_accel.abs_delta_x[7]
.sym 36260 u_accel.abs_delta_x[9]
.sym 36262 u_accel.abs_delta_x[10]
.sym 36264 u_accel.abs_delta_x[6]
.sym 36266 u_accel.abs_delta_x[4]
.sym 36268 $PACKER_VCC_NET
.sym 36272 u_accel.abs_delta_x[8]
.sym 36276 $PACKER_VCC_NET
.sym 36281 $nextpnr_ICESTORM_LC_12$O
.sym 36283 u_accel.abs_delta_x[3]
.sym 36287 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36289 $PACKER_VCC_NET
.sym 36290 u_accel.abs_delta_x[4]
.sym 36293 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36295 $PACKER_VCC_NET
.sym 36296 u_accel.abs_delta_x[5]
.sym 36299 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36301 u_accel.abs_delta_x[6]
.sym 36302 $PACKER_VCC_NET
.sym 36305 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36307 $PACKER_VCC_NET
.sym 36308 u_accel.abs_delta_x[7]
.sym 36311 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36313 $PACKER_VCC_NET
.sym 36314 u_accel.abs_delta_x[8]
.sym 36317 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36319 $PACKER_VCC_NET
.sym 36320 u_accel.abs_delta_x[9]
.sym 36323 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36325 u_accel.abs_delta_x[10]
.sym 36326 $PACKER_VCC_NET
.sym 36333 gesture_confidence[1]
.sym 36334 gesture_confidence[3]
.sym 36335 gesture_confidence[0]
.sym 36336 gesture_confidence[2]
.sym 36355 gesture_valid
.sym 36356 u_accel.abs_delta_x[4]
.sym 36357 u_accel.abs_delta_y[5]
.sym 36359 u_accel.abs_delta_y[6]
.sym 36360 u_accel.abs_delta_y[4]
.sym 36366 u_accel.abs_delta_x[6]
.sym 36367 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36374 u_accel.abs_delta_x[17]
.sym 36375 u_accel.abs_delta_x[16]
.sym 36376 u_accel.abs_delta_x[15]
.sym 36379 $PACKER_VCC_NET
.sym 36380 u_accel.abs_delta_x[11]
.sym 36381 u_accel.abs_delta_x[13]
.sym 36384 u_accel.abs_delta_x[12]
.sym 36386 u_accel.abs_delta_x[14]
.sym 36387 $PACKER_VCC_NET
.sym 36398 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 36404 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36406 u_accel.abs_delta_x[11]
.sym 36407 $PACKER_VCC_NET
.sym 36410 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36412 $PACKER_VCC_NET
.sym 36413 u_accel.abs_delta_x[12]
.sym 36416 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36418 $PACKER_VCC_NET
.sym 36419 u_accel.abs_delta_x[13]
.sym 36422 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36424 $PACKER_VCC_NET
.sym 36425 u_accel.abs_delta_x[14]
.sym 36428 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36430 $PACKER_VCC_NET
.sym 36431 u_accel.abs_delta_x[15]
.sym 36434 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36436 $PACKER_VCC_NET
.sym 36437 u_accel.abs_delta_x[16]
.sym 36440 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 36442 $PACKER_VCC_NET
.sym 36443 u_accel.abs_delta_x[17]
.sym 36447 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 36450 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 36456 gesture[1]
.sym 36457 u_accel.u_gesture_classifier.pass_SB_LUT4_I0_O
.sym 36460 gesture[0]
.sym 36471 u_accel.abs_delta_x[5]
.sym 36481 u_accel.class_valid
.sym 36482 u_accel.class_gesture[0]
.sym 36483 gesture_valid
.sym 36486 u_accel.abs_delta_x[7]
.sym 36496 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 36498 u_accel.abs_delta_x[14]
.sym 36499 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 36502 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 36503 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 36504 u_accel.abs_delta_x[12]
.sym 36505 u_accel.abs_delta_x[9]
.sym 36506 u_accel.abs_delta_x[13]
.sym 36510 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 36512 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 36513 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 36515 u_accel.abs_delta_y[14]
.sym 36516 u_accel.abs_delta_x[4]
.sym 36518 u_accel.abs_delta_y[9]
.sym 36519 u_accel.abs_delta_y[6]
.sym 36520 u_accel.abs_delta_y[4]
.sym 36523 u_accel.abs_delta_y[13]
.sym 36524 u_accel.abs_delta_y[12]
.sym 36526 u_accel.abs_delta_x[6]
.sym 36528 u_accel.abs_delta_y[4]
.sym 36529 u_accel.abs_delta_x[4]
.sym 36534 u_accel.abs_delta_x[14]
.sym 36535 u_accel.abs_delta_y[14]
.sym 36536 u_accel.abs_delta_y[6]
.sym 36537 u_accel.abs_delta_x[6]
.sym 36540 u_accel.abs_delta_y[12]
.sym 36541 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 36542 u_accel.abs_delta_x[12]
.sym 36546 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 36549 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 36552 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 36553 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 36558 u_accel.abs_delta_y[13]
.sym 36560 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 36561 u_accel.abs_delta_x[13]
.sym 36566 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 36570 u_accel.abs_delta_x[9]
.sym 36572 u_accel.abs_delta_y[9]
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 36578 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 36579 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 36580 u_accel.u_output_register.last_gesture[1]
.sym 36582 u_accel.u_output_register.last_gesture[0]
.sym 36583 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 36595 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 36601 gesture[1]
.sym 36602 u_accel.class_gesture[1]
.sym 36608 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 36609 gesture_valid
.sym 36618 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 36620 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 36621 u_accel.abs_delta_x[16]
.sym 36622 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 36623 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 36630 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 36631 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 36638 $PACKER_VCC_NET
.sym 36639 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 36640 u_accel.abs_delta_y[16]
.sym 36646 u_accel.abs_delta_x[7]
.sym 36648 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 36649 u_accel.abs_delta_y[7]
.sym 36651 $PACKER_VCC_NET
.sym 36663 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 36664 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 36665 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 36666 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 36681 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 36682 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 36683 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 36687 u_accel.abs_delta_y[7]
.sym 36688 u_accel.abs_delta_x[7]
.sym 36689 u_accel.abs_delta_y[16]
.sym 36690 u_accel.abs_delta_x[16]
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 36701 u_accel.class_valid
.sym 36702 u_accel.accum_valid
.sym 36705 u_accel.u_motion_computer.stage1_valid
.sym 36706 u_accel.motion_valid
.sym 36712 gesture_valid
.sym 36743 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 36744 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 36755 event_valid_SB_DFFSR_Q_D[2]
.sym 36756 u_accel.delta_x[17]
.sym 36760 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 36763 u_accel.motion_valid
.sym 36764 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 36768 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 36771 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 36772 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 36780 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 36781 u_accel.motion_valid
.sym 36782 event_valid_SB_DFFSR_Q_D[2]
.sym 36786 u_accel.delta_x[17]
.sym 36787 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 36788 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 36789 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 36804 event_valid_SB_DFFSR_Q_D[2]
.sym 36805 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 36806 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 36807 u_accel.motion_valid
.sym 36813 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 36820 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36825 last_gesture[0]
.sym 36828 last_gesture[1]
.sym 36837 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 36846 u_accel.accum_valid
.sym 36847 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 36852 gesture_valid
.sym 36867 event_valid_SB_DFFSR_Q_D[2]
.sym 36881 gesture_valid
.sym 36898 event_valid_SB_DFFSR_Q_D[2]
.sym 36900 gesture_valid
.sym 36946 last_gesture_valid
.sym 36947 last_gesture_valid_SB_DFFESR_Q_E
.sym 36952 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 36966 last_gesture_SB_DFFESR_Q_E[1]
.sym 36976 gesture_valid
.sym 37070 dir_led_cnt[15]
.sym 37071 dir_led_cnt[16]
.sym 37072 dir_led_cnt[17]
.sym 37073 dir_led_cnt[18]
.sym 37074 dir_led_cnt[19]
.sym 37076 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37090 last_gesture_valid_SB_DFFESR_Q_E
.sym 37737 event_valid_SB_DFFSR_Q_D[2]
.sym 38466 event_valid_SB_DFFSR_Q_D[2]
.sym 38473 u_rx.rx_data_SB_DFFESR_Q_E
.sym 38475 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38564 por_cnt[1]
.sym 38565 por_cnt[2]
.sym 38566 por_cnt[3]
.sym 38567 por_cnt[4]
.sym 38569 por_cnt[0]
.sym 38570 rst_por_SB_LUT4_O_I3[2]
.sym 38596 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38604 u_rx.state[3]
.sym 38615 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38624 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 38626 event_valid_SB_DFFSR_Q_D[2]
.sym 38632 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38658 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38661 u_rx.state[3]
.sym 38662 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38663 event_valid_SB_DFFSR_Q_D[2]
.sym 38684 clk$SB_IO_IN_$glb_clk
.sym 38685 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 38686 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 38687 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 38688 u_rx.rx_data[7]
.sym 38689 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 38690 u_rx.rx_data_SB_DFFESR_Q_E
.sym 38691 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38692 rst_por
.sym 38693 u_rx.data_SB_DFFESR_Q_E
.sym 38701 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38708 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 38714 $PACKER_VCC_NET
.sym 38717 u_rx.data_SB_DFFESR_Q_E
.sym 38734 u_rx.rx_data[5]
.sym 38735 rx_data[6]
.sym 38736 rx_data[4]
.sym 38738 u_rx.data_SB_DFFESR_Q_E
.sym 38740 u_rx.rx_data[4]
.sym 38747 u_rx.rx_data[6]
.sym 38753 u_rx.rx_data[7]
.sym 38754 rx_data[7]
.sym 38755 rx_data[5]
.sym 38760 u_rx.rx_data[6]
.sym 38769 u_rx.rx_data[4]
.sym 38772 rx_data[7]
.sym 38773 rx_data[6]
.sym 38774 rx_data[4]
.sym 38775 rx_data[5]
.sym 38780 u_rx.rx_data[7]
.sym 38785 u_rx.rx_data[5]
.sym 38806 u_rx.data_SB_DFFESR_Q_E
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38808 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 38810 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38811 u_rx.bit_idx[2]
.sym 38812 u_rx.bit_idx[1]
.sym 38813 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 38814 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 38815 u_rx.bit_idx[0]
.sym 38816 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38821 u_rx.state[3]
.sym 38825 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38830 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38833 u_rx.rx_data[6]
.sym 38837 u_rx.rx_data_SB_DFFESR_Q_E
.sym 38838 rx_data[1]
.sym 38840 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38841 rst_por
.sym 38844 u_rx.rx_data_SB_DFFESR_Q_E
.sym 38850 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 38855 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 38857 u_rx.rx_data[5]
.sym 38861 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 38863 u_rx.rx_data[4]
.sym 38864 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38867 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38868 u_rx.rx_data_SB_DFFESR_Q_E
.sym 38870 u_rx.rx_data[0]
.sym 38872 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 38874 $PACKER_VCC_NET
.sym 38875 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38877 u_rx.bit_idx[1]
.sym 38880 u_rx.bit_idx[0]
.sym 38881 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38882 $nextpnr_ICESTORM_LC_10$O
.sym 38884 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 38888 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 38890 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38892 u_rx.bit_idx[1]
.sym 38894 $nextpnr_ICESTORM_LC_11$I3
.sym 38897 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38898 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 38900 $nextpnr_ICESTORM_LC_11$COUT
.sym 38903 $PACKER_VCC_NET
.sym 38904 $nextpnr_ICESTORM_LC_11$I3
.sym 38907 u_rx.rx_data[0]
.sym 38908 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38910 $nextpnr_ICESTORM_LC_11$COUT
.sym 38913 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38914 u_rx.rx_data[4]
.sym 38916 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 38920 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38921 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 38922 u_rx.bit_idx[0]
.sym 38925 u_rx.rx_data[5]
.sym 38926 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 38927 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 38929 u_rx.rx_data_SB_DFFESR_Q_E
.sym 38930 clk$SB_IO_IN_$glb_clk
.sym 38931 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 38932 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 38933 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 38934 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 38935 u_rx.rx_data[1]
.sym 38937 u_rx.rx_data[3]
.sym 38938 u_rx.rx_data[6]
.sym 38939 u_rx.rx_data[2]
.sym 38942 u_accel.abs_delta_x[6]
.sym 38957 event_valid_SB_DFFSR_Q_D[2]
.sym 38959 u_rx.rx_data_SB_DFFESR_Q_E
.sym 38963 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38975 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 38977 u_rx.rx_data[0]
.sym 38979 u_rx.bit_idx[0]
.sym 38982 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38985 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38987 u_rx.bit_idx[0]
.sym 38995 rx_data[3]
.sym 39000 u_rx.data_SB_DFFESR_Q_E
.sym 39002 rx_data[2]
.sym 39006 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 39007 u_rx.bit_idx[0]
.sym 39008 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 39025 u_rx.rx_data[0]
.sym 39039 u_rx.bit_idx[0]
.sym 39049 rx_data[2]
.sym 39050 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39051 rx_data[3]
.sym 39052 u_rx.data_SB_DFFESR_Q_E
.sym 39053 clk$SB_IO_IN_$glb_clk
.sym 39054 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39057 rx_data[1]
.sym 39060 rx_data[2]
.sym 39061 rx_data[3]
.sym 39081 soft_rst_SB_LUT4_I2_O[0]
.sym 39082 rx_data[0]
.sym 39083 event_valid_SB_DFFSR_Q_D[2]
.sym 39084 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39089 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39107 soft_rst_SB_LUT4_I2_O[0]
.sym 39109 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 39110 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 39114 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 39120 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 39147 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 39148 soft_rst_SB_LUT4_I2_O[0]
.sym 39150 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 39165 soft_rst_SB_LUT4_I2_O[0]
.sym 39167 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 39168 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 39175 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39177 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39178 event_valid_SB_DFFSR_Q_D[2]
.sym 39180 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 39181 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 39182 soft_rst_SB_DFFSR_Q_R
.sym 39184 soft_rst
.sym 39201 rx_data[1]
.sym 39204 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39210 rx_data[3]
.sym 39211 event_valid_SB_DFFSR_Q_D[2]
.sym 39222 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 39226 u_accel.early_sum_x[5]
.sym 39228 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 39230 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39232 u_accel.early_sum_x[2]
.sym 39233 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 39246 u_accel.early_sum_x[7]
.sym 39252 u_accel.early_sum_x[2]
.sym 39259 u_accel.early_sum_x[7]
.sym 39272 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 39277 u_accel.early_sum_x[5]
.sym 39285 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 39296 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 39298 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39300 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39308 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39320 event_valid_SB_DFFSR_Q_D[2]
.sym 39328 u_accel.u_motion_computer.stage1_valid
.sym 39344 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39345 u_accel.early_sum_x[8]
.sym 39349 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 39350 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 39351 u_accel.early_sum_x[15]
.sym 39355 u_accel.early_sum_x[11]
.sym 39359 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 39360 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 39365 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 39375 u_accel.early_sum_x[15]
.sym 39381 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 39390 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 39395 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 39401 u_accel.early_sum_x[11]
.sym 39408 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 39414 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 39417 u_accel.early_sum_x[8]
.sym 39421 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39423 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39438 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39446 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 39448 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39450 u_accel.u_motion_computer.diff_x[1]
.sym 39455 pending_gesture_SB_DFFESR_Q_E[1]
.sym 39474 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 39475 u_accel.early_sum_x[16]
.sym 39498 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 39535 u_accel.early_sum_x[16]
.sym 39544 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39546 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39549 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 39553 u_accel.compressed_valid
.sym 39573 soft_rst_SB_LUT4_I2_O[0]
.sym 39576 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39579 accel_temporal_phase
.sym 39588 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 39589 u_accel.u_motion_computer.abs_diff_x[0]
.sym 39590 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 39594 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 39595 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 39596 u_accel.delta_x[4]
.sym 39597 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 39598 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 39600 u_accel.delta_x[3]
.sym 39602 u_accel.delta_x[0]
.sym 39603 u_accel.delta_x[2]
.sym 39604 u_accel.delta_x[1]
.sym 39606 u_accel.delta_x[5]
.sym 39610 u_accel.u_motion_computer.diff_x[1]
.sym 39623 u_accel.u_motion_computer.diff_x[1]
.sym 39627 u_accel.delta_x[3]
.sym 39628 u_accel.delta_x[5]
.sym 39629 u_accel.delta_x[4]
.sym 39630 u_accel.delta_x[2]
.sym 39635 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 39639 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 39645 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 39651 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 39652 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 39653 u_accel.delta_x[0]
.sym 39654 u_accel.delta_x[1]
.sym 39658 u_accel.u_motion_computer.abs_diff_x[0]
.sym 39664 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 39667 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39669 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39675 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 39677 soft_rst_SB_LUT4_I2_O[0]
.sym 39689 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 39694 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 39697 gesture_valid
.sym 39701 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39702 u_accel.compressed_valid
.sym 39704 event_valid_SB_DFFSR_Q_D[2]
.sym 39712 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 39714 u_accel.delta_x[7]
.sym 39715 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 39716 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 39717 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 39718 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 39720 u_accel.delta_x[10]
.sym 39721 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 39722 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 39723 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 39724 event_valid_SB_DFFSR_Q_D[2]
.sym 39725 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 39726 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 39730 u_accel.delta_x[8]
.sym 39731 u_accel.delta_x[13]
.sym 39734 soft_rst_SB_LUT4_I2_O[0]
.sym 39744 event_valid_SB_DFFSR_Q_D[2]
.sym 39745 soft_rst_SB_LUT4_I2_O[0]
.sym 39751 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 39756 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 39758 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 39759 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 39764 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 39771 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 39774 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 39775 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 39777 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 39780 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 39781 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 39783 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 39786 u_accel.delta_x[8]
.sym 39787 u_accel.delta_x[13]
.sym 39788 u_accel.delta_x[7]
.sym 39789 u_accel.delta_x[10]
.sym 39790 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39792 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39793 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 39794 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 39795 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 39796 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 39797 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 39798 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 39799 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 39800 pending_gesture_SB_DFFESR_Q_E[2]
.sym 39805 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39809 pending_gesture_SB_DFFESR_Q_E[0]
.sym 39811 u_accel.abs_delta_x[7]
.sym 39818 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 39820 u_accel.u_motion_computer.stage1_valid
.sym 39824 pending_gesture_SB_DFFESR_Q_E[0]
.sym 39827 soft_rst_SB_LUT4_I2_O[0]
.sym 39837 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 39838 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 39841 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 39843 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 39845 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 39846 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 39847 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 39848 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 39868 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 39873 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 39879 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 39880 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 39881 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 39894 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 39898 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 39905 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 39911 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 39913 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39929 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 39937 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 39950 gesture_confidence[2]
.sym 39958 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 39962 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 39964 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 39966 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 39968 u_accel.delta_x[14]
.sym 39969 u_accel.delta_x[12]
.sym 39971 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 39972 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 39973 u_accel.delta_x[11]
.sym 39975 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 39976 u_accel.delta_x[9]
.sym 39977 u_accel.delta_x[16]
.sym 39980 u_accel.delta_x[15]
.sym 39986 u_accel.delta_x[6]
.sym 39987 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 39990 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 39996 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 39997 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 39998 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 40002 u_accel.delta_x[6]
.sym 40003 u_accel.delta_x[12]
.sym 40004 u_accel.delta_x[11]
.sym 40005 u_accel.delta_x[9]
.sym 40008 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 40015 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40022 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 40026 u_accel.delta_x[14]
.sym 40027 u_accel.delta_x[15]
.sym 40028 u_accel.delta_x[16]
.sym 40033 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 40036 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40039 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 40041 pending_confidence[0]
.sym 40042 pending_confidence[3]
.sym 40043 pending_gesture[1]
.sym 40044 pending_confidence[2]
.sym 40045 pending_gesture[0]
.sym 40046 pending_confidence[1]
.sym 40064 debug_event_count[0]
.sym 40067 gesture[1]
.sym 40094 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40131 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40159 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40173 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 40179 pending_confidence[1]
.sym 40182 tx_data_SB_DFFESR_Q_E
.sym 40187 gesture[0]
.sym 40188 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 40189 gesture_valid
.sym 40196 event_valid_SB_DFFSR_Q_D[2]
.sym 40207 u_accel.abs_delta_x[4]
.sym 40212 u_accel.abs_delta_y[7]
.sym 40214 u_accel.u_gesture_classifier.pass_SB_LUT4_I0_O
.sym 40215 u_accel.abs_delta_x[7]
.sym 40217 u_accel.abs_delta_x[5]
.sym 40221 u_accel.abs_delta_x[6]
.sym 40222 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40223 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 40224 u_accel.abs_delta_y[6]
.sym 40230 u_accel.abs_delta_y[5]
.sym 40231 u_accel.abs_delta_y[4]
.sym 40248 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 40249 u_accel.abs_delta_x[5]
.sym 40250 u_accel.abs_delta_y[5]
.sym 40251 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40254 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40255 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 40256 u_accel.abs_delta_x[7]
.sym 40257 u_accel.abs_delta_y[7]
.sym 40260 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 40261 u_accel.abs_delta_y[4]
.sym 40262 u_accel.abs_delta_x[4]
.sym 40263 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40266 u_accel.abs_delta_y[6]
.sym 40267 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 40268 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40269 u_accel.abs_delta_x[6]
.sym 40282 u_accel.u_gesture_classifier.pass_SB_LUT4_I0_O
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40286 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 40298 u_accel.abs_delta_y[7]
.sym 40315 soft_rst_SB_LUT4_I2_O[0]
.sym 40319 u_accel.u_motion_computer.stage1_valid
.sym 40328 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 40332 u_accel.class_pass
.sym 40347 u_accel.class_gesture[1]
.sym 40352 u_accel.class_valid
.sym 40353 u_accel.u_gesture_classifier.pass_SB_LUT4_I0_O
.sym 40355 u_accel.class_gesture[0]
.sym 40356 event_valid_SB_DFFSR_Q_D[2]
.sym 40372 u_accel.class_gesture[1]
.sym 40377 event_valid_SB_DFFSR_Q_D[2]
.sym 40378 u_accel.class_pass
.sym 40379 u_accel.class_valid
.sym 40380 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 40397 u_accel.class_gesture[0]
.sym 40405 u_accel.u_gesture_classifier.pass_SB_LUT4_I0_O
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40410 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 40412 u_tx.clk_cnt[0]
.sym 40413 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 40414 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40415 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40441 gesture[0]
.sym 40442 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 40450 u_accel.class_valid
.sym 40451 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 40460 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 40462 u_accel.u_output_register.last_gesture[0]
.sym 40468 event_valid_SB_DFFSR_Q_D[2]
.sym 40471 u_accel.class_pass
.sym 40475 u_accel.class_gesture[0]
.sym 40476 u_accel.u_output_register.last_gesture[1]
.sym 40479 u_accel.class_gesture[1]
.sym 40488 event_valid_SB_DFFSR_Q_D[2]
.sym 40489 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 40490 u_accel.class_valid
.sym 40491 u_accel.class_pass
.sym 40494 u_accel.u_output_register.last_gesture[0]
.sym 40495 u_accel.class_gesture[0]
.sym 40496 u_accel.u_output_register.last_gesture[1]
.sym 40497 u_accel.class_gesture[1]
.sym 40500 u_accel.class_gesture[1]
.sym 40514 u_accel.class_gesture[0]
.sym 40518 u_accel.class_pass
.sym 40519 u_accel.class_valid
.sym 40520 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 40521 event_valid_SB_DFFSR_Q_D[2]
.sym 40528 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40532 u_tx.clk_cnt[1]
.sym 40533 u_tx.clk_cnt[2]
.sym 40534 u_tx.clk_cnt[3]
.sym 40535 u_tx.clk_cnt[4]
.sym 40536 u_tx.clk_cnt[5]
.sym 40537 u_tx.clk_cnt[6]
.sym 40538 u_tx.clk_cnt[7]
.sym 40587 soft_rst_SB_LUT4_I2_O[0]
.sym 40598 u_accel.accum_valid
.sym 40601 u_accel.u_motion_computer.stage1_valid
.sym 40602 u_accel.motion_valid
.sym 40611 u_accel.motion_valid
.sym 40617 soft_rst_SB_LUT4_I2_O[0]
.sym 40637 u_accel.accum_valid
.sym 40643 u_accel.u_motion_computer.stage1_valid
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40655 dir_led_cnt[1]
.sym 40656 dir_led_cnt[2]
.sym 40657 dir_led_cnt[3]
.sym 40658 dir_led_cnt[4]
.sym 40659 dir_led_cnt[5]
.sym 40660 dir_led_cnt[6]
.sym 40661 dir_led_cnt[7]
.sym 40680 last_gesture[1]
.sym 40683 $PACKER_VCC_NET
.sym 40686 $PACKER_VCC_NET
.sym 40687 gesture_valid
.sym 40689 dir_led_cnt[0]
.sym 40696 gesture[1]
.sym 40706 last_gesture_SB_DFFESR_Q_E[1]
.sym 40711 gesture[0]
.sym 40742 gesture[0]
.sym 40760 gesture[1]
.sym 40774 last_gesture_SB_DFFESR_Q_E[1]
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40777 dir_led_cnt[8]
.sym 40778 dir_led_cnt[9]
.sym 40779 dir_led_cnt[10]
.sym 40780 dir_led_cnt[11]
.sym 40781 dir_led_cnt[12]
.sym 40782 dir_led_cnt[13]
.sym 40783 dir_led_cnt[14]
.sym 40784 dir_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40795 last_gesture[0]
.sym 40800 gesture_valid
.sym 40820 last_gesture_valid_SB_DFFESR_Q_E
.sym 40827 gesture_valid
.sym 40834 last_gesture_SB_DFFESR_Q_E[1]
.sym 40838 last_gesture_SB_DFFESR_Q_E[0]
.sym 40853 gesture_valid
.sym 40858 last_gesture_SB_DFFESR_Q_E[0]
.sym 40860 last_gesture_SB_DFFESR_Q_E[1]
.sym 40887 last_gesture_SB_DFFESR_Q_E[1]
.sym 40889 last_gesture_SB_DFFESR_Q_E[0]
.sym 40897 last_gesture_valid_SB_DFFESR_Q_E
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40899 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40900 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[2]
.sym 40902 last_gesture_valid_SB_LUT4_I2_O[1]
.sym 40903 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[3]
.sym 40904 last_gesture_SB_DFFESR_Q_E[0]
.sym 40905 dir_led_cnt[0]
.sym 40907 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 40933 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 40943 gesture_valid
.sym 40944 dir_led_cnt[17]
.sym 40948 dir_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40950 dir_led_cnt[15]
.sym 40951 gesture_valid
.sym 40954 dir_led_cnt[19]
.sym 40956 dir_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40958 $PACKER_VCC_NET
.sym 40959 dir_led_cnt[16]
.sym 40961 $PACKER_VCC_NET
.sym 40962 dir_led_cnt[19]
.sym 40968 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 40969 dir_led_cnt[18]
.sym 40973 $nextpnr_ICESTORM_LC_37$O
.sym 40975 dir_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40979 dir_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 40980 gesture_valid
.sym 40981 dir_led_cnt[15]
.sym 40982 $PACKER_VCC_NET
.sym 40983 dir_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40985 dir_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 40986 gesture_valid
.sym 40987 $PACKER_VCC_NET
.sym 40988 dir_led_cnt[16]
.sym 40989 dir_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 40991 dir_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 40992 gesture_valid
.sym 40993 $PACKER_VCC_NET
.sym 40994 dir_led_cnt[17]
.sym 40995 dir_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 40997 dir_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 40998 gesture_valid
.sym 40999 dir_led_cnt[18]
.sym 41000 $PACKER_VCC_NET
.sym 41001 dir_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 41004 dir_led_cnt[19]
.sym 41005 gesture_valid
.sym 41006 $PACKER_VCC_NET
.sym 41007 dir_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 41016 dir_led_cnt[18]
.sym 41017 dir_led_cnt[16]
.sym 41018 dir_led_cnt[17]
.sym 41019 dir_led_cnt[19]
.sym 41020 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41022 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 41035 led_left_SB_LUT4_O_I3[1]
.sym 41039 led_up_SB_LUT4_O_I3[1]
.sym 41044 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 41403 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 41667 event_valid_SB_DFFSR_Q_D[2]
.sym 41685 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 41913 rst_por
.sym 42181 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 42394 u_rx.state[0]
.sym 42419 event_valid_SB_DFFSR_Q_D[2]
.sym 42424 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42437 rst_por
.sym 42441 por_cnt[0]
.sym 42444 por_cnt[1]
.sym 42447 por_cnt[4]
.sym 42453 por_cnt[2]
.sym 42454 por_cnt[3]
.sym 42467 $nextpnr_ICESTORM_LC_22$O
.sym 42470 por_cnt[0]
.sym 42473 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 42475 por_cnt[1]
.sym 42477 por_cnt[0]
.sym 42479 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 42482 por_cnt[2]
.sym 42483 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 42485 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42488 por_cnt[3]
.sym 42489 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 42493 por_cnt[4]
.sym 42495 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42506 por_cnt[0]
.sym 42510 por_cnt[4]
.sym 42511 por_cnt[2]
.sym 42512 por_cnt[3]
.sym 42514 rst_por
.sym 42515 clk$SB_IO_IN_$glb_clk
.sym 42517 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42518 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42519 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 42521 u_rx.state[3]
.sym 42522 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 42523 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42524 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 42533 rst_por
.sym 42537 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 42545 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42558 event_valid_SB_DFFSR_Q_D[2]
.sym 42559 por_cnt[1]
.sym 42560 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42562 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42563 event_valid_SB_DFFSR_Q_D[2]
.sym 42565 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 42566 u_rx.state[0]
.sym 42568 u_rx.rx_data[7]
.sym 42571 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42572 por_cnt[0]
.sym 42573 rst_por_SB_LUT4_O_I3[2]
.sym 42574 event_valid_SB_DFFSR_Q_D[2]
.sym 42575 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 42578 u_rx.state[3]
.sym 42580 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42583 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42586 u_rx.state[3]
.sym 42588 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42591 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42592 event_valid_SB_DFFSR_Q_D[2]
.sym 42593 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42594 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42597 u_rx.state[0]
.sym 42598 u_rx.state[3]
.sym 42600 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42603 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42605 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42606 u_rx.rx_data[7]
.sym 42609 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42610 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42611 event_valid_SB_DFFSR_Q_D[2]
.sym 42612 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42615 event_valid_SB_DFFSR_Q_D[2]
.sym 42616 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42617 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42618 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 42621 u_rx.state[0]
.sym 42622 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42623 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42624 event_valid_SB_DFFSR_Q_D[2]
.sym 42627 rst_por_SB_LUT4_O_I3[2]
.sym 42628 por_cnt[1]
.sym 42630 por_cnt[0]
.sym 42633 u_rx.state[3]
.sym 42634 event_valid_SB_DFFSR_Q_D[2]
.sym 42635 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 42636 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42637 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42639 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 42640 u_rx.clk_cnt[5]
.sym 42641 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42642 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 42643 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42644 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 42645 u_rx.clk_cnt[4]
.sym 42646 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42647 u_rx.clk_cnt[2]
.sym 42652 event_valid_SB_DFFSR_Q_D[2]
.sym 42656 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42659 event_valid_SB_DFFSR_Q_D[2]
.sym 42662 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42666 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 42669 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42673 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 42674 rx_data[2]
.sym 42675 u_rx.data_SB_DFFESR_Q_E
.sym 42684 u_rx.bit_idx[1]
.sym 42694 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42695 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42699 u_rx.bit_idx[2]
.sym 42703 u_rx.bit_idx[0]
.sym 42706 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42708 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 42711 u_rx.bit_idx[0]
.sym 42713 $nextpnr_ICESTORM_LC_16$O
.sym 42715 u_rx.bit_idx[0]
.sym 42719 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 42722 u_rx.bit_idx[1]
.sym 42723 u_rx.bit_idx[0]
.sym 42726 u_rx.bit_idx[2]
.sym 42727 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42729 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 42732 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42735 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42738 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42740 u_rx.bit_idx[2]
.sym 42744 u_rx.bit_idx[0]
.sym 42746 u_rx.bit_idx[1]
.sym 42750 u_rx.bit_idx[0]
.sym 42751 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42759 u_rx.bit_idx[2]
.sym 42760 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 42776 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 42787 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 42805 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42807 u_rx.rx_data[1]
.sym 42810 u_rx.bit_idx[0]
.sym 42814 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42815 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 42817 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42818 u_rx.bit_idx[0]
.sym 42819 u_rx.rx_data[2]
.sym 42821 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 42822 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42826 u_rx.rx_data[6]
.sym 42828 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 42830 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42833 u_rx.rx_data[3]
.sym 42838 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42839 u_rx.bit_idx[0]
.sym 42840 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42843 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42845 u_rx.bit_idx[0]
.sym 42849 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 42850 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42852 u_rx.bit_idx[0]
.sym 42855 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 42856 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 42857 u_rx.rx_data[1]
.sym 42867 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42868 u_rx.rx_data[3]
.sym 42869 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42870 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42873 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 42874 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42875 u_rx.rx_data[6]
.sym 42876 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 42879 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 42880 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 42881 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42882 u_rx.rx_data[2]
.sym 42883 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 42892 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 42912 rx_data[2]
.sym 42914 rx_data[3]
.sym 42915 event_valid_SB_DFFSR_Q_D[2]
.sym 42930 u_rx.rx_data[1]
.sym 42940 u_rx.rx_data[3]
.sym 42942 u_rx.rx_data[2]
.sym 42945 u_rx.data_SB_DFFESR_Q_E
.sym 42975 u_rx.rx_data[1]
.sym 42991 u_rx.rx_data[2]
.sym 42996 u_rx.rx_data[3]
.sym 43006 u_rx.data_SB_DFFESR_Q_E
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43028 u_rx.rx_data_SB_DFFESR_Q_E
.sym 43030 u_accel.u_motion_computer.stage1_valid
.sym 43041 event_valid_SB_DFFSR_Q_D[2]
.sym 43052 rx_data[1]
.sym 43054 pending_gesture_SB_DFFESR_Q_E[1]
.sym 43055 rx_data[2]
.sym 43056 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43061 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 43064 rx_data[3]
.sym 43065 rx_data[0]
.sym 43070 soft_rst_SB_DFFSR_Q_R
.sym 43074 event_valid_SB_DFFSR_Q_D[2]
.sym 43078 rst_por
.sym 43080 soft_rst
.sym 43084 soft_rst
.sym 43086 rst_por
.sym 43095 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43097 rx_data[1]
.sym 43102 rx_data[1]
.sym 43104 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43108 event_valid_SB_DFFSR_Q_D[2]
.sym 43109 pending_gesture_SB_DFFESR_Q_E[1]
.sym 43119 rx_data[0]
.sym 43120 rx_data[2]
.sym 43121 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 43122 rx_data[3]
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 soft_rst_SB_DFFSR_Q_R
.sym 43132 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 43134 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 43137 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43139 accel_temporal_phase
.sym 43142 pending_gesture_SB_DFFESR_Q_E[2]
.sym 43144 event_valid_SB_DFFSR_Q_D[2]
.sym 43150 pending_gesture_SB_DFFESR_Q_E[1]
.sym 43160 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 43163 accel_temporal_phase
.sym 43175 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43183 rx_data[0]
.sym 43184 rx_data[2]
.sym 43185 rx_data[3]
.sym 43248 rx_data[3]
.sym 43249 rx_data[2]
.sym 43250 rx_data[0]
.sym 43251 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43256 u_accel.u_temporal_accumulator.timer[1]
.sym 43257 u_accel.u_temporal_accumulator.timer[2]
.sym 43258 u_accel.u_temporal_accumulator.timer[3]
.sym 43259 u_accel.u_temporal_accumulator.timer[4]
.sym 43260 u_accel.u_temporal_accumulator.timer[5]
.sym 43261 u_accel.u_temporal_accumulator.timer[6]
.sym 43262 u_accel.u_temporal_accumulator.timer[7]
.sym 43272 accel_temporal_phase
.sym 43277 rx_data[0]
.sym 43289 accel_temporal_phase
.sym 43402 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 43407 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 43408 event_valid_SB_DFFSR_Q_D[2]
.sym 43409 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 43419 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 43433 accel_temporal_phase
.sym 43435 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43449 u_accel.compressed_valid
.sym 43464 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43465 accel_temporal_phase
.sym 43467 u_accel.compressed_valid
.sym 43490 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43507 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 43508 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 43526 event_valid_SB_DFFSR_Q_D[2]
.sym 43531 soft_rst_SB_LUT4_I2_O[0]
.sym 43532 $PACKER_VCC_NET
.sym 43533 tx_busy
.sym 43548 pending_gesture_SB_DFFESR_Q_E[1]
.sym 43549 pending_gesture_SB_DFFESR_Q_E[0]
.sym 43555 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 43557 pending_gesture_SB_DFFESR_Q_E[2]
.sym 43561 accel_temporal_phase
.sym 43606 pending_gesture_SB_DFFESR_Q_E[1]
.sym 43607 pending_gesture_SB_DFFESR_Q_E[0]
.sym 43608 pending_gesture_SB_DFFESR_Q_E[2]
.sym 43617 accel_temporal_phase
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 43624 tx_state[8]
.sym 43625 tx_state[4]
.sym 43626 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 43627 tx_state[1]
.sym 43628 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 43629 tx_state[7]
.sym 43630 tx_state[5]
.sym 43631 tx_state[2]
.sym 43652 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43665 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 43667 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 43668 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43670 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 43672 pending_gesture_SB_DFFESR_Q_E[2]
.sym 43674 accel_temporal_phase
.sym 43677 u_accel.compressed_valid
.sym 43679 event_valid_SB_DFFSR_Q_D[2]
.sym 43680 gesture_valid
.sym 43681 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 43687 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43689 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43693 tx_busy
.sym 43695 pending_gesture_SB_DFFESR_Q_E[0]
.sym 43699 pending_gesture_SB_DFFESR_Q_E[0]
.sym 43700 gesture_valid
.sym 43704 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43706 u_accel.compressed_valid
.sym 43707 accel_temporal_phase
.sym 43711 tx_busy
.sym 43713 pending_gesture_SB_DFFESR_Q_E[2]
.sym 43716 event_valid_SB_DFFSR_Q_D[2]
.sym 43718 tx_busy
.sym 43723 tx_busy
.sym 43725 event_valid_SB_DFFSR_Q_D[2]
.sym 43728 u_accel.compressed_valid
.sym 43729 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 43730 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43734 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 43735 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 43736 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43737 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43741 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 43742 event_valid_SB_DFFSR_Q_D[2]
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43748 debug_event_count[1]
.sym 43749 debug_event_count[2]
.sym 43750 debug_event_count[3]
.sym 43751 debug_event_count[4]
.sym 43752 debug_event_count[5]
.sym 43753 debug_event_count[6]
.sym 43754 debug_event_count[7]
.sym 43759 debug_event_count[0]
.sym 43761 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 43775 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 43805 debug_event_count[1]
.sym 43806 debug_event_count[2]
.sym 43807 debug_event_count[3]
.sym 43809 debug_event_count[0]
.sym 43810 debug_event_count[6]
.sym 43816 debug_event_count[4]
.sym 43817 debug_event_count[5]
.sym 43819 debug_event_count[7]
.sym 43820 $nextpnr_ICESTORM_LC_0$O
.sym 43822 debug_event_count[0]
.sym 43826 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43829 debug_event_count[1]
.sym 43832 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43835 debug_event_count[2]
.sym 43838 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43841 debug_event_count[3]
.sym 43844 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43846 debug_event_count[4]
.sym 43850 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43852 debug_event_count[5]
.sym 43856 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 43859 debug_event_count[6]
.sym 43862 $nextpnr_ICESTORM_LC_1$I3
.sym 43864 debug_event_count[7]
.sym 43870 u_tx.tx_data[1]
.sym 43871 u_tx.tx_data[3]
.sym 43872 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 43873 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 43874 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 43875 u_tx.tx_data[7]
.sym 43876 u_tx.tx_data[4]
.sym 43877 u_tx.tx_data[5]
.sym 43891 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43900 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 43906 $nextpnr_ICESTORM_LC_1$I3
.sym 43917 gesture_confidence[2]
.sym 43929 pending_gesture_SB_DFFESR_Q_E[2]
.sym 43932 gesture[0]
.sym 43937 gesture_confidence[1]
.sym 43938 gesture_confidence[3]
.sym 43939 gesture_confidence[0]
.sym 43940 gesture[1]
.sym 43947 $nextpnr_ICESTORM_LC_1$I3
.sym 43959 gesture_confidence[0]
.sym 43965 gesture_confidence[3]
.sym 43968 gesture[1]
.sym 43975 gesture_confidence[2]
.sym 43983 gesture[0]
.sym 43988 gesture_confidence[1]
.sym 43990 pending_gesture_SB_DFFESR_Q_E[2]
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43993 u_tx.tx_data[2]
.sym 43994 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 43995 u_tx.tx_data_SB_DFFESR_Q_E
.sym 43996 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 43997 u_tx.tx_data[0]
.sym 43998 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 43999 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 44000 u_tx.tx_data[6]
.sym 44007 pending_confidence[2]
.sym 44013 pending_confidence[3]
.sym 44018 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44019 event_valid_SB_DFFSR_Q_D[2]
.sym 44024 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 44025 tx_busy
.sym 44117 u_tx.bit_idx[1]
.sym 44118 u_tx.bit_idx[2]
.sym 44119 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44120 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44121 u_tx.bit_idx[0]
.sym 44122 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 44123 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44149 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44162 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44163 event_valid_SB_DFFSR_Q_D[2]
.sym 44173 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44185 u_tx.state[1]
.sym 44196 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44197 event_valid_SB_DFFSR_Q_D[2]
.sym 44198 u_tx.state[1]
.sym 44199 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44239 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44240 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 44241 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44242 u_tx.state[3]
.sym 44243 u_tx.state[1]
.sym 44244 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 44245 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 44246 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 44283 u_tx.clk_cnt[3]
.sym 44284 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44285 u_tx.clk_cnt[5]
.sym 44286 u_tx.clk_cnt[6]
.sym 44287 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44289 u_tx.clk_cnt[1]
.sym 44290 u_tx.clk_cnt[2]
.sym 44291 event_valid_SB_DFFSR_Q_D[2]
.sym 44292 u_tx.clk_cnt[4]
.sym 44294 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44295 u_tx.clk_cnt[7]
.sym 44300 u_tx.clk_cnt[0]
.sym 44309 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44310 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 44325 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44326 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 44327 event_valid_SB_DFFSR_Q_D[2]
.sym 44337 u_tx.clk_cnt[0]
.sym 44343 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44345 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44349 u_tx.clk_cnt[0]
.sym 44350 u_tx.clk_cnt[3]
.sym 44351 u_tx.clk_cnt[1]
.sym 44352 u_tx.clk_cnt[2]
.sym 44355 u_tx.clk_cnt[5]
.sym 44356 u_tx.clk_cnt[7]
.sym 44357 u_tx.clk_cnt[4]
.sym 44358 u_tx.clk_cnt[6]
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44368 u_tx.state[2]
.sym 44380 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44397 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 44406 u_tx.clk_cnt[3]
.sym 44407 u_tx.clk_cnt[0]
.sym 44412 u_tx.clk_cnt[1]
.sym 44415 u_tx.clk_cnt[0]
.sym 44416 u_tx.clk_cnt[5]
.sym 44423 u_tx.clk_cnt[4]
.sym 44426 u_tx.clk_cnt[7]
.sym 44429 u_tx.clk_cnt[2]
.sym 44432 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44433 u_tx.clk_cnt[6]
.sym 44435 $nextpnr_ICESTORM_LC_27$O
.sym 44437 u_tx.clk_cnt[0]
.sym 44441 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 44443 u_tx.clk_cnt[1]
.sym 44445 u_tx.clk_cnt[0]
.sym 44447 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 44449 u_tx.clk_cnt[2]
.sym 44451 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 44453 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 44456 u_tx.clk_cnt[3]
.sym 44457 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 44459 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 44462 u_tx.clk_cnt[4]
.sym 44463 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 44465 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 44467 u_tx.clk_cnt[5]
.sym 44469 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 44471 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 44473 u_tx.clk_cnt[6]
.sym 44475 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 44478 u_tx.clk_cnt[7]
.sym 44481 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44488 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[0]
.sym 44489 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[1]
.sym 44513 gesture_valid
.sym 44519 dir_led_cnt[0]
.sym 44520 gesture_valid
.sym 44527 dir_led_cnt[1]
.sym 44528 dir_led_cnt[2]
.sym 44530 gesture_valid
.sym 44531 dir_led_cnt[5]
.sym 44537 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 44538 dir_led_cnt[4]
.sym 44540 dir_led_cnt[6]
.sym 44543 $PACKER_VCC_NET
.sym 44544 dir_led_cnt[0]
.sym 44546 $PACKER_VCC_NET
.sym 44550 gesture_valid
.sym 44551 $PACKER_VCC_NET
.sym 44552 dir_led_cnt[0]
.sym 44553 dir_led_cnt[3]
.sym 44557 dir_led_cnt[7]
.sym 44558 $nextpnr_ICESTORM_LC_35$O
.sym 44560 dir_led_cnt[0]
.sym 44564 dir_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 44565 gesture_valid
.sym 44566 $PACKER_VCC_NET
.sym 44567 dir_led_cnt[1]
.sym 44568 dir_led_cnt[0]
.sym 44570 dir_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 44571 gesture_valid
.sym 44572 $PACKER_VCC_NET
.sym 44573 dir_led_cnt[2]
.sym 44574 dir_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 44576 dir_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 44577 gesture_valid
.sym 44578 dir_led_cnt[3]
.sym 44579 $PACKER_VCC_NET
.sym 44580 dir_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 44582 dir_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 44583 gesture_valid
.sym 44584 dir_led_cnt[4]
.sym 44585 $PACKER_VCC_NET
.sym 44586 dir_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 44588 dir_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 44589 gesture_valid
.sym 44590 $PACKER_VCC_NET
.sym 44591 dir_led_cnt[5]
.sym 44592 dir_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 44594 dir_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 44595 gesture_valid
.sym 44596 dir_led_cnt[6]
.sym 44597 $PACKER_VCC_NET
.sym 44598 dir_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 44600 dir_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 44601 gesture_valid
.sym 44602 dir_led_cnt[7]
.sym 44603 $PACKER_VCC_NET
.sym 44604 dir_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 44605 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44634 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[0]
.sym 44636 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[1]
.sym 44644 dir_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 44650 $PACKER_VCC_NET
.sym 44652 dir_led_cnt[11]
.sym 44653 dir_led_cnt[12]
.sym 44657 dir_led_cnt[8]
.sym 44658 $PACKER_VCC_NET
.sym 44666 dir_led_cnt[9]
.sym 44667 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 44673 gesture_valid
.sym 44675 dir_led_cnt[10]
.sym 44678 dir_led_cnt[13]
.sym 44679 dir_led_cnt[14]
.sym 44680 gesture_valid
.sym 44681 dir_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 44682 gesture_valid
.sym 44683 dir_led_cnt[8]
.sym 44684 $PACKER_VCC_NET
.sym 44685 dir_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 44687 dir_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 44688 gesture_valid
.sym 44689 $PACKER_VCC_NET
.sym 44690 dir_led_cnt[9]
.sym 44691 dir_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 44693 dir_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 44694 gesture_valid
.sym 44695 dir_led_cnt[10]
.sym 44696 $PACKER_VCC_NET
.sym 44697 dir_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 44699 dir_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 44700 gesture_valid
.sym 44701 $PACKER_VCC_NET
.sym 44702 dir_led_cnt[11]
.sym 44703 dir_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 44705 dir_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 44706 gesture_valid
.sym 44707 $PACKER_VCC_NET
.sym 44708 dir_led_cnt[12]
.sym 44709 dir_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 44711 dir_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 44712 gesture_valid
.sym 44713 dir_led_cnt[13]
.sym 44714 $PACKER_VCC_NET
.sym 44715 dir_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 44717 $nextpnr_ICESTORM_LC_36$I3
.sym 44718 gesture_valid
.sym 44719 dir_led_cnt[14]
.sym 44720 $PACKER_VCC_NET
.sym 44721 dir_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 44727 $nextpnr_ICESTORM_LC_36$I3
.sym 44728 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44730 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44735 led_left_SB_LUT4_O_I3[1]
.sym 44736 led_up_SB_LUT4_O_I3[1]
.sym 44772 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[2]
.sym 44773 dir_led_cnt[15]
.sym 44774 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 44776 dir_led_cnt[12]
.sym 44779 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44780 dir_led_cnt[8]
.sym 44781 dir_led_cnt[9]
.sym 44782 dir_led_cnt[10]
.sym 44783 dir_led_cnt[11]
.sym 44785 dir_led_cnt[13]
.sym 44786 dir_led_cnt[14]
.sym 44787 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 44788 last_gesture_valid
.sym 44790 gesture_valid
.sym 44791 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[3]
.sym 44792 last_gesture_SB_DFFESR_Q_E[0]
.sym 44793 dir_led_cnt[0]
.sym 44794 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[0]
.sym 44796 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[1]
.sym 44805 dir_led_cnt[11]
.sym 44806 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44817 last_gesture_SB_DFFESR_Q_E[0]
.sym 44819 last_gesture_valid
.sym 44823 dir_led_cnt[10]
.sym 44824 dir_led_cnt[9]
.sym 44825 dir_led_cnt[8]
.sym 44826 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 44829 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[0]
.sym 44830 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[1]
.sym 44831 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[2]
.sym 44832 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[3]
.sym 44836 gesture_valid
.sym 44837 dir_led_cnt[0]
.sym 44847 dir_led_cnt[15]
.sym 44848 dir_led_cnt[12]
.sym 44849 dir_led_cnt[14]
.sym 44850 dir_led_cnt[13]
.sym 44851 last_gesture_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 44852 clk$SB_IO_IN_$glb_clk
.sym 44853 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44871 last_gesture[1]
.sym 45111 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 45267 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45759 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45859 u_rx.rx_sync
.sym 46137 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46232 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 46254 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46255 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46256 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 46276 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 46290 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 46300 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 46302 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46351 u_rx.clk_cnt[3]
.sym 46352 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 46353 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46354 u_rx.clk_cnt[6]
.sym 46389 u_rx.state[0]
.sym 46390 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46391 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 46394 event_valid_SB_DFFSR_Q_D[2]
.sym 46396 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 46397 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 46398 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 46400 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 46402 event_valid_SB_DFFSR_Q_D[2]
.sym 46403 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46404 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 46409 u_rx.state[3]
.sym 46410 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46412 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 46419 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46423 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46424 u_rx.state[3]
.sym 46428 event_valid_SB_DFFSR_Q_D[2]
.sym 46429 u_rx.state[0]
.sym 46430 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 46431 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 46434 u_rx.state[0]
.sym 46435 event_valid_SB_DFFSR_Q_D[2]
.sym 46436 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 46437 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 46446 event_valid_SB_DFFSR_Q_D[2]
.sym 46447 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 46448 u_rx.state[3]
.sym 46449 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46454 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46455 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 46458 event_valid_SB_DFFSR_Q_D[2]
.sym 46459 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 46460 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 46461 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46464 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46467 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46472 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 46473 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 46474 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 46475 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 46476 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 46477 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 46478 u_rx.clk_cnt[7]
.sym 46484 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 46512 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46513 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 46515 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 46518 u_rx.clk_cnt[6]
.sym 46519 u_rx.clk_cnt[2]
.sym 46520 u_rx.clk_cnt[5]
.sym 46521 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46523 u_rx.clk_cnt[3]
.sym 46524 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46525 u_rx.clk_cnt[4]
.sym 46526 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46527 u_rx.clk_cnt[2]
.sym 46530 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 46532 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 46535 u_rx.clk_cnt[7]
.sym 46538 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 46539 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46540 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 46541 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 46545 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46546 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 46547 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 46548 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46552 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46554 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 46557 u_rx.clk_cnt[2]
.sym 46558 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46559 u_rx.clk_cnt[3]
.sym 46560 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 46563 u_rx.clk_cnt[5]
.sym 46564 u_rx.clk_cnt[4]
.sym 46565 u_rx.clk_cnt[7]
.sym 46566 u_rx.clk_cnt[6]
.sym 46569 u_rx.clk_cnt[4]
.sym 46570 u_rx.clk_cnt[5]
.sym 46571 u_rx.clk_cnt[6]
.sym 46572 u_rx.clk_cnt[7]
.sym 46575 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 46576 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46577 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 46581 u_rx.clk_cnt[3]
.sym 46582 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46583 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 46584 u_rx.clk_cnt[2]
.sym 46587 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 46588 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46589 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 46591 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46593 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46607 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46625 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46751 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46768 u_accel.u_motion_computer.stage1_valid
.sym 46774 event_valid_SB_DFFSR_Q_D[2]
.sym 46827 event_valid_SB_DFFSR_Q_D[2]
.sym 46830 u_accel.u_motion_computer.stage1_valid
.sym 46867 accel_temporal_phase
.sym 46868 event_valid_SB_DFFSR_Q_D[1]
.sym 46970 u_accel.u_temporal_accumulator.timer[0]
.sym 47005 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 47006 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47009 rx_data[3]
.sym 47015 rx_data[2]
.sym 47017 rx_data[0]
.sym 47020 event_valid_SB_DFFSR_Q_D[2]
.sym 47023 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 47027 accel_temporal_phase
.sym 47030 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47037 rx_data[0]
.sym 47038 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47039 rx_data[2]
.sym 47040 rx_data[3]
.sym 47049 rx_data[0]
.sym 47050 rx_data[3]
.sym 47051 rx_data[2]
.sym 47052 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 47067 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 47070 event_valid_SB_DFFSR_Q_D[2]
.sym 47079 accel_temporal_phase
.sym 47083 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47098 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 47099 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 47100 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47104 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 47119 event_valid_SB_DFFSR_Q_D[2]
.sym 47129 u_accel.u_temporal_accumulator.timer[2]
.sym 47131 u_accel.u_temporal_accumulator.timer[4]
.sym 47136 u_accel.u_temporal_accumulator.timer[1]
.sym 47140 u_accel.u_temporal_accumulator.timer[5]
.sym 47142 u_accel.u_temporal_accumulator.timer[0]
.sym 47146 u_accel.u_temporal_accumulator.timer[3]
.sym 47150 u_accel.u_temporal_accumulator.timer[7]
.sym 47157 u_accel.u_temporal_accumulator.timer[6]
.sym 47159 $nextpnr_ICESTORM_LC_23$O
.sym 47162 u_accel.u_temporal_accumulator.timer[0]
.sym 47165 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 47167 u_accel.u_temporal_accumulator.timer[1]
.sym 47169 u_accel.u_temporal_accumulator.timer[0]
.sym 47171 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 47174 u_accel.u_temporal_accumulator.timer[2]
.sym 47175 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 47177 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 47180 u_accel.u_temporal_accumulator.timer[3]
.sym 47181 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 47183 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 47186 u_accel.u_temporal_accumulator.timer[4]
.sym 47187 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 47189 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 47191 u_accel.u_temporal_accumulator.timer[5]
.sym 47193 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 47195 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 47197 u_accel.u_temporal_accumulator.timer[6]
.sym 47199 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 47201 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 47204 u_accel.u_temporal_accumulator.timer[7]
.sym 47205 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47208 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 47209 u_accel.u_temporal_accumulator.timer[8]
.sym 47210 u_accel.u_temporal_accumulator.timer[9]
.sym 47211 u_accel.u_temporal_accumulator.timer[10]
.sym 47212 u_accel.u_temporal_accumulator.timer[11]
.sym 47213 u_accel.u_temporal_accumulator.timer[12]
.sym 47214 u_accel.u_temporal_accumulator.timer[13]
.sym 47215 u_accel.u_temporal_accumulator.timer[14]
.sym 47216 u_accel.u_temporal_accumulator.timer[15]
.sym 47245 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 47266 u_accel.u_temporal_accumulator.timer[8]
.sym 47268 u_accel.u_temporal_accumulator.timer[10]
.sym 47269 $PACKER_VCC_NET
.sym 47270 u_accel.u_temporal_accumulator.timer[12]
.sym 47272 u_accel.u_temporal_accumulator.timer[14]
.sym 47273 u_accel.u_temporal_accumulator.timer[15]
.sym 47275 u_accel.u_temporal_accumulator.timer[9]
.sym 47277 u_accel.u_temporal_accumulator.timer[11]
.sym 47279 u_accel.u_temporal_accumulator.timer[13]
.sym 47282 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 47284 $PACKER_VCC_NET
.sym 47285 u_accel.u_temporal_accumulator.timer[8]
.sym 47288 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 47290 u_accel.u_temporal_accumulator.timer[9]
.sym 47294 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 47297 u_accel.u_temporal_accumulator.timer[10]
.sym 47300 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 47302 u_accel.u_temporal_accumulator.timer[11]
.sym 47306 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 47309 u_accel.u_temporal_accumulator.timer[12]
.sym 47312 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 47314 u_accel.u_temporal_accumulator.timer[13]
.sym 47315 $PACKER_VCC_NET
.sym 47318 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47320 $PACKER_VCC_NET
.sym 47321 u_accel.u_temporal_accumulator.timer[14]
.sym 47324 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47327 u_accel.u_temporal_accumulator.timer[15]
.sym 47332 u_accel.u_temporal_accumulator.timer[16]
.sym 47333 u_accel.u_temporal_accumulator.timer[17]
.sym 47334 u_accel.u_temporal_accumulator.timer[18]
.sym 47335 u_accel.u_temporal_accumulator.timer[19]
.sym 47336 u_accel.u_temporal_accumulator.timer[20]
.sym 47337 u_accel.u_temporal_accumulator.timer[21]
.sym 47360 event_valid_SB_DFFSR_Q_D[1]
.sym 47361 tx_busy
.sym 47367 accel_temporal_phase
.sym 47368 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47383 event_valid_SB_DFFSR_Q_D[2]
.sym 47389 u_accel.u_temporal_accumulator.timer[16]
.sym 47390 u_accel.u_temporal_accumulator.timer[17]
.sym 47392 u_accel.u_temporal_accumulator.timer[19]
.sym 47395 $PACKER_VCC_NET
.sym 47399 u_accel.u_temporal_accumulator.timer[18]
.sym 47401 u_accel.u_temporal_accumulator.timer[20]
.sym 47402 u_accel.u_temporal_accumulator.timer[21]
.sym 47403 $PACKER_VCC_NET
.sym 47405 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47407 $PACKER_VCC_NET
.sym 47408 u_accel.u_temporal_accumulator.timer[16]
.sym 47411 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47413 $PACKER_VCC_NET
.sym 47414 u_accel.u_temporal_accumulator.timer[17]
.sym 47417 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47419 u_accel.u_temporal_accumulator.timer[18]
.sym 47423 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47425 $PACKER_VCC_NET
.sym 47426 u_accel.u_temporal_accumulator.timer[19]
.sym 47429 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 47431 u_accel.u_temporal_accumulator.timer[20]
.sym 47432 $PACKER_VCC_NET
.sym 47435 $nextpnr_ICESTORM_LC_24$I3
.sym 47437 u_accel.u_temporal_accumulator.timer[21]
.sym 47441 $nextpnr_ICESTORM_LC_24$COUT
.sym 47444 $PACKER_VCC_NET
.sym 47445 $nextpnr_ICESTORM_LC_24$I3
.sym 47450 event_valid_SB_DFFSR_Q_D[2]
.sym 47451 $nextpnr_ICESTORM_LC_24$COUT
.sym 47458 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 47459 debug_event_count[0]
.sym 47461 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47479 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47481 tx_state[7]
.sym 47483 tx_state[5]
.sym 47489 tx_state[4]
.sym 47498 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 47499 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 47500 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 47501 event_valid_SB_DFFSR_Q_D[2]
.sym 47502 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 47504 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 47505 tx_state[4]
.sym 47507 tx_state[1]
.sym 47508 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 47510 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47512 tx_state[8]
.sym 47515 tx_state[1]
.sym 47516 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47517 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 47519 tx_state[2]
.sym 47521 tx_busy
.sym 47525 tx_state[7]
.sym 47526 tx_state[5]
.sym 47527 tx_state[2]
.sym 47529 tx_state[4]
.sym 47530 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 47531 tx_state[8]
.sym 47532 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 47535 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 47536 tx_state[4]
.sym 47537 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 47538 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 47541 tx_state[1]
.sym 47542 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47543 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47544 tx_state[5]
.sym 47547 tx_state[1]
.sym 47548 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 47549 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 47550 tx_state[8]
.sym 47553 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47554 tx_state[2]
.sym 47555 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 47556 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 47559 event_valid_SB_DFFSR_Q_D[2]
.sym 47560 tx_state[7]
.sym 47561 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 47562 tx_busy
.sym 47565 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 47566 tx_state[5]
.sym 47567 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 47568 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 47571 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 47572 tx_state[7]
.sym 47573 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 47574 tx_state[2]
.sym 47576 clk$SB_IO_IN_$glb_clk
.sym 47579 tx_data_SB_DFFESR_Q_E
.sym 47581 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 47582 tx_data[3]
.sym 47583 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 47585 tx_data[2]
.sym 47603 tx_data[3]
.sym 47607 event_valid_SB_DFFSR_Q_D[2]
.sym 47609 tx_state[7]
.sym 47613 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47623 debug_event_count[0]
.sym 47629 debug_event_count[2]
.sym 47631 debug_event_count[4]
.sym 47636 debug_event_count[1]
.sym 47637 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 47640 debug_event_count[5]
.sym 47646 debug_event_count[3]
.sym 47649 debug_event_count[6]
.sym 47650 debug_event_count[7]
.sym 47651 $nextpnr_ICESTORM_LC_26$O
.sym 47654 debug_event_count[0]
.sym 47657 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 47660 debug_event_count[1]
.sym 47661 debug_event_count[0]
.sym 47663 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 47665 debug_event_count[2]
.sym 47667 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 47669 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 47671 debug_event_count[3]
.sym 47673 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 47675 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 47677 debug_event_count[4]
.sym 47679 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 47681 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 47684 debug_event_count[5]
.sym 47685 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 47687 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 47689 debug_event_count[6]
.sym 47691 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 47695 debug_event_count[7]
.sym 47697 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 47698 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 47699 clk$SB_IO_IN_$glb_clk
.sym 47700 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 47701 tx_data[7]
.sym 47702 tx_data[6]
.sym 47703 tx_data[4]
.sym 47704 tx_data[1]
.sym 47705 tx_data[5]
.sym 47706 tx_valid_SB_DFFSR_Q_R
.sym 47707 tx_data[0]
.sym 47721 event_valid_SB_DFFSR_Q_D[2]
.sym 47722 tx_data_SB_DFFESR_Q_E
.sym 47735 tx_data[2]
.sym 47744 u_tx.tx_data_SB_DFFESR_Q_E
.sym 47746 debug_event_count[4]
.sym 47747 debug_event_count[5]
.sym 47750 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47751 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47752 pending_confidence[0]
.sym 47753 tx_state[7]
.sym 47754 pending_gesture[1]
.sym 47755 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47756 pending_gesture[0]
.sym 47761 tx_state[4]
.sym 47762 tx_data[5]
.sym 47763 tx_data[3]
.sym 47766 tx_data[7]
.sym 47768 tx_data[4]
.sym 47769 tx_data[1]
.sym 47777 tx_data[1]
.sym 47781 tx_data[3]
.sym 47787 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47788 tx_state[4]
.sym 47789 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47790 pending_confidence[0]
.sym 47793 debug_event_count[5]
.sym 47794 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47795 pending_gesture[1]
.sym 47796 tx_state[7]
.sym 47799 debug_event_count[4]
.sym 47800 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47801 tx_state[7]
.sym 47802 pending_gesture[0]
.sym 47805 tx_data[7]
.sym 47812 tx_data[4]
.sym 47820 tx_data[5]
.sym 47821 u_tx.tx_data_SB_DFFESR_Q_E
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47823 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47827 tx_valid
.sym 47843 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47853 tx_busy
.sym 47865 u_tx.tx_data[2]
.sym 47866 u_tx.tx_data[3]
.sym 47869 u_tx.tx_data[0]
.sym 47870 u_tx.tx_data[7]
.sym 47871 tx_data[0]
.sym 47872 u_tx.tx_data[6]
.sym 47873 u_tx.tx_data[1]
.sym 47874 tx_data[6]
.sym 47877 event_valid_SB_DFFSR_Q_D[2]
.sym 47878 u_tx.bit_idx[0]
.sym 47879 u_tx.tx_data[4]
.sym 47880 u_tx.tx_data[5]
.sym 47883 u_tx.tx_data_SB_DFFESR_Q_E
.sym 47889 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 47892 tx_valid
.sym 47895 tx_data[2]
.sym 47901 tx_data[2]
.sym 47904 u_tx.tx_data[3]
.sym 47905 u_tx.tx_data[2]
.sym 47907 u_tx.bit_idx[0]
.sym 47910 tx_valid
.sym 47911 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 47913 event_valid_SB_DFFSR_Q_D[2]
.sym 47916 u_tx.tx_data[6]
.sym 47918 u_tx.tx_data[7]
.sym 47919 u_tx.bit_idx[0]
.sym 47922 tx_data[0]
.sym 47929 u_tx.bit_idx[0]
.sym 47930 u_tx.tx_data[4]
.sym 47931 u_tx.tx_data[5]
.sym 47934 u_tx.tx_data[0]
.sym 47936 u_tx.bit_idx[0]
.sym 47937 u_tx.tx_data[1]
.sym 47943 tx_data[6]
.sym 47944 u_tx.tx_data_SB_DFFESR_Q_E
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47946 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47954 uart_tx$SB_IO_OUT
.sym 47973 tx_valid
.sym 47991 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 47993 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 47994 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 47997 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47998 u_tx.bit_idx[2]
.sym 47999 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 48000 u_tx.state[1]
.sym 48005 u_tx.bit_idx[1]
.sym 48006 u_tx.bit_idx[2]
.sym 48008 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 48009 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48013 u_tx.bit_idx[1]
.sym 48017 u_tx.bit_idx[0]
.sym 48019 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48020 $nextpnr_ICESTORM_LC_15$O
.sym 48023 u_tx.bit_idx[0]
.sym 48026 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48027 u_tx.state[1]
.sym 48029 u_tx.bit_idx[1]
.sym 48030 u_tx.bit_idx[0]
.sym 48033 u_tx.bit_idx[2]
.sym 48034 u_tx.state[1]
.sym 48036 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48039 u_tx.bit_idx[2]
.sym 48040 u_tx.bit_idx[1]
.sym 48041 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48042 u_tx.bit_idx[0]
.sym 48045 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 48046 u_tx.bit_idx[2]
.sym 48047 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48048 u_tx.bit_idx[1]
.sym 48052 u_tx.bit_idx[0]
.sym 48053 u_tx.state[1]
.sym 48057 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48059 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 48060 u_tx.state[1]
.sym 48063 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 48064 u_tx.bit_idx[1]
.sym 48065 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 48066 u_tx.bit_idx[2]
.sym 48067 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48072 tx_busy
.sym 48075 u_tx.busy_SB_DFFESR_Q_E
.sym 48087 uart_tx$SB_IO_OUT
.sym 48100 event_valid_SB_DFFSR_Q_D[2]
.sym 48105 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48112 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 48114 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48115 u_tx.state[1]
.sym 48116 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48117 u_tx.state[2]
.sym 48119 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48122 event_valid_SB_DFFSR_Q_D[2]
.sym 48125 u_tx.state[2]
.sym 48133 tx_valid
.sym 48134 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48137 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 48138 u_tx.state[3]
.sym 48139 u_tx.state[1]
.sym 48145 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48146 tx_valid
.sym 48147 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48151 u_tx.state[3]
.sym 48152 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48153 event_valid_SB_DFFSR_Q_D[2]
.sym 48157 u_tx.state[2]
.sym 48159 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48162 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 48163 event_valid_SB_DFFSR_Q_D[2]
.sym 48164 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48165 u_tx.state[1]
.sym 48168 u_tx.state[1]
.sym 48169 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48170 event_valid_SB_DFFSR_Q_D[2]
.sym 48171 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 48174 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48175 u_tx.state[2]
.sym 48176 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48177 tx_valid
.sym 48180 u_tx.state[3]
.sym 48181 u_tx.state[2]
.sym 48183 u_tx.state[1]
.sym 48187 event_valid_SB_DFFSR_Q_D[2]
.sym 48188 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48189 u_tx.state[3]
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48206 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 48216 tx_busy
.sym 48239 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48260 event_valid_SB_DFFSR_Q_D[2]
.sym 48304 event_valid_SB_DFFSR_Q_D[2]
.sym 48306 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48359 dir_led_cnt[2]
.sym 48360 dir_led_cnt[3]
.sym 48361 dir_led_cnt[4]
.sym 48362 dir_led_cnt[5]
.sym 48366 dir_led_cnt[1]
.sym 48371 dir_led_cnt[6]
.sym 48372 dir_led_cnt[7]
.sym 48376 dir_led_cnt[0]
.sym 48408 dir_led_cnt[0]
.sym 48409 dir_led_cnt[1]
.sym 48410 dir_led_cnt[3]
.sym 48411 dir_led_cnt[2]
.sym 48414 dir_led_cnt[7]
.sym 48415 dir_led_cnt[5]
.sym 48416 dir_led_cnt[4]
.sym 48417 dir_led_cnt[6]
.sym 48586 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48609 last_gesture[1]
.sym 48613 last_gesture_valid_SB_LUT4_I2_O[1]
.sym 48660 last_gesture[1]
.sym 48661 last_gesture_valid_SB_LUT4_I2_O[1]
.sym 48668 last_gesture_valid_SB_LUT4_I2_O[1]
.sym 48669 last_gesture[1]
.sym 48810 clk$SB_IO_IN
.sym 48882 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 48906 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 48943 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49034 uart_rx$SB_IO_IN
.sym 49099 uart_rx$SB_IO_IN
.sym 49596 uart_rx$SB_IO_IN
.sym 49756 uart_rx$SB_IO_IN
.sym 49779 uart_rx$SB_IO_IN
.sym 49808 clk$SB_IO_IN_$glb_clk
.sym 49809 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 49837 u_rx.rx_sync
.sym 49960 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 50107 u_rx.rx_sync
.sym 50174 u_rx.rx_sync
.sym 50177 clk$SB_IO_IN_$glb_clk
.sym 50178 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50220 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50222 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50223 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 50227 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 50229 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50234 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 50236 event_valid_SB_DFFSR_Q_D[2]
.sym 50240 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 50244 u_rx.state[0]
.sym 50250 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50271 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50272 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50273 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 50274 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50277 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50278 u_rx.state[0]
.sym 50279 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50284 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 50285 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 50286 event_valid_SB_DFFSR_Q_D[2]
.sym 50289 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50290 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 50291 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50292 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50299 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50300 clk$SB_IO_IN_$glb_clk
.sym 50301 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50304 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 50306 u_rx.clk_cnt[1]
.sym 50309 u_rx.clk_cnt[0]
.sym 50316 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50343 u_rx.clk_cnt[5]
.sym 50349 u_rx.clk_cnt[6]
.sym 50350 u_rx.clk_cnt[2]
.sym 50354 u_rx.clk_cnt[3]
.sym 50356 u_rx.clk_cnt[4]
.sym 50358 u_rx.clk_cnt[7]
.sym 50360 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50366 u_rx.clk_cnt[0]
.sym 50367 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50370 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50371 u_rx.clk_cnt[1]
.sym 50374 u_rx.clk_cnt[0]
.sym 50375 $nextpnr_ICESTORM_LC_20$O
.sym 50377 u_rx.clk_cnt[0]
.sym 50381 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50384 u_rx.clk_cnt[1]
.sym 50385 u_rx.clk_cnt[0]
.sym 50387 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50389 u_rx.clk_cnt[2]
.sym 50391 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50393 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50395 u_rx.clk_cnt[3]
.sym 50397 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50399 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50402 u_rx.clk_cnt[4]
.sym 50403 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50405 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 50407 u_rx.clk_cnt[5]
.sym 50409 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50411 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 50414 u_rx.clk_cnt[6]
.sym 50415 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 50418 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50419 u_rx.clk_cnt[7]
.sym 50420 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50421 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 50422 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50423 clk$SB_IO_IN_$glb_clk
.sym 50424 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50439 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50455 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50842 u_accel.u_temporal_accumulator.timer[0]
.sym 50910 u_accel.u_temporal_accumulator.timer[0]
.sym 50915 clk$SB_IO_IN_$glb_clk
.sym 50916 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 50945 event_valid_SB_DFFSR_Q_D[2]
.sym 50963 u_accel.u_temporal_accumulator.timer[5]
.sym 50965 u_accel.u_temporal_accumulator.timer[7]
.sym 50967 u_accel.u_temporal_accumulator.timer[1]
.sym 50968 u_accel.u_temporal_accumulator.timer[2]
.sym 50969 u_accel.u_temporal_accumulator.timer[3]
.sym 50970 u_accel.u_temporal_accumulator.timer[4]
.sym 50972 u_accel.u_temporal_accumulator.timer[6]
.sym 50973 u_accel.u_temporal_accumulator.timer[0]
.sym 50990 $nextpnr_ICESTORM_LC_2$O
.sym 50993 u_accel.u_temporal_accumulator.timer[0]
.sym 50996 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50998 u_accel.u_temporal_accumulator.timer[1]
.sym 51002 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51004 u_accel.u_temporal_accumulator.timer[2]
.sym 51008 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51010 u_accel.u_temporal_accumulator.timer[3]
.sym 51014 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51016 u_accel.u_temporal_accumulator.timer[4]
.sym 51020 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51023 u_accel.u_temporal_accumulator.timer[5]
.sym 51026 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 51028 u_accel.u_temporal_accumulator.timer[6]
.sym 51032 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 51035 u_accel.u_temporal_accumulator.timer[7]
.sym 51076 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 51081 u_accel.u_temporal_accumulator.timer[8]
.sym 51087 u_accel.u_temporal_accumulator.timer[14]
.sym 51091 u_accel.u_temporal_accumulator.timer[10]
.sym 51092 u_accel.u_temporal_accumulator.timer[11]
.sym 51102 u_accel.u_temporal_accumulator.timer[13]
.sym 51104 u_accel.u_temporal_accumulator.timer[15]
.sym 51106 u_accel.u_temporal_accumulator.timer[9]
.sym 51109 u_accel.u_temporal_accumulator.timer[12]
.sym 51113 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 51116 u_accel.u_temporal_accumulator.timer[8]
.sym 51117 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 51119 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 51121 u_accel.u_temporal_accumulator.timer[9]
.sym 51123 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 51125 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 51127 u_accel.u_temporal_accumulator.timer[10]
.sym 51129 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 51131 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 51133 u_accel.u_temporal_accumulator.timer[11]
.sym 51135 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 51137 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 51139 u_accel.u_temporal_accumulator.timer[12]
.sym 51141 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 51143 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 51146 u_accel.u_temporal_accumulator.timer[13]
.sym 51147 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 51149 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 51152 u_accel.u_temporal_accumulator.timer[14]
.sym 51153 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 51155 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 51158 u_accel.u_temporal_accumulator.timer[15]
.sym 51159 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 51161 clk$SB_IO_IN_$glb_clk
.sym 51162 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 51199 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 51204 u_accel.u_temporal_accumulator.timer[16]
.sym 51207 u_accel.u_temporal_accumulator.timer[19]
.sym 51208 u_accel.u_temporal_accumulator.timer[20]
.sym 51209 u_accel.u_temporal_accumulator.timer[21]
.sym 51213 u_accel.u_temporal_accumulator.timer[17]
.sym 51222 u_accel.u_temporal_accumulator.timer[18]
.sym 51236 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 51239 u_accel.u_temporal_accumulator.timer[16]
.sym 51240 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 51242 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 51244 u_accel.u_temporal_accumulator.timer[17]
.sym 51246 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 51248 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 51251 u_accel.u_temporal_accumulator.timer[18]
.sym 51252 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 51254 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 51257 u_accel.u_temporal_accumulator.timer[19]
.sym 51258 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 51260 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 51263 u_accel.u_temporal_accumulator.timer[20]
.sym 51264 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 51267 u_accel.u_temporal_accumulator.timer[21]
.sym 51270 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 51284 clk$SB_IO_IN_$glb_clk
.sym 51285 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 51317 tx_data_SB_DFFESR_Q_E
.sym 51330 tx_state[1]
.sym 51331 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51334 accel_temporal_phase
.sym 51338 tx_state[1]
.sym 51339 debug_event_count[0]
.sym 51340 tx_state[7]
.sym 51345 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 51355 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51378 accel_temporal_phase
.sym 51380 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51381 tx_state[1]
.sym 51385 debug_event_count[0]
.sym 51396 tx_state[7]
.sym 51397 tx_state[1]
.sym 51398 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51399 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51406 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 51407 clk$SB_IO_IN_$glb_clk
.sym 51408 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 51437 event_valid_SB_DFFSR_Q_D[2]
.sym 51451 tx_busy
.sym 51452 tx_data_SB_DFFESR_Q_E
.sym 51453 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 51455 event_valid_SB_DFFSR_Q_D[1]
.sym 51456 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51461 event_valid_SB_DFFSR_Q_D[2]
.sym 51463 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 51464 debug_event_count[6]
.sym 51465 debug_event_count[7]
.sym 51469 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 51475 tx_state[4]
.sym 51478 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51480 tx_state[5]
.sym 51481 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51489 tx_busy
.sym 51490 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 51491 tx_state[5]
.sym 51492 event_valid_SB_DFFSR_Q_D[2]
.sym 51501 debug_event_count[6]
.sym 51502 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 51503 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51504 tx_state[4]
.sym 51508 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51509 debug_event_count[7]
.sym 51510 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 51514 tx_state[4]
.sym 51516 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51525 event_valid_SB_DFFSR_Q_D[1]
.sym 51526 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51527 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 51529 tx_data_SB_DFFESR_Q_E
.sym 51530 clk$SB_IO_IN_$glb_clk
.sym 51531 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 51555 tx_busy
.sym 51557 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 51573 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51574 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51575 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51576 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 51577 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 51578 tx_state[5]
.sym 51581 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51582 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 51584 tx_state[7]
.sym 51586 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 51595 pending_confidence[3]
.sym 51597 event_valid_SB_DFFSR_Q_D[2]
.sym 51599 pending_confidence[2]
.sym 51600 tx_data_SB_DFFESR_Q_E
.sym 51603 pending_confidence[1]
.sym 51606 pending_confidence[3]
.sym 51607 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51608 tx_state[7]
.sym 51609 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51612 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51614 pending_confidence[2]
.sym 51615 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 51618 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51620 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 51625 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51626 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 51627 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 51630 tx_state[7]
.sym 51631 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51632 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51633 pending_confidence[1]
.sym 51636 event_valid_SB_DFFSR_Q_D[2]
.sym 51638 tx_state[5]
.sym 51639 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 51642 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 51644 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 51652 tx_data_SB_DFFESR_Q_E
.sym 51653 clk$SB_IO_IN_$glb_clk
.sym 51654 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 51709 tx_valid_SB_DFFSR_Q_R
.sym 51716 tx_busy
.sym 51748 tx_busy
.sym 51776 clk$SB_IO_IN_$glb_clk
.sym 51777 tx_valid_SB_DFFSR_Q_R
.sym 51825 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 51843 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 51846 u_tx.state[3]
.sym 51894 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 51895 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 51897 u_tx.state[3]
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51900 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 51944 u_tx.busy_SB_DFFESR_Q_E
.sym 51945 u_tx.state[3]
.sym 51950 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 51956 tx_valid
.sym 51957 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 51988 u_tx.state[3]
.sym 51990 tx_valid
.sym 52005 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 52007 u_tx.state[3]
.sym 52008 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 52021 u_tx.busy_SB_DFFESR_Q_E
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 52038 u_tx.busy_SB_DFFESR_Q_E
.sym 52057 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 52545 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 52683 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52694 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52711 clk$SB_IO_IN
.sym 52713 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52730 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54181 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54183 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 54186 u_rx.clk_cnt[1]
.sym 54189 u_rx.clk_cnt[0]
.sym 54191 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 54192 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54197 u_rx.clk_cnt[0]
.sym 54220 u_rx.clk_cnt[1]
.sym 54222 u_rx.clk_cnt[0]
.sym 54231 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 54232 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54234 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 54249 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 54251 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54252 u_rx.clk_cnt[0]
.sym 54253 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54254 clk$SB_IO_IN_$glb_clk
.sym 54255 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 56119 last_gesture[0]
.sym 56363 led_up_SB_LUT4_O_I3[1]
.sym 56369 led_left_SB_LUT4_O_I3[1]
.sym 56514 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 56525 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 56756 uart_tx$SB_IO_OUT
.sym 57252 uart_tx$SB_IO_OUT
.sym 57751 uart_tx$SB_IO_OUT
.sym 58235 uart_tx$SB_IO_OUT
.sym 58727 uart_tx$SB_IO_OUT
.sym 59219 uart_tx$SB_IO_OUT
.sym 60374 uart_tx$SB_IO_OUT
.sym 60383 uart_tx$SB_IO_OUT
.sym 61811 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 64138 led_right$SB_IO_OUT
.sym 64140 led_left$SB_IO_OUT
.sym 67744 last_gesture[0]
.sym 67839 led_left$SB_IO_OUT
.sym 67842 led_right$SB_IO_OUT
.sym 67844 led_down$SB_IO_OUT
.sym 67845 led_up$SB_IO_OUT
.sym 67981 led_left_SB_LUT4_O_I3[1]
.sym 67984 led_up_SB_LUT4_O_I3[1]
.sym 68033 clk$SB_IO_IN
.sym 71719 last_gesture[0]
.sym 71733 led_up_SB_LUT4_O_I3[1]
.sym 71738 led_left_SB_LUT4_O_I3[1]
.sym 71750 last_gesture[0]
.sym 71751 led_left_SB_LUT4_O_I3[1]
.sym 71769 last_gesture[0]
.sym 71770 led_left_SB_LUT4_O_I3[1]
.sym 71779 last_gesture[0]
.sym 71780 led_up_SB_LUT4_O_I3[1]
.sym 71787 led_up_SB_LUT4_O_I3[1]
.sym 71788 last_gesture[0]
.sym 72063 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 72456 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 72952 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 75668 led_up$SB_IO_OUT
.sym 75671 led_down$SB_IO_OUT
.sym 75691 led_down$SB_IO_OUT
.sym 75692 led_up$SB_IO_OUT
.sym 75697 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 75717 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 78859 led_right$SB_IO_OUT
.sym 78866 led_left$SB_IO_OUT
.sym 78867 clk$SB_IO_IN
.sym 78868 led_right$SB_IO_OUT
.sym 78871 led_left$SB_IO_OUT
.sym 78877 led_right$SB_IO_OUT
.sym 78884 led_left$SB_IO_OUT
.sym 78891 clk$SB_IO_IN
.sym 103713 event_x[0]
.sym 103718 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 103719 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 103720 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 103722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 103723 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 103724 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 103726 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 103727 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 103728 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 103729 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 103730 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 103731 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 103732 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 103733 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 103734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 103735 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 103736 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 103738 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 103739 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 103740 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 103741 event_x[4]
.sym 103745 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 103746 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 103747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 103748 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 103750 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 103751 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 103752 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 103753 event_x[2]
.sym 103758 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 103759 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 103760 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 103761 event_y[7]
.sym 103765 event_y[8]
.sym 103774 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 103775 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 103776 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 103837 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 103838 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 103839 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 103840 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 103841 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 103842 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 103843 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 103844 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 103845 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 103846 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 103847 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 103848 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 103849 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 103850 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 103851 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 103852 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 103854 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 103855 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 103856 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 103857 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 103858 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 103859 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 103860 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 103861 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 103862 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 103863 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 103864 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 103866 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 103867 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 103868 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 103870 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 103871 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 103872 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 103874 u_accel.compressed_y[0]
.sym 103875 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 103878 u_accel.compressed_y[1]
.sym 103879 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 103880 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 103882 u_accel.compressed_y[2]
.sym 103883 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 103884 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 103886 u_accel.compressed_y[3]
.sym 103887 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 103888 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 103890 u_accel.compressed_y[3]
.sym 103891 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 103892 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 103894 u_accel.compressed_y[3]
.sym 103895 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 103896 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 103898 u_accel.compressed_y[3]
.sym 103899 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 103900 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 103902 u_accel.compressed_y[3]
.sym 103903 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 103904 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 103906 u_accel.compressed_y[3]
.sym 103907 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 103908 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 103910 u_accel.compressed_y[3]
.sym 103911 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 103912 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 103914 u_accel.compressed_y[3]
.sym 103915 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 103916 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 103918 u_accel.compressed_y[3]
.sym 103919 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 103920 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 103922 u_accel.compressed_y[3]
.sym 103923 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103924 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 103926 u_accel.compressed_y[3]
.sym 103927 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 103928 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 103930 u_accel.compressed_y[3]
.sym 103931 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 103932 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 103934 u_accel.compressed_y[3]
.sym 103935 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103936 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 103938 u_accel.compressed_y[3]
.sym 103939 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 103940 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 103942 u_accel.compressed_y[3]
.sym 103943 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 103944 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104002 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104007 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104008 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104011 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104012 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104015 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104016 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104019 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104020 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104023 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104024 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104027 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104028 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104031 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104032 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104035 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104036 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104039 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104040 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104043 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104044 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104047 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104048 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104060 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104065 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104069 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104073 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104077 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 104081 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104085 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104089 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104093 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 104098 soft_rst_SB_LUT4_I2_O[0]
.sym 104099 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104100 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 104102 soft_rst_SB_LUT4_I2_O[0]
.sym 104103 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104104 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 104106 soft_rst_SB_LUT4_I2_O[0]
.sym 104107 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104108 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 104110 soft_rst_SB_LUT4_I2_O[0]
.sym 104111 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104112 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 104114 soft_rst_SB_LUT4_I2_O[0]
.sym 104115 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104116 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 104118 soft_rst_SB_LUT4_I2_O[0]
.sym 104119 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104120 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104122 soft_rst_SB_LUT4_I2_O[0]
.sym 104123 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104124 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 104130 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104135 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 104136 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104139 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 104140 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104143 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 104144 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104147 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 104148 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104151 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 104152 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104155 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 104156 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104159 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 104160 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104163 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 104164 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104167 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 104168 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104171 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 104172 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104173 soft_rst_SB_LUT4_I2_O[0]
.sym 104174 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104175 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 104176 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104178 soft_rst_SB_LUT4_I2_O[0]
.sym 104179 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104180 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 104182 soft_rst_SB_LUT4_I2_O[0]
.sym 104183 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104184 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 104186 soft_rst_SB_LUT4_I2_O[0]
.sym 104187 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104188 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 104190 soft_rst_SB_LUT4_I2_O[0]
.sym 104191 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104192 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 104232 heartbeat_cnt[0]
.sym 104258 heartbeat_cnt[0]
.sym 104263 heartbeat_cnt[1]
.sym 104264 heartbeat_cnt[0]
.sym 104267 heartbeat_cnt[2]
.sym 104268 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 104271 heartbeat_cnt[3]
.sym 104272 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 104275 heartbeat_cnt[4]
.sym 104276 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 104279 heartbeat_cnt[5]
.sym 104280 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 104283 heartbeat_cnt[6]
.sym 104284 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 104287 heartbeat_cnt[7]
.sym 104288 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 104291 heartbeat_cnt[8]
.sym 104292 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 104295 heartbeat_cnt[9]
.sym 104296 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 104299 heartbeat_cnt[10]
.sym 104300 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 104303 heartbeat_cnt[11]
.sym 104304 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 104307 heartbeat_cnt[12]
.sym 104308 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 104311 heartbeat_cnt[13]
.sym 104312 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 104315 heartbeat_cnt[14]
.sym 104316 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 104319 heartbeat_cnt[15]
.sym 104320 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 104323 heartbeat_cnt[16]
.sym 104324 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 104327 heartbeat_cnt[17]
.sym 104328 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 104331 heartbeat_cnt[18]
.sym 104332 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 104335 heartbeat_cnt[19]
.sym 104336 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 104339 heartbeat_cnt[20]
.sym 104340 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 104343 heartbeat_cnt[21]
.sym 104344 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 104347 heartbeat_cnt[22]
.sym 104348 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104641 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 104642 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 104643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 104644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 104645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 104646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 104647 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 104648 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 104653 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 104654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 104655 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 104656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 104661 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 104662 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 104663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 104664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 104666 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 104667 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 104668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 104670 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 104671 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 104672 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 104673 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 104674 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 104675 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104676 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 104678 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 104679 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104682 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 104683 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104686 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 104687 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104690 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 104691 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 104693 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 104694 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 104695 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 104696 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 104697 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 104698 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104699 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104700 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104701 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 104702 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 104703 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 104704 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 104705 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 104706 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 104707 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 104708 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 104709 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 104710 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 104712 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 104715 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 104716 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 104718 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 104719 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 104720 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 104722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 104723 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 104724 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 104725 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 104726 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 104727 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 104728 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 104729 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 104730 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 104731 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 104732 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 104733 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 104734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 104735 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 104736 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 104737 event_y[6]
.sym 104745 event_y[4]
.sym 104750 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 104751 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 104752 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 104753 event_y[1]
.sym 104757 event_y[5]
.sym 104762 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 104763 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 104764 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 104766 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 104767 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 104768 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 104770 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 104771 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 104772 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 104773 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 104774 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 104775 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 104776 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 104778 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 104779 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 104780 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 104781 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 104782 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 104783 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 104784 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 104785 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 104786 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 104787 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 104788 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 104789 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 104790 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 104791 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 104792 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 104794 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 104795 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 104796 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 104798 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 104799 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 104800 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 104801 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 104802 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 104803 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104804 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 104806 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 104807 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104810 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 104811 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104814 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 104815 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104818 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 104819 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 104821 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 104822 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 104823 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 104824 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 104825 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 104826 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104827 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104828 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104829 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 104830 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 104831 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 104832 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 104833 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 104834 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 104835 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 104836 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 104837 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 104838 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 104840 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 104844 u_accel.u_input_fifo.rd_addr[0]
.sym 104845 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 104850 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 104851 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 104852 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 104853 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 104859 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 104860 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 104866 u_accel.u_input_fifo.rd_addr[0]
.sym 104871 u_accel.u_input_fifo.rd_addr[1]
.sym 104872 u_accel.u_input_fifo.rd_addr[0]
.sym 104875 u_accel.u_input_fifo.rd_addr[2]
.sym 104876 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104879 u_accel.u_input_fifo.rd_addr[3]
.sym 104880 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104898 u_accel.u_input_fifo.wr_ptr[0]
.sym 104903 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 104904 u_accel.u_input_fifo.wr_ptr[0]
.sym 104907 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 104908 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104911 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 104912 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104928 u_accel.u_input_fifo.wr_ptr[0]
.sym 104929 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 104940 u_accel.early_sum_y[12]
.sym 104941 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 104948 u_accel.early_sum_y[14]
.sym 104949 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 104956 u_accel.early_sum_y[15]
.sym 104961 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104965 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104969 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104973 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104981 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104985 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104989 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104994 u_accel.early_count[0]
.sym 104995 u_accel.late_count[0]
.sym 104998 u_accel.early_count[1]
.sym 104999 u_accel.late_count[1]
.sym 105002 u_accel.early_count[2]
.sym 105003 u_accel.late_count[2]
.sym 105004 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 105006 u_accel.early_count[3]
.sym 105007 u_accel.late_count[3]
.sym 105008 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 105010 u_accel.early_count[4]
.sym 105011 u_accel.late_count[4]
.sym 105012 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 105014 u_accel.early_count[5]
.sym 105015 u_accel.late_count[5]
.sym 105016 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 105018 u_accel.early_count[6]
.sym 105019 u_accel.late_count[6]
.sym 105020 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 105022 u_accel.early_count[7]
.sym 105023 u_accel.late_count[7]
.sym 105024 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 105026 u_accel.early_count[8]
.sym 105027 u_accel.late_count[8]
.sym 105028 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 105030 u_accel.early_count[9]
.sym 105031 u_accel.late_count[9]
.sym 105032 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105034 u_accel.early_count[10]
.sym 105035 u_accel.late_count[10]
.sym 105036 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 105038 u_accel.early_count[11]
.sym 105039 u_accel.late_count[11]
.sym 105040 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105061 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 105065 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 105069 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 105073 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 105077 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 105081 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 105085 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 105089 u_accel.u_motion_computer.sum_count[2]
.sym 105093 u_accel.u_motion_computer.sum_count[5]
.sym 105097 u_accel.u_motion_computer.sum_count[9]
.sym 105101 u_accel.u_motion_computer.sum_count[6]
.sym 105105 u_accel.u_motion_computer.sum_count[7]
.sym 105109 u_accel.u_motion_computer.sum_count[8]
.sym 105113 u_accel.u_motion_computer.sum_count[3]
.sym 105117 u_accel.u_motion_computer.sum_count[4]
.sym 105122 u_accel.total_events[2]
.sym 105126 u_accel.total_events[3]
.sym 105127 $PACKER_VCC_NET
.sym 105130 u_accel.total_events[4]
.sym 105134 u_accel.total_events[5]
.sym 105135 $PACKER_VCC_NET
.sym 105138 u_accel.total_events[6]
.sym 105139 $PACKER_VCC_NET
.sym 105142 u_accel.total_events[7]
.sym 105143 $PACKER_VCC_NET
.sym 105146 u_accel.total_events[8]
.sym 105147 $PACKER_VCC_NET
.sym 105150 u_accel.total_events[9]
.sym 105151 $PACKER_VCC_NET
.sym 105154 u_accel.total_events[10]
.sym 105155 $PACKER_VCC_NET
.sym 105158 u_accel.total_events[11]
.sym 105159 $PACKER_VCC_NET
.sym 105164 $nextpnr_ICESTORM_LC_19$I3
.sym 105169 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 105173 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 105186 activity_led_cnt[0]
.sym 105189 event_valid
.sym 105190 activity_led_cnt[1]
.sym 105191 $PACKER_VCC_NET
.sym 105192 activity_led_cnt[0]
.sym 105193 event_valid
.sym 105194 activity_led_cnt[2]
.sym 105195 $PACKER_VCC_NET
.sym 105196 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 105197 event_valid
.sym 105198 activity_led_cnt[3]
.sym 105199 $PACKER_VCC_NET
.sym 105200 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 105201 event_valid
.sym 105202 activity_led_cnt[4]
.sym 105203 $PACKER_VCC_NET
.sym 105204 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 105205 event_valid
.sym 105206 activity_led_cnt[5]
.sym 105207 $PACKER_VCC_NET
.sym 105208 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 105209 event_valid
.sym 105210 activity_led_cnt[6]
.sym 105211 $PACKER_VCC_NET
.sym 105212 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 105213 event_valid
.sym 105214 activity_led_cnt[7]
.sym 105215 $PACKER_VCC_NET
.sym 105216 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 105217 event_valid
.sym 105218 activity_led_cnt[8]
.sym 105219 $PACKER_VCC_NET
.sym 105220 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 105221 event_valid
.sym 105222 activity_led_cnt[9]
.sym 105223 $PACKER_VCC_NET
.sym 105224 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 105225 event_valid
.sym 105226 activity_led_cnt[10]
.sym 105227 $PACKER_VCC_NET
.sym 105228 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 105229 event_valid
.sym 105230 activity_led_cnt[11]
.sym 105231 $PACKER_VCC_NET
.sym 105232 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 105233 event_valid
.sym 105234 activity_led_cnt[12]
.sym 105235 $PACKER_VCC_NET
.sym 105236 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 105237 event_valid
.sym 105238 activity_led_cnt[13]
.sym 105239 $PACKER_VCC_NET
.sym 105240 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 105241 event_valid
.sym 105242 activity_led_cnt[14]
.sym 105243 $PACKER_VCC_NET
.sym 105244 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 105248 $nextpnr_ICESTORM_LC_39$I3
.sym 105300 heartbeat_cnt[22]
.sym 105609 rx_data[3]
.sym 105613 rx_data[7]
.sym 105621 rx_data[1]
.sym 105625 rx_data[4]
.sym 105630 pkt_state[4]
.sym 105631 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 105632 event_valid_SB_DFFSR_Q_D[2]
.sym 105633 event_x[5]
.sym 105637 event_y[3]
.sym 105641 event_x[1]
.sym 105650 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 105651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 105652 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 105653 event_x[3]
.sym 105657 pkt_state[4]
.sym 105658 pkt_state[1]
.sym 105659 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 105660 event_valid_SB_DFFSR_Q_D[2]
.sym 105661 pkt_state[4]
.sym 105662 pkt_state[2]
.sym 105663 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 105664 event_valid_SB_DFFSR_Q_D[2]
.sym 105666 u_accel.u_input_fifo.count[0]
.sym 105671 u_accel.u_input_fifo.count[1]
.sym 105675 u_accel.u_input_fifo.count[2]
.sym 105676 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 105679 u_accel.u_input_fifo.count[3]
.sym 105680 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 105681 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 105682 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105683 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 105684 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 105686 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 105687 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 105688 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 105690 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105691 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105692 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105694 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105695 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105696 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105698 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 105699 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 105700 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 105702 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 105703 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 105704 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 105706 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 105707 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 105708 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 105709 event_x[7]
.sym 105713 event_x[8]
.sym 105717 event_x[6]
.sym 105722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 105723 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 105724 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 105725 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 105726 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 105727 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 105728 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 105733 event_y[0]
.sym 105737 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 105738 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 105739 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 105740 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 105742 u_accel.u_input_fifo.wr_ptr[0]
.sym 105743 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 105744 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 105746 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 105747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 105748 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 105750 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 105751 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 105752 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 105753 event_y[2]
.sym 105758 u_accel.u_input_fifo.rd_addr[0]
.sym 105759 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 105760 event_valid_SB_DFFSR_Q_D[2]
.sym 105763 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 105764 event_valid_SB_DFFSR_Q_D[2]
.sym 105765 u_accel.u_input_fifo.rd_addr[2]
.sym 105766 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 105767 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 105768 event_valid_SB_DFFSR_Q_D[2]
.sym 105769 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 105773 u_accel.u_input_fifo.rd_addr[3]
.sym 105774 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 105775 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 105776 event_valid_SB_DFFSR_Q_D[2]
.sym 105781 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 105785 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 105798 soft_rst_SB_LUT4_I2_O[0]
.sym 105799 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 105800 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 105802 soft_rst_SB_LUT4_I2_O[0]
.sym 105803 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105804 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 105806 soft_rst_SB_LUT4_I2_O[0]
.sym 105807 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105808 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 105810 soft_rst_SB_LUT4_I2_O[0]
.sym 105811 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105812 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 105814 soft_rst_SB_LUT4_I2_O[0]
.sym 105815 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105816 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 105818 soft_rst_SB_LUT4_I2_O[0]
.sym 105819 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105820 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 105822 soft_rst_SB_LUT4_I2_O[0]
.sym 105823 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105824 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 105825 u_accel.u_input_fifo.rd_addr[1]
.sym 105826 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 105827 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 105828 event_valid_SB_DFFSR_Q_D[2]
.sym 105836 u_accel.early_sum_y[0]
.sym 105837 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 105844 u_accel.early_sum_y[4]
.sym 105850 event_valid
.sym 105851 event_valid_SB_DFFSR_Q_D[1]
.sym 105852 event_valid_SB_DFFSR_Q_D[2]
.sym 105856 u_accel.early_sum_y[3]
.sym 105857 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105861 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105865 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105869 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105876 u_accel.early_sum_y[5]
.sym 105877 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 105881 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 105885 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105889 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 105896 u_accel.early_sum_y[13]
.sym 105897 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 105904 u_accel.early_sum_y[9]
.sym 105908 u_accel.early_sum_y[10]
.sym 105909 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 105913 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105917 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 105929 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 105945 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 105974 soft_rst_SB_LUT4_I2_O[0]
.sym 105975 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 105976 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 105988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105992 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105996 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106004 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106008 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106012 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106016 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106021 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106025 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106029 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106033 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106037 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106041 u_accel.delta_y[5]
.sym 106042 u_accel.delta_y[4]
.sym 106043 u_accel.delta_y[3]
.sym 106044 u_accel.delta_y[2]
.sym 106049 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106053 u_accel.delta_y[13]
.sym 106054 u_accel.delta_y[10]
.sym 106055 u_accel.delta_y[8]
.sym 106056 u_accel.delta_y[7]
.sym 106061 u_accel.delta_y[1]
.sym 106062 u_accel.delta_y[0]
.sym 106063 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 106064 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 106065 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106069 u_accel.u_motion_computer.diff_y[1]
.sym 106073 u_accel.u_motion_computer.abs_diff_y[0]
.sym 106077 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106097 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106101 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106105 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106109 u_accel.delta_y[12]
.sym 106110 u_accel.delta_y[11]
.sym 106111 u_accel.delta_y[9]
.sym 106112 u_accel.delta_y[6]
.sym 106113 u_accel.u_motion_computer.sum_count[11]
.sym 106133 u_accel.u_motion_computer.sum_count[10]
.sym 106145 activity_led_cnt[1]
.sym 106146 activity_led_cnt[0]
.sym 106147 led_activity_SB_LUT4_O_I2[2]
.sym 106148 led_activity_SB_LUT4_O_I2[3]
.sym 106161 activity_led_cnt[5]
.sym 106162 activity_led_cnt[4]
.sym 106163 activity_led_cnt[3]
.sym 106164 activity_led_cnt[2]
.sym 106170 event_valid
.sym 106171 event_valid_SB_DFFSR_Q_D[2]
.sym 106172 led_activity$SB_IO_OUT
.sym 106175 event_valid
.sym 106176 activity_led_cnt[0]
.sym 106178 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 106181 event_valid
.sym 106182 activity_led_cnt[15]
.sym 106183 $PACKER_VCC_NET
.sym 106184 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 106185 event_valid
.sym 106186 activity_led_cnt[16]
.sym 106187 $PACKER_VCC_NET
.sym 106188 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 106189 event_valid
.sym 106190 activity_led_cnt[17]
.sym 106191 $PACKER_VCC_NET
.sym 106192 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106193 activity_led_cnt[9]
.sym 106194 activity_led_cnt[8]
.sym 106195 activity_led_cnt[7]
.sym 106196 activity_led_cnt[6]
.sym 106198 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 106199 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 106200 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 106201 activity_led_cnt[13]
.sym 106202 activity_led_cnt[12]
.sym 106203 activity_led_cnt[11]
.sym 106204 activity_led_cnt[10]
.sym 106205 activity_led_cnt[17]
.sym 106206 activity_led_cnt[16]
.sym 106207 activity_led_cnt[15]
.sym 106208 activity_led_cnt[14]
.sym 106537 rx_data[0]
.sym 106541 rx_data[5]
.sym 106545 rx_data[2]
.sym 106553 rx_data[6]
.sym 106569 pkt_y[4]
.sym 106573 pkt_x[5]
.sym 106577 pkt_y[5]
.sym 106581 pkt_x[3]
.sym 106585 pkt_x[0]
.sym 106589 pkt_x[6]
.sym 106597 pkt_state[1]
.sym 106598 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 106599 event_valid_SB_DFFSR_Q_D[1]
.sym 106600 event_valid_SB_DFFSR_Q_D[2]
.sym 106601 pkt_y[0]
.sym 106605 pkt_y[7]
.sym 106609 pkt_y[6]
.sym 106613 pkt_y[3]
.sym 106617 pkt_y[1]
.sym 106621 pkt_y[2]
.sym 106626 u_accel.u_input_fifo.count[0]
.sym 106630 u_accel.u_input_fifo.count[1]
.sym 106631 $PACKER_VCC_NET
.sym 106634 u_accel.u_input_fifo.count[2]
.sym 106635 $PACKER_VCC_NET
.sym 106636 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106638 u_accel.u_input_fifo.count[3]
.sym 106639 $PACKER_VCC_NET
.sym 106640 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106642 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 106643 $PACKER_VCC_NET
.sym 106644 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106645 event_valid_SB_DFFSR_Q_D[1]
.sym 106649 u_accel.u_input_fifo.count[3]
.sym 106650 u_accel.u_input_fifo.count[2]
.sym 106651 u_accel.u_input_fifo.count[1]
.sym 106652 u_accel.u_input_fifo.count[0]
.sym 106654 pkt_state[1]
.sym 106655 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 106656 event_valid_SB_DFFSR_Q_D[2]
.sym 106658 event_valid
.sym 106659 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 106660 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 106663 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 106664 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 106667 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 106668 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 106672 u_accel.u_input_fifo.count[0]
.sym 106673 event_valid
.sym 106674 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106675 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 106676 event_valid_SB_DFFSR_Q_D[2]
.sym 106685 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106687 u_accel.u_input_fifo.count[1]
.sym 106688 u_accel.u_input_fifo.count[0]
.sym 106693 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 106700 u_accel.early_sum_y[2]
.sym 106722 u_accel.compressed_y[0]
.sym 106723 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 106726 u_accel.compressed_y[1]
.sym 106727 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 106728 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106730 u_accel.compressed_y[2]
.sym 106731 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 106732 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106734 u_accel.compressed_y[3]
.sym 106735 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 106736 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106738 u_accel.compressed_y[3]
.sym 106739 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 106740 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106742 u_accel.compressed_y[3]
.sym 106743 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 106744 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106746 u_accel.compressed_y[3]
.sym 106747 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 106748 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106750 u_accel.compressed_y[3]
.sym 106751 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 106752 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106754 u_accel.compressed_y[3]
.sym 106755 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 106756 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106758 u_accel.compressed_y[3]
.sym 106759 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 106760 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106762 u_accel.compressed_y[3]
.sym 106763 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 106764 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106766 u_accel.compressed_y[3]
.sym 106767 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 106768 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106770 u_accel.compressed_y[3]
.sym 106771 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 106772 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106774 u_accel.compressed_y[3]
.sym 106775 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 106776 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106778 u_accel.compressed_y[3]
.sym 106779 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 106780 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106782 u_accel.compressed_y[3]
.sym 106783 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 106784 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106786 u_accel.compressed_y[3]
.sym 106787 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 106788 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106790 u_accel.compressed_y[3]
.sym 106791 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 106792 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106794 soft_rst_SB_LUT4_I2_O[0]
.sym 106795 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106796 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106798 soft_rst_SB_LUT4_I2_O[0]
.sym 106799 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106800 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106802 soft_rst_SB_LUT4_I2_O[0]
.sym 106803 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106804 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 106806 soft_rst_SB_LUT4_I2_O[0]
.sym 106807 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106808 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 106810 soft_rst_SB_LUT4_I2_O[0]
.sym 106811 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106812 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 106814 soft_rst_SB_LUT4_I2_O[0]
.sym 106815 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106816 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 106818 u_accel.late_sum_y[0]
.sym 106819 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 106820 $PACKER_VCC_NET
.sym 106822 u_accel.late_sum_y[1]
.sym 106823 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 106824 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 106826 u_accel.late_sum_y[2]
.sym 106827 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 106828 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 106830 u_accel.late_sum_y[3]
.sym 106831 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 106832 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 106834 u_accel.late_sum_y[4]
.sym 106835 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 106836 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 106838 u_accel.late_sum_y[5]
.sym 106839 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 106840 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 106842 u_accel.late_sum_y[6]
.sym 106843 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 106844 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 106846 u_accel.late_sum_y[7]
.sym 106847 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 106848 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 106850 u_accel.late_sum_y[8]
.sym 106851 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 106852 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 106854 u_accel.late_sum_y[9]
.sym 106855 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 106856 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 106858 u_accel.late_sum_y[10]
.sym 106859 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 106860 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 106862 u_accel.late_sum_y[11]
.sym 106863 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 106864 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 106866 u_accel.late_sum_y[12]
.sym 106867 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 106868 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 106870 u_accel.late_sum_y[13]
.sym 106871 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 106872 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 106874 u_accel.late_sum_y[14]
.sym 106875 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 106876 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 106878 u_accel.late_sum_y[15]
.sym 106879 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 106880 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 106882 u_accel.late_sum_y[16]
.sym 106883 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 106884 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 106885 u_accel.early_sum_y[17]
.sym 106886 u_accel.late_sum_y[17]
.sym 106888 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106892 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106896 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106900 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106904 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106908 u_accel.u_motion_computer.abs_diff_y[0]
.sym 106912 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106914 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106919 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 106920 u_accel.u_motion_computer.diff_y[1]
.sym 106923 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106924 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106927 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106928 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106931 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106932 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106935 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106936 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106939 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106940 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106943 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106944 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106947 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106948 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106951 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106952 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106955 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106956 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106959 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106960 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106963 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106967 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106968 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106971 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106972 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106975 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106976 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106979 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106980 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106981 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106984 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106986 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106987 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 106990 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106991 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106992 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 106994 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106995 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106996 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106998 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106999 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 107002 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107003 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107004 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 107006 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107007 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107008 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 107010 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107011 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107012 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 107018 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107019 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107020 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 107021 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107030 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107031 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107032 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 107034 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107035 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107036 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 107040 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107041 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107045 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107049 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107061 u_accel.delta_y[17]
.sym 107062 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[1]
.sym 107063 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[2]
.sym 107064 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I1[3]
.sym 107065 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107070 u_accel.delta_y[16]
.sym 107071 u_accel.delta_y[15]
.sym 107072 u_accel.delta_y[14]
.sym 107106 gesture_led_cnt[0]
.sym 107109 gesture_valid
.sym 107110 gesture_led_cnt[1]
.sym 107111 $PACKER_VCC_NET
.sym 107112 gesture_led_cnt[0]
.sym 107113 gesture_valid
.sym 107114 gesture_led_cnt[2]
.sym 107115 $PACKER_VCC_NET
.sym 107116 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 107117 gesture_valid
.sym 107118 gesture_led_cnt[3]
.sym 107119 $PACKER_VCC_NET
.sym 107120 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 107121 gesture_valid
.sym 107122 gesture_led_cnt[4]
.sym 107123 $PACKER_VCC_NET
.sym 107124 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 107125 gesture_valid
.sym 107126 gesture_led_cnt[5]
.sym 107127 $PACKER_VCC_NET
.sym 107128 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 107129 gesture_valid
.sym 107130 gesture_led_cnt[6]
.sym 107131 $PACKER_VCC_NET
.sym 107132 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 107133 gesture_valid
.sym 107134 gesture_led_cnt[7]
.sym 107135 $PACKER_VCC_NET
.sym 107136 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 107137 gesture_valid
.sym 107138 gesture_led_cnt[8]
.sym 107139 $PACKER_VCC_NET
.sym 107140 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 107141 gesture_valid
.sym 107142 gesture_led_cnt[9]
.sym 107143 $PACKER_VCC_NET
.sym 107144 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 107145 gesture_valid
.sym 107146 gesture_led_cnt[10]
.sym 107147 $PACKER_VCC_NET
.sym 107148 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 107149 gesture_valid
.sym 107150 gesture_led_cnt[11]
.sym 107151 $PACKER_VCC_NET
.sym 107152 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 107153 gesture_valid
.sym 107154 gesture_led_cnt[12]
.sym 107155 $PACKER_VCC_NET
.sym 107156 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 107157 gesture_valid
.sym 107158 gesture_led_cnt[13]
.sym 107159 $PACKER_VCC_NET
.sym 107160 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 107161 gesture_valid
.sym 107162 gesture_led_cnt[14]
.sym 107163 $PACKER_VCC_NET
.sym 107164 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 107168 $nextpnr_ICESTORM_LC_33$I3
.sym 107494 pkt_state[2]
.sym 107495 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 107496 event_valid_SB_DFFSR_Q_D[2]
.sym 107497 rx_data[0]
.sym 107521 rx_data[7]
.sym 107525 rx_data[5]
.sym 107529 rx_data[3]
.sym 107533 rx_data[2]
.sym 107537 rx_data[0]
.sym 107541 rx_data[1]
.sym 107545 rx_data[6]
.sym 107549 rx_data[4]
.sym 107553 pkt_x[7]
.sym 107557 pkt_y[8]
.sym 107561 rx_data[0]
.sym 107565 pkt_x[4]
.sym 107569 pkt_x[8]
.sym 107573 pkt_x[1]
.sym 107578 pkt_state[3]
.sym 107579 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 107580 event_valid_SB_DFFSR_Q_D[2]
.sym 107581 pkt_x[2]
.sym 107586 event_valid
.sym 107587 event_valid_SB_DFFSR_Q_D[1]
.sym 107588 event_valid_SB_DFFSR_Q_D[2]
.sym 107594 event_valid
.sym 107595 event_valid_SB_DFFSR_Q_D[1]
.sym 107596 event_valid_SB_DFFSR_Q_D[2]
.sym 107609 rx_data[0]
.sym 107618 pkt_state[1]
.sym 107619 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 107620 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 107621 pkt_state[0]
.sym 107622 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 107623 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107624 event_valid_SB_DFFSR_Q_D[2]
.sym 107630 pending_gesture_SB_DFFESR_Q_E[1]
.sym 107631 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107632 event_valid_SB_DFFSR_Q_D[2]
.sym 107633 pkt_state[3]
.sym 107634 pkt_state[2]
.sym 107635 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 107636 event_valid_SB_DFFSR_Q_D[2]
.sym 107639 event_valid_SB_DFFSR_Q_D[2]
.sym 107640 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 107641 pkt_state[3]
.sym 107642 pkt_state[0]
.sym 107643 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 107644 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107647 pkt_state[0]
.sym 107648 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 107650 soft_rst_SB_LUT4_I2_O[0]
.sym 107651 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107652 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 107658 soft_rst_SB_LUT4_I2_O[0]
.sym 107659 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107660 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 107662 soft_rst_SB_LUT4_I2_O[0]
.sym 107663 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107664 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107670 soft_rst_SB_LUT4_I2_O[0]
.sym 107671 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107672 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 107674 soft_rst_SB_LUT4_I2_O[0]
.sym 107675 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107676 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 107678 soft_rst_SB_LUT4_I2_O[0]
.sym 107679 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107680 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 107681 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 107705 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 107709 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 107714 soft_rst_SB_LUT4_I2_O[0]
.sym 107715 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107716 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 107718 soft_rst_SB_LUT4_I2_O[0]
.sym 107719 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107720 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 107722 soft_rst_SB_LUT4_I2_O[0]
.sym 107723 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107724 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 107726 soft_rst_SB_LUT4_I2_O[0]
.sym 107727 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107728 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 107730 soft_rst_SB_LUT4_I2_O[0]
.sym 107731 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 107732 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 107738 soft_rst_SB_LUT4_I2_O[0]
.sym 107739 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107740 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 107742 soft_rst_SB_LUT4_I2_O[0]
.sym 107743 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 107744 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 107748 u_accel.early_sum_y[7]
.sym 107756 u_accel.early_sum_y[6]
.sym 107764 u_accel.early_sum_y[1]
.sym 107766 soft_rst_SB_LUT4_I2_O[0]
.sym 107767 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107768 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 107777 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107789 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 107796 u_accel.early_sum_y[11]
.sym 107797 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107801 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 107805 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107809 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107816 u_accel.early_sum_y[8]
.sym 107817 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107821 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107825 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 107829 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 107833 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107837 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107844 u_accel.early_sum_y[16]
.sym 107874 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107875 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107876 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 107878 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107879 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107880 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 107882 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107883 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107884 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 107894 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107895 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107896 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 107898 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107899 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107900 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 107904 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107906 u_accel.abs_delta_y[0]
.sym 107910 u_accel.abs_delta_y[1]
.sym 107914 u_accel.abs_delta_y[2]
.sym 107918 u_accel.abs_delta_y[3]
.sym 107922 u_accel.abs_delta_y[4]
.sym 107926 u_accel.abs_delta_y[5]
.sym 107930 u_accel.abs_delta_y[6]
.sym 107934 u_accel.abs_delta_y[7]
.sym 107938 u_accel.abs_delta_y[8]
.sym 107939 $PACKER_VCC_NET
.sym 107942 u_accel.abs_delta_y[9]
.sym 107943 $PACKER_VCC_NET
.sym 107946 u_accel.abs_delta_y[10]
.sym 107947 $PACKER_VCC_NET
.sym 107950 u_accel.abs_delta_y[11]
.sym 107951 $PACKER_VCC_NET
.sym 107954 u_accel.abs_delta_y[12]
.sym 107955 $PACKER_VCC_NET
.sym 107958 u_accel.abs_delta_y[13]
.sym 107959 $PACKER_VCC_NET
.sym 107962 u_accel.abs_delta_y[14]
.sym 107963 $PACKER_VCC_NET
.sym 107966 u_accel.abs_delta_y[15]
.sym 107967 $PACKER_VCC_NET
.sym 107970 u_accel.abs_delta_y[16]
.sym 107971 $PACKER_VCC_NET
.sym 107974 u_accel.abs_delta_y[17]
.sym 107975 $PACKER_VCC_NET
.sym 107980 $nextpnr_ICESTORM_LC_4$I3
.sym 107981 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107994 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107995 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107996 u_accel.u_motion_computer.diff_y[1]
.sym 108002 u_accel.abs_delta_y[3]
.sym 108006 u_accel.abs_delta_y[4]
.sym 108007 $PACKER_VCC_NET
.sym 108010 u_accel.abs_delta_y[5]
.sym 108011 $PACKER_VCC_NET
.sym 108014 u_accel.abs_delta_y[6]
.sym 108015 $PACKER_VCC_NET
.sym 108018 u_accel.abs_delta_y[7]
.sym 108019 $PACKER_VCC_NET
.sym 108022 u_accel.abs_delta_y[8]
.sym 108023 $PACKER_VCC_NET
.sym 108026 u_accel.abs_delta_y[9]
.sym 108027 $PACKER_VCC_NET
.sym 108030 u_accel.abs_delta_y[10]
.sym 108031 $PACKER_VCC_NET
.sym 108034 u_accel.abs_delta_y[11]
.sym 108035 $PACKER_VCC_NET
.sym 108038 u_accel.abs_delta_y[12]
.sym 108039 $PACKER_VCC_NET
.sym 108042 u_accel.abs_delta_y[13]
.sym 108043 $PACKER_VCC_NET
.sym 108046 u_accel.abs_delta_y[14]
.sym 108047 $PACKER_VCC_NET
.sym 108050 u_accel.abs_delta_y[15]
.sym 108051 $PACKER_VCC_NET
.sym 108054 u_accel.abs_delta_y[16]
.sym 108055 $PACKER_VCC_NET
.sym 108058 u_accel.abs_delta_y[17]
.sym 108059 $PACKER_VCC_NET
.sym 108064 $nextpnr_ICESTORM_LC_9$I3
.sym 108087 gesture_valid
.sym 108088 gesture_led_cnt[0]
.sym 108089 gesture_led_cnt[3]
.sym 108090 gesture_led_cnt[0]
.sym 108091 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108092 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108093 gesture_led_cnt[7]
.sym 108094 gesture_led_cnt[6]
.sym 108095 gesture_led_cnt[5]
.sym 108096 gesture_led_cnt[4]
.sym 108097 gesture_led_cnt[15]
.sym 108098 gesture_led_cnt[14]
.sym 108099 gesture_led_cnt[13]
.sym 108100 gesture_led_cnt[12]
.sym 108103 led_gesture_valid_SB_LUT4_O_I2[0]
.sym 108104 led_gesture_valid_SB_LUT4_O_I2[1]
.sym 108105 gesture_led_cnt[10]
.sym 108106 gesture_led_cnt[9]
.sym 108107 gesture_led_cnt[8]
.sym 108108 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 108115 last_gesture_SB_DFFESR_Q_E[1]
.sym 108116 led_gesture_valid$SB_IO_OUT
.sym 108125 gesture_led_cnt[11]
.sym 108126 gesture_led_cnt[2]
.sym 108127 gesture_led_cnt[1]
.sym 108128 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 108130 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 108133 gesture_valid
.sym 108134 gesture_led_cnt[15]
.sym 108135 $PACKER_VCC_NET
.sym 108136 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 108137 gesture_valid
.sym 108138 gesture_led_cnt[16]
.sym 108139 $PACKER_VCC_NET
.sym 108140 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 108141 gesture_valid
.sym 108142 gesture_led_cnt[17]
.sym 108143 $PACKER_VCC_NET
.sym 108144 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 108145 gesture_valid
.sym 108146 gesture_led_cnt[18]
.sym 108147 $PACKER_VCC_NET
.sym 108148 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108149 gesture_valid
.sym 108150 gesture_led_cnt[19]
.sym 108151 $PACKER_VCC_NET
.sym 108152 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108157 gesture_led_cnt[19]
.sym 108158 gesture_led_cnt[18]
.sym 108159 gesture_led_cnt[17]
.sym 108160 gesture_led_cnt[16]
.sym 108482 u_accel.compressed_x[0]
.sym 108483 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 108486 u_accel.compressed_x[1]
.sym 108487 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 108488 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 108490 u_accel.compressed_x[2]
.sym 108491 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 108492 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 108494 u_accel.compressed_x[3]
.sym 108495 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 108496 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 108498 u_accel.compressed_x[3]
.sym 108499 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 108500 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 108502 u_accel.compressed_x[3]
.sym 108503 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 108504 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 108506 u_accel.compressed_x[3]
.sym 108507 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 108508 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 108510 u_accel.compressed_x[3]
.sym 108511 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 108512 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 108514 u_accel.compressed_x[3]
.sym 108515 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108516 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 108518 u_accel.compressed_x[3]
.sym 108519 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 108520 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 108522 u_accel.compressed_x[3]
.sym 108523 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 108524 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 108526 u_accel.compressed_x[3]
.sym 108527 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 108528 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 108530 u_accel.compressed_x[3]
.sym 108531 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 108532 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 108534 u_accel.compressed_x[3]
.sym 108535 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 108536 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 108538 u_accel.compressed_x[3]
.sym 108539 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 108540 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 108542 u_accel.compressed_x[3]
.sym 108543 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108544 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 108546 u_accel.compressed_x[3]
.sym 108547 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108548 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108550 u_accel.compressed_x[3]
.sym 108551 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 108552 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108578 u_accel.compressed_x[0]
.sym 108579 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 108582 u_accel.compressed_x[1]
.sym 108583 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 108584 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108586 u_accel.compressed_x[2]
.sym 108587 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 108588 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108590 u_accel.compressed_x[3]
.sym 108591 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 108592 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108594 u_accel.compressed_x[3]
.sym 108595 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 108596 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108598 u_accel.compressed_x[3]
.sym 108599 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 108600 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108602 u_accel.compressed_x[3]
.sym 108603 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 108604 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108606 u_accel.compressed_x[3]
.sym 108607 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 108608 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108610 u_accel.compressed_x[3]
.sym 108611 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 108612 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108614 u_accel.compressed_x[3]
.sym 108615 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 108616 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108618 u_accel.compressed_x[3]
.sym 108619 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 108620 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108622 u_accel.compressed_x[3]
.sym 108623 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 108624 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108626 u_accel.compressed_x[3]
.sym 108627 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 108628 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108630 u_accel.compressed_x[3]
.sym 108631 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 108632 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108634 u_accel.compressed_x[3]
.sym 108635 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 108636 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108638 u_accel.compressed_x[3]
.sym 108639 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 108640 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108642 u_accel.compressed_x[3]
.sym 108643 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 108644 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108646 u_accel.compressed_x[3]
.sym 108647 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 108648 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108652 u_accel.early_sum_x[14]
.sym 108656 u_accel.early_sum_x[9]
.sym 108657 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 108665 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 108673 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 108677 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108681 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 108688 u_accel.early_sum_x[10]
.sym 108689 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 108693 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 108697 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 108701 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 108705 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 108709 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108716 u_accel.early_sum_x[12]
.sym 108721 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108725 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 108729 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 108733 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 108738 u_accel.u_motion_computer.abs_diff_x[0]
.sym 108739 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 108740 u_accel.u_motion_computer.diff_x[1]
.sym 108742 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 108743 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 108744 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 108746 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 108747 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 108748 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 108756 u_accel.abs_delta_x[0]
.sym 108758 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 108759 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 108760 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 108765 u_accel.u_motion_computer.abs_diff_x[0]
.sym 108770 u_accel.abs_delta_x[0]
.sym 108774 u_accel.abs_delta_x[1]
.sym 108778 u_accel.abs_delta_x[2]
.sym 108782 u_accel.abs_delta_x[3]
.sym 108786 u_accel.abs_delta_x[4]
.sym 108790 u_accel.abs_delta_x[5]
.sym 108794 u_accel.abs_delta_x[6]
.sym 108798 u_accel.abs_delta_x[7]
.sym 108802 u_accel.abs_delta_x[8]
.sym 108803 $PACKER_VCC_NET
.sym 108806 u_accel.abs_delta_x[9]
.sym 108807 $PACKER_VCC_NET
.sym 108810 u_accel.abs_delta_x[10]
.sym 108811 $PACKER_VCC_NET
.sym 108814 u_accel.abs_delta_x[11]
.sym 108815 $PACKER_VCC_NET
.sym 108818 u_accel.abs_delta_x[12]
.sym 108819 $PACKER_VCC_NET
.sym 108822 u_accel.abs_delta_x[13]
.sym 108823 $PACKER_VCC_NET
.sym 108826 u_accel.abs_delta_x[14]
.sym 108827 $PACKER_VCC_NET
.sym 108830 u_accel.abs_delta_x[15]
.sym 108831 $PACKER_VCC_NET
.sym 108834 u_accel.abs_delta_x[16]
.sym 108835 $PACKER_VCC_NET
.sym 108838 u_accel.abs_delta_x[17]
.sym 108839 $PACKER_VCC_NET
.sym 108844 $nextpnr_ICESTORM_LC_6$I3
.sym 108848 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108852 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108854 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 108855 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108856 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 108857 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108862 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 108863 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108864 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 108881 u_accel.abs_delta_y[11]
.sym 108882 u_accel.abs_delta_x[11]
.sym 108883 u_accel.abs_delta_y[1]
.sym 108884 u_accel.abs_delta_x[1]
.sym 108887 u_accel.abs_delta_y[2]
.sym 108888 u_accel.abs_delta_x[2]
.sym 108898 u_accel.abs_delta_y[0]
.sym 108899 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 108900 $PACKER_VCC_NET
.sym 108902 u_accel.abs_delta_y[1]
.sym 108903 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 108904 u_accel.abs_delta_x[1]
.sym 108906 u_accel.abs_delta_y[2]
.sym 108907 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 108908 u_accel.abs_delta_x[2]
.sym 108910 u_accel.abs_delta_y[3]
.sym 108911 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 108912 u_accel.abs_delta_x[3]
.sym 108914 u_accel.abs_delta_y[4]
.sym 108915 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 108916 u_accel.abs_delta_x[4]
.sym 108918 u_accel.abs_delta_y[5]
.sym 108919 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 108920 u_accel.abs_delta_x[5]
.sym 108922 u_accel.abs_delta_y[6]
.sym 108923 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 108924 u_accel.abs_delta_x[6]
.sym 108926 u_accel.abs_delta_y[7]
.sym 108927 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 108928 u_accel.abs_delta_x[7]
.sym 108930 u_accel.abs_delta_y[8]
.sym 108931 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108932 u_accel.abs_delta_x[8]
.sym 108934 u_accel.abs_delta_y[9]
.sym 108935 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108936 u_accel.abs_delta_x[9]
.sym 108938 u_accel.abs_delta_y[10]
.sym 108939 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108940 u_accel.abs_delta_x[10]
.sym 108942 u_accel.abs_delta_y[11]
.sym 108943 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108944 u_accel.abs_delta_x[11]
.sym 108946 u_accel.abs_delta_y[12]
.sym 108947 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108948 u_accel.abs_delta_x[12]
.sym 108950 u_accel.abs_delta_y[13]
.sym 108951 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108952 u_accel.abs_delta_x[13]
.sym 108954 u_accel.abs_delta_y[14]
.sym 108955 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108956 u_accel.abs_delta_x[14]
.sym 108958 u_accel.abs_delta_y[15]
.sym 108959 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108960 u_accel.abs_delta_x[15]
.sym 108962 u_accel.abs_delta_y[16]
.sym 108963 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108964 u_accel.abs_delta_x[16]
.sym 108966 u_accel.abs_delta_y[17]
.sym 108967 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108968 u_accel.abs_delta_x[17]
.sym 108970 $PACKER_VCC_NET
.sym 108972 $nextpnr_ICESTORM_LC_30$I3
.sym 108973 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 108974 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 108975 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 108976 $nextpnr_ICESTORM_LC_30$COUT
.sym 108978 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 108979 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 108980 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 108981 u_accel.abs_delta_x[17]
.sym 108982 u_accel.abs_delta_y[17]
.sym 108983 u_accel.abs_delta_x[5]
.sym 108984 u_accel.abs_delta_y[5]
.sym 108985 u_accel.abs_delta_y[10]
.sym 108986 u_accel.abs_delta_x[10]
.sym 108987 u_accel.abs_delta_y[8]
.sym 108988 u_accel.abs_delta_x[8]
.sym 108989 u_accel.abs_delta_y[15]
.sym 108990 u_accel.abs_delta_x[15]
.sym 108991 u_accel.abs_delta_x[3]
.sym 108992 u_accel.abs_delta_y[3]
.sym 109021 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 109143 u_accel.accum_valid
.sym 109144 event_valid_SB_DFFSR_Q_D[2]
.sym 109474 soft_rst_SB_LUT4_I2_O[0]
.sym 109475 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 109476 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 109482 soft_rst_SB_LUT4_I2_O[0]
.sym 109483 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109484 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 109486 soft_rst_SB_LUT4_I2_O[0]
.sym 109487 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 109488 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 109494 soft_rst_SB_LUT4_I2_O[0]
.sym 109495 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 109496 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 109498 soft_rst_SB_LUT4_I2_O[0]
.sym 109499 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109500 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 109502 soft_rst_SB_LUT4_I2_O[0]
.sym 109503 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 109504 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 109517 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 109525 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 109532 u_accel.early_sum_x[4]
.sym 109540 u_accel.early_sum_x[3]
.sym 109544 u_accel.early_sum_x[6]
.sym 109545 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 109552 u_accel.early_sum_x[0]
.sym 109553 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 109557 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 109561 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109565 rx_data[1]
.sym 109566 rx_data[0]
.sym 109567 pending_gesture_SB_DFFESR_Q_E[1]
.sym 109568 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 109569 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109573 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 109577 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 109581 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 109585 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109589 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 109596 u_accel.early_sum_x[1]
.sym 109597 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 109602 u_accel.late_sum_x[0]
.sym 109603 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 109604 $PACKER_VCC_NET
.sym 109606 u_accel.late_sum_x[1]
.sym 109607 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 109608 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 109610 u_accel.late_sum_x[2]
.sym 109611 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 109612 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 109614 u_accel.late_sum_x[3]
.sym 109615 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 109616 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 109618 u_accel.late_sum_x[4]
.sym 109619 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 109620 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 109622 u_accel.late_sum_x[5]
.sym 109623 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 109624 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 109626 u_accel.late_sum_x[6]
.sym 109627 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 109628 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 109630 u_accel.late_sum_x[7]
.sym 109631 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 109632 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 109634 u_accel.late_sum_x[8]
.sym 109635 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 109636 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 109638 u_accel.late_sum_x[9]
.sym 109639 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 109640 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 109642 u_accel.late_sum_x[10]
.sym 109643 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 109644 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 109646 u_accel.late_sum_x[11]
.sym 109647 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 109648 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 109650 u_accel.late_sum_x[12]
.sym 109651 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 109652 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 109654 u_accel.late_sum_x[13]
.sym 109655 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 109656 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 109658 u_accel.late_sum_x[14]
.sym 109659 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 109660 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 109662 u_accel.late_sum_x[15]
.sym 109663 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 109664 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 109666 u_accel.late_sum_x[16]
.sym 109667 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 109668 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 109669 u_accel.early_sum_x[17]
.sym 109670 u_accel.late_sum_x[17]
.sym 109672 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 109680 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109684 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 109696 u_accel.early_sum_x[13]
.sym 109700 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 109702 pending_gesture_SB_DFFESR_Q_E[0]
.sym 109703 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 109704 last_gesture_SB_DFFESR_Q_E[1]
.sym 109708 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109712 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109716 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 109720 u_accel.u_motion_computer.abs_diff_x[0]
.sym 109724 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 109725 tx_busy
.sym 109726 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 109727 event_valid_SB_DFFSR_Q_D[2]
.sym 109728 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 109730 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 109735 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 109736 u_accel.u_motion_computer.diff_x[1]
.sym 109739 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109740 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109743 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109744 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109747 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109748 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109751 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109752 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109755 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109756 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109759 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109760 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109763 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109764 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109767 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109768 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109771 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109772 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109775 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109776 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109779 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109780 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109783 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109784 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109787 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109788 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109791 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109792 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109795 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109796 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 109797 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 109800 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 109802 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 109803 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 109804 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 109806 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 109807 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 109808 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 109810 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 109811 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 109812 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 109814 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 109815 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 109816 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 109818 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 109819 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 109820 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 109822 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 109823 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 109824 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 109826 u_accel.abs_delta_x[3]
.sym 109830 u_accel.abs_delta_x[4]
.sym 109831 $PACKER_VCC_NET
.sym 109834 u_accel.abs_delta_x[5]
.sym 109835 $PACKER_VCC_NET
.sym 109838 u_accel.abs_delta_x[6]
.sym 109839 $PACKER_VCC_NET
.sym 109842 u_accel.abs_delta_x[7]
.sym 109843 $PACKER_VCC_NET
.sym 109846 u_accel.abs_delta_x[8]
.sym 109847 $PACKER_VCC_NET
.sym 109850 u_accel.abs_delta_x[9]
.sym 109851 $PACKER_VCC_NET
.sym 109854 u_accel.abs_delta_x[10]
.sym 109855 $PACKER_VCC_NET
.sym 109858 u_accel.abs_delta_x[11]
.sym 109859 $PACKER_VCC_NET
.sym 109862 u_accel.abs_delta_x[12]
.sym 109863 $PACKER_VCC_NET
.sym 109866 u_accel.abs_delta_x[13]
.sym 109867 $PACKER_VCC_NET
.sym 109870 u_accel.abs_delta_x[14]
.sym 109871 $PACKER_VCC_NET
.sym 109874 u_accel.abs_delta_x[15]
.sym 109875 $PACKER_VCC_NET
.sym 109878 u_accel.abs_delta_x[16]
.sym 109879 $PACKER_VCC_NET
.sym 109882 u_accel.abs_delta_x[17]
.sym 109883 $PACKER_VCC_NET
.sym 109887 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 109888 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 109891 u_accel.abs_delta_x[4]
.sym 109892 u_accel.abs_delta_y[4]
.sym 109893 u_accel.abs_delta_y[14]
.sym 109894 u_accel.abs_delta_x[14]
.sym 109895 u_accel.abs_delta_y[6]
.sym 109896 u_accel.abs_delta_x[6]
.sym 109898 u_accel.abs_delta_y[12]
.sym 109899 u_accel.abs_delta_x[12]
.sym 109900 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 109903 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 109904 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 109907 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 109908 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 109910 u_accel.abs_delta_x[13]
.sym 109911 u_accel.abs_delta_y[13]
.sym 109912 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 109913 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 109919 u_accel.abs_delta_y[9]
.sym 109920 u_accel.abs_delta_x[9]
.sym 109921 $PACKER_VCC_NET
.sym 109929 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 109930 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 109931 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 109932 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 109942 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 109943 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 109944 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 109945 u_accel.abs_delta_x[16]
.sym 109946 u_accel.abs_delta_y[16]
.sym 109947 u_accel.abs_delta_x[7]
.sym 109948 u_accel.abs_delta_y[7]
.sym 109958 u_accel.motion_valid
.sym 109959 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 109960 event_valid_SB_DFFSR_Q_D[2]
.sym 109961 u_accel.delta_x[17]
.sym 109962 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 109963 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 109964 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 109973 u_accel.motion_valid
.sym 109974 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 109975 event_valid_SB_DFFSR_Q_D[2]
.sym 109976 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 109977 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 109987 gesture_valid
.sym 109988 event_valid_SB_DFFSR_Q_D[2]
.sym 110413 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 110418 u_rx.state[3]
.sym 110419 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110420 event_valid_SB_DFFSR_Q_D[2]
.sym 110433 u_rx.rx_data[6]
.sym 110437 u_rx.rx_data[4]
.sym 110441 rx_data[7]
.sym 110442 rx_data[6]
.sym 110443 rx_data[5]
.sym 110444 rx_data[4]
.sym 110445 u_rx.rx_data[7]
.sym 110449 u_rx.rx_data[5]
.sym 110466 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110471 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110472 u_rx.bit_idx[1]
.sym 110475 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110476 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110478 $PACKER_VCC_NET
.sym 110480 $nextpnr_ICESTORM_LC_11$I3
.sym 110482 u_rx.rx_data[0]
.sym 110483 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 110484 $nextpnr_ICESTORM_LC_11$COUT
.sym 110486 u_rx.rx_data[4]
.sym 110487 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 110488 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 110490 u_rx.bit_idx[0]
.sym 110491 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 110492 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 110494 u_rx.rx_data[5]
.sym 110495 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 110496 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 110498 u_rx.bit_idx[0]
.sym 110499 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 110500 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 110509 u_rx.rx_data[0]
.sym 110520 u_rx.bit_idx[0]
.sym 110526 rx_data[3]
.sym 110527 rx_data[2]
.sym 110528 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110542 soft_rst_SB_LUT4_I2_O[0]
.sym 110543 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 110544 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 110554 soft_rst_SB_LUT4_I2_O[0]
.sym 110555 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 110556 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 110564 u_accel.early_sum_x[2]
.sym 110568 u_accel.early_sum_x[7]
.sym 110573 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 110580 u_accel.early_sum_x[5]
.sym 110581 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 110589 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 110596 u_accel.early_sum_x[15]
.sym 110597 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 110601 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 110605 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 110612 u_accel.early_sum_x[11]
.sym 110613 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 110617 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 110624 u_accel.early_sum_x[8]
.sym 110625 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 110652 u_accel.early_sum_x[16]
.sym 110657 u_accel.u_motion_computer.diff_x[1]
.sym 110661 u_accel.delta_x[5]
.sym 110662 u_accel.delta_x[4]
.sym 110663 u_accel.delta_x[3]
.sym 110664 u_accel.delta_x[2]
.sym 110665 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 110669 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 110673 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 110677 u_accel.delta_x[1]
.sym 110678 u_accel.delta_x[0]
.sym 110679 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 110680 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 110681 u_accel.u_motion_computer.abs_diff_x[0]
.sym 110685 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 110691 soft_rst_SB_LUT4_I2_O[0]
.sym 110692 event_valid_SB_DFFSR_Q_D[2]
.sym 110693 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 110698 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 110699 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 110700 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 110701 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 110705 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110710 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 110711 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 110712 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 110714 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 110715 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 110716 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 110717 u_accel.delta_x[13]
.sym 110718 u_accel.delta_x[10]
.sym 110719 u_accel.delta_x[8]
.sym 110720 u_accel.delta_x[7]
.sym 110724 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110728 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110730 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 110731 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110732 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 110740 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 110744 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 110748 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 110752 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 110753 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110758 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 110759 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 110760 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 110761 u_accel.delta_x[12]
.sym 110762 u_accel.delta_x[11]
.sym 110763 u_accel.delta_x[9]
.sym 110764 u_accel.delta_x[6]
.sym 110765 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 110769 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 110773 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 110778 u_accel.delta_x[16]
.sym 110779 u_accel.delta_x[15]
.sym 110780 u_accel.delta_x[14]
.sym 110781 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 110797 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 110825 u_accel.abs_delta_x[5]
.sym 110826 u_accel.abs_delta_y[5]
.sym 110827 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 110828 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 110829 u_accel.abs_delta_x[7]
.sym 110830 u_accel.abs_delta_y[7]
.sym 110831 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 110832 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 110833 u_accel.abs_delta_x[4]
.sym 110834 u_accel.abs_delta_y[4]
.sym 110835 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 110836 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 110837 u_accel.abs_delta_y[6]
.sym 110838 u_accel.abs_delta_x[6]
.sym 110839 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 110840 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 110857 u_accel.class_gesture[1]
.sym 110861 u_accel.class_pass
.sym 110862 u_accel.class_valid
.sym 110863 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 110864 event_valid_SB_DFFSR_Q_D[2]
.sym 110873 u_accel.class_gesture[0]
.sym 110885 u_accel.class_pass
.sym 110886 u_accel.class_valid
.sym 110887 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 110888 event_valid_SB_DFFSR_Q_D[2]
.sym 110889 u_accel.class_gesture[1]
.sym 110890 u_accel.class_gesture[0]
.sym 110891 u_accel.u_output_register.last_gesture[1]
.sym 110892 u_accel.u_output_register.last_gesture[0]
.sym 110893 u_accel.class_gesture[1]
.sym 110901 u_accel.class_gesture[0]
.sym 110905 u_accel.class_pass
.sym 110906 u_accel.class_valid
.sym 110907 u_accel.u_output_register.last_gesture_SB_LUT4_I2_O[2]
.sym 110908 event_valid_SB_DFFSR_Q_D[2]
.sym 110917 u_accel.motion_valid
.sym 110921 soft_rst_SB_LUT4_I2_O[0]
.sym 110933 u_accel.accum_valid
.sym 110937 u_accel.u_motion_computer.stage1_valid
.sym 110953 gesture[0]
.sym 110965 gesture[1]
.sym 110977 gesture_valid
.sym 110983 last_gesture_SB_DFFESR_Q_E[0]
.sym 110984 last_gesture_SB_DFFESR_Q_E[1]
.sym 111003 last_gesture_SB_DFFESR_Q_E[0]
.sym 111004 last_gesture_SB_DFFESR_Q_E[1]
.sym 111010 dir_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 111013 gesture_valid
.sym 111014 dir_led_cnt[15]
.sym 111015 $PACKER_VCC_NET
.sym 111016 dir_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 111017 gesture_valid
.sym 111018 dir_led_cnt[16]
.sym 111019 $PACKER_VCC_NET
.sym 111020 dir_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 111021 gesture_valid
.sym 111022 dir_led_cnt[17]
.sym 111023 $PACKER_VCC_NET
.sym 111024 dir_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 111025 gesture_valid
.sym 111026 dir_led_cnt[18]
.sym 111027 $PACKER_VCC_NET
.sym 111028 dir_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 111029 gesture_valid
.sym 111030 dir_led_cnt[19]
.sym 111031 $PACKER_VCC_NET
.sym 111032 dir_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111037 dir_led_cnt[19]
.sym 111038 dir_led_cnt[18]
.sym 111039 dir_led_cnt[17]
.sym 111040 dir_led_cnt[16]
.sym 111362 por_cnt[0]
.sym 111367 por_cnt[1]
.sym 111368 por_cnt[0]
.sym 111371 por_cnt[2]
.sym 111372 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 111375 por_cnt[3]
.sym 111376 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 111379 por_cnt[4]
.sym 111380 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111388 por_cnt[0]
.sym 111390 por_cnt[4]
.sym 111391 por_cnt[3]
.sym 111392 por_cnt[2]
.sym 111393 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111394 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 111395 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111396 event_valid_SB_DFFSR_Q_D[2]
.sym 111398 u_rx.state[3]
.sym 111399 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111400 u_rx.state[0]
.sym 111402 u_rx.rx_data[7]
.sym 111403 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 111404 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 111405 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111406 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 111407 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111408 event_valid_SB_DFFSR_Q_D[2]
.sym 111409 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111410 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 111411 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111412 event_valid_SB_DFFSR_Q_D[2]
.sym 111413 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111414 u_rx.state[0]
.sym 111415 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111416 event_valid_SB_DFFSR_Q_D[2]
.sym 111418 por_cnt[1]
.sym 111419 por_cnt[0]
.sym 111420 rst_por_SB_LUT4_O_I3[2]
.sym 111421 u_rx.state[3]
.sym 111422 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 111423 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111424 event_valid_SB_DFFSR_Q_D[2]
.sym 111426 u_rx.bit_idx[0]
.sym 111431 u_rx.bit_idx[1]
.sym 111432 u_rx.bit_idx[0]
.sym 111433 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111435 u_rx.bit_idx[2]
.sym 111436 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111439 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111440 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111443 u_rx.bit_idx[2]
.sym 111444 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 111447 u_rx.bit_idx[1]
.sym 111448 u_rx.bit_idx[0]
.sym 111451 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111452 u_rx.bit_idx[0]
.sym 111456 u_rx.bit_idx[2]
.sym 111458 u_rx.bit_idx[0]
.sym 111459 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111460 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111463 u_rx.bit_idx[0]
.sym 111464 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111466 u_rx.bit_idx[0]
.sym 111467 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 111468 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111470 u_rx.rx_data[1]
.sym 111471 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 111472 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 111477 u_rx.rx_data[3]
.sym 111478 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111479 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 111480 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 111481 u_rx.rx_data[6]
.sym 111482 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 111483 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111484 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 111485 u_rx.rx_data[2]
.sym 111486 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 111487 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111488 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 111497 u_rx.rx_data[1]
.sym 111509 u_rx.rx_data[2]
.sym 111513 u_rx.rx_data[3]
.sym 111523 soft_rst
.sym 111524 rst_por
.sym 111531 rx_data[1]
.sym 111532 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 111535 rx_data[1]
.sym 111536 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 111539 pending_gesture_SB_DFFESR_Q_E[1]
.sym 111540 event_valid_SB_DFFSR_Q_D[2]
.sym 111545 rx_data[3]
.sym 111546 rx_data[2]
.sym 111547 rx_data[0]
.sym 111548 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 111581 rx_data[3]
.sym 111582 rx_data[2]
.sym 111583 rx_data[0]
.sym 111584 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111626 accel_temporal_phase
.sym 111627 u_accel.compressed_valid
.sym 111628 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 111641 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 111670 pending_gesture_SB_DFFESR_Q_E[0]
.sym 111671 pending_gesture_SB_DFFESR_Q_E[1]
.sym 111672 pending_gesture_SB_DFFESR_Q_E[2]
.sym 111677 accel_temporal_phase
.sym 111683 gesture_valid
.sym 111684 pending_gesture_SB_DFFESR_Q_E[0]
.sym 111686 accel_temporal_phase
.sym 111687 u_accel.compressed_valid
.sym 111688 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 111691 tx_busy
.sym 111692 pending_gesture_SB_DFFESR_Q_E[2]
.sym 111695 tx_busy
.sym 111696 event_valid_SB_DFFSR_Q_D[2]
.sym 111699 tx_busy
.sym 111700 event_valid_SB_DFFSR_Q_D[2]
.sym 111702 u_accel.compressed_valid
.sym 111703 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 111704 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 111705 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 111706 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111707 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 111708 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 111711 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 111712 event_valid_SB_DFFSR_Q_D[2]
.sym 111714 debug_event_count[0]
.sym 111718 debug_event_count[1]
.sym 111722 debug_event_count[2]
.sym 111726 debug_event_count[3]
.sym 111730 debug_event_count[4]
.sym 111734 debug_event_count[5]
.sym 111738 debug_event_count[6]
.sym 111742 debug_event_count[7]
.sym 111748 $nextpnr_ICESTORM_LC_1$I3
.sym 111753 gesture_confidence[0]
.sym 111757 gesture_confidence[3]
.sym 111761 gesture[1]
.sym 111765 gesture_confidence[2]
.sym 111769 gesture[0]
.sym 111773 gesture_confidence[1]
.sym 111813 u_tx.state[1]
.sym 111814 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111815 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111816 event_valid_SB_DFFSR_Q_D[2]
.sym 111850 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 111851 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111852 event_valid_SB_DFFSR_Q_D[2]
.sym 111860 u_tx.clk_cnt[0]
.sym 111863 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 111864 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111865 u_tx.clk_cnt[3]
.sym 111866 u_tx.clk_cnt[2]
.sym 111867 u_tx.clk_cnt[1]
.sym 111868 u_tx.clk_cnt[0]
.sym 111869 u_tx.clk_cnt[7]
.sym 111870 u_tx.clk_cnt[6]
.sym 111871 u_tx.clk_cnt[5]
.sym 111872 u_tx.clk_cnt[4]
.sym 111874 u_tx.clk_cnt[0]
.sym 111879 u_tx.clk_cnt[1]
.sym 111880 u_tx.clk_cnt[0]
.sym 111883 u_tx.clk_cnt[2]
.sym 111884 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 111887 u_tx.clk_cnt[3]
.sym 111888 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 111891 u_tx.clk_cnt[4]
.sym 111892 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 111895 u_tx.clk_cnt[5]
.sym 111896 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 111899 u_tx.clk_cnt[6]
.sym 111900 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 111903 u_tx.clk_cnt[7]
.sym 111904 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 111906 dir_led_cnt[0]
.sym 111909 gesture_valid
.sym 111910 dir_led_cnt[1]
.sym 111911 $PACKER_VCC_NET
.sym 111912 dir_led_cnt[0]
.sym 111913 gesture_valid
.sym 111914 dir_led_cnt[2]
.sym 111915 $PACKER_VCC_NET
.sym 111916 dir_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 111917 gesture_valid
.sym 111918 dir_led_cnt[3]
.sym 111919 $PACKER_VCC_NET
.sym 111920 dir_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 111921 gesture_valid
.sym 111922 dir_led_cnt[4]
.sym 111923 $PACKER_VCC_NET
.sym 111924 dir_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 111925 gesture_valid
.sym 111926 dir_led_cnt[5]
.sym 111927 $PACKER_VCC_NET
.sym 111928 dir_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 111929 gesture_valid
.sym 111930 dir_led_cnt[6]
.sym 111931 $PACKER_VCC_NET
.sym 111932 dir_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 111933 gesture_valid
.sym 111934 dir_led_cnt[7]
.sym 111935 $PACKER_VCC_NET
.sym 111936 dir_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 111937 gesture_valid
.sym 111938 dir_led_cnt[8]
.sym 111939 $PACKER_VCC_NET
.sym 111940 dir_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 111941 gesture_valid
.sym 111942 dir_led_cnt[9]
.sym 111943 $PACKER_VCC_NET
.sym 111944 dir_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 111945 gesture_valid
.sym 111946 dir_led_cnt[10]
.sym 111947 $PACKER_VCC_NET
.sym 111948 dir_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 111949 gesture_valid
.sym 111950 dir_led_cnt[11]
.sym 111951 $PACKER_VCC_NET
.sym 111952 dir_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 111953 gesture_valid
.sym 111954 dir_led_cnt[12]
.sym 111955 $PACKER_VCC_NET
.sym 111956 dir_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 111957 gesture_valid
.sym 111958 dir_led_cnt[13]
.sym 111959 $PACKER_VCC_NET
.sym 111960 dir_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 111961 gesture_valid
.sym 111962 dir_led_cnt[14]
.sym 111963 $PACKER_VCC_NET
.sym 111964 dir_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 111968 $nextpnr_ICESTORM_LC_36$I3
.sym 111971 dir_led_cnt[11]
.sym 111972 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111979 last_gesture_valid
.sym 111980 last_gesture_SB_DFFESR_Q_E[0]
.sym 111981 dir_led_cnt[10]
.sym 111982 dir_led_cnt[9]
.sym 111983 dir_led_cnt[8]
.sym 111984 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 111985 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[0]
.sym 111986 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[1]
.sym 111987 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[2]
.sym 111988 last_gesture_SB_DFFESR_Q_E_SB_LUT4_O_1_I0[3]
.sym 111991 dir_led_cnt[0]
.sym 111992 gesture_valid
.sym 111997 dir_led_cnt[15]
.sym 111998 dir_led_cnt[14]
.sym 111999 dir_led_cnt[13]
.sym 112000 dir_led_cnt[12]
.sym 112323 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 112324 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 112355 u_rx.state[3]
.sym 112356 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112357 u_rx.state[0]
.sym 112358 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 112359 event_valid_SB_DFFSR_Q_D[2]
.sym 112360 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 112361 u_rx.state[0]
.sym 112362 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 112363 event_valid_SB_DFFSR_Q_D[2]
.sym 112364 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 112369 u_rx.state[3]
.sym 112370 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112371 event_valid_SB_DFFSR_Q_D[2]
.sym 112372 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 112375 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 112376 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112377 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 112378 event_valid_SB_DFFSR_Q_D[2]
.sym 112379 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 112380 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 112383 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 112384 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 112385 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112386 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 112387 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112388 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 112391 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 112392 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112393 u_rx.clk_cnt[3]
.sym 112394 u_rx.clk_cnt[2]
.sym 112395 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112396 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 112397 u_rx.clk_cnt[7]
.sym 112398 u_rx.clk_cnt[6]
.sym 112399 u_rx.clk_cnt[5]
.sym 112400 u_rx.clk_cnt[4]
.sym 112401 u_rx.clk_cnt[7]
.sym 112402 u_rx.clk_cnt[6]
.sym 112403 u_rx.clk_cnt[5]
.sym 112404 u_rx.clk_cnt[4]
.sym 112406 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112407 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112408 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 112409 u_rx.clk_cnt[3]
.sym 112410 u_rx.clk_cnt[2]
.sym 112411 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112412 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 112414 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 112415 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112416 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 112475 u_accel.u_motion_computer.stage1_valid
.sym 112476 event_valid_SB_DFFSR_Q_D[2]
.sym 112513 rx_data[3]
.sym 112514 rx_data[2]
.sym 112515 rx_data[0]
.sym 112516 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112521 rx_data[3]
.sym 112522 rx_data[2]
.sym 112523 rx_data[0]
.sym 112524 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 112535 event_valid_SB_DFFSR_Q_D[2]
.sym 112536 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 112544 accel_temporal_phase
.sym 112546 u_accel.u_temporal_accumulator.timer[0]
.sym 112550 u_accel.u_temporal_accumulator.timer[1]
.sym 112552 u_accel.u_temporal_accumulator.timer[0]
.sym 112554 u_accel.u_temporal_accumulator.timer[2]
.sym 112556 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 112558 u_accel.u_temporal_accumulator.timer[3]
.sym 112560 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 112562 u_accel.u_temporal_accumulator.timer[4]
.sym 112564 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 112566 u_accel.u_temporal_accumulator.timer[5]
.sym 112568 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 112570 u_accel.u_temporal_accumulator.timer[6]
.sym 112572 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 112574 u_accel.u_temporal_accumulator.timer[7]
.sym 112576 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 112578 u_accel.u_temporal_accumulator.timer[8]
.sym 112579 $PACKER_VCC_NET
.sym 112582 u_accel.u_temporal_accumulator.timer[9]
.sym 112586 u_accel.u_temporal_accumulator.timer[10]
.sym 112590 u_accel.u_temporal_accumulator.timer[11]
.sym 112594 u_accel.u_temporal_accumulator.timer[12]
.sym 112598 u_accel.u_temporal_accumulator.timer[13]
.sym 112599 $PACKER_VCC_NET
.sym 112602 u_accel.u_temporal_accumulator.timer[14]
.sym 112603 $PACKER_VCC_NET
.sym 112606 u_accel.u_temporal_accumulator.timer[15]
.sym 112610 u_accel.u_temporal_accumulator.timer[16]
.sym 112611 $PACKER_VCC_NET
.sym 112614 u_accel.u_temporal_accumulator.timer[17]
.sym 112615 $PACKER_VCC_NET
.sym 112618 u_accel.u_temporal_accumulator.timer[18]
.sym 112622 u_accel.u_temporal_accumulator.timer[19]
.sym 112623 $PACKER_VCC_NET
.sym 112626 u_accel.u_temporal_accumulator.timer[20]
.sym 112627 $PACKER_VCC_NET
.sym 112630 u_accel.u_temporal_accumulator.timer[21]
.sym 112634 $PACKER_VCC_NET
.sym 112636 $nextpnr_ICESTORM_LC_24$I3
.sym 112639 event_valid_SB_DFFSR_Q_D[2]
.sym 112640 $nextpnr_ICESTORM_LC_24$COUT
.sym 112641 tx_state[8]
.sym 112642 tx_state[4]
.sym 112643 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 112644 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 112645 tx_state[4]
.sym 112646 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 112647 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 112648 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 112649 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112650 tx_state[5]
.sym 112651 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112652 tx_state[1]
.sym 112653 tx_state[8]
.sym 112654 tx_state[1]
.sym 112655 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 112656 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 112657 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112658 tx_state[2]
.sym 112659 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 112660 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 112661 tx_state[7]
.sym 112662 tx_busy
.sym 112663 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 112664 event_valid_SB_DFFSR_Q_D[2]
.sym 112665 tx_state[5]
.sym 112666 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 112667 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 112668 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 112669 tx_state[7]
.sym 112670 tx_state[2]
.sym 112671 tx_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 112672 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 112674 debug_event_count[0]
.sym 112679 debug_event_count[1]
.sym 112680 debug_event_count[0]
.sym 112683 debug_event_count[2]
.sym 112684 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 112687 debug_event_count[3]
.sym 112688 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 112691 debug_event_count[4]
.sym 112692 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 112695 debug_event_count[5]
.sym 112696 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 112699 debug_event_count[6]
.sym 112700 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 112703 debug_event_count[7]
.sym 112704 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 112705 tx_data[1]
.sym 112709 tx_data[3]
.sym 112713 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112714 tx_state[4]
.sym 112715 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112716 pending_confidence[0]
.sym 112717 tx_state[7]
.sym 112718 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112719 debug_event_count[5]
.sym 112720 pending_gesture[1]
.sym 112721 tx_state[7]
.sym 112722 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112723 debug_event_count[4]
.sym 112724 pending_gesture[0]
.sym 112725 tx_data[7]
.sym 112729 tx_data[4]
.sym 112733 tx_data[5]
.sym 112737 tx_data[2]
.sym 112742 u_tx.tx_data[3]
.sym 112743 u_tx.tx_data[2]
.sym 112744 u_tx.bit_idx[0]
.sym 112746 tx_valid
.sym 112747 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112748 event_valid_SB_DFFSR_Q_D[2]
.sym 112750 u_tx.tx_data[7]
.sym 112751 u_tx.tx_data[6]
.sym 112752 u_tx.bit_idx[0]
.sym 112753 tx_data[0]
.sym 112758 u_tx.tx_data[5]
.sym 112759 u_tx.tx_data[4]
.sym 112760 u_tx.bit_idx[0]
.sym 112762 u_tx.tx_data[1]
.sym 112763 u_tx.bit_idx[0]
.sym 112764 u_tx.tx_data[0]
.sym 112765 tx_data[6]
.sym 112770 u_tx.bit_idx[0]
.sym 112773 u_tx.state[1]
.sym 112775 u_tx.bit_idx[1]
.sym 112776 u_tx.bit_idx[0]
.sym 112777 u_tx.state[1]
.sym 112779 u_tx.bit_idx[2]
.sym 112780 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 112781 u_tx.bit_idx[2]
.sym 112782 u_tx.bit_idx[1]
.sym 112783 u_tx.bit_idx[0]
.sym 112784 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112785 u_tx.bit_idx[2]
.sym 112786 u_tx.bit_idx[1]
.sym 112787 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112788 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 112791 u_tx.state[1]
.sym 112792 u_tx.bit_idx[0]
.sym 112794 u_tx.state[1]
.sym 112795 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 112796 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112797 u_tx.bit_idx[2]
.sym 112798 u_tx.bit_idx[1]
.sym 112799 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112800 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 112802 tx_valid
.sym 112803 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112804 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 112806 u_tx.state[3]
.sym 112807 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112808 event_valid_SB_DFFSR_Q_D[2]
.sym 112811 u_tx.state[2]
.sym 112812 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112813 u_tx.state[1]
.sym 112814 event_valid_SB_DFFSR_Q_D[2]
.sym 112815 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 112816 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 112817 u_tx.state[1]
.sym 112818 event_valid_SB_DFFSR_Q_D[2]
.sym 112819 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 112820 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 112821 tx_valid
.sym 112822 u_tx.state[2]
.sym 112823 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112824 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112826 u_tx.state[3]
.sym 112827 u_tx.state[2]
.sym 112828 u_tx.state[1]
.sym 112830 u_tx.state[3]
.sym 112831 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112832 event_valid_SB_DFFSR_Q_D[2]
.sym 112859 event_valid_SB_DFFSR_Q_D[2]
.sym 112860 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 112877 dir_led_cnt[3]
.sym 112878 dir_led_cnt[2]
.sym 112879 dir_led_cnt[1]
.sym 112880 dir_led_cnt[0]
.sym 112881 dir_led_cnt[7]
.sym 112882 dir_led_cnt[6]
.sym 112883 dir_led_cnt[5]
.sym 112884 dir_led_cnt[4]
.sym 112947 last_gesture[1]
.sym 112948 last_gesture_valid_SB_LUT4_I2_O[1]
.sym 112951 last_gesture[1]
.sym 112952 last_gesture_valid_SB_LUT4_I2_O[1]
.sym 113197 uart_rx$SB_IO_IN
.sym 113309 u_rx.rx_sync
.sym 113325 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113326 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113327 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 113328 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113330 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113331 u_rx.state[0]
.sym 113332 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113334 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 113335 event_valid_SB_DFFSR_Q_D[2]
.sym 113336 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 113337 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113338 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113339 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 113340 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113346 u_rx.clk_cnt[0]
.sym 113351 u_rx.clk_cnt[1]
.sym 113352 u_rx.clk_cnt[0]
.sym 113355 u_rx.clk_cnt[2]
.sym 113356 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113359 u_rx.clk_cnt[3]
.sym 113360 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113363 u_rx.clk_cnt[4]
.sym 113364 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113367 u_rx.clk_cnt[5]
.sym 113368 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113371 u_rx.clk_cnt[6]
.sym 113372 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 113373 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113374 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113375 u_rx.clk_cnt[7]
.sym 113376 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 113504 u_accel.u_temporal_accumulator.timer[0]
.sym 113506 u_accel.u_temporal_accumulator.timer[0]
.sym 113511 u_accel.u_temporal_accumulator.timer[1]
.sym 113515 u_accel.u_temporal_accumulator.timer[2]
.sym 113519 u_accel.u_temporal_accumulator.timer[3]
.sym 113523 u_accel.u_temporal_accumulator.timer[4]
.sym 113527 u_accel.u_temporal_accumulator.timer[5]
.sym 113531 u_accel.u_temporal_accumulator.timer[6]
.sym 113535 u_accel.u_temporal_accumulator.timer[7]
.sym 113539 u_accel.u_temporal_accumulator.timer[8]
.sym 113540 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 113543 u_accel.u_temporal_accumulator.timer[9]
.sym 113544 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 113547 u_accel.u_temporal_accumulator.timer[10]
.sym 113548 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 113551 u_accel.u_temporal_accumulator.timer[11]
.sym 113552 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 113555 u_accel.u_temporal_accumulator.timer[12]
.sym 113556 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 113559 u_accel.u_temporal_accumulator.timer[13]
.sym 113560 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 113563 u_accel.u_temporal_accumulator.timer[14]
.sym 113564 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 113567 u_accel.u_temporal_accumulator.timer[15]
.sym 113568 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 113571 u_accel.u_temporal_accumulator.timer[16]
.sym 113572 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 113575 u_accel.u_temporal_accumulator.timer[17]
.sym 113576 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 113579 u_accel.u_temporal_accumulator.timer[18]
.sym 113580 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 113583 u_accel.u_temporal_accumulator.timer[19]
.sym 113584 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 113587 u_accel.u_temporal_accumulator.timer[20]
.sym 113588 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 113591 u_accel.u_temporal_accumulator.timer[21]
.sym 113592 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 113614 accel_temporal_phase
.sym 113615 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113616 tx_state[1]
.sym 113620 debug_event_count[0]
.sym 113625 tx_state[7]
.sym 113626 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113627 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113628 tx_state[1]
.sym 113637 tx_state[5]
.sym 113638 tx_busy
.sym 113639 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 113640 event_valid_SB_DFFSR_Q_D[2]
.sym 113645 debug_event_count[6]
.sym 113646 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113647 tx_state[4]
.sym 113648 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 113650 debug_event_count[7]
.sym 113651 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113652 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 113655 tx_state[4]
.sym 113656 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113662 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113663 event_valid_SB_DFFSR_Q_D[1]
.sym 113664 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 113665 tx_state[7]
.sym 113666 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113667 pending_confidence[3]
.sym 113668 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113670 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113671 pending_confidence[2]
.sym 113672 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 113675 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 113676 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 113678 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113679 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 113680 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 113681 tx_state[7]
.sym 113682 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113683 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113684 pending_confidence[1]
.sym 113686 tx_state[5]
.sym 113687 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 113688 event_valid_SB_DFFSR_Q_D[2]
.sym 113691 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 113692 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 113712 tx_busy
.sym 113758 u_tx.state[3]
.sym 113759 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 113760 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 113771 tx_valid
.sym 113772 u_tx.state[3]
.sym 113782 u_tx.state[3]
.sym 113783 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 113784 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 114315 u_rx.clk_cnt[1]
.sym 114316 u_rx.clk_cnt[0]
.sym 114322 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 114323 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 114324 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 114334 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 114335 u_rx.clk_cnt[0]
.sym 114336 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 118727 last_gesture[0]
.sym 118728 led_left_SB_LUT4_O_I3[1]
.sym 118739 last_gesture[0]
.sym 118740 led_left_SB_LUT4_O_I3[1]
.sym 118747 last_gesture[0]
.sym 118748 led_up_SB_LUT4_O_I3[1]
.sym 118751 last_gesture[0]
.sym 118752 led_up_SB_LUT4_O_I3[1]
