/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 16:49:51 2016
 *                 Full Compile MD5 Checksum  2c753a6ff9f24b6ac602c21018c4b7f4
 *                     (minus title and desc)
 *                 MD5 Checksum               ad217b051860840cb47ca1b2b0397a1f
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_V3D_QPUDBG_0_H__
#define BCHP_V3D_QPUDBG_0_H__

/***************************************************************************
 *V3D_QPUDBG_0
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_0_STS1                   0x2120a000 /* [RO][32] QPU Debug Status and Selection 1 */
#define BCHP_V3D_QPUDBG_0_STS2                   0x2120a004 /* [RO][32] QPU Debug Status 2 */
#define BCHP_V3D_QPUDBG_0_ALLSTS                 0x2120a008 /* [RO][32] All QPU Debug Status */
#define BCHP_V3D_QPUDBG_0_VER                    0x2120a00c /* [RO][32] QPU Debug Version */
#define BCHP_V3D_QPUDBG_0_CTL1                   0x2120a010 /* [WO][32] QPU Control 1 */
#define BCHP_V3D_QPUDBG_0_ALLCTL                 0x2120a018 /* [WO][32] All QPU Control */
#define BCHP_V3D_QPUDBG_0_THREAD                 0x2120a020 /* [RW][32] QPU thread info */
#define BCHP_V3D_QPUDBG_0_NUM                    0x2120a024 /* [RW][32] QPU number info (core, slice, qpu number in slice) */
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0          0x2120a030 /* [RW][32] Thread state 0 */
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1          0x2120a034 /* [RW][32] Thread state 1 */
#define BCHP_V3D_QPUDBG_0_PC0                    0x2120a050 /* [RW][32] Thread 0 PC */
#define BCHP_V3D_QPUDBG_0_PC1                    0x2120a054 /* [RW][32] Thread 1 PC */
#define BCHP_V3D_QPUDBG_0_PC2                    0x2120a058 /* [RW][32] Thread 2 PC */
#define BCHP_V3D_QPUDBG_0_PC3                    0x2120a05c /* [RW][32] Thread 3 PC */
#define BCHP_V3D_QPUDBG_0_LR0                    0x2120a060 /* [RW][32] Thread 0 LR */
#define BCHP_V3D_QPUDBG_0_LR1                    0x2120a064 /* [RW][32] Thread 1 LR */
#define BCHP_V3D_QPUDBG_0_LR2                    0x2120a068 /* [RW][32] Thread 2 LR */
#define BCHP_V3D_QPUDBG_0_LR3                    0x2120a06c /* [RW][32] Thread 3 LR */
#define BCHP_V3D_QPUDBG_0_LRU0                   0x2120a070 /* [RW][32] Thread 0 LRU */
#define BCHP_V3D_QPUDBG_0_LRU1                   0x2120a074 /* [RW][32] Thread 1 LRU */
#define BCHP_V3D_QPUDBG_0_LRU2                   0x2120a078 /* [RW][32] Thread 2 LRU */
#define BCHP_V3D_QPUDBG_0_LRU3                   0x2120a07c /* [RW][32] Thread 3 LRU */
#define BCHP_V3D_QPUDBG_0_FA0                    0x2120a080 /* [RW][32] Thread 0 flag_a */
#define BCHP_V3D_QPUDBG_0_FA1                    0x2120a084 /* [RW][32] Thread 1 flag_a */
#define BCHP_V3D_QPUDBG_0_FA2                    0x2120a088 /* [RW][32] Thread 2 flag_a */
#define BCHP_V3D_QPUDBG_0_FA3                    0x2120a08c /* [RW][32] Thread 3 flag_a */
#define BCHP_V3D_QPUDBG_0_FB0                    0x2120a090 /* [RW][32] Thread 0 flag_b */
#define BCHP_V3D_QPUDBG_0_FB1                    0x2120a094 /* [RW][32] Thread 1 flag_b */
#define BCHP_V3D_QPUDBG_0_FB2                    0x2120a098 /* [RW][32] Thread 2 flag_b */
#define BCHP_V3D_QPUDBG_0_FB3                    0x2120a09c /* [RW][32] Thread 3 flag_b */
#define BCHP_V3D_QPUDBG_0_RTOP0                  0x2120a0a0 /* [RW][32] Thread 0 RTOP */
#define BCHP_V3D_QPUDBG_0_RTOP1                  0x2120a0a4 /* [RW][32] Thread 1 RTOP */
#define BCHP_V3D_QPUDBG_0_RTOP2                  0x2120a0a8 /* [RW][32] Thread 2 RTOP */
#define BCHP_V3D_QPUDBG_0_RTOP3                  0x2120a0ac /* [RW][32] Thread 3 RTOP */
#define BCHP_V3D_QPUDBG_0_IW0                    0x2120a0b0 /* [RW][32] Low 32-bits of current instruction word */
#define BCHP_V3D_QPUDBG_0_IW1                    0x2120a0b4 /* [RW][32] High 32-bits of current instruction word */
#define BCHP_V3D_QPUDBG_0_BRA_PC                 0x2120a0c0 /* [RW][32] Branch control: target PC */
#define BCHP_V3D_QPUDBG_0_BU_TARGET              0x2120a0c4 /* [RW][32] Branch UNIFORM target, captured in stage RR */
#define BCHP_V3D_QPUDBG_0_RS_BU_TARGET           0x2120a0c8 /* [RW][32] Branch UNIFORM target, after delay slots, aligned to stage RS */
#define BCHP_V3D_QPUDBG_0_BRA_STATE              0x2120a0cc /* [RW][32] Branch control: state */
#define BCHP_V3D_QPUDBG_0_UCB0                   0x2120a0d0 /* [RO][32] Thread 0 Uniform Cache Base Address */
#define BCHP_V3D_QPUDBG_0_UCB1                   0x2120a0d4 /* [RO][32] Thread 1 Uniform Cache Base Address */
#define BCHP_V3D_QPUDBG_0_UCB2                   0x2120a0d8 /* [RO][32] Thread 2 Uniform Cache Base Address */
#define BCHP_V3D_QPUDBG_0_UCB3                   0x2120a0dc /* [RO][32] Thread 3 Uniform Cache Base Address */
#define BCHP_V3D_QPUDBG_0_UA0                    0x2120a0e0 /* [RW][32] Thread 0 Uniform Address (pipeline stage sp) */
#define BCHP_V3D_QPUDBG_0_UA1                    0x2120a0e4 /* [RW][32] Thread 1 Uniform Address (pipeline stage sp) */
#define BCHP_V3D_QPUDBG_0_UA2                    0x2120a0e8 /* [RW][32] Thread 2 Uniform Address (pipeline stage sp) */
#define BCHP_V3D_QPUDBG_0_UA3                    0x2120a0ec /* [RW][32] Thread 3 Uniform Address (pipeline stage sp) */
#define BCHP_V3D_QPUDBG_0_UA_RA                  0x2120a0f0 /* [RW][32] Uniform Address (pipeline stage ra) */
#define BCHP_V3D_QPUDBG_0_UA_RR                  0x2120a0f4 /* [RW][32] Uniform Address (pipeline stage rr) */
#define BCHP_V3D_QPUDBG_0_UA_MS                  0x2120a0f8 /* [RW][32] Uniform Address (pipeline stage ms) */
#define BCHP_V3D_QPUDBG_0_UD_RA                  0x2120a100 /* [RW][32] Uniform Data (pipeline stage ra) */
#define BCHP_V3D_QPUDBG_0_UD_RR                  0x2120a104 /* [RW][32] Uniform Data (pipeline stage rr) */
#define BCHP_V3D_QPUDBG_0_UD_MS                  0x2120a108 /* [RW][32] Uniform Data (pipeline stage ms) */
#define BCHP_V3D_QPUDBG_0_UD_A0                  0x2120a10c /* [RW][32] Uniform Data (pipeline stage a0) */
#define BCHP_V3D_QPUDBG_0_UD_SP                  0x2120a110 /* [RW][32] Uniform Data (pipeline stage sp) */
#define BCHP_V3D_QPUDBG_0_FA_STATE0              0x2120a120 /* [RW][32] FLAG A in delayslot 1 (pipeline stage ms) */
#define BCHP_V3D_QPUDBG_0_FA_STATE1              0x2120a124 /* [RW][32] Branch condition in delay slots */
#define BCHP_V3D_QPUDBG_0_T0MSM0                 0x2120a200 /* [RW][32] Low 32-bit word of the QRT slot 0 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T0MSM1                 0x2120a204 /* [RW][32] High 32-bit word of the QRT slot 0 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T1MSM0                 0x2120a208 /* [RW][32] Low 32-bit word of the QRT slot 1 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T1MSM1                 0x2120a20c /* [RW][32] High 32-bit word of the QRT slot 1 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T2MSM0                 0x2120a210 /* [RW][32] Low 32-bit word of the QRT slot 2 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T2MSM1                 0x2120a214 /* [RW][32] High 32-bit word of the QRT slot 2 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T3MSM0                 0x2120a218 /* [RW][32] Low 32-bit word of the QRT slot 3 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T3MSM1                 0x2120a21c /* [RW][32] High 32-bit word of the QRT slot 3 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T4MSM0                 0x2120a220 /* [RW][32] Low 32-bit word of the QRT slot 4 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_T4MSM1                 0x2120a224 /* [RW][32] High 32-bit word of the QRT slot 4 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QX0                    0x2120a228 /* [RW][32] QRT slot 0 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QX1                    0x2120a22c /* [RW][32] QRT slot 1 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QX2                    0x2120a230 /* [RW][32] QRT slot 2 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QX3                    0x2120a234 /* [RW][32] QRT slot 3 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QX4                    0x2120a238 /* [RW][32] QRT slot 4 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QY0                    0x2120a240 /* [RW][32] QRT slot 0 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QY1                    0x2120a244 /* [RW][32] QRT slot 1 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QY2                    0x2120a248 /* [RW][32] QRT slot 2 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QY3                    0x2120a24c /* [RW][32] QRT slot 3 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QY4                    0x2120a250 /* [RW][32] QRT slot 4 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QRT0                   0x2120a258 /* [RW][32] QRT slot data 0 of the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QRT1                   0x2120a25c /* [RW][32] QRT slot data 1 of the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QRT2                   0x2120a260 /* [RW][32] QRT slot data 2 of the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QRT3                   0x2120a264 /* [RW][32] QRT slot data 3 of the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QRT4                   0x2120a268 /* [RW][32] QRT slot data 4 of the mapped QPU */
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS             0x2120a270 /* [RW][32] QRT WQALIAS */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL      0x2120a280 /* [RW][32] THREAD CONTROL */
#define BCHP_V3D_QPUDBG_0_IUC_CNT                0x2120a290 /* [RW][32] IUC CNT */
#define BCHP_V3D_QPUDBG_0_IC_CNT                 0x2120a294 /* [RW][32] IC STALL ADDR */
#define BCHP_V3D_QPUDBG_0_UC_CNT                 0x2120a298 /* [RW][32] UC STALL ADDR */
#define BCHP_V3D_QPUDBG_0_CRC0                   0x2120a2a0 /* [RW][32] CRC for thread 0 */
#define BCHP_V3D_QPUDBG_0_CRC1                   0x2120a2a4 /* [RW][32] CRC for thread 1 */
#define BCHP_V3D_QPUDBG_0_CRC2                   0x2120a2a8 /* [RW][32] CRC for thread 2 */
#define BCHP_V3D_QPUDBG_0_CRC3                   0x2120a2ac /* [RW][32] CRC for thread 3 */
#define BCHP_V3D_QPUDBG_0_ACC5_0                 0x2120a940 /* [RW][32] QPU Accumulator 5 element 0 to 3 of the mapped QPU */
#define BCHP_V3D_QPUDBG_0_ACC5_4                 0x2120a950 /* [RW][32] QPU Accumulator 5 element 4 to 7 of the mapped QPU */
#define BCHP_V3D_QPUDBG_0_ACC5_8                 0x2120a960 /* [RW][32] QPU Accumulator 5 element 8 to 11 of the mapped QPU */
#define BCHP_V3D_QPUDBG_0_ACC5_12                0x2120a970 /* [RW][32] QPU Accumulator 5 element 12 to 15 of the mapped QPU */

/***************************************************************************
 *STS1 - QPU Debug Status and Selection 1
 ***************************************************************************/
/* V3D_QPUDBG_0 :: STS1 :: reserved0 [31:24] */
#define BCHP_V3D_QPUDBG_0_STS1_reserved0_MASK                      0xff000000
#define BCHP_V3D_QPUDBG_0_STS1_reserved0_SHIFT                     24

/* V3D_QPUDBG_0 :: STS1 :: SCOREBOARD_WAIT_STALL [23:23] */
#define BCHP_V3D_QPUDBG_0_STS1_SCOREBOARD_WAIT_STALL_MASK          0x00800000
#define BCHP_V3D_QPUDBG_0_STS1_SCOREBOARD_WAIT_STALL_SHIFT         23
#define BCHP_V3D_QPUDBG_0_STS1_SCOREBOARD_WAIT_STALL_DEFAULT       0x00000000

/* V3D_QPUDBG_0 :: STS1 :: RSTALL [22:22] */
#define BCHP_V3D_QPUDBG_0_STS1_RSTALL_MASK                         0x00400000
#define BCHP_V3D_QPUDBG_0_STS1_RSTALL_SHIFT                        22
#define BCHP_V3D_QPUDBG_0_STS1_RSTALL_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: STS1 :: WSTALL [21:21] */
#define BCHP_V3D_QPUDBG_0_STS1_WSTALL_MASK                         0x00200000
#define BCHP_V3D_QPUDBG_0_STS1_WSTALL_SHIFT                        21
#define BCHP_V3D_QPUDBG_0_STS1_WSTALL_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: STS1 :: T_CLOCK_DISABLE [20:20] */
#define BCHP_V3D_QPUDBG_0_STS1_T_CLOCK_DISABLE_MASK                0x00100000
#define BCHP_V3D_QPUDBG_0_STS1_T_CLOCK_DISABLE_SHIFT               20
#define BCHP_V3D_QPUDBG_0_STS1_T_CLOCK_DISABLE_DEFAULT             0x00000001

/* V3D_QPUDBG_0 :: STS1 :: T_DONE [19:16] */
#define BCHP_V3D_QPUDBG_0_STS1_T_DONE_MASK                         0x000f0000
#define BCHP_V3D_QPUDBG_0_STS1_T_DONE_SHIFT                        16
#define BCHP_V3D_QPUDBG_0_STS1_T_DONE_DEFAULT                      0x0000000f

/* V3D_QPUDBG_0 :: STS1 :: TD_TTYPE [15:08] */
#define BCHP_V3D_QPUDBG_0_STS1_TD_TTYPE_MASK                       0x0000ff00
#define BCHP_V3D_QPUDBG_0_STS1_TD_TTYPE_SHIFT                      8
#define BCHP_V3D_QPUDBG_0_STS1_TD_TTYPE_DEFAULT                    0x00000000

/* V3D_QPUDBG_0 :: STS1 :: TMUREMPTY [07:04] */
#define BCHP_V3D_QPUDBG_0_STS1_TMUREMPTY_MASK                      0x000000f0
#define BCHP_V3D_QPUDBG_0_STS1_TMUREMPTY_SHIFT                     4
#define BCHP_V3D_QPUDBG_0_STS1_TMUREMPTY_DEFAULT                   0x0000000f

/* V3D_QPUDBG_0 :: STS1 :: QPUQUCACC [03:03] */
#define BCHP_V3D_QPUDBG_0_STS1_QPUQUCACC_MASK                      0x00000008
#define BCHP_V3D_QPUDBG_0_STS1_QPUQUCACC_SHIFT                     3
#define BCHP_V3D_QPUDBG_0_STS1_QPUQUCACC_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: STS1 :: QPUQICACC [02:02] */
#define BCHP_V3D_QPUDBG_0_STS1_QPUQICACC_MASK                      0x00000004
#define BCHP_V3D_QPUDBG_0_STS1_QPUQICACC_SHIFT                     2
#define BCHP_V3D_QPUDBG_0_STS1_QPUQICACC_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: STS1 :: RUN_CTL [01:00] */
#define BCHP_V3D_QPUDBG_0_STS1_RUN_CTL_MASK                        0x00000003
#define BCHP_V3D_QPUDBG_0_STS1_RUN_CTL_SHIFT                       0
#define BCHP_V3D_QPUDBG_0_STS1_RUN_CTL_DEFAULT                     0x00000000

/***************************************************************************
 *STS2 - QPU Debug Status 2
 ***************************************************************************/
/* V3D_QPUDBG_0 :: STS2 :: reserved0 [31:12] */
#define BCHP_V3D_QPUDBG_0_STS2_reserved0_MASK                      0xfffff000
#define BCHP_V3D_QPUDBG_0_STS2_reserved0_SHIFT                     12

/* V3D_QPUDBG_0 :: STS2 :: QPURRBUCNT [11:08] */
#define BCHP_V3D_QPUDBG_0_STS2_QPURRBUCNT_MASK                     0x00000f00
#define BCHP_V3D_QPUDBG_0_STS2_QPURRBUCNT_SHIFT                    8

/* V3D_QPUDBG_0 :: STS2 :: QPURRBRACNT [07:04] */
#define BCHP_V3D_QPUDBG_0_STS2_QPURRBRACNT_MASK                    0x000000f0
#define BCHP_V3D_QPUDBG_0_STS2_QPURRBRACNT_SHIFT                   4
#define BCHP_V3D_QPUDBG_0_STS2_QPURRBRACNT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: STS2 :: QPURSBRACNT [03:00] */
#define BCHP_V3D_QPUDBG_0_STS2_QPURSBRACNT_MASK                    0x0000000f
#define BCHP_V3D_QPUDBG_0_STS2_QPURSBRACNT_SHIFT                   0
#define BCHP_V3D_QPUDBG_0_STS2_QPURSBRACNT_DEFAULT                 0x00000000

/***************************************************************************
 *ALLSTS - All QPU Debug Status
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ALLSTS :: QPU15HALT [31:31] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU15HALT_MASK                    0x80000000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU15HALT_SHIFT                   31
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU15HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU15RUN [30:30] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU15RUN_MASK                     0x40000000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU15RUN_SHIFT                    30
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU15RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU14HALT [29:29] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU14HALT_MASK                    0x20000000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU14HALT_SHIFT                   29
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU14HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU14RUN [28:28] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU14RUN_MASK                     0x10000000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU14RUN_SHIFT                    28
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU14RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU13HALT [27:27] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU13HALT_MASK                    0x08000000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU13HALT_SHIFT                   27
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU13HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU13RUN [26:26] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU13RUN_MASK                     0x04000000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU13RUN_SHIFT                    26
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU13RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU12HALT [25:25] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU12HALT_MASK                    0x02000000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU12HALT_SHIFT                   25
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU12HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU12RUN [24:24] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU12RUN_MASK                     0x01000000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU12RUN_SHIFT                    24
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU12RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU11HALT [23:23] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU11HALT_MASK                    0x00800000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU11HALT_SHIFT                   23
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU11HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU11RUN [22:22] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU11RUN_MASK                     0x00400000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU11RUN_SHIFT                    22
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU11RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU10HALT [21:21] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU10HALT_MASK                    0x00200000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU10HALT_SHIFT                   21
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU10HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU10RUN [20:20] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU10RUN_MASK                     0x00100000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU10RUN_SHIFT                    20
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU10RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU9HALT [19:19] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU9HALT_MASK                     0x00080000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU9HALT_SHIFT                    19
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU9HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU9RUN [18:18] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU9RUN_MASK                      0x00040000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU9RUN_SHIFT                     18
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU9RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU8HALT [17:17] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU8HALT_MASK                     0x00020000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU8HALT_SHIFT                    17
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU8HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU8RUN [16:16] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU8RUN_MASK                      0x00010000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU8RUN_SHIFT                     16
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU8RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU7HALT [15:15] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU7HALT_MASK                     0x00008000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU7HALT_SHIFT                    15
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU7HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU7RUN [14:14] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU7RUN_MASK                      0x00004000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU7RUN_SHIFT                     14
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU7RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU6HALT [13:13] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU6HALT_MASK                     0x00002000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU6HALT_SHIFT                    13
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU6HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU6RUN [12:12] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU6RUN_MASK                      0x00001000
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU6RUN_SHIFT                     12
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU6RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU5HALT [11:11] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU5HALT_MASK                     0x00000800
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU5HALT_SHIFT                    11
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU5HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU5RUN [10:10] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU5RUN_MASK                      0x00000400
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU5RUN_SHIFT                     10
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU5RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU4HALT [09:09] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU4HALT_MASK                     0x00000200
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU4HALT_SHIFT                    9
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU4HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU4RUN [08:08] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU4RUN_MASK                      0x00000100
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU4RUN_SHIFT                     8
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU4RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU3HALT [07:07] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU3HALT_MASK                     0x00000080
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU3HALT_SHIFT                    7
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU3HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU3RUN [06:06] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU3RUN_MASK                      0x00000040
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU3RUN_SHIFT                     6
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU3RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU2HALT [05:05] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU2HALT_MASK                     0x00000020
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU2HALT_SHIFT                    5
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU2HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU2RUN [04:04] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU2RUN_MASK                      0x00000010
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU2RUN_SHIFT                     4
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU2RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU1HALT [03:03] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU1HALT_MASK                     0x00000008
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU1HALT_SHIFT                    3
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU1HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU1RUN [02:02] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU1RUN_MASK                      0x00000004
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU1RUN_SHIFT                     2
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU1RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU0HALT [01:01] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU0HALT_MASK                     0x00000002
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU0HALT_SHIFT                    1
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU0HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLSTS :: QPU0RUN [00:00] */
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU0RUN_MASK                      0x00000001
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU0RUN_SHIFT                     0
#define BCHP_V3D_QPUDBG_0_ALLSTS_QPU0RUN_DEFAULT                   0x00000000

/***************************************************************************
 *VER - QPU Debug Version
 ***************************************************************************/
/* V3D_QPUDBG_0 :: VER :: VER [31:00] */
#define BCHP_V3D_QPUDBG_0_VER_VER_MASK                             0xffffffff
#define BCHP_V3D_QPUDBG_0_VER_VER_SHIFT                            0

/***************************************************************************
 *CTL1 - QPU Control 1
 ***************************************************************************/
/* V3D_QPUDBG_0 :: CTL1 :: reserved0 [31:12] */
#define BCHP_V3D_QPUDBG_0_CTL1_reserved0_MASK                      0xfffff000
#define BCHP_V3D_QPUDBG_0_CTL1_reserved0_SHIFT                     12

/* V3D_QPUDBG_0 :: CTL1 :: TMU_OFIFO_CLR [11:08] */
#define BCHP_V3D_QPUDBG_0_CTL1_TMU_OFIFO_CLR_MASK                  0x00000f00
#define BCHP_V3D_QPUDBG_0_CTL1_TMU_OFIFO_CLR_SHIFT                 8
#define BCHP_V3D_QPUDBG_0_CTL1_TMU_OFIFO_CLR_DEFAULT               0x00000000

/* V3D_QPUDBG_0 :: CTL1 :: reserved1 [07:06] */
#define BCHP_V3D_QPUDBG_0_CTL1_reserved1_MASK                      0x000000c0
#define BCHP_V3D_QPUDBG_0_CTL1_reserved1_SHIFT                     6

/* V3D_QPUDBG_0 :: CTL1 :: UC_CLR [05:05] */
#define BCHP_V3D_QPUDBG_0_CTL1_UC_CLR_MASK                         0x00000020
#define BCHP_V3D_QPUDBG_0_CTL1_UC_CLR_SHIFT                        5
#define BCHP_V3D_QPUDBG_0_CTL1_UC_CLR_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: CTL1 :: IC_CLR [04:04] */
#define BCHP_V3D_QPUDBG_0_CTL1_IC_CLR_MASK                         0x00000010
#define BCHP_V3D_QPUDBG_0_CTL1_IC_CLR_SHIFT                        4
#define BCHP_V3D_QPUDBG_0_CTL1_IC_CLR_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: CTL1 :: TC_TRDY [03:03] */
#define BCHP_V3D_QPUDBG_0_CTL1_TC_TRDY_MASK                        0x00000008
#define BCHP_V3D_QPUDBG_0_CTL1_TC_TRDY_SHIFT                       3
#define BCHP_V3D_QPUDBG_0_CTL1_TC_TRDY_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: CTL1 :: CRC_CTL [02:02] */
#define BCHP_V3D_QPUDBG_0_CTL1_CRC_CTL_MASK                        0x00000004
#define BCHP_V3D_QPUDBG_0_CTL1_CRC_CTL_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_CTL1_CRC_CTL_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: CTL1 :: RUN_CTL [01:00] */
#define BCHP_V3D_QPUDBG_0_CTL1_RUN_CTL_MASK                        0x00000003
#define BCHP_V3D_QPUDBG_0_CTL1_RUN_CTL_SHIFT                       0
#define BCHP_V3D_QPUDBG_0_CTL1_RUN_CTL_DEFAULT                     0x00000000

/***************************************************************************
 *ALLCTL - All QPU Control
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ALLCTL :: QPU15HALT [31:31] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU15HALT_MASK                    0x80000000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU15HALT_SHIFT                   31
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU15HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU15RUN [30:30] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU15RUN_MASK                     0x40000000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU15RUN_SHIFT                    30
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU15RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU14HALT [29:29] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU14HALT_MASK                    0x20000000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU14HALT_SHIFT                   29
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU14HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU14RUN [28:28] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU14RUN_MASK                     0x10000000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU14RUN_SHIFT                    28
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU14RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU13HALT [27:27] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU13HALT_MASK                    0x08000000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU13HALT_SHIFT                   27
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU13HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU13RUN [26:26] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU13RUN_MASK                     0x04000000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU13RUN_SHIFT                    26
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU13RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU12HALT [25:25] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU12HALT_MASK                    0x02000000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU12HALT_SHIFT                   25
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU12HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU12RUN [24:24] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU12RUN_MASK                     0x01000000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU12RUN_SHIFT                    24
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU12RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU11HALT [23:23] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU11HALT_MASK                    0x00800000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU11HALT_SHIFT                   23
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU11HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU11RUN [22:22] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU11RUN_MASK                     0x00400000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU11RUN_SHIFT                    22
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU11RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU10HALT [21:21] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU10HALT_MASK                    0x00200000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU10HALT_SHIFT                   21
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU10HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU10RUN [20:20] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU10RUN_MASK                     0x00100000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU10RUN_SHIFT                    20
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU10RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU9HALT [19:19] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU9HALT_MASK                     0x00080000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU9HALT_SHIFT                    19
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU9HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU9RUN [18:18] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU9RUN_MASK                      0x00040000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU9RUN_SHIFT                     18
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU9RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU8HALT [17:17] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU8HALT_MASK                     0x00020000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU8HALT_SHIFT                    17
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU8HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU8RUN [16:16] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU8RUN_MASK                      0x00010000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU8RUN_SHIFT                     16
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU8RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU7HALT [15:15] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU7HALT_MASK                     0x00008000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU7HALT_SHIFT                    15
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU7HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU7RUN [14:14] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU7RUN_MASK                      0x00004000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU7RUN_SHIFT                     14
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU7RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU6HALT [13:13] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU6HALT_MASK                     0x00002000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU6HALT_SHIFT                    13
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU6HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU6RUN [12:12] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU6RUN_MASK                      0x00001000
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU6RUN_SHIFT                     12
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU6RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU5HALT [11:11] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU5HALT_MASK                     0x00000800
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU5HALT_SHIFT                    11
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU5HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU5RUN [10:10] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU5RUN_MASK                      0x00000400
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU5RUN_SHIFT                     10
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU5RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU4HALT [09:09] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU4HALT_MASK                     0x00000200
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU4HALT_SHIFT                    9
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU4HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU4RUN [08:08] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU4RUN_MASK                      0x00000100
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU4RUN_SHIFT                     8
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU4RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU3HALT [07:07] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU3HALT_MASK                     0x00000080
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU3HALT_SHIFT                    7
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU3HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU3RUN [06:06] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU3RUN_MASK                      0x00000040
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU3RUN_SHIFT                     6
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU3RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU2HALT [05:05] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU2HALT_MASK                     0x00000020
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU2HALT_SHIFT                    5
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU2HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU2RUN [04:04] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU2RUN_MASK                      0x00000010
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU2RUN_SHIFT                     4
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU2RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU1HALT [03:03] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU1HALT_MASK                     0x00000008
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU1HALT_SHIFT                    3
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU1HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU1RUN [02:02] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU1RUN_MASK                      0x00000004
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU1RUN_SHIFT                     2
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU1RUN_DEFAULT                   0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU0HALT [01:01] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU0HALT_MASK                     0x00000002
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU0HALT_SHIFT                    1
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU0HALT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: ALLCTL :: QPU0RUN [00:00] */
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU0RUN_MASK                      0x00000001
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU0RUN_SHIFT                     0
#define BCHP_V3D_QPUDBG_0_ALLCTL_QPU0RUN_DEFAULT                   0x00000000

/***************************************************************************
 *THREAD - QPU thread info
 ***************************************************************************/
/* V3D_QPUDBG_0 :: THREAD :: reserved0 [31:31] */
#define BCHP_V3D_QPUDBG_0_THREAD_reserved0_MASK                    0x80000000
#define BCHP_V3D_QPUDBG_0_THREAD_reserved0_SHIFT                   31

/* V3D_QPUDBG_0 :: THREAD :: SPALIAS0 [30:30] */
#define BCHP_V3D_QPUDBG_0_THREAD_SPALIAS0_MASK                     0x40000000
#define BCHP_V3D_QPUDBG_0_THREAD_SPALIAS0_SHIFT                    30
#define BCHP_V3D_QPUDBG_0_THREAD_SPALIAS0_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: CLKEN_CONTROL [29:29] */
#define BCHP_V3D_QPUDBG_0_THREAD_CLKEN_CONTROL_MASK                0x20000000
#define BCHP_V3D_QPUDBG_0_THREAD_CLKEN_CONTROL_SHIFT               29
#define BCHP_V3D_QPUDBG_0_THREAD_CLKEN_CONTROL_DEFAULT             0x00000000

/* V3D_QPUDBG_0 :: THREAD :: reserved1 [28:22] */
#define BCHP_V3D_QPUDBG_0_THREAD_reserved1_MASK                    0x1fc00000
#define BCHP_V3D_QPUDBG_0_THREAD_reserved1_SHIFT                   22

/* V3D_QPUDBG_0 :: THREAD :: WDTHREAD [21:20] */
#define BCHP_V3D_QPUDBG_0_THREAD_WDTHREAD_MASK                     0x00300000
#define BCHP_V3D_QPUDBG_0_THREAD_WDTHREAD_SHIFT                    20
#define BCHP_V3D_QPUDBG_0_THREAD_WDTHREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: WBTHREAD [19:18] */
#define BCHP_V3D_QPUDBG_0_THREAD_WBTHREAD_MASK                     0x000c0000
#define BCHP_V3D_QPUDBG_0_THREAD_WBTHREAD_SHIFT                    18
#define BCHP_V3D_QPUDBG_0_THREAD_WBTHREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: A1THREAD [17:16] */
#define BCHP_V3D_QPUDBG_0_THREAD_A1THREAD_MASK                     0x00030000
#define BCHP_V3D_QPUDBG_0_THREAD_A1THREAD_SHIFT                    16
#define BCHP_V3D_QPUDBG_0_THREAD_A1THREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: A0THREAD [15:14] */
#define BCHP_V3D_QPUDBG_0_THREAD_A0THREAD_MASK                     0x0000c000
#define BCHP_V3D_QPUDBG_0_THREAD_A0THREAD_SHIFT                    14
#define BCHP_V3D_QPUDBG_0_THREAD_A0THREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: MSTHREAD [13:12] */
#define BCHP_V3D_QPUDBG_0_THREAD_MSTHREAD_MASK                     0x00003000
#define BCHP_V3D_QPUDBG_0_THREAD_MSTHREAD_SHIFT                    12
#define BCHP_V3D_QPUDBG_0_THREAD_MSTHREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: RRTHREAD [11:10] */
#define BCHP_V3D_QPUDBG_0_THREAD_RRTHREAD_MASK                     0x00000c00
#define BCHP_V3D_QPUDBG_0_THREAD_RRTHREAD_SHIFT                    10
#define BCHP_V3D_QPUDBG_0_THREAD_RRTHREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: RATHREAD [09:08] */
#define BCHP_V3D_QPUDBG_0_THREAD_RATHREAD_MASK                     0x00000300
#define BCHP_V3D_QPUDBG_0_THREAD_RATHREAD_SHIFT                    8
#define BCHP_V3D_QPUDBG_0_THREAD_RATHREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: SPTHREAD [07:06] */
#define BCHP_V3D_QPUDBG_0_THREAD_SPTHREAD_MASK                     0x000000c0
#define BCHP_V3D_QPUDBG_0_THREAD_SPTHREAD_SHIFT                    6
#define BCHP_V3D_QPUDBG_0_THREAD_SPTHREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: RSTHREAD [05:04] */
#define BCHP_V3D_QPUDBG_0_THREAD_RSTHREAD_MASK                     0x00000030
#define BCHP_V3D_QPUDBG_0_THREAD_RSTHREAD_SHIFT                    4
#define BCHP_V3D_QPUDBG_0_THREAD_RSTHREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: TDTHREAD [03:02] */
#define BCHP_V3D_QPUDBG_0_THREAD_TDTHREAD_MASK                     0x0000000c
#define BCHP_V3D_QPUDBG_0_THREAD_TDTHREAD_SHIFT                    2
#define BCHP_V3D_QPUDBG_0_THREAD_TDTHREAD_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: THREAD :: THREAD [01:00] */
#define BCHP_V3D_QPUDBG_0_THREAD_THREAD_MASK                       0x00000003
#define BCHP_V3D_QPUDBG_0_THREAD_THREAD_SHIFT                      0

/***************************************************************************
 *NUM - QPU number info (core, slice, qpu number in slice)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: NUM :: reserved0 [31:09] */
#define BCHP_V3D_QPUDBG_0_NUM_reserved0_MASK                       0xfffffe00
#define BCHP_V3D_QPUDBG_0_NUM_reserved0_SHIFT                      9

/* V3D_QPUDBG_0 :: NUM :: QPUNUM_SL [08:08] */
#define BCHP_V3D_QPUDBG_0_NUM_QPUNUM_SL_MASK                       0x00000100
#define BCHP_V3D_QPUDBG_0_NUM_QPUNUM_SL_SHIFT                      8
#define BCHP_V3D_QPUDBG_0_NUM_QPUNUM_SL_DEFAULT                    0x00000000

/* V3D_QPUDBG_0 :: NUM :: reserved1 [07:07] */
#define BCHP_V3D_QPUDBG_0_NUM_reserved1_MASK                       0x00000080
#define BCHP_V3D_QPUDBG_0_NUM_reserved1_SHIFT                      7

/* V3D_QPUDBG_0 :: NUM :: CORE [06:04] */
#define BCHP_V3D_QPUDBG_0_NUM_CORE_MASK                            0x00000070
#define BCHP_V3D_QPUDBG_0_NUM_CORE_SHIFT                           4
#define BCHP_V3D_QPUDBG_0_NUM_CORE_DEFAULT                         0x00000000

/* V3D_QPUDBG_0 :: NUM :: SLICE [03:02] */
#define BCHP_V3D_QPUDBG_0_NUM_SLICE_MASK                           0x0000000c
#define BCHP_V3D_QPUDBG_0_NUM_SLICE_SHIFT                          2
#define BCHP_V3D_QPUDBG_0_NUM_SLICE_DEFAULT                        0x00000000

/* V3D_QPUDBG_0 :: NUM :: NUM [01:00] */
#define BCHP_V3D_QPUDBG_0_NUM_NUM_MASK                             0x00000003
#define BCHP_V3D_QPUDBG_0_NUM_NUM_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_NUM_NUM_DEFAULT                          0x00000000

/***************************************************************************
 *THREAD_STATE0 - Thread state 0
 ***************************************************************************/
/* V3D_QPUDBG_0 :: THREAD_STATE0 :: reserved0 [31:24] */
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0_reserved0_MASK             0xff000000
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0_reserved0_SHIFT            24

/* V3D_QPUDBG_0 :: THREAD_STATE0 :: TS_TTYPE [23:04] */
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0_TS_TTYPE_MASK              0x00fffff0
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0_TS_TTYPE_SHIFT             4
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0_TS_TTYPE_DEFAULT           0x00000000

/* V3D_QPUDBG_0 :: THREAD_STATE0 :: TS_NAN [03:00] */
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0_TS_NAN_MASK                0x0000000f
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0_TS_NAN_SHIFT               0
#define BCHP_V3D_QPUDBG_0_THREAD_STATE0_TS_NAN_DEFAULT             0x00000000

/***************************************************************************
 *THREAD_STATE1 - Thread state 1
 ***************************************************************************/
/* V3D_QPUDBG_0 :: THREAD_STATE1 :: reserved0 [31:28] */
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1_reserved0_MASK             0xf0000000
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1_reserved0_SHIFT            28

/* V3D_QPUDBG_0 :: THREAD_STATE1 :: TS_QRTSLOT [27:16] */
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1_TS_QRTSLOT_MASK            0x0fff0000
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1_TS_QRTSLOT_SHIFT           16
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1_TS_QRTSLOT_DEFAULT         0x00000000

/* V3D_QPUDBG_0 :: THREAD_STATE1 :: TS_QVALID [15:00] */
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1_TS_QVALID_MASK             0x0000ffff
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1_TS_QVALID_SHIFT            0
#define BCHP_V3D_QPUDBG_0_THREAD_STATE1_TS_QVALID_DEFAULT          0x00000000

/***************************************************************************
 *PC0 - Thread 0 PC
 ***************************************************************************/
/* V3D_QPUDBG_0 :: PC0 :: PCADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_PC0_PCADDR_MASK                          0xfffffff8
#define BCHP_V3D_QPUDBG_0_PC0_PCADDR_SHIFT                         3
#define BCHP_V3D_QPUDBG_0_PC0_PCADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: PC0 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_PC0_reserved0_MASK                       0x00000007
#define BCHP_V3D_QPUDBG_0_PC0_reserved0_SHIFT                      0

/***************************************************************************
 *PC1 - Thread 1 PC
 ***************************************************************************/
/* V3D_QPUDBG_0 :: PC1 :: PCADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_PC1_PCADDR_MASK                          0xfffffff8
#define BCHP_V3D_QPUDBG_0_PC1_PCADDR_SHIFT                         3
#define BCHP_V3D_QPUDBG_0_PC1_PCADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: PC1 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_PC1_reserved0_MASK                       0x00000007
#define BCHP_V3D_QPUDBG_0_PC1_reserved0_SHIFT                      0

/***************************************************************************
 *PC2 - Thread 2 PC
 ***************************************************************************/
/* V3D_QPUDBG_0 :: PC2 :: PCADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_PC2_PCADDR_MASK                          0xfffffff8
#define BCHP_V3D_QPUDBG_0_PC2_PCADDR_SHIFT                         3
#define BCHP_V3D_QPUDBG_0_PC2_PCADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: PC2 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_PC2_reserved0_MASK                       0x00000007
#define BCHP_V3D_QPUDBG_0_PC2_reserved0_SHIFT                      0

/***************************************************************************
 *PC3 - Thread 3 PC
 ***************************************************************************/
/* V3D_QPUDBG_0 :: PC3 :: PCADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_PC3_PCADDR_MASK                          0xfffffff8
#define BCHP_V3D_QPUDBG_0_PC3_PCADDR_SHIFT                         3
#define BCHP_V3D_QPUDBG_0_PC3_PCADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: PC3 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_PC3_reserved0_MASK                       0x00000007
#define BCHP_V3D_QPUDBG_0_PC3_reserved0_SHIFT                      0

/***************************************************************************
 *LR0 - Thread 0 LR
 ***************************************************************************/
/* V3D_QPUDBG_0 :: LR0 :: LRADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_LR0_LRADDR_MASK                          0xfffffff8
#define BCHP_V3D_QPUDBG_0_LR0_LRADDR_SHIFT                         3
#define BCHP_V3D_QPUDBG_0_LR0_LRADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: LR0 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_LR0_reserved0_MASK                       0x00000007
#define BCHP_V3D_QPUDBG_0_LR0_reserved0_SHIFT                      0

/***************************************************************************
 *LR1 - Thread 1 LR
 ***************************************************************************/
/* V3D_QPUDBG_0 :: LR1 :: LRADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_LR1_LRADDR_MASK                          0xfffffff8
#define BCHP_V3D_QPUDBG_0_LR1_LRADDR_SHIFT                         3
#define BCHP_V3D_QPUDBG_0_LR1_LRADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: LR1 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_LR1_reserved0_MASK                       0x00000007
#define BCHP_V3D_QPUDBG_0_LR1_reserved0_SHIFT                      0

/***************************************************************************
 *LR2 - Thread 2 LR
 ***************************************************************************/
/* V3D_QPUDBG_0 :: LR2 :: LRADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_LR2_LRADDR_MASK                          0xfffffff8
#define BCHP_V3D_QPUDBG_0_LR2_LRADDR_SHIFT                         3
#define BCHP_V3D_QPUDBG_0_LR2_LRADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: LR2 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_LR2_reserved0_MASK                       0x00000007
#define BCHP_V3D_QPUDBG_0_LR2_reserved0_SHIFT                      0

/***************************************************************************
 *LR3 - Thread 3 LR
 ***************************************************************************/
/* V3D_QPUDBG_0 :: LR3 :: LRADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_LR3_LRADDR_MASK                          0xfffffff8
#define BCHP_V3D_QPUDBG_0_LR3_LRADDR_SHIFT                         3
#define BCHP_V3D_QPUDBG_0_LR3_LRADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: LR3 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_LR3_reserved0_MASK                       0x00000007
#define BCHP_V3D_QPUDBG_0_LR3_reserved0_SHIFT                      0

/***************************************************************************
 *LRU0 - Thread 0 LRU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: LRU0 :: LRUADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_LRU0_LRUADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_LRU0_LRUADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_LRU0_LRUADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: LRU0 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_LRU0_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_0_LRU0_reserved0_SHIFT                     0

/***************************************************************************
 *LRU1 - Thread 1 LRU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: LRU1 :: LRUADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_LRU1_LRUADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_LRU1_LRUADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_LRU1_LRUADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: LRU1 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_LRU1_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_0_LRU1_reserved0_SHIFT                     0

/***************************************************************************
 *LRU2 - Thread 2 LRU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: LRU2 :: LRUADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_LRU2_LRUADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_LRU2_LRUADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_LRU2_LRUADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: LRU2 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_LRU2_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_0_LRU2_reserved0_SHIFT                     0

/***************************************************************************
 *LRU3 - Thread 3 LRU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: LRU3 :: LRUADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_LRU3_LRUADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_LRU3_LRUADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_LRU3_LRUADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: LRU3 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_LRU3_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_0_LRU3_reserved0_SHIFT                     0

/***************************************************************************
 *FA0 - Thread 0 flag_a
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FA0 :: FAADDR [31:00] */
#define BCHP_V3D_QPUDBG_0_FA0_FAADDR_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_FA0_FAADDR_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_FA0_FAADDR_DEFAULT                       0x00000000

/***************************************************************************
 *FA1 - Thread 1 flag_a
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FA1 :: FAADDR [31:00] */
#define BCHP_V3D_QPUDBG_0_FA1_FAADDR_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_FA1_FAADDR_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_FA1_FAADDR_DEFAULT                       0x00000000

/***************************************************************************
 *FA2 - Thread 2 flag_a
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FA2 :: FAADDR [31:00] */
#define BCHP_V3D_QPUDBG_0_FA2_FAADDR_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_FA2_FAADDR_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_FA2_FAADDR_DEFAULT                       0x00000000

/***************************************************************************
 *FA3 - Thread 3 flag_a
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FA3 :: FAADDR [31:00] */
#define BCHP_V3D_QPUDBG_0_FA3_FAADDR_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_FA3_FAADDR_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_FA3_FAADDR_DEFAULT                       0x00000000

/***************************************************************************
 *FB0 - Thread 0 flag_b
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FB0 :: FBADDR [31:00] */
#define BCHP_V3D_QPUDBG_0_FB0_FBADDR_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_FB0_FBADDR_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_FB0_FBADDR_DEFAULT                       0x00000000

/***************************************************************************
 *FB1 - Thread 1 flag_b
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FB1 :: FBADDR [31:00] */
#define BCHP_V3D_QPUDBG_0_FB1_FBADDR_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_FB1_FBADDR_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_FB1_FBADDR_DEFAULT                       0x00000000

/***************************************************************************
 *FB2 - Thread 2 flag_b
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FB2 :: FBADDR [31:00] */
#define BCHP_V3D_QPUDBG_0_FB2_FBADDR_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_FB2_FBADDR_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_FB2_FBADDR_DEFAULT                       0x00000000

/***************************************************************************
 *FB3 - Thread 3 flag_b
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FB3 :: FBADDR [31:00] */
#define BCHP_V3D_QPUDBG_0_FB3_FBADDR_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_FB3_FBADDR_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_FB3_FBADDR_DEFAULT                       0x00000000

/***************************************************************************
 *RTOP0 - Thread 0 RTOP
 ***************************************************************************/
/* V3D_QPUDBG_0 :: RTOP0 :: RTOP [31:00] */
#define BCHP_V3D_QPUDBG_0_RTOP0_RTOP_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_RTOP0_RTOP_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_RTOP0_RTOP_DEFAULT                       0x00000000

/***************************************************************************
 *RTOP1 - Thread 1 RTOP
 ***************************************************************************/
/* V3D_QPUDBG_0 :: RTOP1 :: RTOP [31:00] */
#define BCHP_V3D_QPUDBG_0_RTOP1_RTOP_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_RTOP1_RTOP_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_RTOP1_RTOP_DEFAULT                       0x00000000

/***************************************************************************
 *RTOP2 - Thread 2 RTOP
 ***************************************************************************/
/* V3D_QPUDBG_0 :: RTOP2 :: RTOP [31:00] */
#define BCHP_V3D_QPUDBG_0_RTOP2_RTOP_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_RTOP2_RTOP_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_RTOP2_RTOP_DEFAULT                       0x00000000

/***************************************************************************
 *RTOP3 - Thread 3 RTOP
 ***************************************************************************/
/* V3D_QPUDBG_0 :: RTOP3 :: RTOP [31:00] */
#define BCHP_V3D_QPUDBG_0_RTOP3_RTOP_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_RTOP3_RTOP_SHIFT                         0
#define BCHP_V3D_QPUDBG_0_RTOP3_RTOP_DEFAULT                       0x00000000

/***************************************************************************
 *IW0 - Low 32-bits of current instruction word
 ***************************************************************************/
/* V3D_QPUDBG_0 :: IW0 :: IW0 [31:00] */
#define BCHP_V3D_QPUDBG_0_IW0_IW0_MASK                             0xffffffff
#define BCHP_V3D_QPUDBG_0_IW0_IW0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_IW0_IW0_DEFAULT                          0x00000000

/***************************************************************************
 *IW1 - High 32-bits of current instruction word
 ***************************************************************************/
/* V3D_QPUDBG_0 :: IW1 :: IW1 [31:00] */
#define BCHP_V3D_QPUDBG_0_IW1_IW1_MASK                             0xffffffff
#define BCHP_V3D_QPUDBG_0_IW1_IW1_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_IW1_IW1_DEFAULT                          0x00000000

/***************************************************************************
 *BRA_PC - Branch control: target PC
 ***************************************************************************/
/* V3D_QPUDBG_0 :: BRA_PC :: BRA_PC [31:03] */
#define BCHP_V3D_QPUDBG_0_BRA_PC_BRA_PC_MASK                       0xfffffff8
#define BCHP_V3D_QPUDBG_0_BRA_PC_BRA_PC_SHIFT                      3
#define BCHP_V3D_QPUDBG_0_BRA_PC_BRA_PC_DEFAULT                    0x00000000

/* V3D_QPUDBG_0 :: BRA_PC :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_BRA_PC_reserved0_MASK                    0x00000007
#define BCHP_V3D_QPUDBG_0_BRA_PC_reserved0_SHIFT                   0

/***************************************************************************
 *BU_TARGET - Branch UNIFORM target, captured in stage RR
 ***************************************************************************/
/* V3D_QPUDBG_0 :: BU_TARGET :: BRA_BU_TARGET [31:02] */
#define BCHP_V3D_QPUDBG_0_BU_TARGET_BRA_BU_TARGET_MASK             0xfffffffc
#define BCHP_V3D_QPUDBG_0_BU_TARGET_BRA_BU_TARGET_SHIFT            2
#define BCHP_V3D_QPUDBG_0_BU_TARGET_BRA_BU_TARGET_DEFAULT          0x00000000

/* V3D_QPUDBG_0 :: BU_TARGET :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_BU_TARGET_reserved0_MASK                 0x00000003
#define BCHP_V3D_QPUDBG_0_BU_TARGET_reserved0_SHIFT                0

/***************************************************************************
 *RS_BU_TARGET - Branch UNIFORM target, after delay slots, aligned to stage RS
 ***************************************************************************/
/* V3D_QPUDBG_0 :: RS_BU_TARGET :: RS_BU_TARGET [31:02] */
#define BCHP_V3D_QPUDBG_0_RS_BU_TARGET_RS_BU_TARGET_MASK           0xfffffffc
#define BCHP_V3D_QPUDBG_0_RS_BU_TARGET_RS_BU_TARGET_SHIFT          2
#define BCHP_V3D_QPUDBG_0_RS_BU_TARGET_RS_BU_TARGET_DEFAULT        0x00000000

/* V3D_QPUDBG_0 :: RS_BU_TARGET :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_RS_BU_TARGET_reserved0_MASK              0x00000003
#define BCHP_V3D_QPUDBG_0_RS_BU_TARGET_reserved0_SHIFT             0

/***************************************************************************
 *BRA_STATE - Branch control: state
 ***************************************************************************/
/* V3D_QPUDBG_0 :: BRA_STATE :: reserved0 [31:14] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_reserved0_MASK                 0xffffc000
#define BCHP_V3D_QPUDBG_0_BRA_STATE_reserved0_SHIFT                14

/* V3D_QPUDBG_0 :: BRA_STATE :: BU_TYPE [13:12] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_BU_TYPE_MASK                   0x00003000
#define BCHP_V3D_QPUDBG_0_BRA_STATE_BU_TYPE_SHIFT                  12
#define BCHP_V3D_QPUDBG_0_BRA_STATE_BU_TYPE_DEFAULT                0x00000000

/* V3D_QPUDBG_0 :: BRA_STATE :: BRA_ULR [11:11] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_BRA_ULR_MASK                   0x00000800
#define BCHP_V3D_QPUDBG_0_BRA_STATE_BRA_ULR_SHIFT                  11
#define BCHP_V3D_QPUDBG_0_BRA_STATE_BRA_ULR_DEFAULT                0x00000000

/* V3D_QPUDBG_0 :: BRA_STATE :: reserved1 [10:10] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_reserved1_MASK                 0x00000400
#define BCHP_V3D_QPUDBG_0_BRA_STATE_reserved1_SHIFT                10

/* V3D_QPUDBG_0 :: BRA_STATE :: IS_BU [09:09] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_IS_BU_MASK                     0x00000200
#define BCHP_V3D_QPUDBG_0_BRA_STATE_IS_BU_SHIFT                    9
#define BCHP_V3D_QPUDBG_0_BRA_STATE_IS_BU_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: BRA_STATE :: RR_BRA_READY [08:08] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_RR_BRA_READY_MASK              0x00000100
#define BCHP_V3D_QPUDBG_0_BRA_STATE_RR_BRA_READY_SHIFT             8
#define BCHP_V3D_QPUDBG_0_BRA_STATE_RR_BRA_READY_DEFAULT           0x00000000

/* V3D_QPUDBG_0 :: BRA_STATE :: reserved2 [07:07] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_reserved2_MASK                 0x00000080
#define BCHP_V3D_QPUDBG_0_BRA_STATE_reserved2_SHIFT                7

/* V3D_QPUDBG_0 :: BRA_STATE :: RR_BRA_COUNT [06:04] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_RR_BRA_COUNT_MASK              0x00000070
#define BCHP_V3D_QPUDBG_0_BRA_STATE_RR_BRA_COUNT_SHIFT             4
#define BCHP_V3D_QPUDBG_0_BRA_STATE_RR_BRA_COUNT_DEFAULT           0x00000000

/* V3D_QPUDBG_0 :: BRA_STATE :: reserved3 [03:03] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_reserved3_MASK                 0x00000008
#define BCHP_V3D_QPUDBG_0_BRA_STATE_reserved3_SHIFT                3

/* V3D_QPUDBG_0 :: BRA_STATE :: QIC_BRA_COUNT [02:00] */
#define BCHP_V3D_QPUDBG_0_BRA_STATE_QIC_BRA_COUNT_MASK             0x00000007
#define BCHP_V3D_QPUDBG_0_BRA_STATE_QIC_BRA_COUNT_SHIFT            0
#define BCHP_V3D_QPUDBG_0_BRA_STATE_QIC_BRA_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *UCB0 - Thread 0 Uniform Cache Base Address
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UCB0 :: UCBADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UCB0_UCBADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_UCB0_UCBADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_UCB0_UCBADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: UCB0 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UCB0_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_0_UCB0_reserved0_SHIFT                     0

/***************************************************************************
 *UCB1 - Thread 1 Uniform Cache Base Address
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UCB1 :: UCBADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UCB1_UCBADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_UCB1_UCBADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_UCB1_UCBADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: UCB1 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UCB1_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_0_UCB1_reserved0_SHIFT                     0

/***************************************************************************
 *UCB2 - Thread 2 Uniform Cache Base Address
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UCB2 :: UCBADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UCB2_UCBADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_UCB2_UCBADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_UCB2_UCBADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: UCB2 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UCB2_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_0_UCB2_reserved0_SHIFT                     0

/***************************************************************************
 *UCB3 - Thread 3 Uniform Cache Base Address
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UCB3 :: UCBADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UCB3_UCBADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_UCB3_UCBADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_UCB3_UCBADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: UCB3 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UCB3_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_0_UCB3_reserved0_SHIFT                     0

/***************************************************************************
 *UA0 - Thread 0 Uniform Address (pipeline stage sp)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UA0 :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UA0_UAADDR_MASK                          0xfffffffc
#define BCHP_V3D_QPUDBG_0_UA0_UAADDR_SHIFT                         2
#define BCHP_V3D_QPUDBG_0_UA0_UAADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: UA0 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UA0_reserved0_MASK                       0x00000003
#define BCHP_V3D_QPUDBG_0_UA0_reserved0_SHIFT                      0

/***************************************************************************
 *UA1 - Thread 1 Uniform Address (pipeline stage sp)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UA1 :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UA1_UAADDR_MASK                          0xfffffffc
#define BCHP_V3D_QPUDBG_0_UA1_UAADDR_SHIFT                         2
#define BCHP_V3D_QPUDBG_0_UA1_UAADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: UA1 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UA1_reserved0_MASK                       0x00000003
#define BCHP_V3D_QPUDBG_0_UA1_reserved0_SHIFT                      0

/***************************************************************************
 *UA2 - Thread 2 Uniform Address (pipeline stage sp)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UA2 :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UA2_UAADDR_MASK                          0xfffffffc
#define BCHP_V3D_QPUDBG_0_UA2_UAADDR_SHIFT                         2
#define BCHP_V3D_QPUDBG_0_UA2_UAADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: UA2 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UA2_reserved0_MASK                       0x00000003
#define BCHP_V3D_QPUDBG_0_UA2_reserved0_SHIFT                      0

/***************************************************************************
 *UA3 - Thread 3 Uniform Address (pipeline stage sp)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UA3 :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UA3_UAADDR_MASK                          0xfffffffc
#define BCHP_V3D_QPUDBG_0_UA3_UAADDR_SHIFT                         2
#define BCHP_V3D_QPUDBG_0_UA3_UAADDR_DEFAULT                       0x00000000

/* V3D_QPUDBG_0 :: UA3 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UA3_reserved0_MASK                       0x00000003
#define BCHP_V3D_QPUDBG_0_UA3_reserved0_SHIFT                      0

/***************************************************************************
 *UA_RA - Uniform Address (pipeline stage ra)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UA_RA :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UA_RA_UAADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_UA_RA_UAADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_UA_RA_UAADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: UA_RA :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UA_RA_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_0_UA_RA_reserved0_SHIFT                    0

/***************************************************************************
 *UA_RR - Uniform Address (pipeline stage rr)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UA_RR :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UA_RR_UAADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_UA_RR_UAADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_UA_RR_UAADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: UA_RR :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UA_RR_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_0_UA_RR_reserved0_SHIFT                    0

/***************************************************************************
 *UA_MS - Uniform Address (pipeline stage ms)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UA_MS :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UA_MS_UAADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_0_UA_MS_UAADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_0_UA_MS_UAADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: UA_MS :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UA_MS_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_0_UA_MS_reserved0_SHIFT                    0

/***************************************************************************
 *UD_RA - Uniform Data (pipeline stage ra)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UD_RA :: UD [31:00] */
#define BCHP_V3D_QPUDBG_0_UD_RA_UD_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_UD_RA_UD_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_UD_RA_UD_DEFAULT                         0x00000000

/***************************************************************************
 *UD_RR - Uniform Data (pipeline stage rr)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UD_RR :: UD [31:00] */
#define BCHP_V3D_QPUDBG_0_UD_RR_UD_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_UD_RR_UD_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_UD_RR_UD_DEFAULT                         0x00000000

/***************************************************************************
 *UD_MS - Uniform Data (pipeline stage ms)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UD_MS :: UD [31:00] */
#define BCHP_V3D_QPUDBG_0_UD_MS_UD_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_UD_MS_UD_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_UD_MS_UD_DEFAULT                         0x00000000

/***************************************************************************
 *UD_A0 - Uniform Data (pipeline stage a0)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UD_A0 :: UD [31:00] */
#define BCHP_V3D_QPUDBG_0_UD_A0_UD_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_UD_A0_UD_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_UD_A0_UD_DEFAULT                         0x00000000

/***************************************************************************
 *UD_SP - Uniform Data (pipeline stage sp)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UD_SP :: UD [31:00] */
#define BCHP_V3D_QPUDBG_0_UD_SP_UD_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_UD_SP_UD_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_UD_SP_UD_DEFAULT                         0x00000000

/***************************************************************************
 *FA_STATE0 - FLAG A in delayslot 1 (pipeline stage ms)
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FA_STATE0 :: FA_DLY1 [31:00] */
#define BCHP_V3D_QPUDBG_0_FA_STATE0_FA_DLY1_MASK                   0xffffffff
#define BCHP_V3D_QPUDBG_0_FA_STATE0_FA_DLY1_SHIFT                  0
#define BCHP_V3D_QPUDBG_0_FA_STATE0_FA_DLY1_DEFAULT                0x00000000

/***************************************************************************
 *FA_STATE1 - Branch condition in delay slots
 ***************************************************************************/
/* V3D_QPUDBG_0 :: FA_STATE1 :: FA_MSFIGN [31:16] */
#define BCHP_V3D_QPUDBG_0_FA_STATE1_FA_MSFIGN_MASK                 0xffff0000
#define BCHP_V3D_QPUDBG_0_FA_STATE1_FA_MSFIGN_SHIFT                16
#define BCHP_V3D_QPUDBG_0_FA_STATE1_FA_MSFIGN_DEFAULT              0x00000000

/* V3D_QPUDBG_0 :: FA_STATE1 :: reserved0 [15:03] */
#define BCHP_V3D_QPUDBG_0_FA_STATE1_reserved0_MASK                 0x0000fff8
#define BCHP_V3D_QPUDBG_0_FA_STATE1_reserved0_SHIFT                3

/* V3D_QPUDBG_0 :: FA_STATE1 :: FA_BCOND [02:00] */
#define BCHP_V3D_QPUDBG_0_FA_STATE1_FA_BCOND_MASK                  0x00000007
#define BCHP_V3D_QPUDBG_0_FA_STATE1_FA_BCOND_SHIFT                 0
#define BCHP_V3D_QPUDBG_0_FA_STATE1_FA_BCOND_DEFAULT               0x00000000

/***************************************************************************
 *T0MSM0 - Low 32-bit word of the QRT slot 0 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T0MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T0MSM0_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T0MSM0_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T0MSM0_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T0MSM1 - High 32-bit word of the QRT slot 0 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T0MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T0MSM1_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T0MSM1_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T0MSM1_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T1MSM0 - Low 32-bit word of the QRT slot 1 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T1MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T1MSM0_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T1MSM0_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T1MSM0_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T1MSM1 - High 32-bit word of the QRT slot 1 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T1MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T1MSM1_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T1MSM1_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T1MSM1_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T2MSM0 - Low 32-bit word of the QRT slot 2 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T2MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T2MSM0_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T2MSM0_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T2MSM0_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T2MSM1 - High 32-bit word of the QRT slot 2 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T2MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T2MSM1_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T2MSM1_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T2MSM1_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T3MSM0 - Low 32-bit word of the QRT slot 3 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T3MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T3MSM0_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T3MSM0_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T3MSM0_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T3MSM1 - High 32-bit word of the QRT slot 3 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T3MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T3MSM1_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T3MSM1_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T3MSM1_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T4MSM0 - Low 32-bit word of the QRT slot 4 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T4MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T4MSM0_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T4MSM0_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T4MSM0_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *T4MSM1 - High 32-bit word of the QRT slot 4 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: T4MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_0_T4MSM1_MSM0_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_T4MSM1_MSM0_SHIFT                        0
#define BCHP_V3D_QPUDBG_0_T4MSM1_MSM0_DEFAULT                      0x00000000

/***************************************************************************
 *QX0 - QRT slot 0 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QX0 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QX0_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QX0_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QX0 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QX0_QX3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QX0_QX3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QX0_QX3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX0 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QX0_QX2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QX0_QX2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QX0_QX2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX0 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QX0_QX1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QX0_QX1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QX0_QX1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX0 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QX0_QX0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QX0_QX0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QX0_QX0_DEFAULT                          0x00000000

/***************************************************************************
 *QX1 - QRT slot 1 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QX1 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QX1_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QX1_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QX1 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QX1_QX3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QX1_QX3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QX1_QX3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX1 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QX1_QX2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QX1_QX2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QX1_QX2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX1 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QX1_QX1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QX1_QX1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QX1_QX1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX1 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QX1_QX0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QX1_QX0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QX1_QX0_DEFAULT                          0x00000000

/***************************************************************************
 *QX2 - QRT slot 2 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QX2 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QX2_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QX2_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QX2 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QX2_QX3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QX2_QX3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QX2_QX3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX2 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QX2_QX2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QX2_QX2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QX2_QX2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX2 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QX2_QX1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QX2_QX1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QX2_QX1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX2 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QX2_QX0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QX2_QX0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QX2_QX0_DEFAULT                          0x00000000

/***************************************************************************
 *QX3 - QRT slot 3 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QX3 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QX3_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QX3_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QX3 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QX3_QX3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QX3_QX3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QX3_QX3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX3 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QX3_QX2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QX3_QX2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QX3_QX2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX3 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QX3_QX1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QX3_QX1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QX3_QX1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX3 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QX3_QX0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QX3_QX0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QX3_QX0_DEFAULT                          0x00000000

/***************************************************************************
 *QX4 - QRT slot 4 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QX4 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QX4_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QX4_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QX4 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QX4_QX3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QX4_QX3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QX4_QX3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX4 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QX4_QX2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QX4_QX2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QX4_QX2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX4 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QX4_QX1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QX4_QX1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QX4_QX1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QX4 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QX4_QX0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QX4_QX0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QX4_QX0_DEFAULT                          0x00000000

/***************************************************************************
 *QY0 - QRT slot 0 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QY0 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QY0_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QY0_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QY0 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QY0_QY3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QY0_QY3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QY0_QY3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY0 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QY0_QY2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QY0_QY2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QY0_QY2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY0 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QY0_QY1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QY0_QY1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QY0_QY1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY0 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QY0_QY0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QY0_QY0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QY0_QY0_DEFAULT                          0x00000000

/***************************************************************************
 *QY1 - QRT slot 1 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QY1 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QY1_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QY1_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QY1 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QY1_QY3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QY1_QY3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QY1_QY3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY1 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QY1_QY2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QY1_QY2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QY1_QY2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY1 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QY1_QY1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QY1_QY1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QY1_QY1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY1 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QY1_QY0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QY1_QY0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QY1_QY0_DEFAULT                          0x00000000

/***************************************************************************
 *QY2 - QRT slot 2 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QY2 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QY2_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QY2_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QY2 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QY2_QY3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QY2_QY3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QY2_QY3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY2 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QY2_QY2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QY2_QY2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QY2_QY2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY2 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QY2_QY1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QY2_QY1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QY2_QY1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY2 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QY2_QY0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QY2_QY0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QY2_QY0_DEFAULT                          0x00000000

/***************************************************************************
 *QY3 - QRT slot 3 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QY3 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QY3_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QY3_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QY3 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QY3_QY3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QY3_QY3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QY3_QY3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY3 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QY3_QY2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QY3_QY2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QY3_QY2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY3 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QY3_QY1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QY3_QY1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QY3_QY1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY3 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QY3_QY0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QY3_QY0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QY3_QY0_DEFAULT                          0x00000000

/***************************************************************************
 *QY4 - QRT slot 4 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QY4 :: reserved0 [31:20] */
#define BCHP_V3D_QPUDBG_0_QY4_reserved0_MASK                       0xfff00000
#define BCHP_V3D_QPUDBG_0_QY4_reserved0_SHIFT                      20

/* V3D_QPUDBG_0 :: QY4 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_0_QY4_QY3_MASK                             0x000f8000
#define BCHP_V3D_QPUDBG_0_QY4_QY3_SHIFT                            15
#define BCHP_V3D_QPUDBG_0_QY4_QY3_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY4 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_0_QY4_QY2_MASK                             0x00007c00
#define BCHP_V3D_QPUDBG_0_QY4_QY2_SHIFT                            10
#define BCHP_V3D_QPUDBG_0_QY4_QY2_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY4 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_0_QY4_QY1_MASK                             0x000003e0
#define BCHP_V3D_QPUDBG_0_QY4_QY1_SHIFT                            5
#define BCHP_V3D_QPUDBG_0_QY4_QY1_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QY4 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_0_QY4_QY0_MASK                             0x0000001f
#define BCHP_V3D_QPUDBG_0_QY4_QY0_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QY4_QY0_DEFAULT                          0x00000000

/***************************************************************************
 *QRT0 - QRT slot data 0 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QRT0 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_0_QRT0_reserved0_MASK                      0xc0000000
#define BCHP_V3D_QPUDBG_0_QRT0_reserved0_SHIFT                     30

/* V3D_QPUDBG_0 :: QRT0 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_0_QRT0_COVMODE_MASK                        0x30000000
#define BCHP_V3D_QPUDBG_0_QRT0_COVMODE_SHIFT                       28
#define BCHP_V3D_QPUDBG_0_QRT0_COVMODE_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: QRT0 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_0_QRT0_REV_MASK                            0x0f000000
#define BCHP_V3D_QPUDBG_0_QRT0_REV_SHIFT                           24
#define BCHP_V3D_QPUDBG_0_QRT0_REV_DEFAULT                         0x00000000

/* V3D_QPUDBG_0 :: QRT0 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_0_QRT0_ZWINSH_MASK                         0x00f00000
#define BCHP_V3D_QPUDBG_0_QRT0_ZWINSH_SHIFT                        20
#define BCHP_V3D_QPUDBG_0_QRT0_ZWINSH_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT0 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_0_QRT0_AUTOZW_MASK                         0x000f0000
#define BCHP_V3D_QPUDBG_0_QRT0_AUTOZW_SHIFT                        16
#define BCHP_V3D_QPUDBG_0_QRT0_AUTOZW_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT0 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_0_QRT0_reserved1_MASK                      0x0000c000
#define BCHP_V3D_QPUDBG_0_QRT0_reserved1_SHIFT                     14

/* V3D_QPUDBG_0 :: QRT0 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_0_QRT0_TY_MASK                             0x00003f80
#define BCHP_V3D_QPUDBG_0_QRT0_TY_SHIFT                            7
#define BCHP_V3D_QPUDBG_0_QRT0_TY_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QRT0 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_0_QRT0_TX_MASK                             0x0000007f
#define BCHP_V3D_QPUDBG_0_QRT0_TX_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QRT0_TX_DEFAULT                          0x00000000

/***************************************************************************
 *QRT1 - QRT slot data 1 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QRT1 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_0_QRT1_reserved0_MASK                      0xc0000000
#define BCHP_V3D_QPUDBG_0_QRT1_reserved0_SHIFT                     30

/* V3D_QPUDBG_0 :: QRT1 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_0_QRT1_COVMODE_MASK                        0x30000000
#define BCHP_V3D_QPUDBG_0_QRT1_COVMODE_SHIFT                       28
#define BCHP_V3D_QPUDBG_0_QRT1_COVMODE_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: QRT1 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_0_QRT1_REV_MASK                            0x0f000000
#define BCHP_V3D_QPUDBG_0_QRT1_REV_SHIFT                           24
#define BCHP_V3D_QPUDBG_0_QRT1_REV_DEFAULT                         0x00000000

/* V3D_QPUDBG_0 :: QRT1 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_0_QRT1_ZWINSH_MASK                         0x00f00000
#define BCHP_V3D_QPUDBG_0_QRT1_ZWINSH_SHIFT                        20
#define BCHP_V3D_QPUDBG_0_QRT1_ZWINSH_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT1 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_0_QRT1_AUTOZW_MASK                         0x000f0000
#define BCHP_V3D_QPUDBG_0_QRT1_AUTOZW_SHIFT                        16
#define BCHP_V3D_QPUDBG_0_QRT1_AUTOZW_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT1 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_0_QRT1_reserved1_MASK                      0x0000c000
#define BCHP_V3D_QPUDBG_0_QRT1_reserved1_SHIFT                     14

/* V3D_QPUDBG_0 :: QRT1 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_0_QRT1_TY_MASK                             0x00003f80
#define BCHP_V3D_QPUDBG_0_QRT1_TY_SHIFT                            7
#define BCHP_V3D_QPUDBG_0_QRT1_TY_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QRT1 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_0_QRT1_TX_MASK                             0x0000007f
#define BCHP_V3D_QPUDBG_0_QRT1_TX_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QRT1_TX_DEFAULT                          0x00000000

/***************************************************************************
 *QRT2 - QRT slot data 2 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QRT2 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_0_QRT2_reserved0_MASK                      0xc0000000
#define BCHP_V3D_QPUDBG_0_QRT2_reserved0_SHIFT                     30

/* V3D_QPUDBG_0 :: QRT2 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_0_QRT2_COVMODE_MASK                        0x30000000
#define BCHP_V3D_QPUDBG_0_QRT2_COVMODE_SHIFT                       28
#define BCHP_V3D_QPUDBG_0_QRT2_COVMODE_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: QRT2 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_0_QRT2_REV_MASK                            0x0f000000
#define BCHP_V3D_QPUDBG_0_QRT2_REV_SHIFT                           24
#define BCHP_V3D_QPUDBG_0_QRT2_REV_DEFAULT                         0x00000000

/* V3D_QPUDBG_0 :: QRT2 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_0_QRT2_ZWINSH_MASK                         0x00f00000
#define BCHP_V3D_QPUDBG_0_QRT2_ZWINSH_SHIFT                        20
#define BCHP_V3D_QPUDBG_0_QRT2_ZWINSH_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT2 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_0_QRT2_AUTOZW_MASK                         0x000f0000
#define BCHP_V3D_QPUDBG_0_QRT2_AUTOZW_SHIFT                        16
#define BCHP_V3D_QPUDBG_0_QRT2_AUTOZW_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT2 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_0_QRT2_reserved1_MASK                      0x0000c000
#define BCHP_V3D_QPUDBG_0_QRT2_reserved1_SHIFT                     14

/* V3D_QPUDBG_0 :: QRT2 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_0_QRT2_TY_MASK                             0x00003f80
#define BCHP_V3D_QPUDBG_0_QRT2_TY_SHIFT                            7
#define BCHP_V3D_QPUDBG_0_QRT2_TY_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QRT2 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_0_QRT2_TX_MASK                             0x0000007f
#define BCHP_V3D_QPUDBG_0_QRT2_TX_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QRT2_TX_DEFAULT                          0x00000000

/***************************************************************************
 *QRT3 - QRT slot data 3 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QRT3 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_0_QRT3_reserved0_MASK                      0xc0000000
#define BCHP_V3D_QPUDBG_0_QRT3_reserved0_SHIFT                     30

/* V3D_QPUDBG_0 :: QRT3 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_0_QRT3_COVMODE_MASK                        0x30000000
#define BCHP_V3D_QPUDBG_0_QRT3_COVMODE_SHIFT                       28
#define BCHP_V3D_QPUDBG_0_QRT3_COVMODE_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: QRT3 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_0_QRT3_REV_MASK                            0x0f000000
#define BCHP_V3D_QPUDBG_0_QRT3_REV_SHIFT                           24
#define BCHP_V3D_QPUDBG_0_QRT3_REV_DEFAULT                         0x00000000

/* V3D_QPUDBG_0 :: QRT3 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_0_QRT3_ZWINSH_MASK                         0x00f00000
#define BCHP_V3D_QPUDBG_0_QRT3_ZWINSH_SHIFT                        20
#define BCHP_V3D_QPUDBG_0_QRT3_ZWINSH_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT3 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_0_QRT3_AUTOZW_MASK                         0x000f0000
#define BCHP_V3D_QPUDBG_0_QRT3_AUTOZW_SHIFT                        16
#define BCHP_V3D_QPUDBG_0_QRT3_AUTOZW_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT3 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_0_QRT3_reserved1_MASK                      0x0000c000
#define BCHP_V3D_QPUDBG_0_QRT3_reserved1_SHIFT                     14

/* V3D_QPUDBG_0 :: QRT3 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_0_QRT3_TY_MASK                             0x00003f80
#define BCHP_V3D_QPUDBG_0_QRT3_TY_SHIFT                            7
#define BCHP_V3D_QPUDBG_0_QRT3_TY_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QRT3 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_0_QRT3_TX_MASK                             0x0000007f
#define BCHP_V3D_QPUDBG_0_QRT3_TX_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QRT3_TX_DEFAULT                          0x00000000

/***************************************************************************
 *QRT4 - QRT slot data 4 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QRT4 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_0_QRT4_reserved0_MASK                      0xc0000000
#define BCHP_V3D_QPUDBG_0_QRT4_reserved0_SHIFT                     30

/* V3D_QPUDBG_0 :: QRT4 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_0_QRT4_COVMODE_MASK                        0x30000000
#define BCHP_V3D_QPUDBG_0_QRT4_COVMODE_SHIFT                       28
#define BCHP_V3D_QPUDBG_0_QRT4_COVMODE_DEFAULT                     0x00000000

/* V3D_QPUDBG_0 :: QRT4 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_0_QRT4_REV_MASK                            0x0f000000
#define BCHP_V3D_QPUDBG_0_QRT4_REV_SHIFT                           24
#define BCHP_V3D_QPUDBG_0_QRT4_REV_DEFAULT                         0x00000000

/* V3D_QPUDBG_0 :: QRT4 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_0_QRT4_ZWINSH_MASK                         0x00f00000
#define BCHP_V3D_QPUDBG_0_QRT4_ZWINSH_SHIFT                        20
#define BCHP_V3D_QPUDBG_0_QRT4_ZWINSH_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT4 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_0_QRT4_AUTOZW_MASK                         0x000f0000
#define BCHP_V3D_QPUDBG_0_QRT4_AUTOZW_SHIFT                        16
#define BCHP_V3D_QPUDBG_0_QRT4_AUTOZW_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: QRT4 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_0_QRT4_reserved1_MASK                      0x0000c000
#define BCHP_V3D_QPUDBG_0_QRT4_reserved1_SHIFT                     14

/* V3D_QPUDBG_0 :: QRT4 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_0_QRT4_TY_MASK                             0x00003f80
#define BCHP_V3D_QPUDBG_0_QRT4_TY_SHIFT                            7
#define BCHP_V3D_QPUDBG_0_QRT4_TY_DEFAULT                          0x00000000

/* V3D_QPUDBG_0 :: QRT4 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_0_QRT4_TX_MASK                             0x0000007f
#define BCHP_V3D_QPUDBG_0_QRT4_TX_SHIFT                            0
#define BCHP_V3D_QPUDBG_0_QRT4_TX_DEFAULT                          0x00000000

/***************************************************************************
 *QR_WQALIAS - QRT WQALIAS
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QR_WQALIAS :: reserved0 [31:16] */
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_reserved0_MASK                0xffff0000
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_reserved0_SHIFT               16

/* V3D_QPUDBG_0 :: QR_WQALIAS :: QR_WQALIAS3 [15:12] */
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS3_MASK              0x0000f000
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS3_SHIFT             12
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS3_DEFAULT           0x00000000

/* V3D_QPUDBG_0 :: QR_WQALIAS :: QR_WQALIAS2 [11:08] */
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS2_MASK              0x00000f00
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS2_SHIFT             8
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS2_DEFAULT           0x00000000

/* V3D_QPUDBG_0 :: QR_WQALIAS :: QR_WQALIAS1 [07:04] */
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS1_MASK              0x000000f0
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS1_SHIFT             4
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS1_DEFAULT           0x00000000

/* V3D_QPUDBG_0 :: QR_WQALIAS :: QR_WQALIAS0 [03:00] */
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS0_MASK              0x0000000f
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS0_SHIFT             0
#define BCHP_V3D_QPUDBG_0_QR_WQALIAS_QR_WQALIAS0_DEFAULT           0x00000000

/***************************************************************************
 *QR_THREAD_CONTROL - THREAD CONTROL
 ***************************************************************************/
/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: new_nan_rg [31:31] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_nan_rg_MASK        0x80000000
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_nan_rg_SHIFT       31
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_nan_rg_DEFAULT     0x00000000

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: new_qrtslot_rg [30:28] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_qrtslot_rg_MASK    0x70000000
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_qrtslot_rg_SHIFT   28
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_qrtslot_rg_DEFAULT 0x00000000

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: new_scbtw_rg [27:27] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_scbtw_rg_MASK      0x08000000
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_scbtw_rg_SHIFT     27
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_scbtw_rg_DEFAULT   0x00000000

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: reserved0 [26:25] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_reserved0_MASK         0x06000000
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_reserved0_SHIFT        25

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: new_ttype_rg [24:20] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_ttype_rg_MASK      0x01f00000
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_ttype_rg_SHIFT     20
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_ttype_rg_DEFAULT   0x00000000

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: new_qvalid_rg [19:16] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_qvalid_rg_MASK     0x000f0000
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_qvalid_rg_SHIFT    16
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_qvalid_rg_DEFAULT  0x00000000

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_reserved1_MASK         0x0000c000
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_reserved1_SHIFT        14

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: new_hattr_rg [13:08] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_hattr_rg_MASK      0x00003f00
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_hattr_rg_SHIFT     8
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_hattr_rg_DEFAULT   0x00000000

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: reserved2 [07:06] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_reserved2_MASK         0x000000c0
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_reserved2_SHIFT        6

/* V3D_QPUDBG_0 :: QR_THREAD_CONTROL :: new_hvert_rg [05:00] */
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_hvert_rg_MASK      0x0000003f
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_hvert_rg_SHIFT     0
#define BCHP_V3D_QPUDBG_0_QR_THREAD_CONTROL_new_hvert_rg_DEFAULT   0x00000000

/***************************************************************************
 *IUC_CNT - IUC CNT
 ***************************************************************************/
/* V3D_QPUDBG_0 :: IUC_CNT :: QUC_CNT [31:16] */
#define BCHP_V3D_QPUDBG_0_IUC_CNT_QUC_CNT_MASK                     0xffff0000
#define BCHP_V3D_QPUDBG_0_IUC_CNT_QUC_CNT_SHIFT                    16
#define BCHP_V3D_QPUDBG_0_IUC_CNT_QUC_CNT_DEFAULT                  0x00000000

/* V3D_QPUDBG_0 :: IUC_CNT :: QIC_CNT [15:00] */
#define BCHP_V3D_QPUDBG_0_IUC_CNT_QIC_CNT_MASK                     0x0000ffff
#define BCHP_V3D_QPUDBG_0_IUC_CNT_QIC_CNT_SHIFT                    0
#define BCHP_V3D_QPUDBG_0_IUC_CNT_QIC_CNT_DEFAULT                  0x00000000

/***************************************************************************
 *IC_CNT - IC STALL ADDR
 ***************************************************************************/
/* V3D_QPUDBG_0 :: IC_CNT :: ADDR [31:03] */
#define BCHP_V3D_QPUDBG_0_IC_CNT_ADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_0_IC_CNT_ADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_0_IC_CNT_ADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: IC_CNT :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_0_IC_CNT_reserved0_MASK                    0x00000007
#define BCHP_V3D_QPUDBG_0_IC_CNT_reserved0_SHIFT                   0

/***************************************************************************
 *UC_CNT - UC STALL ADDR
 ***************************************************************************/
/* V3D_QPUDBG_0 :: UC_CNT :: ADDR [31:02] */
#define BCHP_V3D_QPUDBG_0_UC_CNT_ADDR_MASK                         0xfffffffc
#define BCHP_V3D_QPUDBG_0_UC_CNT_ADDR_SHIFT                        2
#define BCHP_V3D_QPUDBG_0_UC_CNT_ADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG_0 :: UC_CNT :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_0_UC_CNT_reserved0_MASK                    0x00000003
#define BCHP_V3D_QPUDBG_0_UC_CNT_reserved0_SHIFT                   0

/***************************************************************************
 *CRC0 - CRC for thread 0
 ***************************************************************************/
/* V3D_QPUDBG_0 :: CRC0 :: val [31:00] */
#define BCHP_V3D_QPUDBG_0_CRC0_val_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_CRC0_val_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_CRC0_val_DEFAULT                         0x00000000

/***************************************************************************
 *CRC1 - CRC for thread 1
 ***************************************************************************/
/* V3D_QPUDBG_0 :: CRC1 :: val [31:00] */
#define BCHP_V3D_QPUDBG_0_CRC1_val_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_CRC1_val_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_CRC1_val_DEFAULT                         0x00000000

/***************************************************************************
 *CRC2 - CRC for thread 2
 ***************************************************************************/
/* V3D_QPUDBG_0 :: CRC2 :: val [31:00] */
#define BCHP_V3D_QPUDBG_0_CRC2_val_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_CRC2_val_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_CRC2_val_DEFAULT                         0x00000000

/***************************************************************************
 *CRC3 - CRC for thread 3
 ***************************************************************************/
/* V3D_QPUDBG_0 :: CRC3 :: val [31:00] */
#define BCHP_V3D_QPUDBG_0_CRC3_val_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_0_CRC3_val_SHIFT                           0
#define BCHP_V3D_QPUDBG_0_CRC3_val_DEFAULT                         0x00000000

/***************************************************************************
 *ACC0_%i - QPU Accumulator 0 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_0_ACC0_i_ARRAY_BASE                        0x2120a800
#define BCHP_V3D_QPUDBG_0_ACC0_i_ARRAY_START                       0
#define BCHP_V3D_QPUDBG_0_ACC0_i_ARRAY_END                         15
#define BCHP_V3D_QPUDBG_0_ACC0_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *ACC0_%i - QPU Accumulator 0 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC0_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC0_i_ACC_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC0_i_ACC_SHIFT                         0


/***************************************************************************
 *ACC1_%i - QPU Accumulator 1 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_0_ACC1_i_ARRAY_BASE                        0x2120a840
#define BCHP_V3D_QPUDBG_0_ACC1_i_ARRAY_START                       0
#define BCHP_V3D_QPUDBG_0_ACC1_i_ARRAY_END                         15
#define BCHP_V3D_QPUDBG_0_ACC1_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *ACC1_%i - QPU Accumulator 1 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC1_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC1_i_ACC_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC1_i_ACC_SHIFT                         0


/***************************************************************************
 *ACC2_%i - QPU Accumulator 2 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_0_ACC2_i_ARRAY_BASE                        0x2120a880
#define BCHP_V3D_QPUDBG_0_ACC2_i_ARRAY_START                       0
#define BCHP_V3D_QPUDBG_0_ACC2_i_ARRAY_END                         15
#define BCHP_V3D_QPUDBG_0_ACC2_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *ACC2_%i - QPU Accumulator 2 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC2_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC2_i_ACC_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC2_i_ACC_SHIFT                         0


/***************************************************************************
 *ACC3_%i - QPU Accumulator 3 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_0_ACC3_i_ARRAY_BASE                        0x2120a8c0
#define BCHP_V3D_QPUDBG_0_ACC3_i_ARRAY_START                       0
#define BCHP_V3D_QPUDBG_0_ACC3_i_ARRAY_END                         15
#define BCHP_V3D_QPUDBG_0_ACC3_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *ACC3_%i - QPU Accumulator 3 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC3_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC3_i_ACC_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC3_i_ACC_SHIFT                         0


/***************************************************************************
 *ACC4_%i - QPU Accumulator 4 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_0_ACC4_i_ARRAY_BASE                        0x2120a900
#define BCHP_V3D_QPUDBG_0_ACC4_i_ARRAY_START                       0
#define BCHP_V3D_QPUDBG_0_ACC4_i_ARRAY_END                         15
#define BCHP_V3D_QPUDBG_0_ACC4_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *ACC4_%i - QPU Accumulator 4 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC4_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC4_i_ACC_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC4_i_ACC_SHIFT                         0


/***************************************************************************
 *ACC5_0 - QPU Accumulator 5 element 0 to 3 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC5_0 :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC5_0_ACC_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC5_0_ACC_SHIFT                         0

/***************************************************************************
 *ACC5_4 - QPU Accumulator 5 element 4 to 7 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC5_4 :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC5_4_ACC_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC5_4_ACC_SHIFT                         0

/***************************************************************************
 *ACC5_8 - QPU Accumulator 5 element 8 to 11 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC5_8 :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC5_8_ACC_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC5_8_ACC_SHIFT                         0

/***************************************************************************
 *ACC5_12 - QPU Accumulator 5 element 12 to 15 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: ACC5_12 :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_0_ACC5_12_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_0_ACC5_12_ACC_SHIFT                        0

/***************************************************************************
 *XREG%i - Regfile X of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_0_XREGi_ARRAY_BASE                         0x2120b000
#define BCHP_V3D_QPUDBG_0_XREGi_ARRAY_START                        0
#define BCHP_V3D_QPUDBG_0_XREGi_ARRAY_END                          511
#define BCHP_V3D_QPUDBG_0_XREGi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *XREG%i - Regfile X of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: XREGi :: REG [31:00] */
#define BCHP_V3D_QPUDBG_0_XREGi_REG_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_0_XREGi_REG_SHIFT                          0


/***************************************************************************
 *YREG%i - Regfile Y of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_0_YREGi_ARRAY_BASE                         0x2120b800
#define BCHP_V3D_QPUDBG_0_YREGi_ARRAY_START                        0
#define BCHP_V3D_QPUDBG_0_YREGi_ARRAY_END                          511
#define BCHP_V3D_QPUDBG_0_YREGi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *YREG%i - Regfile Y of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG_0 :: YREGi :: REG [31:00] */
#define BCHP_V3D_QPUDBG_0_YREGi_REG_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_0_YREGi_REG_SHIFT                          0


#endif /* #ifndef BCHP_V3D_QPUDBG_0_H__ */

/* End of File */
