
---------- Begin Simulation Statistics ----------
final_tick                                 2067368500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731752                       # Number of bytes of host memory used
host_op_rate                                   236698                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.74                       # Real time elapsed on the host
host_tick_rate                               69525549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826346                       # Number of instructions simulated
sim_ops                                       7038289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002067                       # Number of seconds simulated
sim_ticks                                  2067368500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5087161                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3573488                       # number of cc regfile writes
system.cpu.committedInsts                     3826346                       # Number of Instructions Simulated
system.cpu.committedOps                       7038289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.080597                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.080597                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216523                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142812                       # number of floating regfile writes
system.cpu.idleCycles                          139803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83534                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   979168                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.217102                       # Inst execution rate
system.cpu.iew.exec_refs                      1560426                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     483826                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  379961                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1215266                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                232                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8543                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               618148                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10324094                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1076600                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            170771                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9167136                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4546                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                108846                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80125                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                115008                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            352                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46342                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37192                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12898410                       # num instructions consuming a value
system.cpu.iew.wb_count                       9057760                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532500                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6868397                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.190649                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9115949                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15156315                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8733667                       # number of integer regfile writes
system.cpu.ipc                               0.925414                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.925414                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181696      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6843362     73.29%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20588      0.22%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632007      6.77%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1294      0.01%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31509      0.34%     82.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12010      0.13%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8706      0.09%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             541      0.01%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             241      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1025971     10.99%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447038      4.79%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76642      0.82%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          52608      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9337907                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  226418                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              434987                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       194941                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             353970                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      138941                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014879                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  111185     80.02%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    466      0.34%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     56      0.04%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    90      0.06%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3577      2.57%     83.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4985      3.59%     86.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12702      9.14%     95.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5880      4.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9068734                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22392372                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8862819                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13256234                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10321419                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9337907                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2675                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3285799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17669                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2460                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4189175                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3994935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.337437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.362927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1487645     37.24%     37.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              332418      8.32%     45.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              474725     11.88%     57.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              451295     11.30%     68.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              400628     10.03%     78.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309806      7.75%     86.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              288113      7.21%     93.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              180506      4.52%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69799      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3994935                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.258404                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            224140                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           153782                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1215266                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              618148                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3396058                       # number of misc regfile reads
system.cpu.numCycles                          4134738                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2005                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2812                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2005                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       308288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       308288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  308288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4817                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5828500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25510500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10664                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15983                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        78133                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                109611                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1332096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3254208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4586304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000136                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011643                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36874     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           71149500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39322999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15997494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23152                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32060                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8908                       # number of overall hits
system.l2.overall_hits::.cpu.data               23152                       # number of overall hits
system.l2.overall_hits::total                   32060                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1756                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3063                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4819                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1756                       # number of overall misses
system.l2.overall_misses::.cpu.data              3063                       # number of overall misses
system.l2.overall_misses::total                  4819                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    138597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    233341500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        371938500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    138597000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    233341500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       371938500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            10664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26215                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36879                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           10664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26215                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36879                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.164666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.116842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130671                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.164666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.116842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130671                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78927.676538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76180.705191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77181.676696                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78927.676538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76180.705191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77181.676696                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4818                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4818                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    121047000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    202627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    323674000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    121047000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    202627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    323674000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.164666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.116803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130643                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.164666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.116803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68933.371298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66174.722404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67180.157742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68933.371298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66174.722404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67180.157742                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        24632                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24632                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10149                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10149                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10149                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10149                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              7420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7420                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    211977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     211977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.274824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75383.001422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75383.001422                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    183857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    183857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.274824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65383.001422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65383.001422                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    138597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        10664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.164666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.164666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78927.676538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78927.676538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    121047000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    121047000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.164666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.164666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68933.371298                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68933.371298                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21364500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21364500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.015704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85117.529880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85117.529880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18770000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18770000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        75080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        75080                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3697.885515                       # Cycle average of tags in use
system.l2.tags.total_refs                       72726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4817                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.097779                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1425.988754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2271.896761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.069333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.112851                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4330                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.147003                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    150273                       # Number of tag accesses
system.l2.tags.data_accesses                   150273                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4817                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  308288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    149.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2067291000                       # Total gap between requests
system.mem_ctrls.avgGap                     429165.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       112320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       195968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 54329936.825486116111                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 94791035.076717078686                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1755                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3062                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48883750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     77073250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27853.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25170.89                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       112320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       195968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        308288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       112320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       112320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1755                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3062                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4817                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     54329937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     94791035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        149120972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     54329937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     54329937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     54329937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     94791035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       149120972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4817                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                35638250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24085000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          125957000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7398.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26148.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3930                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   350.281143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   223.370332                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   319.649191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          236     26.97%     26.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          203     23.20%     50.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          118     13.49%     63.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           81      9.26%     72.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           52      5.94%     78.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           39      4.46%     83.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           35      4.00%     87.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           23      2.63%     89.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           88     10.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                308288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              149.120972                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2798880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1457280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14408520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 162879600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    275929020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    561508320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1018981620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.888239                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1457065000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     68900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    541403500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3534300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1863345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19984860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 162879600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    279695010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    558336960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1026294075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.425323                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1448807500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     68900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    549661000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80125                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1124221                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  537293                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            801                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1525407                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                727088                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10901328                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   768                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 229441                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  49198                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 346375                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31406                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14769027                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29412968                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18387466                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254404                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881106                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4887915                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1213690                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       904248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           904248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       904248                       # number of overall hits
system.cpu.icache.overall_hits::total          904248                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12120                       # number of overall misses
system.cpu.icache.overall_misses::total         12120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    309978499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    309978499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    309978499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    309978499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       916368                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       916368                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       916368                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       916368                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013226                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013226                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013226                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013226                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25575.783746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25575.783746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25575.783746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25575.783746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          452                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        10151                       # number of writebacks
system.cpu.icache.writebacks::total             10151                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1456                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1456                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1456                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1456                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        10664                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10664                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10664                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10664                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    249105999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    249105999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    249105999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    249105999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011637                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011637                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011637                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011637                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23359.527288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23359.527288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23359.527288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23359.527288                       # average overall mshr miss latency
system.cpu.icache.replacements                  10151                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       904248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          904248                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    309978499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    309978499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       916368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       916368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25575.783746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25575.783746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1456                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1456                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    249105999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    249105999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011637                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011637                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23359.527288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23359.527288                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.197444                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              914911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10663                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.802401                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.197444                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1843399                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1843399                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       80942                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  422464                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1090                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 352                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 255038                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  598                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1079900                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      484539                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           418                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           259                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      916752                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           543                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   997355                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1240899                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1384115                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292441                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80125                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               694040                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3938                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11205775                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 16942                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13356405                       # The number of ROB reads
system.cpu.rob.writes                        20939509                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1273974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1273974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1281727                       # number of overall hits
system.cpu.dcache.overall_hits::total         1281727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79976                       # number of overall misses
system.cpu.dcache.overall_misses::total         79976                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1074288497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1074288497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1074288497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1074288497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1353331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1353331                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1361703                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1361703                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058638                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058638                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058732                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058732                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13537.413171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13537.413171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13432.636003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13432.636003                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2212                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.288372                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24632                       # number of writebacks
system.cpu.dcache.writebacks::total             24632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53580                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        25777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26215                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    512907498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    512907498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    518230998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    518230998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019252                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019252                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19897.873996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19897.873996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19768.491245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19768.491245                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25703                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       920399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          920399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    757634500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    757634500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       989517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.069850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10961.464452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10961.464452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    206675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    206675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13295.271792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13295.271792                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    316653997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    316653997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30926.262037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30926.262037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10232                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10232                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    306232498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    306232498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29928.899335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29928.899335                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7753                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7753                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          619                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          619                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8372                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8372                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.073937                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.073937                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          438                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          438                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5323500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5323500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.052317                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.052317                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12154.109589                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12154.109589                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.425208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1307942                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26215                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.892886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.425208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2749621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2749621                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2067368500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1373262                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1200832                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80568                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               743901                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  737966                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.202179                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40742                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           14995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10974                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4021                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          769                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3206237                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77075                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3546553                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.984544                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.640341                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1536126     43.31%     43.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          655075     18.47%     61.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          310307      8.75%     70.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          327458      9.23%     79.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151657      4.28%     84.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68715      1.94%     85.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49055      1.38%     87.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49587      1.40%     88.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          398573     11.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3546553                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826346                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038289                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155912                       # Number of memory references committed
system.cpu.commit.loads                        792802                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810710                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818594                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29676                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138402      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5098880     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20118      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765044     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343513      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038289                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        398573                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826346                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038289                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1179318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6634093                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1373262                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             789682                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2729000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  167864                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  340                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2291                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    916368                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30314                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3994935                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.957018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.448410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2052483     51.38%     51.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84319      2.11%     53.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   151109      3.78%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165145      4.13%     61.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   121449      3.04%     64.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151386      3.79%     68.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137512      3.44%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188930      4.73%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   942602     23.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3994935                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.332128                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.604477                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
