[2025-09-17 14:20:47] START suite=gap trace=bc-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 4582835 heartbeat IPC: 2.182 cumulative IPC: 2.182 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6896313 cumulative IPC: 2.9 (Simulation time: 00 hr 02 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6896313 cumulative IPC: 2.9 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6896314 heartbeat IPC: 4.322 cumulative IPC: 5 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 33426691 heartbeat IPC: 0.3769 cumulative IPC: 0.3769 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 58094832 heartbeat IPC: 0.4054 cumulative IPC: 0.3906 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 82387411 heartbeat IPC: 0.4116 cumulative IPC: 0.3974 (Simulation time: 00 hr 14 min 29 sec)
Heartbeat CPU 0 instructions: 60000019 cycles: 106730244 heartbeat IPC: 0.4108 cumulative IPC: 0.4007 (Simulation time: 00 hr 18 min 44 sec)
Heartbeat CPU 0 instructions: 70000022 cycles: 130822106 heartbeat IPC: 0.4151 cumulative IPC: 0.4035 (Simulation time: 00 hr 22 min 55 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 154493346 heartbeat IPC: 0.4225 cumulative IPC: 0.4065 (Simulation time: 00 hr 27 min 24 sec)
Heartbeat CPU 0 instructions: 90000025 cycles: 178133699 heartbeat IPC: 0.423 cumulative IPC: 0.4088 (Simulation time: 00 hr 31 min 47 sec)
Heartbeat CPU 0 instructions: 100000029 cycles: 201674348 heartbeat IPC: 0.4248 cumulative IPC: 0.4107 (Simulation time: 00 hr 35 min 51 sec)
Heartbeat CPU 0 instructions: 110000033 cycles: 225214627 heartbeat IPC: 0.4248 cumulative IPC: 0.4122 (Simulation time: 00 hr 40 min 14 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 241455091 cumulative IPC: 0.4142 (Simulation time: 00 hr 43 min 50 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 241455091 cumulative IPC: 0.4142 (Simulation time: 00 hr 43 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4142 instructions: 100000002 cycles: 241455091
CPU 0 Branch Prediction Accuracy: 93.41% MPKI: 8.904 Average ROB Occupancy at Mispredict: 75.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.904
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 11942919
LQ_STALL: 0
SQ_STALL: 555737


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 71.6362
REPLAY_LOAD: 83.70193
NON_REPLAY_LOAD: 67.159035

== Total ==
ADDR_TRANS: 674025
REPLAY_LOAD: 3110280
NON_REPLAY_LOAD: 8158614

== Counts ==
ADDR_TRANS: 9409
REPLAY_LOAD: 37159
NON_REPLAY_LOAD: 121482

cpu0->cpu0_STLB TOTAL        ACCESS:    2335498 HIT:     926397 MISS:    1409101 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2335498 HIT:     926397 MISS:    1409101 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 91.06 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15860712 HIT:    5307424 MISS:   10553288 MSHR_MERGE:     708828
cpu0->cpu0_L2C LOAD         ACCESS:    7832168 HIT:     641898 MISS:    7190270 MSHR_MERGE:      48365
cpu0->cpu0_L2C RFO          ACCESS:      35772 HIT:       5574 MISS:      30198 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2333306 HIT:     404190 MISS:    1929116 MSHR_MERGE:     660463
cpu0->cpu0_L2C WRITE        ACCESS:    3856725 HIT:    3856684 MISS:         41 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1802741 HIT:     399078 MISS:    1403663 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1659084 ISSUED:    1659082 USEFUL:     321239 USELESS:     315292
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5657647 HIT:    5657647 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    5657647 HIT:    5657647 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   36545848 HIT:   25215972 MISS:   11329876 MSHR_MERGE:     984123
cpu0->cpu0_L1D LOAD         ACCESS:   24763295 HIT:   16407459 MISS:    8355836 MSHR_MERGE:     523667
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     876271 HIT:      68757 MISS:     807514 MSHR_MERGE:     132444
cpu0->cpu0_L1D WRITE        ACCESS:    8104412 HIT:    8021712 MISS:      82700 MSHR_MERGE:      46927
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2801870 HIT:     718044 MISS:    2083826 MSHR_MERGE:     281085
cpu0->cpu0_L1D PREFETCH REQUESTED:    1167858 ISSUED:     876269 USEFUL:     139110 USELESS:     282043
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 108 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5329186 HIT:    5329186 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5329186 HIT:    5329186 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   32162145 HIT:   28022180 MISS:    4139965 MSHR_MERGE:    1804467
cpu0->cpu0_DTLB LOAD         ACCESS:   32162145 HIT:   28022180 MISS:    4139965 MSHR_MERGE:    1804467
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 58.33 cycles
cpu0->LLC TOTAL        ACCESS:   13552891 HIT:    7155822 MISS:    6397069 MSHR_MERGE:      23753
cpu0->LLC LOAD         ACCESS:    7141904 HIT:    2243486 MISS:    4898418 MSHR_MERGE:       4967
cpu0->LLC RFO          ACCESS:      30198 HIT:       1010 MISS:      29188 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1268646 HIT:     111340 MISS:    1157306 MSHR_MERGE:      18786
cpu0->LLC WRITE        ACCESS:    3708480 HIT:    3708361 MISS:        119 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1403663 HIT:    1091625 MISS:     312038 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 133.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     116617
  ROW_BUFFER_MISS:    6252186
  AVG DBUS CONGESTED CYCLE: 3.484
Channel 0 WQ ROW_BUFFER_HIT:     591014
  ROW_BUFFER_MISS:    2160086
  FULL:          0
Channel 0 REFRESHES ISSUED:      20121

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         7160       210690       839146      1580190
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           89       176257       742006       516022
  STLB miss resolved @ L2C                0          364        52410       149386       223348
  STLB miss resolved @ LLC                0          691        82263       458045       596619
  STLB miss resolved @ MEM                0          231        84841       202196       206697

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 15:04:37] END   suite=gap trace=bc-5 (rc=0)
