/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [27:0] celloutsig_0_14z;
  reg [11:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  reg [5:0] celloutsig_0_1z;
  reg [5:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [39:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  reg [19:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_1z[1]) & in_data[161]);
  assign celloutsig_0_6z = celloutsig_0_4z[2] | celloutsig_0_1z[4];
  assign celloutsig_1_3z = in_data[141] | celloutsig_1_2z;
  assign celloutsig_0_2z = { in_data[47:42], celloutsig_0_0z } & in_data[31:25];
  assign celloutsig_0_5z = in_data[9:5] & celloutsig_0_4z;
  assign celloutsig_0_17z = { celloutsig_0_1z[3:2], celloutsig_0_5z } / { 1'h1, celloutsig_0_2z[5:0] };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z } == { celloutsig_0_2z[2:1], celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_1z[4:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } >= { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_16z = in_data[142:117] && celloutsig_1_12z[36:11];
  assign celloutsig_0_10z = celloutsig_0_2z[6:2] && in_data[92:88];
  assign celloutsig_1_6z = { in_data[151:138], celloutsig_1_0z, celloutsig_1_4z } && { celloutsig_1_5z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z = ! celloutsig_1_1z[4:0];
  assign celloutsig_0_8z = ! { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[55:52], celloutsig_0_0z } | { celloutsig_0_2z[4:1], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_7z[4:2], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z } | { celloutsig_0_5z[1:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[151:145] | { in_data[182:177], celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_1z[2] & celloutsig_0_8z;
  assign celloutsig_1_0z = in_data[151] & in_data[124];
  assign celloutsig_1_2z = ^ { in_data[182:167], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_4z } ^ { celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_4z[4:2] ^ celloutsig_0_2z[6:4];
  assign celloutsig_0_22z = { celloutsig_0_14z[24:15], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z } ^ { celloutsig_0_16z[9:1], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_5z = in_data[119:117] ^ { in_data[178:177], celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 40'h0000000000;
    else if (!clkin_data[0]) celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_8z[3:1], celloutsig_1_8z[1], celloutsig_1_13z, celloutsig_1_8z[3:1], celloutsig_1_8z[1], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_1_18z = { in_data[153:135], celloutsig_1_16z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 12'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_16z = { celloutsig_0_1z[5:3], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = { in_data[85:82], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_21z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_21z = { in_data[54:52], celloutsig_0_13z };
  assign celloutsig_0_0z = ~((in_data[13] & in_data[16]) | (in_data[93] & in_data[45]));
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_6z) | (celloutsig_1_10z & celloutsig_1_1z[0]));
  assign { celloutsig_1_8z[1], celloutsig_1_13z, celloutsig_1_8z[3:2] } = { celloutsig_1_2z, in_data[166:164] } ^ { celloutsig_1_4z, in_data[133:132], celloutsig_1_7z };
  assign { celloutsig_1_8z[4], celloutsig_1_8z[0] } = { celloutsig_1_13z, celloutsig_1_8z[1] };
  assign { out_data[147:128], out_data[96], out_data[37:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
