@W: CG104 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp":20403:29:20403:29|Unsized number in concatenation is 32 bits
@W: CG104 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp":20406:33:20406:33|Unsized number in concatenation is 32 bits
@W: CG921 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":829:11:829:11|i is already declared in this scope.
@W: CG1283 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1056:6:1056:15|Ignoring localparam max_dut_name_chars on the instance and using locally defined value
@W: CG1283 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv":2183:4:2183:14|Ignoring localparam data_width on the instance and using locally defined value
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv":139:28:139:56|Object dma_accel_read_zero_threshold is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv":363:8:363:13|Pruning unused register gb_decode.jj[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv":169:4:169:9|Pruning unused register new_read. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv":169:4:169:9|Pruning unused register pcie_dbi_w_access. Make sure that there are no unused intermediate registers.
@W: CS263 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2986:15:2986:17|Port-width mismatch for port din. The port definition is 256 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CG505 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":646:28:646:33|Ignoring system task $error. Supported only within an assertion
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":724:3:724:8|Pruning unused register xact_aw_len[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":724:3:724:8|Pruning unused register xact_aw_burst[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":612:3:612:8|Pruning unused register xact_write_valid_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":612:3:612:8|Pruning unused register aw_sequence_error. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":453:3:453:8|Pruning unused register xact_ar_burst[1:0]. Make sure that there are no unused intermediate registers.
@W: CS263 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2986:15:2986:17|Port-width mismatch for port din. The port definition is 256 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CG505 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":646:28:646:33|Ignoring system task $error. Supported only within an assertion
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":724:3:724:8|Pruning unused register xact_aw_len[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":724:3:724:8|Pruning unused register xact_aw_burst[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":612:3:612:8|Pruning unused register xact_write_valid_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":612:3:612:8|Pruning unused register aw_sequence_error. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":453:3:453:8|Pruning unused register xact_ar_burst[1:0]. Make sure that there are no unused intermediate registers.
@W: CS263 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2986:15:2986:17|Port-width mismatch for port din. The port definition is 256 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CG505 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv":603:28:603:33|Ignoring system task $error. Supported only within an assertion
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv":672:3:672:8|Pruning unused register xact_aw_len[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv":672:3:672:8|Pruning unused register xact_aw_burst[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv":569:3:569:8|Pruning unused register xact_write_valid_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv":569:3:569:8|Pruning unused register aw_sequence_error. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv":410:3:410:8|Pruning unused register xact_ar_burst[1:0]. Make sure that there are no unused intermediate registers.
@W: CG390 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv":145:50:145:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv":158:50:158:73|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/acx_device_manager.sv":46:17:46:24|Removing wire not_used, as there is no assignment to it.
@W: CS263 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":3002:16:3002:19|Port-width mismatch for port dout. The port definition is 256 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CG1283 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1056:6:1056:15|Ignoring localparam max_dut_name_chars on the instance and using locally defined value
@W: CG1283 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv":2183:4:2183:14|Ignoring localparam data_width on the instance and using locally defined value
@W: CG390 :"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv":1945:35:1945:49|Repeat multiplier in concatenation evaluates to 0
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.dim_b[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.dim_c[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.dim_v[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.flags.reserved[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.flags.main_loop_over_left. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.flags.right_man_4b. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.flags.left_man_4b. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.vec_len[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.right_ugd_len[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.left_ugd_len[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.right_addr[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":392:4:392:12|Pruning unused register tile_cmd.left_addr[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":336:4:336:12|Pruning unused register disp_cmd.reserved[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":336:4:336:12|Pruning unused register disp_cmd.man_4b_8b_n. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":336:4:336:12|Pruning unused register disp_cmd.len[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":336:4:336:12|Pruning unused register disp_cmd.tile_addr[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv":266:4:266:12|Pruning unused register payload_count_reg[2:0]. Make sure that there are no unused intermediate registers.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv":153:31:153:47|Object bram_rd_data_wire is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv":650:4:650:12|Pruning unused register beat_count_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv":290:4:290:12|Pruning unused register disp_man_4b_reg. Make sure that there are no unused intermediate registers.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv":60:27:60:37|Object rd_ptr_next is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv":126:4:126:12|Pruning unused register rd_valid. Make sure that there are no unused intermediate registers.
@W: CG141 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":344:6:344:25|Creating black box for compute_tile_array
@W: CS263 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":195:29:195:42|Port-width mismatch for port o_count. The port definition is 7 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":218:29:218:36|Port-width mismatch for port i_ce_state. The port definition is 4 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":125:41:125:55|Object ce_mc_tile_done is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":149:19:149:32|Object ce_result_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":150:19:150:33|Object ce_result_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":151:19:151:35|Object ce_result_tile_id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":166:17:166:28|Object result_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv":153:31:153:47|Object bram_rd_data_wire is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv":650:4:650:12|Pruning unused register beat_count_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv":290:4:290:12|Pruning unused register disp_man_4b_reg. Make sure that there are no unused intermediate registers.
@W: CG141 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":344:6:344:25|Creating black box for compute_tile_array
@W: CS263 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":195:29:195:42|Port-width mismatch for port o_count. The port definition is 7 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":218:29:218:36|Port-width mismatch for port i_ce_state. The port definition is 4 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":125:41:125:55|Object ce_mc_tile_done is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":149:19:149:32|Object ce_result_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":150:19:150:33|Object ce_result_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":151:19:151:35|Object ce_result_tile_id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":166:17:166:28|Object result_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv":344:6:344:25|Removing instance u_compute_tile_array because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[34] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[35] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[36] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[37] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[38] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[39] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[40] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[41] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[42] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[43] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[44] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[45] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[46] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[47] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[48] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[49] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[50] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[51] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[52] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[53] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[54] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[55] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[56] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[57] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[58] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[59] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[60] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[61] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[62] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[63] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[64] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[65] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[66] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[67] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[68] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[69] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[70] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[71] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[72] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[73] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[74] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[75] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[76] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[77] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[78] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[79] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[80] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[81] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[82] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[83] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[84] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[85] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[86] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[87] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[88] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[89] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[90] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[91] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[92] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[93] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[94] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[95] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[96] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[97] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[98] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[99] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[100] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[101] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[102] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[103] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[104] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[105] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[106] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[107] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[108] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[109] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[110] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[111] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[112] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[113] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[114] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Optimizing register bit o_bram_wr_data[115] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL177 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Sharing sequential element o_fifo_ren and merging fifo_rd_pipeline. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL279 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv":53:4:53:12|Pruning register bits 255 to 16 of o_bram_wr_data[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CS263 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":623:45:623:52|Port-width mismatch for port o_ce_state. The port definition is 64 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":624:45:624:55|Port-width mismatch for port o_last_opcode. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":438:6:438:22|Undriven input i_internal_rd_en on instance i_axi_bram_rsp_dl
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":438:6:438:22|Undriven input i_internal_rd_addr on instance i_axi_bram_rsp_dl
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":438:6:438:22|Undriven input i_internal_wr_en on instance i_axi_bram_rsp_dl
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":438:6:438:22|Undriven input i_internal_wr_addr on instance i_axi_bram_rsp_dl
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":438:6:438:22|Undriven input i_internal_wr_data on instance i_axi_bram_rsp_dl
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":967:6:967:16|Undriven input i_fpga_sys_scl_in on instance x_bw_bmc_if
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":967:6:967:16|Undriven input i_fpga_sys_sda_in on instance x_bw_bmc_if
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":967:6:967:16|Undriven input i_fpga_i2c_mux_gnt on instance x_bw_bmc_if
@W: CG1239 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1062:28:1062:28|Undriven input i_trigger on instance x_snapshot
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":46:22:46:37|Removing wire ext_gpio_fpga_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":47:22:47:38|Removing wire ext_gpio_fpga_out, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":75:22:75:32|Removing wire recov_clk_0, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":76:22:76:35|Removing wire recov_clk_0_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":82:22:82:30|Removing wire clk_gpio0, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":83:22:83:33|Removing wire clk_gpio0_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":84:22:84:30|Removing wire clk_gpio1, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":85:22:85:33|Removing wire clk_gpio1_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":86:22:86:29|Removing wire freq_dec, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":87:22:87:32|Removing wire freq_dec_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":88:22:88:29|Removing wire freq_inc, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":89:22:89:32|Removing wire freq_inc_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":90:22:90:32|Removing wire u1pps_1_dir, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":91:22:91:35|Removing wire u1pps_1_dir_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":92:22:92:31|Removing wire u1pps_1_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":93:22:93:32|Removing wire u1pps_1_out, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":94:22:94:32|Removing wire u1pps_2_dir, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":95:22:95:35|Removing wire u1pps_2_dir_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":96:22:96:31|Removing wire u1pps_2_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":97:22:97:32|Removing wire u1pps_2_out, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":98:22:98:31|Removing wire u1pps_en_l, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":99:22:99:34|Removing wire u1pps_en_l_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":104:22:104:36|Removing wire fpga_sys_scl_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":105:22:105:37|Removing wire fpga_sys_scl_out, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":106:22:106:36|Removing wire fpga_sys_sda_oe, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":107:22:107:37|Removing wire fpga_sys_sda_out, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":108:22:108:32|Removing wire recov_clk_1, as there is no assignment to it.
@W: CG360 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":109:22:109:35|Removing wire recov_clk_1_oe, as there is no assignment to it.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1004:20:1004:31|Object test_awburst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1005:20:1005:30|Object test_awlock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1006:20:1006:30|Object test_awsize is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1007:20:1007:29|Object test_awlen is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1008:20:1008:28|Object test_awid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1009:20:1009:30|Object test_awaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1011:20:1011:29|Object test_wdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1016:20:1016:27|Object test_bid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1022:20:1022:27|Object test_rid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":1023:20:1023:28|Object test_arid is declared but not assigned. Either assign a value or remove the declaration.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":46:22:46:37|*Output ext_gpio_fpga_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":47:22:47:38|*Output ext_gpio_fpga_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":75:22:75:32|*Output recov_clk_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":76:22:76:35|*Output recov_clk_0_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":82:22:82:30|*Output clk_gpio0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":83:22:83:33|*Output clk_gpio0_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":84:22:84:30|*Output clk_gpio1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":85:22:85:33|*Output clk_gpio1_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":86:22:86:29|*Output freq_dec has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":87:22:87:32|*Output freq_dec_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":88:22:88:29|*Output freq_inc has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":89:22:89:32|*Output freq_inc_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":90:22:90:32|*Output u1pps_1_dir has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":91:22:91:35|*Output u1pps_1_dir_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":92:22:92:31|*Output u1pps_1_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":93:22:93:32|*Output u1pps_1_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":94:22:94:32|*Output u1pps_2_dir has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":95:22:95:35|*Output u1pps_2_dir_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":96:22:96:31|*Output u1pps_2_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":97:22:97:32|*Output u1pps_2_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":98:22:98:31|*Output u1pps_en_l has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":99:22:99:34|*Output u1pps_en_l_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":104:22:104:36|*Output fpga_sys_scl_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":105:22:105:37|*Output fpga_sys_scl_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":106:22:106:36|*Output fpga_sys_sda_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":107:22:107:37|*Output fpga_sys_sda_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":108:22:108:32|*Output recov_clk_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh":109:22:109:35|*Output recov_clk_1_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":484:18:484:20|Removing instance gddr_gen_noc[1].noc_on.nap because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":277:4:277:12|Pruning unused register submit_stretch_counter[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":277:4:277:12|Pruning unused register engine_cmd_submit_stretched. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":277:4:277:12|Pruning unused register submit_strobe_count[15:0]. Make sure that there are no unused intermediate registers.
@W: CL260 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv":565:4:565:12|Pruning register bit 10 of bram_wr_addr_reg[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv":565:4:565:12|Pruning register bit 10 of bram_wr_addr_reg[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv":67:36:67:49|Input port bits 10 to 9 of i_rd_addr_left[10:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv":75:36:75:50|Input port bits 10 to 9 of i_rd_addr_right[10:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv":41:40:41:51|Input port bits 383 to 320 of i_regs_write[383:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv":41:40:41:51|Input port bits 255 to 192 of i_regs_write[383:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv":41:40:41:51|Input port bits 127 to 42 of i_regs_write[383:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv":37:40:37:51|Input port bits 191 to 160 of i_regs_write[191:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv":37:40:37:51|Input port bits 127 to 97 of i_regs_write[191:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv":37:40:37:51|Input port bits 95 to 64 of i_regs_write[191:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv":37:40:37:51|Input port bits 31 to 1 of i_regs_write[191:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv":425:3:425:8|Pruning unused register xact_ar_len_d1[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv":425:3:425:8|Pruning unused register xact_ar_len_d2[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":468:3:468:8|Pruning unused register xact_ar_len_d1[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":468:3:468:8|Pruning unused register xact_ar_len_d2[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":468:3:468:8|Pruning unused register xact_ar_len_d1[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv":468:3:468:8|Pruning unused register xact_ar_len_d2[3:0]. Make sure that there are no unused intermediate registers.

