// Seed: 1452520112
module module_0 (
    id_1,
    id_2,
    access,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd50,
    parameter id_1 = 32'd57
) (
    input wire _id_0
    , id_19,
    output wire _id_1,
    input wire id_2,
    output wand id_3,
    output uwire id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    input wor id_10,
    input wor id_11,
    output tri1 id_12,
    output wand id_13,
    output tri1 id_14,
    input wire id_15,
    input tri1 id_16,
    input wor id_17
);
  logic [id_0 : id_1] id_20 = id_8;
  wire id_21;
  wire id_22;
  parameter id_23 = 1;
  assign id_13 = id_5 < 1;
  parameter id_24 = id_23;
  module_0 modCall_1 (
      id_22,
      id_19,
      id_22,
      id_21,
      id_23,
      id_21,
      id_24,
      id_19,
      id_20,
      id_21,
      id_19
  );
endmodule
