// Seed: 3316976382
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5
);
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wand id_2,
    output wor id_3
);
  tri0 id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0
  );
  wire id_6, id_7;
  id_8 :
  assert property (@(1) 1);
  uwire id_9;
  initial @(negedge 1) id_9 = 1'd0 & id_5;
  always id_9 = id_5;
  wire id_10, id_11;
endmodule
