INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab05/Lab05.srcs/sources_1/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab05/Lab05.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab05/Lab05.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
