{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 12:55:35 2012 " "Info: Processing started: Tue Oct 30 12:55:35 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[4\] register sld_hub:auto_hub\|tdo 228.83 MHz 4.37 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 228.83 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 4.37 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.972 ns + Longest register register " "Info: + Longest register to register delay is 1.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[4\] 1 REG LCFF_X27_Y27_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y27_N1; Fanout = 16; REG Node = 'sld_hub:auto_hub\|irsr_reg\[4\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.398 ns) 0.965 ns sld_hub:auto_hub\|tdo~1 2 COMB LCCOMB_X28_Y27_N4 1 " "Info: 2: + IC(0.567 ns) + CELL(0.398 ns) = 0.965 ns; Loc. = LCCOMB_X28_Y27_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { sld_hub:auto_hub|irsr_reg[4] sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 1.493 ns sld_hub:auto_hub\|tdo~2 3 COMB LCCOMB_X28_Y27_N22 1 " "Info: 3: + IC(0.253 ns) + CELL(0.275 ns) = 1.493 ns; Loc. = LCCOMB_X28_Y27_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.888 ns sld_hub:auto_hub\|tdo~5 4 COMB LCCOMB_X28_Y27_N0 1 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 1.888 ns; Loc. = LCCOMB_X28_Y27_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.972 ns sld_hub:auto_hub\|tdo 5 REG LCFF_X28_Y27_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.972 ns; Loc. = LCFF_X28_Y27_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 45.99 % ) " "Info: Total cell delay = 0.907 ns ( 45.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 54.01 % ) " "Info: Total interconnect delay = 1.065 ns ( 54.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { sld_hub:auto_hub|irsr_reg[4] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "1.972 ns" { sld_hub:auto_hub|irsr_reg[4] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.567ns 0.253ns 0.245ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.415 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 4.415 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X28_Y27_N1 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 4.415 ns; Loc. = LCFF_X28_Y27_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.878 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.415 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.415 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.414 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 4.414 ns sld_hub:auto_hub\|irsr_reg\[4\] 3 REG LCFF_X27_Y27_N1 16 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 4.414 ns; Loc. = LCFF_X27_Y27_N1; Fanout = 16; REG Node = 'sld_hub:auto_hub\|irsr_reg\[4\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.17 % ) " "Info: Total cell delay = 0.537 ns ( 12.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.877 ns ( 87.83 % ) " "Info: Total interconnect delay = 3.877 ns ( 87.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.874ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.415 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.415 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.874ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { sld_hub:auto_hub|irsr_reg[4] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "1.972 ns" { sld_hub:auto_hub|irsr_reg[4] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.567ns 0.253ns 0.245ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.415 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.415 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.874ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw register L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\] 97.87 MHz 10.218 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 97.87 MHz between source register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw\" and destination register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\]\" (period= 10.218 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.012 ns + Longest register register " "Info: + Longest register to register delay is 10.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw 1 REG LCFF_X34_Y28_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y28_N13; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.438 ns) 0.771 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[22\]~1 2 COMB LCCOMB_X34_Y28_N4 48 " "Info: 2: + IC(0.333 ns) + CELL(0.438 ns) = 0.771 ns; Loc. = LCCOMB_X34_Y28_N4; Fanout = 48; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[22\]~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.419 ns) 1.939 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[3\]~8 3 COMB LCCOMB_X33_Y28_N12 1 " "Info: 3: + IC(0.749 ns) + CELL(0.419 ns) = 1.939 ns; Loc. = LCCOMB_X33_Y28_N12; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[3\]~8'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~8 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.332 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[3\]~9 4 COMB LCCOMB_X33_Y28_N6 10 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 2.332 ns; Loc. = LCCOMB_X33_Y28_N6; Fanout = 10; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[3\]~9'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.150 ns) 3.214 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_src1\[3\]~2 5 COMB LCCOMB_X31_Y28_N22 9 " "Info: 5: + IC(0.732 ns) + CELL(0.150 ns) = 3.214 ns; Loc. = LCCOMB_X31_Y28_N22; Fanout = 9; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_src1\[3\]~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~9 L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[3]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3863 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.414 ns) 4.351 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~7 6 COMB LCCOMB_X35_Y28_N22 2 " "Info: 6: + IC(0.723 ns) + CELL(0.414 ns) = 4.351 ns; Loc. = LCCOMB_X35_Y28_N22; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~7'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[3]~2 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.422 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~9 7 COMB LCCOMB_X35_Y28_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.422 ns; Loc. = LCCOMB_X35_Y28_N24; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~9'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~7 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.493 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~11 8 COMB LCCOMB_X35_Y28_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.493 ns; Loc. = LCCOMB_X35_Y28_N26; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~11'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~9 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.564 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~13 9 COMB LCCOMB_X35_Y28_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.564 ns; Loc. = LCCOMB_X35_Y28_N28; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~13'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~11 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.710 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~15 10 COMB LCCOMB_X35_Y28_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 4.710 ns; Loc. = LCCOMB_X35_Y28_N30; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~15'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.781 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~17 11 COMB LCCOMB_X35_Y27_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.781 ns; Loc. = LCCOMB_X35_Y27_N0; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~17'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.852 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~19 12 COMB LCCOMB_X35_Y27_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.852 ns; Loc. = LCCOMB_X35_Y27_N2; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~19'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.923 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~21 13 COMB LCCOMB_X35_Y27_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.923 ns; Loc. = LCCOMB_X35_Y27_N4; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~21'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.994 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~23 14 COMB LCCOMB_X35_Y27_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.994 ns; Loc. = LCCOMB_X35_Y27_N6; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~23'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.065 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~25 15 COMB LCCOMB_X35_Y27_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.065 ns; Loc. = LCCOMB_X35_Y27_N8; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~25'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.136 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~27 16 COMB LCCOMB_X35_Y27_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.136 ns; Loc. = LCCOMB_X35_Y27_N10; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~27'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.207 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~29 17 COMB LCCOMB_X35_Y27_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.207 ns; Loc. = LCCOMB_X35_Y27_N12; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~29'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.366 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~31 18 COMB LCCOMB_X35_Y27_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 5.366 ns; Loc. = LCCOMB_X35_Y27_N14; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~31'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.437 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~33 19 COMB LCCOMB_X35_Y27_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.437 ns; Loc. = LCCOMB_X35_Y27_N16; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~33'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.508 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~35 20 COMB LCCOMB_X35_Y27_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.508 ns; Loc. = LCCOMB_X35_Y27_N18; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~35'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.579 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~37 21 COMB LCCOMB_X35_Y27_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.579 ns; Loc. = LCCOMB_X35_Y27_N20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~37'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.650 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~39 22 COMB LCCOMB_X35_Y27_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.650 ns; Loc. = LCCOMB_X35_Y27_N22; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~39'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.721 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~41 23 COMB LCCOMB_X35_Y27_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.721 ns; Loc. = LCCOMB_X35_Y27_N24; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~41'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.792 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~43 24 COMB LCCOMB_X35_Y27_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.792 ns; Loc. = LCCOMB_X35_Y27_N26; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~43'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.863 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~45 25 COMB LCCOMB_X35_Y27_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.863 ns; Loc. = LCCOMB_X35_Y27_N28; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~45'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.009 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~47 26 COMB LCCOMB_X35_Y27_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 6.009 ns; Loc. = LCCOMB_X35_Y27_N30; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~47'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.080 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~49 27 COMB LCCOMB_X35_Y26_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.080 ns; Loc. = LCCOMB_X35_Y26_N0; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~49'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.151 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~51 28 COMB LCCOMB_X35_Y26_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.151 ns; Loc. = LCCOMB_X35_Y26_N2; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~51'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.222 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~53 29 COMB LCCOMB_X35_Y26_N4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.222 ns; Loc. = LCCOMB_X35_Y26_N4; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~53'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.293 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~55 30 COMB LCCOMB_X35_Y26_N6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.293 ns; Loc. = LCCOMB_X35_Y26_N6; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~55'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.364 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~57 31 COMB LCCOMB_X35_Y26_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.364 ns; Loc. = LCCOMB_X35_Y26_N8; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~57'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.435 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~59 32 COMB LCCOMB_X35_Y26_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.435 ns; Loc. = LCCOMB_X35_Y26_N10; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~59'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.506 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~61 33 COMB LCCOMB_X35_Y26_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.506 ns; Loc. = LCCOMB_X35_Y26_N12; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~61'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.665 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~63 34 COMB LCCOMB_X35_Y26_N14 1 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 6.665 ns; Loc. = LCCOMB_X35_Y26_N14; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~63'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.075 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~64 35 COMB LCCOMB_X35_Y26_N16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 7.075 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~64'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.419 ns) 7.937 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_arith_result\[32\]~0 36 COMB LCCOMB_X36_Y26_N26 1 " "Info: 36: + IC(0.443 ns) + CELL(0.419 ns) = 7.937 ns; Loc. = LCCOMB_X36_Y26_N26; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_arith_result\[32\]~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3592 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.330 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_br_result~0 37 COMB LCCOMB_X36_Y26_N20 4 " "Info: 37: + IC(0.243 ns) + CELL(0.150 ns) = 8.330 ns; Loc. = LCCOMB_X36_Y26_N20; Fanout = 4; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.150 ns) 9.187 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~8 38 COMB LCCOMB_X38_Y26_N10 2 " "Info: 38: + IC(0.707 ns) + CELL(0.150 ns) = 9.187 ns; Loc. = LCCOMB_X38_Y26_N10; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~8'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.366 ns) 10.012 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\] 39 REG LCFF_X38_Y26_N1 3 " "Info: 39: + IC(0.459 ns) + CELL(0.366 ns) = 10.012 ns; Loc. = LCFF_X38_Y26_N1; Fanout = 3; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.380 ns ( 53.74 % ) " "Info: Total cell delay = 5.380 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 46.26 % ) " "Info: Total interconnect delay = 4.632 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.012 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~9 L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[3]~2 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~7 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~9 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~11 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.012 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~8 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~9 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[3]~2 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~7 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~9 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~11 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.333ns 0.749ns 0.243ns 0.732ns 0.723ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.443ns 0.243ns 0.707ns 0.459ns } { 0.000ns 0.438ns 0.419ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.419ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.647 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.647 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\] 3 REG LCFF_X38_Y26_N1 3 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X38_Y26_N1; Fanout = 3; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.03 % ) " "Info: Total cell delay = 1.536 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 41.97 % ) " "Info: Total interconnect delay = 1.111 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.639 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 2.639 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw 3 REG LCFF_X34_Y28_N13 2 " "Info: 3: + IC(0.985 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X34_Y28_N13; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.20 % ) " "Info: Total cell delay = 1.536 ns ( 58.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 41.80 % ) " "Info: Total interconnect delay = 1.103 ns ( 41.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.012 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~9 L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[3]~2 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~7 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~9 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~11 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.012 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~8 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~9 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[3]~2 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~7 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~9 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~11 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.333ns 0.749ns 0.243ns 0.732ns 0.723ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.443ns 0.243ns 0.707ns 0.459ns } { 0.000ns 0.438ns 0.419ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.419ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\] KEY\[3\] CLOCK_50 5.912 ns register " "Info: tsu for register \"L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 5.912 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.639 ns + Longest pin register " "Info: + Longest pin to register delay is 8.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'KEY\[3\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.420 ns) + CELL(0.438 ns) 7.720 ns L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|read_mux_out\[2\]~3 2 COMB LCCOMB_X34_Y22_N26 1 " "Info: 2: + IC(6.420 ns) + CELL(0.438 ns) = 7.720 ns; Loc. = LCCOMB_X34_Y22_N26; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|read_mux_out\[2\]~3'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { KEY[3] L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 } "NODE_NAME" } } { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.149 ns) 8.555 ns L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|read_mux_out\[2\]~4 3 COMB LCCOMB_X31_Y22_N8 1 " "Info: 3: + IC(0.686 ns) + CELL(0.149 ns) = 8.555 ns; Loc. = LCCOMB_X31_Y22_N8; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|read_mux_out\[2\]~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 } "NODE_NAME" } } { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.639 ns L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\] 4 REG LCFF_X31_Y22_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.639 ns; Loc. = LCFF_X31_Y22_N9; Fanout = 1; REG Node = 'L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 17.75 % ) " "Info: Total cell delay = 1.533 ns ( 17.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.106 ns ( 82.25 % ) " "Info: Total interconnect delay = 7.106 ns ( 82.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { KEY[3] L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { KEY[3] {} KEY[3]~combout {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] {} } { 0.000ns 0.000ns 6.420ns 0.686ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\] 3 REG LCFF_X31_Y22_N9 1 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X31_Y22_N9; Fanout = 1; REG Node = 'L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { KEY[3] L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { KEY[3] {} KEY[3]~combout {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] {} } { 0.000ns 0.000ns 6.420ns 0.686ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.149ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[1\] L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[6\] 10.711 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[1\]\" through register \"L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[6\]\" is 10.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.661 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[6\] 3 REG LCFF_X43_Y25_N13 8 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X43_Y25_N13; Fanout = 8; REG Node = 'L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[6\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] } "NODE_NAME" } } { "pio_out.v" "" { Text "H:/QuartusII/Lab6/pio_out.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pio_out.v" "" { Text "H:/QuartusII/Lab6/pio_out.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.800 ns + Longest register pin " "Info: + Longest register to pin delay is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[6\] 1 REG LCFF_X43_Y25_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N13; Fanout = 8; REG Node = 'L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[6\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] } "NODE_NAME" } } { "pio_out.v" "" { Text "H:/QuartusII/Lab6/pio_out.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.420 ns) 1.235 ns HEXdisplay:d1\|WideOr5~0 2 COMB LCCOMB_X43_Y25_N2 1 " "Info: 2: + IC(0.815 ns) + CELL(0.420 ns) = 1.235 ns; Loc. = LCCOMB_X43_Y25_N2; Fanout = 1; COMB Node = 'HEXdisplay:d1\|WideOr5~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] HEXdisplay:d1|WideOr5~0 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.776 ns) + CELL(2.789 ns) 7.800 ns HEX1\[1\] 3 PIN PIN_V21 0 " "Info: 3: + IC(3.776 ns) + CELL(2.789 ns) = 7.800 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { HEXdisplay:d1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 41.14 % ) " "Info: Total cell delay = 3.209 ns ( 41.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.591 ns ( 58.86 % ) " "Info: Total interconnect delay = 4.591 ns ( 58.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] HEXdisplay:d1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] {} HEXdisplay:d1|WideOr5~0 {} HEX1[1] {} } { 0.000ns 0.815ns 3.776ns } { 0.000ns 0.420ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] HEXdisplay:d1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[6] {} HEXdisplay:d1|WideOr5~0 {} HEX1[1] {} } { 0.000ns 0.815ns 3.776ns } { 0.000ns 0.420ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.678 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.678 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.424 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.424 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] 3 REG LCFF_X27_Y26_N11 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 4.424 ns; Loc. = LCFF_X27_Y26_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.14 % ) " "Info: Total cell delay = 0.537 ns ( 12.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.887 ns ( 87.86 % ) " "Info: Total interconnect delay = 3.887 ns ( 87.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.424 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.874ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.012 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.653 ns) + CELL(0.275 ns) 2.928 ns sld_hub:auto_hub\|virtual_ir_dr_scan_proc~0 2 COMB LCCOMB_X27_Y26_N10 3 " "Info: 2: + IC(2.653 ns) + CELL(0.275 ns) = 2.928 ns; Loc. = LCCOMB_X27_Y26_N10; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|virtual_ir_dr_scan_proc~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.012 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] 3 REG LCFF_X27_Y26_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.012 ns; Loc. = LCFF_X27_Y26_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 11.92 % ) " "Info: Total cell delay = 0.359 ns ( 11.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.653 ns ( 88.08 % ) " "Info: Total interconnect delay = 2.653 ns ( 88.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.653ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.424 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.874ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.653ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 30 12:55:39 2012 " "Info: Processing ended: Tue Oct 30 12:55:39 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
