Verilog Code section of the Senior Project