// Seed: 1597804337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1;
  tri id_2 = 1'b0;
  module_0(
      id_2, id_2, id_2, id_2
  );
  wire id_4, id_5;
endmodule
module module_2 (
    output uwire id_0,
    input  tri   id_1
    , id_4,
    input  wire  id_2
);
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_4 == id_0)
  ); module_0(
      id_4, id_5, id_4, id_4
  );
  initial assume (id_5);
endmodule
