{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700631930274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700631930280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 21:45:30 2023 " "Processing started: Tue Nov 21 21:45:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700631930280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631930280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631930281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700631930919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700631930920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "../shifter_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/shifter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "../regfile_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/makac/cpen-211/lab6/lab6/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941684 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_load " "Found entity 2: regfile_load" {  } { { "../regfile.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/regfile.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/lab6_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/makac/cpen-211/lab6/lab6/lab6_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941690 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941690 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941690 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/lab6_autograder_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/lab6_autograder_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_check " "Found entity 1: lab6_check" {  } { { "../lab6_autograder_check.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_autograder_check.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/instruction_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/instruction_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../instruction_register.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/instruction_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941701 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Instruction_Decoder.sv " "Entity \"Mux\" obtained from \"../Instruction_Decoder.sv\" instead of from Quartus Prime megafunction library" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 53 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1700631941708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/instruction_decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/makac/cpen-211/lab6/lab6/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decoder " "Found entity 1: Instruction_Decoder" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941709 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux " "Found entity 2: Mux" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941709 ""} { "Info" "ISGN_ENTITY_NAME" "3 signExtend8 " "Found entity 3: signExtend8" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941709 ""} { "Info" "ISGN_ENTITY_NAME" "4 signExtend5 " "Found entity 4: signExtend5" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/fsm_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/fsm_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller_tb " "Found entity 1: fsm_controller_tb" {  } { { "../fsm_controller_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/fsm_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/fsm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller " "Found entity 1: fsm_controller" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "../datapath_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/datapath.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/makac/cpen-211/lab6/lab6/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941734 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_load " "Found entity 2: reg_load" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941734 ""} { "Info" "ISGN_ENTITY_NAME" "3 source_mux_a " "Found entity 3: source_mux_a" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941734 ""} { "Info" "ISGN_ENTITY_NAME" "4 source_mux_b " "Found entity 4: source_mux_b" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "../cpu_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "../alu_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631941757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AlUop cpu.sv(68) " "Verilog HDL Implicit Net warning at cpu.sv(68): created implicit net for \"AlUop\"" {  } { { "../cpu.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700631941806 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N cpu.sv(5) " "Output port \"N\" at cpu.sv(5) has no driver" {  } { { "../cpu.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700631941815 "|cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V cpu.sv(5) " "Output port \"V\" at cpu.sv(5) has no driver" {  } { { "../cpu.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700631941815 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:instructionRegister " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:instructionRegister\"" {  } { { "../cpu.sv" "instructionRegister" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decoder Instruction_Decoder:instructionDecoder " "Elaborating entity \"Instruction_Decoder\" for hierarchy \"Instruction_Decoder:instructionDecoder\"" {  } { { "../cpu.sv" "instructionDecoder" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Instruction_Decoder:instructionDecoder\|Mux:muxInDecoder " "Elaborating entity \"Mux\" for hierarchy \"Instruction_Decoder:instructionDecoder\|Mux:muxInDecoder\"" {  } { { "../Instruction_Decoder.sv" "muxInDecoder" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941867 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Instruction_Decoder.sv(62) " "Verilog HDL Case Statement information at Instruction_Decoder.sv(62): all case item expressions in this case statement are onehot" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700631941868 "|cpu|Instruction_Decoder:instructionDecoder|Mux:muxInDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend8 Instruction_Decoder:instructionDecoder\|signExtend8:extend8 " "Elaborating entity \"signExtend8\" for hierarchy \"Instruction_Decoder:instructionDecoder\|signExtend8:extend8\"" {  } { { "../Instruction_Decoder.sv" "extend8" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941885 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Instruction_Decoder.sv(81) " "Verilog HDL Case Statement warning at Instruction_Decoder.sv(81): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 81 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1700631941885 "|cpu|Instruction_Decoder:instructionDecoder|signExtend8:extend8"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Instruction_Decoder.sv(82) " "Verilog HDL Case Statement warning at Instruction_Decoder.sv(82): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 82 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1700631941885 "|cpu|Instruction_Decoder:instructionDecoder|signExtend8:extend8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Instruction_Decoder.sv(80) " "Verilog HDL Case Statement warning at Instruction_Decoder.sv(80): incomplete case statement has no default case item" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700631941885 "|cpu|Instruction_Decoder:instructionDecoder|signExtend8:extend8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sximm8 Instruction_Decoder.sv(75) " "Output port \"sximm8\" at Instruction_Decoder.sv(75) has no driver" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700631941886 "|cpu|Instruction_Decoder:instructionDecoder|signExtend8:extend8"}
{ "Warning" "WSGN_EMPTY_SHELL" "signExtend8 " "Entity \"signExtend8\" contains only dangling pins" {  } { { "../Instruction_Decoder.sv" "extend8" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 42 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1700631941886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend5 Instruction_Decoder:instructionDecoder\|signExtend5:extend5 " "Elaborating entity \"signExtend5\" for hierarchy \"Instruction_Decoder:instructionDecoder\|signExtend5:extend5\"" {  } { { "../Instruction_Decoder.sv" "extend5" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941896 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Instruction_Decoder.sv(103) " "Verilog HDL Case Statement warning at Instruction_Decoder.sv(103): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 103 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1700631941896 "|cpu|Instruction_Decoder:instructionDecoder|signExtend5:extend5"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Instruction_Decoder.sv(104) " "Verilog HDL Case Statement warning at Instruction_Decoder.sv(104): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 104 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1700631941896 "|cpu|Instruction_Decoder:instructionDecoder|signExtend5:extend5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Instruction_Decoder.sv(101) " "Verilog HDL Case Statement warning at Instruction_Decoder.sv(101): incomplete case statement has no default case item" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700631941896 "|cpu|Instruction_Decoder:instructionDecoder|signExtend5:extend5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sximm5 Instruction_Decoder.sv(95) " "Output port \"sximm5\" at Instruction_Decoder.sv(95) has no driver" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700631941896 "|cpu|Instruction_Decoder:instructionDecoder|signExtend5:extend5"}
{ "Warning" "WSGN_EMPTY_SHELL" "signExtend5 " "Entity \"signExtend5\" contains only dangling pins" {  } { { "../Instruction_Decoder.sv" "extend5" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 48 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1700631941897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_controller fsm_controller:FSM " "Elaborating entity \"fsm_controller\" for hierarchy \"fsm_controller:FSM\"" {  } { { "../cpu.sv" "FSM" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941904 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset fsm_controller.sv(46) " "Verilog HDL Always Construct warning at fsm_controller.sv(46): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700631941905 "|cpu|fsm_controller:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state fsm_controller.sv(46) " "Verilog HDL Always Construct warning at fsm_controller.sv(46): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700631941905 "|cpu|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 fsm_controller.sv(80) " "Verilog HDL assignment warning at fsm_controller.sv(80): truncated value with size 6 to match size of target (5)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700631941906 "|cpu|fsm_controller:FSM"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fsm_controller.sv(68) " "Verilog HDL Case Statement warning at fsm_controller.sv(68): case item expression covers a value already covered by a previous case item" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 68 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700631941906 "|cpu|fsm_controller:FSM"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fsm_controller.sv(194) " "Verilog HDL Case Statement warning at fsm_controller.sv(194): case item expression covers a value already covered by a previous case item" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 194 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700631941907 "|cpu|fsm_controller:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "../cpu.sv" "dp" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 datapath.sv(42) " "Verilog HDL assignment warning at datapath.sv(42): truncated value with size 24 to match size of target (16)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700631941923 "|cpu|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "datapath.sv(43) " "Verilog HDL Case Statement warning at datapath.sv(43): case item expression never matches the case expression" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1700631941923 "|cpu|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "datapath.sv(44) " "Verilog HDL Case Statement warning at datapath.sv(44): case item expression never matches the case expression" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 44 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1700631941923 "|cpu|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "datapath.sv(40) " "Verilog HDL Case Statement warning at datapath.sv(40): incomplete case statement has no default case item" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700631941923 "|cpu|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in datapath.sv(40) " "Verilog HDL Always Construct warning at datapath.sv(40): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700631941923 "|cpu|datapath:dp"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datapath.sv(40) " "SystemVerilog RTL Coding error at datapath.sv(40): always_comb construct does not infer purely combinational logic." {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1700631941924 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] datapath.sv(40) " "Inferred latch for \"data_in\[0\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941925 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] datapath.sv(40) " "Inferred latch for \"data_in\[1\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941925 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] datapath.sv(40) " "Inferred latch for \"data_in\[2\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941925 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] datapath.sv(40) " "Inferred latch for \"data_in\[3\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941925 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] datapath.sv(40) " "Inferred latch for \"data_in\[4\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941925 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] datapath.sv(40) " "Inferred latch for \"data_in\[5\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941925 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] datapath.sv(40) " "Inferred latch for \"data_in\[6\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941925 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] datapath.sv(40) " "Inferred latch for \"data_in\[7\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941925 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] datapath.sv(40) " "Inferred latch for \"data_in\[8\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941926 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] datapath.sv(40) " "Inferred latch for \"data_in\[9\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941926 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] datapath.sv(40) " "Inferred latch for \"data_in\[10\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941926 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] datapath.sv(40) " "Inferred latch for \"data_in\[11\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941926 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] datapath.sv(40) " "Inferred latch for \"data_in\[12\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941926 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] datapath.sv(40) " "Inferred latch for \"data_in\[13\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941926 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] datapath.sv(40) " "Inferred latch for \"data_in\[14\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941926 "|cpu|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] datapath.sv(40) " "Inferred latch for \"data_in\[15\]\" at datapath.sv(40)" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941926 "|cpu|datapath:dp"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:dp " "Can't elaborate user hierarchy \"datapath:dp\"" {  } { { "../cpu.sv" "dp" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 70 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631941927 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700631941998 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 21 21:45:41 2023 " "Processing ended: Tue Nov 21 21:45:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700631941998 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700631941998 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700631941998 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631941998 ""}
