hdl_lib_name = xhmc_0_example
hdl_library_clause_name = xhmc_0_example_lib
hdl_lib_uses_synth = 
hdl_lib_uses_sim = 
hdl_lib_technology = ip_xcvu190

synth_files =
    src/ul_hmc_fifo_pfch_ctrl.v
    src/ul_hmc_mem_dport_1r1w.v
    src/ul_hmc_sync_fifo_ctrl.v
    src/ul_rx_tag_aging.v
    src/hmc_axi4mm_func.vh
    src/ul_rx_axi4mm_rd_if.v
    src/ul_rx_axi4mm_wr_if.v
    src/ul_rx_pkt_reorder.v
    src/ul_rx_pkt_unpack.v
    src/ul_tx_axi4mm_if.v
    src/ul_tx_port_fifo.v
    src/ul_tx_port_flitmux.v
    src/ul_tx_sch_fifo.v
    src/ul_tx_sch_gen.v
    src/ul_tx_sch_pipe.v
    src/ul_rx_pkt_dispatch.v
    src/ul_rx_pkt_tagproc.v
    src/ul_rx_port_top.v
    src/ul_tag_free.v
    src/ul_tag_lookup.v
    src/ul_tag_mgmt.v
    src/ul_tx_port_top.v
    src/ul_tx_sch_top.v
    src/ul_tx_tl_if.v
    src/example_hmc_fifo_pfch_ctrl.v
    src/example_hmc_lfsr.v
    src/ul_rx_top.v
    src/ul_tag_mgmt_top.v
    src/ul_tx_top.v
    src/iic_driver.v
    src/tgen_axi4mm_rreq.v
    src/tgen_axi4mm_wreq.v
    src/tgen_csr_access.v
    src/tgen_data_gen.v
    src/tgen_fsm.v
    src/ul_top.v
    src/example_hmc_sync_fifo_ctrl.v
    src/hmc_iic.v
    src/hmc_ul.v
    src/tgen_top.v
    src/hmc_core_example.v

test_bench_files = 

[modelsim_project_file]


[vivado_project_file]
synth_top_level_entity =

vivado_xci_files =
    ip/xhmc_0.xci

vivado_copy_files =

vivado_xdc_files =
    vivado/xhmc_0_example_pin_assignment.xdc
    vivado/xhmc_0_example.xdc

vivado_tcl_files =
    $RADIOHDL/boards/vcu110/libraries/vcu110_board/vivado/vcu110_board.tcl

vivado_vhdl_files = 

