cpu_clk_div_clk_wiz.v,verilog,xil_defaultlib,../../../../cpu_design.srcs/sources_1/ip/cpu_clk_div/cpu_clk_div_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
cpu_clk_div.v,verilog,xil_defaultlib,../../../../cpu_design.srcs/sources_1/ip/cpu_clk_div/cpu_clk_div.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
