\doxysection{HAL ETH Aliased Defines maintained for legacy purpose}
\label{group___h_a_l___e_t_h___aliased___defines}\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ VLAN\+\_\+\+TAG}~ETH\+\_\+\+VLAN\+\_\+\+TAG
\item 
\#define \textbf{ MIN\+\_\+\+ETH\+\_\+\+PAYLOAD}~ETH\+\_\+\+MIN\+\_\+\+ETH\+\_\+\+PAYLOAD
\item 
\#define \textbf{ MAX\+\_\+\+ETH\+\_\+\+PAYLOAD}~ETH\+\_\+\+MAX\+\_\+\+ETH\+\_\+\+PAYLOAD
\item 
\#define \textbf{ JUMBO\+\_\+\+FRAME\+\_\+\+PAYLOAD}~ETH\+\_\+\+JUMBO\+\_\+\+FRAME\+\_\+\+PAYLOAD
\item 
\#define \textbf{ MACMIIAR\+\_\+\+CR\+\_\+\+MASK}~ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+MASK
\item 
\#define \textbf{ MACCR\+\_\+\+CLEAR\+\_\+\+MASK}~ETH\+\_\+\+MACCR\+\_\+\+CLEAR\+\_\+\+MASK
\item 
\#define \textbf{ MACFCR\+\_\+\+CLEAR\+\_\+\+MASK}~ETH\+\_\+\+MACFCR\+\_\+\+CLEAR\+\_\+\+MASK
\item 
\#define \textbf{ DMAOMR\+\_\+\+CLEAR\+\_\+\+MASK}~ETH\+\_\+\+DMAOMR\+\_\+\+CLEAR\+\_\+\+MASK
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR}~((uint32\+\_\+t)0x00000100U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR}~((uint32\+\_\+t)0x00000104U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR}~((uint32\+\_\+t)0x00000108U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR}~((uint32\+\_\+t)0x0000010\+CU)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR}~((uint32\+\_\+t)0x00000110U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFSCCR}~((uint32\+\_\+t)0x0000014\+CU)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFMSCCR}~((uint32\+\_\+t)0x00000150U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFCR}~((uint32\+\_\+t)0x00000168U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFCECR}~((uint32\+\_\+t)0x00000194U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFAECR}~((uint32\+\_\+t)0x00000198U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRGUFCR}~((uint32\+\_\+t)0x000001\+C4U)
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+FULL}~((uint32\+\_\+t)0x02000000)  /$\ast$ Tx FIFO full $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFONOT\+\_\+\+EMPTY}~((uint32\+\_\+t)0x01000000)  /$\ast$ Tx FIFO not empty $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WRITE\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00400000)  /$\ast$ Tx FIFO write active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)  /$\ast$ Tx FIFO read status\+: Idle $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+READ}~((uint32\+\_\+t)0x00100000)  /$\ast$ Tx FIFO read status\+: Read (transferring data to the MAC transmitter) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WAITING}~((uint32\+\_\+t)0x00200000)  /$\ast$ Tx FIFO read status\+: Waiting for Tx\+Status from MAC transmitter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WRITING}~((uint32\+\_\+t)0x00300000)  /$\ast$ Tx FIFO read status\+: Writing the received Tx\+Status or flushing the Tx\+FIFO $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMISSION\+\_\+\+PAUSE}~((uint32\+\_\+t)0x00080000)  /$\ast$ MAC transmitter in pause $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)  /$\ast$ MAC transmit frame controller\+: Idle $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+WAITING}~((uint32\+\_\+t)0x00020000)  /$\ast$ MAC transmit frame controller\+: Waiting for Status of previous frame or IFG/backoff period to be over $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+GENRATING\+\_\+\+PCF}~((uint32\+\_\+t)0x00040000)  /$\ast$ MAC transmit frame controller\+: Generating and transmitting a Pause control frame (in full duplex mode) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+TRANSFERRING}~((uint32\+\_\+t)0x00060000)  /$\ast$ MAC transmit frame controller\+: Transferring input frame for transmission $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+MII\+\_\+\+TRANSMIT\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00010000)  /$\ast$ MAC MII transmit engine active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+EMPTY}~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx FIFO fill level\+: empty $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+BELOW\+\_\+\+THRESHOLD}~((uint32\+\_\+t)0x00000100)  /$\ast$ Rx FIFO fill level\+: fill-\/level below flow-\/control de-\/activate threshold $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+ABOVE\+\_\+\+THRESHOLD}~((uint32\+\_\+t)0x00000200)  /$\ast$ Rx FIFO fill level\+: fill-\/level above flow-\/control activate threshold $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+FULL}~((uint32\+\_\+t)0x00000300)  /$\ast$ Rx FIFO fill level\+: full $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx FIFO read controller IDLE state $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+READING\+\_\+\+DATA}~((uint32\+\_\+t)0x00000020)  /$\ast$ Rx FIFO read controller Reading frame data $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+READING\+\_\+\+STATUS}~((uint32\+\_\+t)0x00000040)  /$\ast$ Rx FIFO read controller Reading frame status (or time-\/stamp) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+FLUSHING}~((uint32\+\_\+t)0x00000060)  /$\ast$ Rx FIFO read controller Flushing the frame data and status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+WRITE\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000010)  /$\ast$ Rx FIFO write controller active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+NOTACTIVE}~((uint32\+\_\+t)0x00000000)  /$\ast$ MAC small FIFO read / write controllers not active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+READ\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000002)  /$\ast$ MAC small FIFO read controller active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+WRITE\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000004)  /$\ast$ MAC small FIFO write controller active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+RW\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000006)  /$\ast$ MAC small FIFO read / write controllers active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+MII\+\_\+\+RECEIVE\+\_\+\+PROTOCOL\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000001)  /$\ast$ MAC MII receive protocol engine active $\ast$/
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gad1b188dfe2cdaea68fb36806a0b94b95}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!DMAOMR\_CLEAR\_MASK@{DMAOMR\_CLEAR\_MASK}}
\index{DMAOMR\_CLEAR\_MASK@{DMAOMR\_CLEAR\_MASK}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{DMAOMR\_CLEAR\_MASK}
{\footnotesize\ttfamily \#define DMAOMR\+\_\+\+CLEAR\+\_\+\+MASK~ETH\+\_\+\+DMAOMR\+\_\+\+CLEAR\+\_\+\+MASK}



Definition at line 903 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga69bdbf3c1abe74dde1f5e1d2a85a501e}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_MII\_RECEIVE\_PROTOCOL\_ACTIVE@{ETH\_MAC\_MII\_RECEIVE\_PROTOCOL\_ACTIVE}}
\index{ETH\_MAC\_MII\_RECEIVE\_PROTOCOL\_ACTIVE@{ETH\_MAC\_MII\_RECEIVE\_PROTOCOL\_ACTIVE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_MII\_RECEIVE\_PROTOCOL\_ACTIVE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+MII\+\_\+\+RECEIVE\+\_\+\+PROTOCOL\+\_\+\+ACTIVE~((uint32\+\_\+t)0x00000001)  /$\ast$ MAC MII receive protocol engine active $\ast$/}



Definition at line 946 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga569a78f6147f1068ddeed3897776b6f3}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_MII\_TRANSMIT\_ACTIVE@{ETH\_MAC\_MII\_TRANSMIT\_ACTIVE}}
\index{ETH\_MAC\_MII\_TRANSMIT\_ACTIVE@{ETH\_MAC\_MII\_TRANSMIT\_ACTIVE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_MII\_TRANSMIT\_ACTIVE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+MII\+\_\+\+TRANSMIT\+\_\+\+ACTIVE~((uint32\+\_\+t)0x00010000)  /$\ast$ MAC MII transmit engine active $\ast$/}



Definition at line 929 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga7a4fe56723328085b9b80adbfb528a5d}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_READCONTROLLER\_FLUSHING@{ETH\_MAC\_READCONTROLLER\_FLUSHING}}
\index{ETH\_MAC\_READCONTROLLER\_FLUSHING@{ETH\_MAC\_READCONTROLLER\_FLUSHING}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_READCONTROLLER\_FLUSHING}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+FLUSHING~((uint32\+\_\+t)0x00000060)  /$\ast$ Rx FIFO read controller Flushing the frame data and status $\ast$/}



Definition at line 940 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga0be388dadd31f6a12f2ee9b4ee6c31bb}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_READCONTROLLER\_IDLE@{ETH\_MAC\_READCONTROLLER\_IDLE}}
\index{ETH\_MAC\_READCONTROLLER\_IDLE@{ETH\_MAC\_READCONTROLLER\_IDLE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_READCONTROLLER\_IDLE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+IDLE~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx FIFO read controller IDLE state $\ast$/}



Definition at line 936 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga056b776e92442c623c3d848314e6c8f0}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_READCONTROLLER\_READING\_DATA@{ETH\_MAC\_READCONTROLLER\_READING\_DATA}}
\index{ETH\_MAC\_READCONTROLLER\_READING\_DATA@{ETH\_MAC\_READCONTROLLER\_READING\_DATA}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_READCONTROLLER\_READING\_DATA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+READING\+\_\+\+DATA~((uint32\+\_\+t)0x00000020)  /$\ast$ Rx FIFO read controller Reading frame data $\ast$/}



Definition at line 937 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga441228e7ee2416d37f22f5081d739e2c}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_READCONTROLLER\_READING\_STATUS@{ETH\_MAC\_READCONTROLLER\_READING\_STATUS}}
\index{ETH\_MAC\_READCONTROLLER\_READING\_STATUS@{ETH\_MAC\_READCONTROLLER\_READING\_STATUS}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_READCONTROLLER\_READING\_STATUS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+READING\+\_\+\+STATUS~((uint32\+\_\+t)0x00000040)  /$\ast$ Rx FIFO read controller Reading frame status (or time-\/stamp) $\ast$/}



Definition at line 938 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga10d4ac5728fe85efe0ec19699e4c90f0}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_RXFIFO\_ABOVE\_THRESHOLD@{ETH\_MAC\_RXFIFO\_ABOVE\_THRESHOLD}}
\index{ETH\_MAC\_RXFIFO\_ABOVE\_THRESHOLD@{ETH\_MAC\_RXFIFO\_ABOVE\_THRESHOLD}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_RXFIFO\_ABOVE\_THRESHOLD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+ABOVE\+\_\+\+THRESHOLD~((uint32\+\_\+t)0x00000200)  /$\ast$ Rx FIFO fill level\+: fill-\/level above flow-\/control activate threshold $\ast$/}



Definition at line 932 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga1ac34f74c22709a45510fe557e6b1866}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_RXFIFO\_BELOW\_THRESHOLD@{ETH\_MAC\_RXFIFO\_BELOW\_THRESHOLD}}
\index{ETH\_MAC\_RXFIFO\_BELOW\_THRESHOLD@{ETH\_MAC\_RXFIFO\_BELOW\_THRESHOLD}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_RXFIFO\_BELOW\_THRESHOLD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+BELOW\+\_\+\+THRESHOLD~((uint32\+\_\+t)0x00000100)  /$\ast$ Rx FIFO fill level\+: fill-\/level below flow-\/control de-\/activate threshold $\ast$/}



Definition at line 931 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gab0663cbb0510f2d3bdc9fdaea103725e}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_RXFIFO\_EMPTY@{ETH\_MAC\_RXFIFO\_EMPTY}}
\index{ETH\_MAC\_RXFIFO\_EMPTY@{ETH\_MAC\_RXFIFO\_EMPTY}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_RXFIFO\_EMPTY}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+EMPTY~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx FIFO fill level\+: empty $\ast$/}



Definition at line 930 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gaa7b77138ec3256a713a8aa74ea94f0c1}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_RXFIFO\_FULL@{ETH\_MAC\_RXFIFO\_FULL}}
\index{ETH\_MAC\_RXFIFO\_FULL@{ETH\_MAC\_RXFIFO\_FULL}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_RXFIFO\_FULL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+FULL~((uint32\+\_\+t)0x00000300)  /$\ast$ Rx FIFO fill level\+: full $\ast$/}



Definition at line 933 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gaed7a7d977c0411b7303270d6c35e19d2}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_RXFIFO\_WRITE\_ACTIVE@{ETH\_MAC\_RXFIFO\_WRITE\_ACTIVE}}
\index{ETH\_MAC\_RXFIFO\_WRITE\_ACTIVE@{ETH\_MAC\_RXFIFO\_WRITE\_ACTIVE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_RXFIFO\_WRITE\_ACTIVE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+WRITE\+\_\+\+ACTIVE~((uint32\+\_\+t)0x00000010)  /$\ast$ Rx FIFO write controller active $\ast$/}



Definition at line 941 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gac16927a1916a399766258aa819372c68}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_SMALL\_FIFO\_NOTACTIVE@{ETH\_MAC\_SMALL\_FIFO\_NOTACTIVE}}
\index{ETH\_MAC\_SMALL\_FIFO\_NOTACTIVE@{ETH\_MAC\_SMALL\_FIFO\_NOTACTIVE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_SMALL\_FIFO\_NOTACTIVE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+NOTACTIVE~((uint32\+\_\+t)0x00000000)  /$\ast$ MAC small FIFO read / write controllers not active $\ast$/}



Definition at line 942 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gaaeb391df53728b1ee3d7dc0f26c89f05}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_SMALL\_FIFO\_READ\_ACTIVE@{ETH\_MAC\_SMALL\_FIFO\_READ\_ACTIVE}}
\index{ETH\_MAC\_SMALL\_FIFO\_READ\_ACTIVE@{ETH\_MAC\_SMALL\_FIFO\_READ\_ACTIVE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_SMALL\_FIFO\_READ\_ACTIVE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+READ\+\_\+\+ACTIVE~((uint32\+\_\+t)0x00000002)  /$\ast$ MAC small FIFO read controller active $\ast$/}



Definition at line 943 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gaef20d59c181d5c3c828ea428e7c0d81e}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_SMALL\_FIFO\_RW\_ACTIVE@{ETH\_MAC\_SMALL\_FIFO\_RW\_ACTIVE}}
\index{ETH\_MAC\_SMALL\_FIFO\_RW\_ACTIVE@{ETH\_MAC\_SMALL\_FIFO\_RW\_ACTIVE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_SMALL\_FIFO\_RW\_ACTIVE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+RW\+\_\+\+ACTIVE~((uint32\+\_\+t)0x00000006)  /$\ast$ MAC small FIFO read / write controllers active $\ast$/}



Definition at line 945 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga54622c82079395c06def322572f42d90}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_SMALL\_FIFO\_WRITE\_ACTIVE@{ETH\_MAC\_SMALL\_FIFO\_WRITE\_ACTIVE}}
\index{ETH\_MAC\_SMALL\_FIFO\_WRITE\_ACTIVE@{ETH\_MAC\_SMALL\_FIFO\_WRITE\_ACTIVE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_SMALL\_FIFO\_WRITE\_ACTIVE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+WRITE\+\_\+\+ACTIVE~((uint32\+\_\+t)0x00000004)  /$\ast$ MAC small FIFO write controller active $\ast$/}



Definition at line 944 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga858c30b0c902a609fbf5e9de54c873fc}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TRANSMISSION\_PAUSE@{ETH\_MAC\_TRANSMISSION\_PAUSE}}
\index{ETH\_MAC\_TRANSMISSION\_PAUSE@{ETH\_MAC\_TRANSMISSION\_PAUSE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TRANSMISSION\_PAUSE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TRANSMISSION\+\_\+\+PAUSE~((uint32\+\_\+t)0x00080000)  /$\ast$ MAC transmitter in pause $\ast$/}



Definition at line 924 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga30f5421c685cc87345a62034f03e9ede}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TRANSMITFRAMECONTROLLER\_GENRATING\_PCF@{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_GENRATING\_PCF}}
\index{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_GENRATING\_PCF@{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_GENRATING\_PCF}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_GENRATING\_PCF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+GENRATING\+\_\+\+PCF~((uint32\+\_\+t)0x00040000)  /$\ast$ MAC transmit frame controller\+: Generating and transmitting a Pause control frame (in full duplex mode) $\ast$/}



Definition at line 927 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga3b6682322869b2f8ff8a34239418b229}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TRANSMITFRAMECONTROLLER\_IDLE@{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_IDLE}}
\index{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_IDLE@{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_IDLE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_IDLE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+IDLE~((uint32\+\_\+t)0x00000000)  /$\ast$ MAC transmit frame controller\+: Idle $\ast$/}



Definition at line 925 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga813acc11409391a70e9c8f4e2c769cf1}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TRANSMITFRAMECONTROLLER\_TRANSFERRING@{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_TRANSFERRING}}
\index{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_TRANSFERRING@{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_TRANSFERRING}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_TRANSFERRING}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+TRANSFERRING~((uint32\+\_\+t)0x00060000)  /$\ast$ MAC transmit frame controller\+: Transferring input frame for transmission $\ast$/}



Definition at line 928 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga51af5af4f0244add557e29f1c1085c76}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TRANSMITFRAMECONTROLLER\_WAITING@{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_WAITING}}
\index{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_WAITING@{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_WAITING}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TRANSMITFRAMECONTROLLER\_WAITING}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+WAITING~((uint32\+\_\+t)0x00020000)  /$\ast$ MAC transmit frame controller\+: Waiting for Status of previous frame or IFG/backoff period to be over $\ast$/}



Definition at line 926 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga568f5f8aa8a6dc34f446e303adac0e6d}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TXFIFO\_FULL@{ETH\_MAC\_TXFIFO\_FULL}}
\index{ETH\_MAC\_TXFIFO\_FULL@{ETH\_MAC\_TXFIFO\_FULL}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TXFIFO\_FULL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+FULL~((uint32\+\_\+t)0x02000000)  /$\ast$ Tx FIFO full $\ast$/}



Definition at line 917 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga36e9938d6f099aab9f801d547d0a88a5}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TXFIFO\_IDLE@{ETH\_MAC\_TXFIFO\_IDLE}}
\index{ETH\_MAC\_TXFIFO\_IDLE@{ETH\_MAC\_TXFIFO\_IDLE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TXFIFO\_IDLE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+IDLE~((uint32\+\_\+t)0x00000000)  /$\ast$ Tx FIFO read status\+: Idle $\ast$/}



Definition at line 920 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga162f3eb163f0fc63e0ef21f640ee3b35}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TXFIFO\_READ@{ETH\_MAC\_TXFIFO\_READ}}
\index{ETH\_MAC\_TXFIFO\_READ@{ETH\_MAC\_TXFIFO\_READ}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TXFIFO\_READ}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+READ~((uint32\+\_\+t)0x00100000)  /$\ast$ Tx FIFO read status\+: Read (transferring data to the MAC transmitter) $\ast$/}



Definition at line 921 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga732d203562136a49e6fdfe08cbbdb007}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TXFIFO\_WAITING@{ETH\_MAC\_TXFIFO\_WAITING}}
\index{ETH\_MAC\_TXFIFO\_WAITING@{ETH\_MAC\_TXFIFO\_WAITING}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TXFIFO\_WAITING}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WAITING~((uint32\+\_\+t)0x00200000)  /$\ast$ Tx FIFO read status\+: Waiting for Tx\+Status from MAC transmitter $\ast$/}



Definition at line 922 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gaff6cebd747512114367fa01ef36e0394}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TXFIFO\_WRITE\_ACTIVE@{ETH\_MAC\_TXFIFO\_WRITE\_ACTIVE}}
\index{ETH\_MAC\_TXFIFO\_WRITE\_ACTIVE@{ETH\_MAC\_TXFIFO\_WRITE\_ACTIVE}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TXFIFO\_WRITE\_ACTIVE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WRITE\+\_\+\+ACTIVE~((uint32\+\_\+t)0x00400000)  /$\ast$ Tx FIFO write active $\ast$/}



Definition at line 919 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gaa98e266d20386f08f1e7d07924ae7fd8}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TXFIFO\_WRITING@{ETH\_MAC\_TXFIFO\_WRITING}}
\index{ETH\_MAC\_TXFIFO\_WRITING@{ETH\_MAC\_TXFIFO\_WRITING}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TXFIFO\_WRITING}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WRITING~((uint32\+\_\+t)0x00300000)  /$\ast$ Tx FIFO read status\+: Writing the received Tx\+Status or flushing the Tx\+FIFO $\ast$/}



Definition at line 923 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga4c428a862f392d95b5dd889e8cd96924}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MAC\_TXFIFONOT\_EMPTY@{ETH\_MAC\_TXFIFONOT\_EMPTY}}
\index{ETH\_MAC\_TXFIFONOT\_EMPTY@{ETH\_MAC\_TXFIFONOT\_EMPTY}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MAC\_TXFIFONOT\_EMPTY}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+TXFIFONOT\+\_\+\+EMPTY~((uint32\+\_\+t)0x01000000)  /$\ast$ Tx FIFO not empty $\ast$/}



Definition at line 918 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga340605767fdf406c393f046be44a1e09}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCCR@{ETH\_MMCCR}}
\index{ETH\_MMCCR@{ETH\_MMCCR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCCR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCCR~((uint32\+\_\+t)0x00000100U)}



Definition at line 905 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga99f6ddc380fffdfe66e6659f7c4ba325}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCRFAECR@{ETH\_MMCRFAECR}}
\index{ETH\_MMCRFAECR@{ETH\_MMCRFAECR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCRFAECR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRFAECR~((uint32\+\_\+t)0x00000198U)}



Definition at line 914 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gacb9b04ab9c5957905a2db7314d6907b8}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCRFCECR@{ETH\_MMCRFCECR}}
\index{ETH\_MMCRFCECR@{ETH\_MMCRFCECR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCRFCECR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRFCECR~((uint32\+\_\+t)0x00000194U)}



Definition at line 913 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gadd605f380a482a06a59498eea4cad15f}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCRGUFCR@{ETH\_MMCRGUFCR}}
\index{ETH\_MMCRGUFCR@{ETH\_MMCRGUFCR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCRGUFCR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRGUFCR~((uint32\+\_\+t)0x000001\+C4U)}



Definition at line 915 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga42e63a205698925c20f69be3d711ae59}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCRIMR@{ETH\_MMCRIMR}}
\index{ETH\_MMCRIMR@{ETH\_MMCRIMR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCRIMR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRIMR~((uint32\+\_\+t)0x0000010\+CU)}



Definition at line 908 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gaa49af339607e5c30c69d55f4941fd775}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCRIR@{ETH\_MMCRIR}}
\index{ETH\_MMCRIR@{ETH\_MMCRIR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCRIR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRIR~((uint32\+\_\+t)0x00000104U)}



Definition at line 906 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga1de87b7bf29865be1068300dd2946caf}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCTGFCR@{ETH\_MMCTGFCR}}
\index{ETH\_MMCTGFCR@{ETH\_MMCTGFCR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCTGFCR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTGFCR~((uint32\+\_\+t)0x00000168U)}



Definition at line 912 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gad2324378454cb5afc2709afc6849067d}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCTGFMSCCR@{ETH\_MMCTGFMSCCR}}
\index{ETH\_MMCTGFMSCCR@{ETH\_MMCTGFMSCCR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCTGFMSCCR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTGFMSCCR~((uint32\+\_\+t)0x00000150U)}



Definition at line 911 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga355a8ef08cc4a431601016a076ae9562}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCTGFSCCR@{ETH\_MMCTGFSCCR}}
\index{ETH\_MMCTGFSCCR@{ETH\_MMCTGFSCCR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCTGFSCCR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTGFSCCR~((uint32\+\_\+t)0x0000014\+CU)}



Definition at line 910 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gad0e2ddcc50c96772130c9717aa1ec496}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCTIMR@{ETH\_MMCTIMR}}
\index{ETH\_MMCTIMR@{ETH\_MMCTIMR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCTIMR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTIMR~((uint32\+\_\+t)0x00000110U)}



Definition at line 909 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gab53a2a3649b1b96533c3bb8f2dfca221}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!ETH\_MMCTIR@{ETH\_MMCTIR}}
\index{ETH\_MMCTIR@{ETH\_MMCTIR}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{ETH\_MMCTIR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTIR~((uint32\+\_\+t)0x00000108U)}



Definition at line 907 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga09553e569664fd298646602806b777f5}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!JUMBO\_FRAME\_PAYLOAD@{JUMBO\_FRAME\_PAYLOAD}}
\index{JUMBO\_FRAME\_PAYLOAD@{JUMBO\_FRAME\_PAYLOAD}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{JUMBO\_FRAME\_PAYLOAD}
{\footnotesize\ttfamily \#define JUMBO\+\_\+\+FRAME\+\_\+\+PAYLOAD~ETH\+\_\+\+JUMBO\+\_\+\+FRAME\+\_\+\+PAYLOAD}



Definition at line 899 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga6415e52119d875b78a80ee4186233643}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!MACCR\_CLEAR\_MASK@{MACCR\_CLEAR\_MASK}}
\index{MACCR\_CLEAR\_MASK@{MACCR\_CLEAR\_MASK}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{MACCR\_CLEAR\_MASK}
{\footnotesize\ttfamily \#define MACCR\+\_\+\+CLEAR\+\_\+\+MASK~ETH\+\_\+\+MACCR\+\_\+\+CLEAR\+\_\+\+MASK}



Definition at line 901 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga0fc15b5e25134974f3a371c17882e36d}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!MACFCR\_CLEAR\_MASK@{MACFCR\_CLEAR\_MASK}}
\index{MACFCR\_CLEAR\_MASK@{MACFCR\_CLEAR\_MASK}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{MACFCR\_CLEAR\_MASK}
{\footnotesize\ttfamily \#define MACFCR\+\_\+\+CLEAR\+\_\+\+MASK~ETH\+\_\+\+MACFCR\+\_\+\+CLEAR\+\_\+\+MASK}



Definition at line 902 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga0d72ec6a764572a2fa52f6c2d0648b5b}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!MACMIIAR\_CR\_MASK@{MACMIIAR\_CR\_MASK}}
\index{MACMIIAR\_CR\_MASK@{MACMIIAR\_CR\_MASK}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{MACMIIAR\_CR\_MASK}
{\footnotesize\ttfamily \#define MACMIIAR\+\_\+\+CR\+\_\+\+MASK~ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+MASK}



Definition at line 900 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga4041187e6b5a98c2d367ed1efc7b91ae}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!MAX\_ETH\_PAYLOAD@{MAX\_ETH\_PAYLOAD}}
\index{MAX\_ETH\_PAYLOAD@{MAX\_ETH\_PAYLOAD}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{MAX\_ETH\_PAYLOAD}
{\footnotesize\ttfamily \#define MAX\+\_\+\+ETH\+\_\+\+PAYLOAD~ETH\+\_\+\+MAX\+\_\+\+ETH\+\_\+\+PAYLOAD}



Definition at line 898 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_gad2bb317493313e77ae02b99419a41e28}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!MIN\_ETH\_PAYLOAD@{MIN\_ETH\_PAYLOAD}}
\index{MIN\_ETH\_PAYLOAD@{MIN\_ETH\_PAYLOAD}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{MIN\_ETH\_PAYLOAD}
{\footnotesize\ttfamily \#define MIN\+\_\+\+ETH\+\_\+\+PAYLOAD~ETH\+\_\+\+MIN\+\_\+\+ETH\+\_\+\+PAYLOAD}



Definition at line 897 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___e_t_h___aliased___defines_ga04830f6ce829978038a6219a05883df2}} 
\index{HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}!VLAN\_TAG@{VLAN\_TAG}}
\index{VLAN\_TAG@{VLAN\_TAG}!HAL ETH Aliased Defines maintained for legacy purpose@{HAL ETH Aliased Defines maintained for legacy purpose}}
\doxysubsubsection{VLAN\_TAG}
{\footnotesize\ttfamily \#define VLAN\+\_\+\+TAG~ETH\+\_\+\+VLAN\+\_\+\+TAG}



Definition at line 896 of file stm32\+\_\+hal\+\_\+legacy.\+h.

