<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>MacSim: statsEnums.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>statsEnums.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="preprocessor">#ifndef StatsEnums_Included</span>
<a name="l00002"></a>00002 <span class="preprocessor"></span><span class="preprocessor">#define StatsEnums_Included</span>
<a name="l00003"></a>00003 <span class="preprocessor"></span>
<a name="l00004"></a>00004 <span class="preprocessor">#define PER_CORE_STATS_ENUM_START 5000</span>
<a name="l00005"></a>00005 <span class="preprocessor"></span><span class="preprocessor">#define PER_CORE_STATS_ENUM_FIRST 5001</span>
<a name="l00006"></a>00006 <span class="preprocessor"></span>
<a name="l00007"></a>00007 <span class="keyword">enum</span> StatisticsEnum
<a name="l00008"></a>00008 {
<a name="l00009"></a>00009 ALLOC_COUNT,
<a name="l00010"></a>00010 DISPATCHED_INST,
<a name="l00011"></a>00011 DISPATCH_WAIT,
<a name="l00012"></a>00012 NUM_NO_FETCH_CYCLES,
<a name="l00013"></a>00013 AVG_CORE_IDLE_CYCLE,
<a name="l00014"></a>00014 DRAM_PRECHARGE,
<a name="l00015"></a>00015 DRAM_ACTIVATE,
<a name="l00016"></a>00016 DRAM_COLUMN,
<a name="l00017"></a>00017 DRAM_AVG_LATENCY_BASE,
<a name="l00018"></a>00018 DRAM_AVG_LATENCY,
<a name="l00019"></a>00019 BANDWIDTH_TOT,
<a name="l00020"></a>00020 DRAM_CHANNEL0_BANDWIDTH_SATURATED,
<a name="l00021"></a>00021 DRAM_CHANNEL1_BANDWIDTH_SATURATED,
<a name="l00022"></a>00022 DRAM_CHANNEL2_BANDWIDTH_SATURATED,
<a name="l00023"></a>00023 DRAM_CHANNEL3_BANDWIDTH_SATURATED,
<a name="l00024"></a>00024 DRAM_CHANNEL4_BANDWIDTH_SATURATED,
<a name="l00025"></a>00025 DRAM_CHANNEL5_BANDWIDTH_SATURATED,
<a name="l00026"></a>00026 DRAM_CHANNEL6_BANDWIDTH_SATURATED,
<a name="l00027"></a>00027 DRAM_CHANNEL7_BANDWIDTH_SATURATED,
<a name="l00028"></a>00028 DRAM_CHANNEL0_DBUS_IDLE,
<a name="l00029"></a>00029 DRAM_CHANNEL1_DBUS_IDLE,
<a name="l00030"></a>00030 DRAM_CHANNEL2_DBUS_IDLE,
<a name="l00031"></a>00031 DRAM_CHANNEL3_DBUS_IDLE,
<a name="l00032"></a>00032 DRAM_CHANNEL4_DBUS_IDLE,
<a name="l00033"></a>00033 DRAM_CHANNEL5_DBUS_IDLE,
<a name="l00034"></a>00034 DRAM_CHANNEL6_DBUS_IDLE,
<a name="l00035"></a>00035 DRAM_CHANNEL7_DBUS_IDLE,
<a name="l00036"></a>00036 INST_COUNT_TOT,
<a name="l00037"></a>00037 CYC_COUNT_TOT,
<a name="l00038"></a>00038 EXE_TIME,
<a name="l00039"></a>00039 NUM_REPEAT,
<a name="l00040"></a>00040 CYC_COUNT_X86,
<a name="l00041"></a>00041 CYC_COUNT_PTX,
<a name="l00042"></a>00042 AVG_BLOCK_EXE_CYCLE,
<a name="l00043"></a>00043 AVG_BLOCK_EXE_CYCLE_BASE,
<a name="l00044"></a>00044 PROGRESS_ERROR,
<a name="l00045"></a>00045 FILE_OPEN_ERROR,
<a name="l00046"></a>00046 NUM_THREAD,
<a name="l00047"></a>00047 APPL_CYC_COUNT_BASE0,
<a name="l00048"></a>00048 APPL_CYC_COUNT_BASE1,
<a name="l00049"></a>00049 APPL_CYC_COUNT_BASE2,
<a name="l00050"></a>00050 APPL_CYC_COUNT_BASE3,
<a name="l00051"></a>00051 APPL_CYC_COUNT_BASE4,
<a name="l00052"></a>00052 APPL_CYC_COUNT0,
<a name="l00053"></a>00053 APPL_CYC_COUNT1,
<a name="l00054"></a>00054 APPL_CYC_COUNT2,
<a name="l00055"></a>00055 APPL_CYC_COUNT3,
<a name="l00056"></a>00056 APPL_CYC_COUNT4,
<a name="l00057"></a>00057 CPI_DELTA_BASE0,
<a name="l00058"></a>00058 CPI_DELTA_BASE1,
<a name="l00059"></a>00059 CPI_DELTA_BASE2,
<a name="l00060"></a>00060 CPI_DELTA_BASE3,
<a name="l00061"></a>00061 CPI_DELTA_BASE4,
<a name="l00062"></a>00062 CPI_DELTA0,
<a name="l00063"></a>00063 CPI_DELTA1,
<a name="l00064"></a>00064 CPI_DELTA2,
<a name="l00065"></a>00065 CPI_DELTA3,
<a name="l00066"></a>00066 CPI_DELTA4,
<a name="l00067"></a>00067 FP_OPS_TOT,
<a name="l00068"></a>00068 AVG_MEMORY_LATENCY_BASE,
<a name="l00069"></a>00069 AVG_MEMORY_LATENCY,
<a name="l00070"></a>00070 MSHR_FULL,
<a name="l00071"></a>00071 TOTAL_MEMORY,
<a name="l00072"></a>00072 TOTAL_MEMORY_MERGE,
<a name="l00073"></a>00073 TOTAL_WB,
<a name="l00074"></a>00074 L1_WB,
<a name="l00075"></a>00075 L2_WB,
<a name="l00076"></a>00076 L3_WB,
<a name="l00077"></a>00077 TOTAL_DRAM,
<a name="l00078"></a>00078 TOTAL_DRAM_MERGE,
<a name="l00079"></a>00079 L1_HIT_CPU,
<a name="l00080"></a>00080 L1_HIT_GPU,
<a name="l00081"></a>00081 L1_MISS_CPU,
<a name="l00082"></a>00082 L1_MISS_GPU,
<a name="l00083"></a>00083 L2_HIT_CPU,
<a name="l00084"></a>00084 L2_HIT_GPU,
<a name="l00085"></a>00085 L2_MISS_CPU,
<a name="l00086"></a>00086 L2_MISS_GPU,
<a name="l00087"></a>00087 L3_HIT_CPU,
<a name="l00088"></a>00088 L3_HIT_GPU,
<a name="l00089"></a>00089 L3_MISS_CPU,
<a name="l00090"></a>00090 L3_MISS_GPU,
<a name="l00091"></a>00091 L3_HIT_PROMOTION_CPU,
<a name="l00092"></a>00092 L3_HIT_PROMOTION_GPU,
<a name="l00093"></a>00093 FETCH_THREAD_SKIP_LD_WAIT,
<a name="l00094"></a>00094 FETCH_THREAD_SKIP_BR_WAIT,
<a name="l00095"></a>00095 FETCH_THREAD_SKIP_SCHED_WAIT,
<a name="l00096"></a>00096 COAL_INST,
<a name="l00097"></a>00097 UNCOAL_INST,
<a name="l00098"></a>00098 COAL_INST_SINGLE_TRANS,
<a name="l00099"></a>00099 COAL_INST_MUL_TRANS,
<a name="l00100"></a>00100 UNCOAL_INST_MUL_TRANS,
<a name="l00101"></a>00101 SM_COAL_INST,
<a name="l00102"></a>00102 CM_COAL_INST,
<a name="l00103"></a>00103 TM_COAL_INST,
<a name="l00104"></a>00104 DM_COAL_INST,
<a name="l00105"></a>00105 SM_UNCOAL_INST,
<a name="l00106"></a>00106 CM_UNCOAL_INST,
<a name="l00107"></a>00107 TM_UNCOAL_INST,
<a name="l00108"></a>00108 DM_UNCOAL_INST,
<a name="l00109"></a>00109 SM_COAL_INST_SINGLE_TRANS,
<a name="l00110"></a>00110 CM_COAL_INST_SINGLE_TRANS,
<a name="l00111"></a>00111 TM_COAL_INST_SINGLE_TRANS,
<a name="l00112"></a>00112 DM_COAL_INST_SINGLE_TRANS,
<a name="l00113"></a>00113 SM_COAL_INST_MUL_TRANS,
<a name="l00114"></a>00114 CM_COAL_INST_MUL_TRANS,
<a name="l00115"></a>00115 TM_COAL_INST_MUL_TRANS,
<a name="l00116"></a>00116 DM_COAL_INST_MUL_TRANS,
<a name="l00117"></a>00117 NUM_MUL_TRANS_CM_TM_DM_INST,
<a name="l00118"></a>00118 NUM_MUL_TRANS_CM_TM_DM,
<a name="l00119"></a>00119 CONST_CACHE_HIT,
<a name="l00120"></a>00120 CONST_CACHE_MISS,
<a name="l00121"></a>00121 CONST_CACHE_MISS_NO_EXECUTE,
<a name="l00122"></a>00122 CONST_CACHE_ACCESS,
<a name="l00123"></a>00123 TEXTURE_CACHE_HIT,
<a name="l00124"></a>00124 TEXTURE_CACHE_MISS,
<a name="l00125"></a>00125 TEXTURE_CACHE_NO_EXECUTE,
<a name="l00126"></a>00126 TEXTURE_CACHE_ACCESS,
<a name="l00127"></a>00127 SHARED_MEM_INST,
<a name="l00128"></a>00128 SHARED_MEM_ACCESS,
<a name="l00129"></a>00129 LD_NO_FORWARD,
<a name="l00130"></a>00130 FORWARDED_LD,
<a name="l00131"></a>00131 CACHE_BANK_BUSY,
<a name="l00132"></a>00132 ICACHE_MISS_TOTAL,
<a name="l00133"></a>00133 TOTAL_CAGE_PERIOD,
<a name="l00134"></a>00134 TOTAL_CAGE_APPL0,
<a name="l00135"></a>00135 TOTAL_CAGE_APPL1,
<a name="l00136"></a>00136 TOTAL_CAGE_APPL2,
<a name="l00137"></a>00137 TOTAL_CAGE_APPL3,
<a name="l00138"></a>00138 TOTAL_CAGE_APPL4,
<a name="l00139"></a>00139 ABIP_AVG_RATIO_BASE,
<a name="l00140"></a>00140 ABIP_AVG_RATIO,
<a name="l00141"></a>00141 POWER_MC_R,
<a name="l00142"></a>00142 POWER_MC_W,
<a name="l00143"></a>00143 POWER_L3CACHE_RA,
<a name="l00144"></a>00144 POWER_L3CACHE_WA,
<a name="l00145"></a>00145 POWER_L3CACHE_RM,
<a name="l00146"></a>00146 POWER_L3CACHE_WM,
<a name="l00147"></a>00147 POWER_L3CACHE_C,
<a name="l00148"></a>00148 PREF_ACC_1,
<a name="l00149"></a>00149 PREF_ACC_2,
<a name="l00150"></a>00150 PREF_ACC_3,
<a name="l00151"></a>00151 PREF_ACC_4,
<a name="l00152"></a>00152 PREF_ACC_5,
<a name="l00153"></a>00153 PREF_ACC_6,
<a name="l00154"></a>00154 PREF_ACC_7,
<a name="l00155"></a>00155 PREF_ACC_8,
<a name="l00156"></a>00156 PREF_ACC_9,
<a name="l00157"></a>00157 PREF_ACC_10,
<a name="l00158"></a>00158 PREF_TIMELY_1,
<a name="l00159"></a>00159 PREF_TIMELY_2,
<a name="l00160"></a>00160 PREF_TIMELY_3,
<a name="l00161"></a>00161 PREF_TIMELY_4,
<a name="l00162"></a>00162 PREF_TIMELY_5,
<a name="l00163"></a>00163 PREF_TIMELY_6,
<a name="l00164"></a>00164 PREF_TIMELY_7,
<a name="l00165"></a>00165 PREF_TIMELY_8,
<a name="l00166"></a>00166 PREF_TIMELY_9,
<a name="l00167"></a>00167 PREF_TIMELY_10,
<a name="l00168"></a>00168 PREF_POL_1,
<a name="l00169"></a>00169 PREF_POL_2,
<a name="l00170"></a>00170 PREF_POL_3,
<a name="l00171"></a>00171 PREF_POL_4,
<a name="l00172"></a>00172 PREF_POL_5,
<a name="l00173"></a>00173 PREF_POL_6,
<a name="l00174"></a>00174 PREF_POL_7,
<a name="l00175"></a>00175 PREF_POL_8,
<a name="l00176"></a>00176 PREF_POL_9,
<a name="l00177"></a>00177 PREF_POL_10,
<a name="l00178"></a>00178 PREF_ACC1_HT_HP,
<a name="l00179"></a>00179 PREF_ACC1_HT_LP,
<a name="l00180"></a>00180 PREF_ACC1_LT_HP,
<a name="l00181"></a>00181 PREF_ACC1_LT_LP,
<a name="l00182"></a>00182 PREF_ACC2_HT_HP,
<a name="l00183"></a>00183 PREF_ACC2_HT_LP,
<a name="l00184"></a>00184 PREF_ACC2_LT_HP,
<a name="l00185"></a>00185 PREF_ACC2_LT_LP,
<a name="l00186"></a>00186 PREF_ACC3_HT_HP,
<a name="l00187"></a>00187 PREF_ACC3_HT_LP,
<a name="l00188"></a>00188 PREF_ACC3_LT_HP,
<a name="l00189"></a>00189 PREF_ACC3_LT_LP,
<a name="l00190"></a>00190 PREF_ACC4_HT_HP,
<a name="l00191"></a>00191 PREF_ACC4_HT_LP,
<a name="l00192"></a>00192 PREF_ACC4_LT_HP,
<a name="l00193"></a>00193 PREF_ACC4_LT_LP,
<a name="l00194"></a>00194 PREF_DISTANCE_1,
<a name="l00195"></a>00195 PREF_DISTANCE_2,
<a name="l00196"></a>00196 PREF_DISTANCE_3,
<a name="l00197"></a>00197 PREF_DISTANCE_4,
<a name="l00198"></a>00198 PREF_DISTANCE_5,
<a name="l00199"></a>00199 PREF_PFPOL,
<a name="l00200"></a>00200 PREF_DL0REQ_QUEUE_HIT_BY_DEMAND,
<a name="l00201"></a>00201 PREF_UL2REQ_QUEUE_HIT_BY_DEMAND,
<a name="l00202"></a>00202 PREF_DL0REQ_QUEUE_FULL,
<a name="l00203"></a>00203 PREF_UL2REQ_QUEUE_FULL,
<a name="l00204"></a>00204 PREF_UL2REQ_SEND_QUEUE_STALL,
<a name="l00205"></a>00205 PREF_UL2REQ_QUEUE_MATCHED_REQ,
<a name="l00206"></a>00206 PREF_DL0REQ_QUEUE_MATCHED_REQ,
<a name="l00207"></a>00207 PREF_UL2REQ_QUEUE_SENTREQ,
<a name="l00208"></a>00208 PREF_UNUSED_EVICT,
<a name="l00209"></a>00209 PREF_REGION_SENT,
<a name="l00210"></a>00210 PREF_REGION_USEFUL,
<a name="l00211"></a>00211 PREF_REGION_EVICT,
<a name="l00212"></a>00212 PREF_PHASE_OVERWRITE_PAGE,
<a name="l00213"></a>00213 PREF_UPDATE_COUNT,
<a name="l00214"></a>00214 PREF_HYBRID_SEL_0,
<a name="l00215"></a>00215 PREF_HYBRID_SEL_1,
<a name="l00216"></a>00216 PREF_HYBRID_SEL_2,
<a name="l00217"></a>00217 PREF_HYBRID_SEL_3,
<a name="l00218"></a>00218 PREF_HYBRID_SEL_4,
<a name="l00219"></a>00219 PREF_HYBRID_SEL_5,
<a name="l00220"></a>00220 PREF_HYBRID_SEL_6,
<a name="l00221"></a>00221 DCACHE_PREF_HIT,
<a name="l00222"></a>00222 IFETCH_WB_FIRST_SCHEDULE,
<a name="l00223"></a>00223 PREFETCH_LAST_SCHEDULE,
<a name="l00224"></a>00224 DEMAND_PASS_PREF_SCHEDULE,
<a name="l00225"></a>00225 DEMAND_PASS_LOW_OP_SCHEDULE,
<a name="l00226"></a>00226 DEMAND_LAST_SCHEDULE,
<a name="l00227"></a>00227 STREAM_BUFFER_REQ,
<a name="l00228"></a>00228 PREF_SEND_TO_MEM_REQ,
<a name="l00229"></a>00229 PREF_SEND_TO_MEM_REQ_FAIL,
<a name="l00230"></a>00230 HIT_TRAIN_STREAM,
<a name="l00231"></a>00231 MISS_TRAIN_STREAM,
<a name="l00232"></a>00232 STREAM_TRAIN_CREATE,
<a name="l00233"></a>00233 MEM_REQ_MISS_HWP_PREF_Q,
<a name="l00234"></a>00234 MEM_REQ_MISS_SW_PREF_Q,
<a name="l00235"></a>00235 MEM_REQ_MISS_IFETCH_Q,
<a name="l00236"></a>00236 MEM_REQ_MISS_DFETCH_Q,
<a name="l00237"></a>00237 MEM_REQ_MISS_DSTORE_Q,
<a name="l00238"></a>00238 MEM_REQ_MISS_DPRF_Q,
<a name="l00239"></a>00239 MEM_REQ_MISS_WB_Q,
<a name="l00240"></a>00240 PREF_HIT_BY_DEMAND_IFETCH,
<a name="l00241"></a>00241 PREF_HIT_BY_DEMAND_DFETCH,
<a name="l00242"></a>00242 PREF_HIT_BY_DEMAND_DSTORE,
<a name="l00243"></a>00243 PREF_HIT_BY_DEMAND_IPREF,
<a name="l00244"></a>00244 PREF_HIT_BY_DEMAND_DPRF,
<a name="l00245"></a>00245 PREF_HIT_BY_DEMAND_WB,
<a name="l00246"></a>00246 PREF_HIT_BY_PREF,
<a name="l00247"></a>00247 PREF_HIT_DEMAND_IFETCH,
<a name="l00248"></a>00248 PREF_HIT_DEMAND_DFETCH,
<a name="l00249"></a>00249 PREF_HIT_DEMAND_DSTORE,
<a name="l00250"></a>00250 PREF_HIT_DEMAND_IPREF,
<a name="l00251"></a>00251 PREF_HIT_DEMAND_DPRF,
<a name="l00252"></a>00252 PREF_HIT_DEMAND_WB,
<a name="l00253"></a>00253 PREF_L2_FILL,
<a name="l00254"></a>00254 DEMAND_L2_FILL,
<a name="l00255"></a>00255 PREF_REQ_QUE_FULL,
<a name="l00256"></a>00256 STREAM_REQ_QUEUE_HIT_BY_DEMAND,
<a name="l00257"></a>00257 L2HIT_STREAM_PREF_REQ_QUE_FULL,
<a name="l00258"></a>00258 L2HIT_HIT_TRAIN_STREAM,
<a name="l00259"></a>00259 L2HIT_MISS_TRAIN_STREAM,
<a name="l00260"></a>00260 L2HIT_STREAM_TRAIN_CREATE,
<a name="l00261"></a>00261 L2HIT_STREAM_BUFFER_REQ,
<a name="l00262"></a>00262 L2HIT_STREAM_PREF_DCACHE_HIT,
<a name="l00263"></a>00263 L2HIT_STREAM_PREF_DCACHE_INSERT,
<a name="l00264"></a>00264 L2HIT_STREAM_L2_MISS,
<a name="l00265"></a>00265 L2HIT_STREAM_DCACHE_PORT_FULL,
<a name="l00266"></a>00266 L2HIT_STREAM_PREF_L2_PORT_FULL,
<a name="l00267"></a>00267 L2HIT_TRAIN_HIT_DEMAND,
<a name="l00268"></a>00268 L2HIT_TRAIN_MISS_REQ,
<a name="l00269"></a>00269 L2HIT_TRAIN_FILTER_MISS,
<a name="l00270"></a>00270 L2HIT_TRAIN_FILTER_HIT,
<a name="l00271"></a>00271 L2HIT_PREF_REQ_DCACHE_HIT,
<a name="l00272"></a>00272 L2HIT_PREF_REQ_DCACHE_MISS,
<a name="l00273"></a>00273 L2HIT_L2SEND_Q_FULL,
<a name="l00274"></a>00274 L2HIT_L2SEND_Q_ENTER,
<a name="l00275"></a>00275 L2HIT_MEM_REQ,
<a name="l00276"></a>00276 REMOVE_REDUNDANT_STREAM_STAT,
<a name="l00277"></a>00277 REPLACE_OLD_STREAM,
<a name="l00278"></a>00278 REQ_SEND_QUEUE_STALL,
<a name="l00279"></a>00279 STREAM_LENGTH_0,
<a name="l00280"></a>00280 STREAM_LENGTH_10,
<a name="l00281"></a>00281 STREAM_LENGTH_20,
<a name="l00282"></a>00282 STREAM_LENGTH_30,
<a name="l00283"></a>00283 STREAM_LENGTH_40,
<a name="l00284"></a>00284 STREAM_LENGTH_50,
<a name="l00285"></a>00285 STREAM_LENGTH_60,
<a name="l00286"></a>00286 STREAM_LENGTH_70,
<a name="l00287"></a>00287 STREAM_LENGTH_80,
<a name="l00288"></a>00288 STREAM_LENGTH_90,
<a name="l00289"></a>00289 STREAM_LENGTH_100_P,
<a name="l00290"></a>00290 STREAM_ENTER_RA,
<a name="l00291"></a>00291 TRACE_READ_COUNT,
<a name="l00292"></a>00292 
<a name="l00293"></a>00293 
<a name="l00294"></a>00294 CORE_STATS_START = PER_CORE_STATS_ENUM_START,
<a name="l00295"></a>00295 BP_ON_PATH_CORRECT,
<a name="l00296"></a>00296 BP_ON_PATH_MISPREDICT,
<a name="l00297"></a>00297 BP_ON_PATH_MISFETCH,
<a name="l00298"></a>00298 BP_OFF_PATH_CORRECT,
<a name="l00299"></a>00299 BP_OFF_PATH_MISPREDICT,
<a name="l00300"></a>00300 BP_OFF_PATH_MISFETCH,
<a name="l00301"></a>00301 BP_MISPRED_STALL,
<a name="l00302"></a>00302 BP_RESOLVED,
<a name="l00303"></a>00303 BP_REDIRECT_RESOLVED,
<a name="l00304"></a>00304 PERFECT_TARGET_PRED,
<a name="l00305"></a>00305 SCHED_FAILED_REASON_SUCCESS,
<a name="l00306"></a>00306 SCHED_FAILED_OPERANDS_NOT_READY,
<a name="l00307"></a>00307 SCHED_FAILED_NO_PORTS,
<a name="l00308"></a>00308 NUM_SAMPLES,
<a name="l00309"></a>00309 NUM_ACTIVE_BLOCKS,
<a name="l00310"></a>00310 NUM_ACTIVE_THREADS,
<a name="l00311"></a>00311 NUM_SCHED_IDLE_CYCLE,
<a name="l00312"></a>00312 NUM_NO_SCHED_CYCLE,
<a name="l00313"></a>00313 CORE_DISPATCHED_INST,
<a name="l00314"></a>00314 CORE_DISPATCH_WAIT,
<a name="l00315"></a>00315 CORE_CYCLES,
<a name="l00316"></a>00316 CORE_SCHED_THREADS,
<a name="l00317"></a>00317 CORE_NUM_NO_FETCH_CYCLES,
<a name="l00318"></a>00318 CORE_NUM_NO_FETCH_CYCLES_WITH_READY_THREADS,
<a name="l00319"></a>00319 CORE_NUM_FETCH_CYCLES,
<a name="l00320"></a>00320 CORE_FETCH_DELTA,
<a name="l00321"></a>00321 CORE_NUM_RETIRE_CYCLES,
<a name="l00322"></a>00322 CORE_RETIRE_DELTA,
<a name="l00323"></a>00323 INST_COUNT,
<a name="l00324"></a>00324 CYC_COUNT,
<a name="l00325"></a>00325 OP_CAT_INVALID,
<a name="l00326"></a>00326 OP_CAT_3DNOW,
<a name="l00327"></a>00327 OP_CAT_AES,
<a name="l00328"></a>00328 OP_CAT_BASE,
<a name="l00329"></a>00329 OP_CAT_BINARY,
<a name="l00330"></a>00330 OP_CAT_BITBYTE,
<a name="l00331"></a>00331 OP_CAT_CALL,
<a name="l00332"></a>00332 OP_CAT_CMOV,
<a name="l00333"></a>00333 OP_CAT_COND_BR,
<a name="l00334"></a>00334 OP_CAT_DATAXFER,
<a name="l00335"></a>00335 OP_CAT_DECIMAL,
<a name="l00336"></a>00336 OP_CAT_FCMOV,
<a name="l00337"></a>00337 OP_CAT_FLAGOP,
<a name="l00338"></a>00338 OP_CAT_INTERRUPT,
<a name="l00339"></a>00339 OP_CAT_IO,
<a name="l00340"></a>00340 OP_CAT_IOSTRINGOP,
<a name="l00341"></a>00341 OP_CAT_LOGICAL,
<a name="l00342"></a>00342 OP_CAT_MISC,
<a name="l00343"></a>00343 OP_CAT_MMX,
<a name="l00344"></a>00344 OP_CAT_NOP,
<a name="l00345"></a>00345 OP_CAT_PCLMULQDQ,
<a name="l00346"></a>00346 OP_CAT_POP,
<a name="l00347"></a>00347 OP_CAT_PREFETCH,
<a name="l00348"></a>00348 OP_CAT_PUSH,
<a name="l00349"></a>00349 OP_CAT_RET,
<a name="l00350"></a>00350 OP_CAT_ROTATE,
<a name="l00351"></a>00351 OP_CAT_SEGOP,
<a name="l00352"></a>00352 OP_CAT_SEMAPHORE,
<a name="l00353"></a>00353 OP_CAT_SHIFT,
<a name="l00354"></a>00354 OP_CAT_SSE,
<a name="l00355"></a>00355 OP_CAT_SSE5,
<a name="l00356"></a>00356 OP_CAT_STRINGOP,
<a name="l00357"></a>00357 OP_CAT_SYSCALL,
<a name="l00358"></a>00358 OP_CAT_SYSRET,
<a name="l00359"></a>00359 OP_CAT_SYSTEM,
<a name="l00360"></a>00360 OP_CAT_UNCOND_BR,
<a name="l00361"></a>00361 OP_CAT_VTX,
<a name="l00362"></a>00362 OP_CAT_WIDENOP,
<a name="l00363"></a>00363 OP_CAT_X87_ALU,
<a name="l00364"></a>00364 OP_CAT_XSAVE,
<a name="l00365"></a>00365 OP_CAT_TR_MUL,
<a name="l00366"></a>00366 OP_CAT_TR_DIV,
<a name="l00367"></a>00367 OP_CAT_TR_FMUL,
<a name="l00368"></a>00368 OP_CAT_TR_FDIV,
<a name="l00369"></a>00369 OP_CAT_TR_NOP,
<a name="l00370"></a>00370 OP_CAT_PREFETCH_NTA,
<a name="l00371"></a>00371 OP_CAT_PREFETCH_T0,
<a name="l00372"></a>00372 OP_CAT_PREFETCH_T1,
<a name="l00373"></a>00373 OP_CAT_PREFETCH_T2,
<a name="l00374"></a>00374 OP_CAT_TR_MEM_LD_LM,
<a name="l00375"></a>00375 OP_CAT_TR_MEM_LD_SM,
<a name="l00376"></a>00376 OP_CAT_TR_MEM_LD_GM,
<a name="l00377"></a>00377 OP_CAT_TR_MEM_ST_LM,
<a name="l00378"></a>00378 OP_CAT_TR_MEM_ST_SM,
<a name="l00379"></a>00379 OP_CAT_TR_MEM_ST_GM,
<a name="l00380"></a>00380 OP_CAT_TR_DATA_XFER_LM,
<a name="l00381"></a>00381 OP_CAT_TR_DATA_XFER_SM,
<a name="l00382"></a>00382 OP_CAT_TR_DATA_XFER_GM,
<a name="l00383"></a>00383 OP_CAT_TR_LAST,
<a name="l00384"></a>00384 FP_OPS,
<a name="l00385"></a>00385 ICACHE_HIT,
<a name="l00386"></a>00386 ICACHE_MISS,
<a name="l00387"></a>00387 MEM_STALL_CYCLE,
<a name="l00388"></a>00388 ICACHE_FILL,
<a name="l00389"></a>00389 POWER_FETCH_QUEUE_R,
<a name="l00390"></a>00390 POWER_FETCH_QUEUE_W,
<a name="l00391"></a>00391 POWER_INST_QUEUE_R,
<a name="l00392"></a>00392 POWER_INST_QUEUE_W,
<a name="l00393"></a>00393 POWER_BR_PRED_R,
<a name="l00394"></a>00394 POWER_BR_PRED_W,
<a name="l00395"></a>00395 POWER_ICACHE_R,
<a name="l00396"></a>00396 POWER_ICACHE_W,
<a name="l00397"></a>00397 POWER_ICACHE_R_TAG,
<a name="l00398"></a>00398 POWER_ICACHE_MISS_BUF_R,
<a name="l00399"></a>00399 POWER_ICACHE_MISS_BUF_W,
<a name="l00400"></a>00400 POWER_ICACHE_MISS_BUF_R_TAG,
<a name="l00401"></a>00401 POWER_ICACHE_MISS_BUF_W_TAG,
<a name="l00402"></a>00402 POWER_ICACHE_TOT_ACC,
<a name="l00403"></a>00403 POWER_ICACHE_CONF,
<a name="l00404"></a>00404 POWER_INST_DECODER_R,
<a name="l00405"></a>00405 POWER_INST_DECODER_W,
<a name="l00406"></a>00406 POWER_MICRO_OP_SEQ_R,
<a name="l00407"></a>00407 POWER_MICRO_OP_SEQ_W,
<a name="l00408"></a>00408 POWER_OPERAND_DECODER_R,
<a name="l00409"></a>00409 POWER_OPERAND_DECODER_W,
<a name="l00410"></a>00410 POWER_UOP_QUEUE_R,
<a name="l00411"></a>00411 POWER_UOP_QUEUE_W,
<a name="l00412"></a>00412 POWER_REG_RENAMING_TABLE_R,
<a name="l00413"></a>00413 POWER_REG_RENAMING_TABLE_W,
<a name="l00414"></a>00414 POWER_DEP_CHECK_LOGIC_R,
<a name="l00415"></a>00415 POWER_DEP_CHECK_LOGIC_W,
<a name="l00416"></a>00416 POWER_FREELIST_R,
<a name="l00417"></a>00417 POWER_FREELIST_W,
<a name="l00418"></a>00418 POWER_RESERVATION_STATION_R,
<a name="l00419"></a>00419 POWER_RESERVATION_STATION_W,
<a name="l00420"></a>00420 POWER_RESERVATION_STATION_R_TAG,
<a name="l00421"></a>00421 POWER_RESERVATION_STATION_W_TAG,
<a name="l00422"></a>00422 POWER_INST_ISSUE_SEL_LOGIC_R,
<a name="l00423"></a>00423 POWER_INST_ISSUE_SEL_LOGIC_W,
<a name="l00424"></a>00424 POWER_PAYLOAD_RAM_R,
<a name="l00425"></a>00425 POWER_PAYLOAD_RAM_W,
<a name="l00426"></a>00426 POWER_EX_P0_FU_R,
<a name="l00427"></a>00427 POWER_EX_P0_FU_W,
<a name="l00428"></a>00428 POWER_EX_P1_FU_R,
<a name="l00429"></a>00429 POWER_EX_P1_FU_W,
<a name="l00430"></a>00430 POWER_EX_P2_FU_R,
<a name="l00431"></a>00431 POWER_EX_P2_FU_W,
<a name="l00432"></a>00432 POWER_REORDER_BUF_R,
<a name="l00433"></a>00433 POWER_REORDER_BUF_W,
<a name="l00434"></a>00434 POWER_INST_COMMIT_SEL_LOGIC_R,
<a name="l00435"></a>00435 POWER_INST_COMMIT_SEL_LOGIC_W,
<a name="l00436"></a>00436 POWER_FP_RENAME_R,
<a name="l00437"></a>00437 POWER_FP_RENAME_W,
<a name="l00438"></a>00438 POWER_INT_REGFILE_R,
<a name="l00439"></a>00439 POWER_INT_REGFILE_W,
<a name="l00440"></a>00440 POWER_FP_REGFILE_R,
<a name="l00441"></a>00441 POWER_FP_REGFILE_W,
<a name="l00442"></a>00442 POWER_LOAD_QUEUE_R,
<a name="l00443"></a>00443 POWER_LOAD_QUEUE_W,
<a name="l00444"></a>00444 POWER_LOAD_QUEUE_R_TAG,
<a name="l00445"></a>00445 POWER_LOAD_QUEUE_W_TAG,
<a name="l00446"></a>00446 POWER_STORE_QUEUE_R,
<a name="l00447"></a>00447 POWER_STORE_QUEUE_W,
<a name="l00448"></a>00448 POWER_STORE_QUEUE_R_TAG,
<a name="l00449"></a>00449 POWER_STORE_QUEUE_W_TAG,
<a name="l00450"></a>00450 POWER_DATA_TLB_R,
<a name="l00451"></a>00451 POWER_DATA_TLB_W,
<a name="l00452"></a>00452 POWER_DATA_TLB_R_TAG,
<a name="l00453"></a>00453 POWER_DATA_TLB_W_TAG,
<a name="l00454"></a>00454 POWER_SEGMENT_REGISTER_R,
<a name="l00455"></a>00455 POWER_SEGMENT_REGISTER_W,
<a name="l00456"></a>00456 POWER_CONTROL_REGISTER_R,
<a name="l00457"></a>00457 POWER_CONTROL_REGISTER_W,
<a name="l00458"></a>00458 POWER_DCACHE_MISS_BUF_R,
<a name="l00459"></a>00459 POWER_DCACHE_MISS_BUF_R_TAG,
<a name="l00460"></a>00460 POWER_DCACHE_MISS_BUF_W,
<a name="l00461"></a>00461 POWER_DCACHE_MISS_BUF_W_TAG,
<a name="l00462"></a>00462 POWER_DCACHE_LINEFILL_BUF_R,
<a name="l00463"></a>00463 POWER_L2CACHE_LINEFILL_BUF_R,
<a name="l00464"></a>00464 POWER_L3CACHE_LINEFILL_BUF_R,
<a name="l00465"></a>00465 POWER_DCACHE_LINEFILL_BUF_W,
<a name="l00466"></a>00466 POWER_L2CACHE_LINEFILL_BUF_W,
<a name="l00467"></a>00467 POWER_L3CACHE_LINEFILL_BUF_W,
<a name="l00468"></a>00468 POWER_DCACHE_LINEFILL_BUF_R_TAG,
<a name="l00469"></a>00469 POWER_L2CACHE_LINEFILL_BUF_R_TAG,
<a name="l00470"></a>00470 POWER_L3CACHE_LINEFILL_BUF_R_TAG,
<a name="l00471"></a>00471 POWER_DCACHE_LINEFILL_BUF_W_TAG,
<a name="l00472"></a>00472 POWER_DCACHE_WB_BUF_R,
<a name="l00473"></a>00473 POWER_L2CACHE_WB_BUF_R,
<a name="l00474"></a>00474 POWER_L3CACHE_WB_BUF_R,
<a name="l00475"></a>00475 POWER_DCACHE_WB_BUF_W,
<a name="l00476"></a>00476 POWER_L2CACHE_WB_BUF_W,
<a name="l00477"></a>00477 POWER_L3CACHE_WB_BUF_W,
<a name="l00478"></a>00478 POWER_DCACHE_WB_BUF_R_TAG,
<a name="l00479"></a>00479 POWER_L2CACHE_WB_BUF_R_TAG,
<a name="l00480"></a>00480 POWER_L3CACHE_WB_BUF_R_TAG,
<a name="l00481"></a>00481 POWER_DCACHE_WB_BUF_W_TAG,
<a name="l00482"></a>00482 POWER_DCACHE_R,
<a name="l00483"></a>00483 POWER_L2CACHE_R,
<a name="l00484"></a>00484 POWER_L3CACHE_R,
<a name="l00485"></a>00485 POWER_DCACHE_W,
<a name="l00486"></a>00486 POWER_L2CACHE_W,
<a name="l00487"></a>00487 POWER_L3CACHE_W,
<a name="l00488"></a>00488 POWER_DCACHE_R_TAG,
<a name="l00489"></a>00489 POWER_L2CACHE_R_TAG,
<a name="l00490"></a>00490 POWER_L3CACHE_R_TAG,
<a name="l00491"></a>00491 POWER_DCACHE_RA,
<a name="l00492"></a>00492 POWER_DCACHE_WA,
<a name="l00493"></a>00493 POWER_L2CACHE_RA,
<a name="l00494"></a>00494 POWER_L2CACHE_WA,
<a name="l00495"></a>00495 POWER_DCACHE_RM,
<a name="l00496"></a>00496 POWER_DCACHE_WM,
<a name="l00497"></a>00497 POWER_L2CACHE_RM,
<a name="l00498"></a>00498 POWER_L2CACHE_WM,
<a name="l00499"></a>00499 POWER_DCACHE_C,
<a name="l00500"></a>00500 POWER_L2CACHE_C,
<a name="l00501"></a>00501 POWER_CONST_R_ACCESS,
<a name="l00502"></a>00502 POWER_CONST_W_ACCESS,
<a name="l00503"></a>00503 POWER_CONST_R_MISS,
<a name="l00504"></a>00504 POWER_CONST_W_MISS,
<a name="l00505"></a>00505 POWER_CONST_CONFLICT,
<a name="l00506"></a>00506 POWER_TEXTURE_R_ACCESS,
<a name="l00507"></a>00507 POWER_TEXTURE_W_ACCESS,
<a name="l00508"></a>00508 POWER_TEXTURE_R_MISS,
<a name="l00509"></a>00509 POWER_TEXTURE_W_MISS,
<a name="l00510"></a>00510 POWER_TEXTURE_CONFLICT,
<a name="l00511"></a>00511 POWER_SHARED_R_ACCESS,
<a name="l00512"></a>00512 POWER_SHARED_W_ACCESS,
<a name="l00513"></a>00513 POWER_SHARED_R_MISS,
<a name="l00514"></a>00514 POWER_SHARED_W_MISS,
<a name="l00515"></a>00515 POWER_SHARED_CONFLICT,
<a name="l00516"></a>00516         StatisticsEnumEnd
<a name="l00517"></a>00517 };
<a name="l00518"></a>00518 <span class="preprocessor">#endif //StatsEnums_Included</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Friends</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Dec 7 2011 23:21:52 for MacSim by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
