
app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011248  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00010eb4  080113d8  080113d8  000213d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802228c  0802228c  0003228c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08022294  08022294  00032294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08022298  08022298  00032298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000094  20000000  0802229c  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002450  20000094  08022330  00040094  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200024e4  08022330  000424e4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00040094  2**0
                  CONTENTS, READONLY
 10 .debug_info   000338e2  00000000  00000000  000400c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00006310  00000000  00000000  000739a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00002110  00000000  00000000  00079cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001e20  00000000  00000000  0007bdc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011f45  00000000  00000000  0007dbe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000a529  00000000  00000000  0008fb2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0009a056  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00008804  00000000  00000000  0009a0d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080113c0 	.word	0x080113c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	080113c0 	.word	0x080113c0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000596:	2300      	movs	r3, #0
 8000598:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059a:	2003      	movs	r0, #3
 800059c:	f000 f9cc 	bl	8000938 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005a0:	2000      	movs	r0, #0
 80005a2:	f000 f80d 	bl	80005c0 <HAL_InitTick>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d002      	beq.n	80005b2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80005ac:	2301      	movs	r3, #1
 80005ae:	71fb      	strb	r3, [r7, #7]
 80005b0:	e001      	b.n	80005b6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005b2:	f00f feb3 	bl	801031c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005b6:	79fb      	ldrb	r3, [r7, #7]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005c8:	2300      	movs	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80005cc:	4b16      	ldr	r3, [pc, #88]	; (8000628 <HAL_InitTick+0x68>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d022      	beq.n	800061a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80005d4:	4b15      	ldr	r3, [pc, #84]	; (800062c <HAL_InitTick+0x6c>)
 80005d6:	681a      	ldr	r2, [r3, #0]
 80005d8:	4b13      	ldr	r3, [pc, #76]	; (8000628 <HAL_InitTick+0x68>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80005e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f9ec 	bl	80009c6 <HAL_SYSTICK_Config>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d10f      	bne.n	8000614 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2b0f      	cmp	r3, #15
 80005f8:	d809      	bhi.n	800060e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005fa:	2200      	movs	r2, #0
 80005fc:	6879      	ldr	r1, [r7, #4]
 80005fe:	f04f 30ff 	mov.w	r0, #4294967295
 8000602:	f000 f9a4 	bl	800094e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000606:	4a0a      	ldr	r2, [pc, #40]	; (8000630 <HAL_InitTick+0x70>)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	6013      	str	r3, [r2, #0]
 800060c:	e007      	b.n	800061e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800060e:	2301      	movs	r3, #1
 8000610:	73fb      	strb	r3, [r7, #15]
 8000612:	e004      	b.n	800061e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000614:	2301      	movs	r3, #1
 8000616:	73fb      	strb	r3, [r7, #15]
 8000618:	e001      	b.n	800061e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800061a:	2301      	movs	r3, #1
 800061c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800061e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3710      	adds	r7, #16
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000004 	.word	0x20000004
 800062c:	2000002c 	.word	0x2000002c
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000638:	4b05      	ldr	r3, [pc, #20]	; (8000650 <HAL_IncTick+0x1c>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	4b05      	ldr	r3, [pc, #20]	; (8000654 <HAL_IncTick+0x20>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4413      	add	r3, r2
 8000642:	4a03      	ldr	r2, [pc, #12]	; (8000650 <HAL_IncTick+0x1c>)
 8000644:	6013      	str	r3, [r2, #0]
}
 8000646:	bf00      	nop
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	2000048c 	.word	0x2000048c
 8000654:	20000004 	.word	0x20000004

08000658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  return uwTick;
 800065c:	4b03      	ldr	r3, [pc, #12]	; (800066c <HAL_GetTick+0x14>)
 800065e:	681b      	ldr	r3, [r3, #0]
}
 8000660:	4618      	mov	r0, r3
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	2000048c 	.word	0x2000048c

08000670 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000678:	f7ff ffee 	bl	8000658 <HAL_GetTick>
 800067c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000688:	d004      	beq.n	8000694 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800068a:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <HAL_Delay+0x40>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	68fa      	ldr	r2, [r7, #12]
 8000690:	4413      	add	r3, r2
 8000692:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000694:	bf00      	nop
 8000696:	f7ff ffdf 	bl	8000658 <HAL_GetTick>
 800069a:	4602      	mov	r2, r0
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	1ad2      	subs	r2, r2, r3
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	429a      	cmp	r2, r3
 80006a4:	d3f7      	bcc.n	8000696 <HAL_Delay+0x26>
  {
  }
}
 80006a6:	bf00      	nop
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000004 	.word	0x20000004

080006b4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80006b8:	4a05      	ldr	r2, [pc, #20]	; (80006d0 <HAL_SuspendTick+0x1c>)
 80006ba:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <HAL_SuspendTick+0x1c>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f023 0302 	bic.w	r3, r3, #2
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	e000e010 	.word	0xe000e010

080006d4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80006d8:	4a05      	ldr	r2, [pc, #20]	; (80006f0 <HAL_ResumeTick+0x1c>)
 80006da:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <HAL_ResumeTick+0x1c>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f043 0302 	orr.w	r3, r3, #2
 80006e2:	6013      	str	r3, [r2, #0]
}
 80006e4:	bf00      	nop
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000e010 	.word	0xe000e010

080006f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	f003 0307 	and.w	r3, r3, #7
 8000702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000704:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <__NVIC_SetPriorityGrouping+0x44>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800070a:	68ba      	ldr	r2, [r7, #8]
 800070c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000710:	4013      	ands	r3, r2
 8000712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800071c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000720:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000726:	4a04      	ldr	r2, [pc, #16]	; (8000738 <__NVIC_SetPriorityGrouping+0x44>)
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	60d3      	str	r3, [r2, #12]
}
 800072c:	bf00      	nop
 800072e:	3714      	adds	r7, #20
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	e000ed00 	.word	0xe000ed00

0800073c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000740:	4b04      	ldr	r3, [pc, #16]	; (8000754 <__NVIC_GetPriorityGrouping+0x18>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	0a1b      	lsrs	r3, r3, #8
 8000746:	f003 0307 	and.w	r3, r3, #7
}
 800074a:	4618      	mov	r0, r3
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	2b00      	cmp	r3, #0
 8000768:	db0b      	blt.n	8000782 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800076a:	4909      	ldr	r1, [pc, #36]	; (8000790 <__NVIC_EnableIRQ+0x38>)
 800076c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000770:	095b      	lsrs	r3, r3, #5
 8000772:	79fa      	ldrb	r2, [r7, #7]
 8000774:	f002 021f 	and.w	r2, r2, #31
 8000778:	2001      	movs	r0, #1
 800077a:	fa00 f202 	lsl.w	r2, r0, r2
 800077e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000782:	bf00      	nop
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	e000e100 	.word	0xe000e100

08000794 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	db10      	blt.n	80007c8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007a6:	490b      	ldr	r1, [pc, #44]	; (80007d4 <__NVIC_DisableIRQ+0x40>)
 80007a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ac:	095b      	lsrs	r3, r3, #5
 80007ae:	79fa      	ldrb	r2, [r7, #7]
 80007b0:	f002 021f 	and.w	r2, r2, #31
 80007b4:	2001      	movs	r0, #1
 80007b6:	fa00 f202 	lsl.w	r2, r0, r2
 80007ba:	3320      	adds	r3, #32
 80007bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007c4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 80007c8:	bf00      	nop
 80007ca:	370c      	adds	r7, #12
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr
 80007d4:	e000e100 	.word	0xe000e100

080007d8 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	db0c      	blt.n	8000804 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ea:	4909      	ldr	r1, [pc, #36]	; (8000810 <__NVIC_SetPendingIRQ+0x38>)
 80007ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f0:	095b      	lsrs	r3, r3, #5
 80007f2:	79fa      	ldrb	r2, [r7, #7]
 80007f4:	f002 021f 	and.w	r2, r2, #31
 80007f8:	2001      	movs	r0, #1
 80007fa:	fa00 f202 	lsl.w	r2, r0, r2
 80007fe:	3340      	adds	r3, #64	; 0x40
 8000800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr
 8000810:	e000e100 	.word	0xe000e100

08000814 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	6039      	str	r1, [r7, #0]
 800081e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000824:	2b00      	cmp	r3, #0
 8000826:	db0a      	blt.n	800083e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000828:	490d      	ldr	r1, [pc, #52]	; (8000860 <__NVIC_SetPriority+0x4c>)
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	683a      	ldr	r2, [r7, #0]
 8000830:	b2d2      	uxtb	r2, r2
 8000832:	0112      	lsls	r2, r2, #4
 8000834:	b2d2      	uxtb	r2, r2
 8000836:	440b      	add	r3, r1
 8000838:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800083c:	e00a      	b.n	8000854 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083e:	4909      	ldr	r1, [pc, #36]	; (8000864 <__NVIC_SetPriority+0x50>)
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	f003 030f 	and.w	r3, r3, #15
 8000846:	3b04      	subs	r3, #4
 8000848:	683a      	ldr	r2, [r7, #0]
 800084a:	b2d2      	uxtb	r2, r2
 800084c:	0112      	lsls	r2, r2, #4
 800084e:	b2d2      	uxtb	r2, r2
 8000850:	440b      	add	r3, r1
 8000852:	761a      	strb	r2, [r3, #24]
}
 8000854:	bf00      	nop
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	e000e100 	.word	0xe000e100
 8000864:	e000ed00 	.word	0xe000ed00

08000868 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000868:	b480      	push	{r7}
 800086a:	b089      	sub	sp, #36	; 0x24
 800086c:	af00      	add	r7, sp, #0
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	60b9      	str	r1, [r7, #8]
 8000872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	f003 0307 	and.w	r3, r3, #7
 800087a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800087c:	69fb      	ldr	r3, [r7, #28]
 800087e:	f1c3 0307 	rsb	r3, r3, #7
 8000882:	2b04      	cmp	r3, #4
 8000884:	bf28      	it	cs
 8000886:	2304      	movcs	r3, #4
 8000888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800088a:	69fb      	ldr	r3, [r7, #28]
 800088c:	3304      	adds	r3, #4
 800088e:	2b06      	cmp	r3, #6
 8000890:	d902      	bls.n	8000898 <NVIC_EncodePriority+0x30>
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	3b03      	subs	r3, #3
 8000896:	e000      	b.n	800089a <NVIC_EncodePriority+0x32>
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800089c:	2201      	movs	r2, #1
 800089e:	69bb      	ldr	r3, [r7, #24]
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	1e5a      	subs	r2, r3, #1
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	401a      	ands	r2, r3
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ae:	2101      	movs	r1, #1
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	fa01 f303 	lsl.w	r3, r1, r3
 80008b6:	1e59      	subs	r1, r3, #1
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	4313      	orrs	r3, r2
         );
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3724      	adds	r7, #36	; 0x24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
	...

080008cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80008d0:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80008d4:	4905      	ldr	r1, [pc, #20]	; (80008ec <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80008d6:	4b05      	ldr	r3, [pc, #20]	; (80008ec <__NVIC_SystemReset+0x20>)
 80008d8:	68db      	ldr	r3, [r3, #12]
 80008da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80008de:	4b04      	ldr	r3, [pc, #16]	; (80008f0 <__NVIC_SystemReset+0x24>)
 80008e0:	4313      	orrs	r3, r2
 80008e2:	60cb      	str	r3, [r1, #12]
 80008e4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <__NVIC_SystemReset+0x1c>
 80008ec:	e000ed00 	.word	0xe000ed00
 80008f0:	05fa0004 	.word	0x05fa0004

080008f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	3b01      	subs	r3, #1
 8000900:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000904:	d301      	bcc.n	800090a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000906:	2301      	movs	r3, #1
 8000908:	e00f      	b.n	800092a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800090a:	4a0a      	ldr	r2, [pc, #40]	; (8000934 <SysTick_Config+0x40>)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	3b01      	subs	r3, #1
 8000910:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000912:	210f      	movs	r1, #15
 8000914:	f04f 30ff 	mov.w	r0, #4294967295
 8000918:	f7ff ff7c 	bl	8000814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800091c:	4b05      	ldr	r3, [pc, #20]	; (8000934 <SysTick_Config+0x40>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000922:	4b04      	ldr	r3, [pc, #16]	; (8000934 <SysTick_Config+0x40>)
 8000924:	2207      	movs	r2, #7
 8000926:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000928:	2300      	movs	r3, #0
}
 800092a:	4618      	mov	r0, r3
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	e000e010 	.word	0xe000e010

08000938 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff fed7 	bl	80006f4 <__NVIC_SetPriorityGrouping>
}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}

0800094e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800094e:	b580      	push	{r7, lr}
 8000950:	b086      	sub	sp, #24
 8000952:	af00      	add	r7, sp, #0
 8000954:	4603      	mov	r3, r0
 8000956:	60b9      	str	r1, [r7, #8]
 8000958:	607a      	str	r2, [r7, #4]
 800095a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800095c:	2300      	movs	r3, #0
 800095e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000960:	f7ff feec 	bl	800073c <__NVIC_GetPriorityGrouping>
 8000964:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	68b9      	ldr	r1, [r7, #8]
 800096a:	6978      	ldr	r0, [r7, #20]
 800096c:	f7ff ff7c 	bl	8000868 <NVIC_EncodePriority>
 8000970:	4602      	mov	r2, r0
 8000972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000976:	4611      	mov	r1, r2
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff ff4b 	bl	8000814 <__NVIC_SetPriority>
}
 800097e:	bf00      	nop
 8000980:	3718      	adds	r7, #24
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b082      	sub	sp, #8
 800098a:	af00      	add	r7, sp, #0
 800098c:	4603      	mov	r3, r0
 800098e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff fedf 	bl	8000758 <__NVIC_EnableIRQ>
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	4603      	mov	r3, r0
 80009aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80009ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff feef 	bl	8000794 <__NVIC_DisableIRQ>
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80009c2:	f7ff ff83 	bl	80008cc <__NVIC_SystemReset>

080009c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b082      	sub	sp, #8
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ce:	6878      	ldr	r0, [r7, #4]
 80009d0:	f7ff ff90 	bl	80008f4 <SysTick_Config>
 80009d4:	4603      	mov	r3, r0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b082      	sub	sp, #8
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	4603      	mov	r3, r0
 80009e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fef3 	bl	80007d8 <__NVIC_SetPendingIRQ>
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d101      	bne.n	8000a0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	e098      	b.n	8000b40 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	4b4d      	ldr	r3, [pc, #308]	; (8000b4c <HAL_DMA_Init+0x150>)
 8000a16:	429a      	cmp	r2, r3
 8000a18:	d80f      	bhi.n	8000a3a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	4b4b      	ldr	r3, [pc, #300]	; (8000b50 <HAL_DMA_Init+0x154>)
 8000a22:	4413      	add	r3, r2
 8000a24:	4a4b      	ldr	r2, [pc, #300]	; (8000b54 <HAL_DMA_Init+0x158>)
 8000a26:	fba2 2303 	umull	r2, r3, r2, r3
 8000a2a:	091b      	lsrs	r3, r3, #4
 8000a2c:	009a      	lsls	r2, r3, #2
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a48      	ldr	r2, [pc, #288]	; (8000b58 <HAL_DMA_Init+0x15c>)
 8000a36:	641a      	str	r2, [r3, #64]	; 0x40
 8000a38:	e00e      	b.n	8000a58 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	461a      	mov	r2, r3
 8000a40:	4b46      	ldr	r3, [pc, #280]	; (8000b5c <HAL_DMA_Init+0x160>)
 8000a42:	4413      	add	r3, r2
 8000a44:	4a43      	ldr	r2, [pc, #268]	; (8000b54 <HAL_DMA_Init+0x158>)
 8000a46:	fba2 2303 	umull	r2, r3, r2, r3
 8000a4a:	091b      	lsrs	r3, r3, #4
 8000a4c:	009a      	lsls	r2, r3, #2
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a42      	ldr	r2, [pc, #264]	; (8000b60 <HAL_DMA_Init+0x164>)
 8000a56:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000a7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	691b      	ldr	r3, [r3, #16]
 8000a82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	699b      	ldr	r3, [r3, #24]
 8000a8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6a1b      	ldr	r3, [r3, #32]
 8000a9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000a9c:	68fa      	ldr	r2, [r7, #12]
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	68fa      	ldr	r2, [r7, #12]
 8000aa8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ab2:	d039      	beq.n	8000b28 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab8:	4a27      	ldr	r2, [pc, #156]	; (8000b58 <HAL_DMA_Init+0x15c>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d11a      	bne.n	8000af4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000abe:	4929      	ldr	r1, [pc, #164]	; (8000b64 <HAL_DMA_Init+0x168>)
 8000ac0:	4b28      	ldr	r3, [pc, #160]	; (8000b64 <HAL_DMA_Init+0x168>)
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac8:	f003 031c 	and.w	r3, r3, #28
 8000acc:	200f      	movs	r0, #15
 8000ace:	fa00 f303 	lsl.w	r3, r0, r3
 8000ad2:	43db      	mvns	r3, r3
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000ad8:	4822      	ldr	r0, [pc, #136]	; (8000b64 <HAL_DMA_Init+0x168>)
 8000ada:	4b22      	ldr	r3, [pc, #136]	; (8000b64 <HAL_DMA_Init+0x168>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6859      	ldr	r1, [r3, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae6:	f003 031c 	and.w	r3, r3, #28
 8000aea:	fa01 f303 	lsl.w	r3, r1, r3
 8000aee:	4313      	orrs	r3, r2
 8000af0:	6003      	str	r3, [r0, #0]
 8000af2:	e019      	b.n	8000b28 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000af4:	491c      	ldr	r1, [pc, #112]	; (8000b68 <HAL_DMA_Init+0x16c>)
 8000af6:	4b1c      	ldr	r3, [pc, #112]	; (8000b68 <HAL_DMA_Init+0x16c>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afe:	f003 031c 	and.w	r3, r3, #28
 8000b02:	200f      	movs	r0, #15
 8000b04:	fa00 f303 	lsl.w	r3, r0, r3
 8000b08:	43db      	mvns	r3, r3
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000b0e:	4816      	ldr	r0, [pc, #88]	; (8000b68 <HAL_DMA_Init+0x16c>)
 8000b10:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <HAL_DMA_Init+0x16c>)
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6859      	ldr	r1, [r3, #4]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1c:	f003 031c 	and.w	r3, r3, #28
 8000b20:	fa01 f303 	lsl.w	r3, r1, r3
 8000b24:	4313      	orrs	r3, r2
 8000b26:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2201      	movs	r2, #1
 8000b32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000b3e:	2300      	movs	r3, #0
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3714      	adds	r7, #20
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr
 8000b4c:	40020407 	.word	0x40020407
 8000b50:	bffdfff8 	.word	0xbffdfff8
 8000b54:	cccccccd 	.word	0xcccccccd
 8000b58:	40020000 	.word	0x40020000
 8000b5c:	bffdfbf8 	.word	0xbffdfbf8
 8000b60:	40020400 	.word	0x40020400
 8000b64:	400200a8 	.word	0x400200a8
 8000b68:	400204a8 	.word	0x400204a8

08000b6c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d101      	bne.n	8000b7e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e072      	b.n	8000c64 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	6812      	ldr	r2, [r2, #0]
 8000b86:	6812      	ldr	r2, [r2, #0]
 8000b88:	f022 0201 	bic.w	r2, r2, #1
 8000b8c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	461a      	mov	r2, r3
 8000b94:	4b36      	ldr	r3, [pc, #216]	; (8000c70 <HAL_DMA_DeInit+0x104>)
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d80f      	bhi.n	8000bba <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4b34      	ldr	r3, [pc, #208]	; (8000c74 <HAL_DMA_DeInit+0x108>)
 8000ba2:	4413      	add	r3, r2
 8000ba4:	4a34      	ldr	r2, [pc, #208]	; (8000c78 <HAL_DMA_DeInit+0x10c>)
 8000ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8000baa:	091b      	lsrs	r3, r3, #4
 8000bac:	009a      	lsls	r2, r3, #2
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4a31      	ldr	r2, [pc, #196]	; (8000c7c <HAL_DMA_DeInit+0x110>)
 8000bb6:	641a      	str	r2, [r3, #64]	; 0x40
 8000bb8:	e00e      	b.n	8000bd8 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	4b2f      	ldr	r3, [pc, #188]	; (8000c80 <HAL_DMA_DeInit+0x114>)
 8000bc2:	4413      	add	r3, r2
 8000bc4:	4a2c      	ldr	r2, [pc, #176]	; (8000c78 <HAL_DMA_DeInit+0x10c>)
 8000bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bca:	091b      	lsrs	r3, r3, #4
 8000bcc:	009a      	lsls	r2, r3, #2
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a2b      	ldr	r2, [pc, #172]	; (8000c84 <HAL_DMA_DeInit+0x118>)
 8000bd6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be4:	687a      	ldr	r2, [r7, #4]
 8000be6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000be8:	f002 021c 	and.w	r2, r2, #28
 8000bec:	2101      	movs	r1, #1
 8000bee:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf2:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf8:	4a20      	ldr	r2, [pc, #128]	; (8000c7c <HAL_DMA_DeInit+0x110>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d10d      	bne.n	8000c1a <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000bfe:	4922      	ldr	r1, [pc, #136]	; (8000c88 <HAL_DMA_DeInit+0x11c>)
 8000c00:	4b21      	ldr	r3, [pc, #132]	; (8000c88 <HAL_DMA_DeInit+0x11c>)
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c08:	f003 031c 	and.w	r3, r3, #28
 8000c0c:	200f      	movs	r0, #15
 8000c0e:	fa00 f303 	lsl.w	r3, r0, r3
 8000c12:	43db      	mvns	r3, r3
 8000c14:	4013      	ands	r3, r2
 8000c16:	600b      	str	r3, [r1, #0]
 8000c18:	e00c      	b.n	8000c34 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000c1a:	491c      	ldr	r1, [pc, #112]	; (8000c8c <HAL_DMA_DeInit+0x120>)
 8000c1c:	4b1b      	ldr	r3, [pc, #108]	; (8000c8c <HAL_DMA_DeInit+0x120>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c24:	f003 031c 	and.w	r3, r3, #28
 8000c28:	200f      	movs	r0, #15
 8000c2a:	fa00 f303 	lsl.w	r3, r0, r3
 8000c2e:	43db      	mvns	r3, r3
 8000c30:	4013      	ands	r3, r2
 8000c32:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2200      	movs	r2, #0
 8000c44:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2200      	movs	r2, #0
 8000c50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2200      	movs	r2, #0
 8000c56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	40020407 	.word	0x40020407
 8000c74:	bffdfff8 	.word	0xbffdfff8
 8000c78:	cccccccd 	.word	0xcccccccd
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	bffdfbf8 	.word	0xbffdfbf8
 8000c84:	40020400 	.word	0x40020400
 8000c88:	400200a8 	.word	0x400200a8
 8000c8c:	400204a8 	.word	0x400204a8

08000c90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
 8000c9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d101      	bne.n	8000cb0 <HAL_DMA_Start_IT+0x20>
 8000cac:	2302      	movs	r3, #2
 8000cae:	e04b      	b.n	8000d48 <HAL_DMA_Start_IT+0xb8>
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d13a      	bne.n	8000d3a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	2202      	movs	r2, #2
 8000cc8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	68fa      	ldr	r2, [r7, #12]
 8000cd8:	6812      	ldr	r2, [r2, #0]
 8000cda:	6812      	ldr	r2, [r2, #0]
 8000cdc:	f022 0201 	bic.w	r2, r2, #1
 8000ce0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	68b9      	ldr	r1, [r7, #8]
 8000ce8:	68f8      	ldr	r0, [r7, #12]
 8000cea:	f000 f9a9 	bl	8001040 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d008      	beq.n	8000d08 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	6812      	ldr	r2, [r2, #0]
 8000cfe:	6812      	ldr	r2, [r2, #0]
 8000d00:	f042 020e 	orr.w	r2, r2, #14
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	e00f      	b.n	8000d28 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	68fa      	ldr	r2, [r7, #12]
 8000d0e:	6812      	ldr	r2, [r2, #0]
 8000d10:	6812      	ldr	r2, [r2, #0]
 8000d12:	f022 0204 	bic.w	r2, r2, #4
 8000d16:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	68fa      	ldr	r2, [r7, #12]
 8000d1e:	6812      	ldr	r2, [r2, #0]
 8000d20:	6812      	ldr	r2, [r2, #0]
 8000d22:	f042 020a 	orr.w	r2, r2, #10
 8000d26:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	6812      	ldr	r2, [r2, #0]
 8000d30:	6812      	ldr	r2, [r2, #0]
 8000d32:	f042 0201 	orr.w	r2, r2, #1
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	e005      	b.n	8000d46 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000d42:	2302      	movs	r3, #2
 8000d44:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3718      	adds	r7, #24
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d008      	beq.n	8000d7a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2200      	movs	r2, #0
 8000d72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e022      	b.n	8000dc0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	6812      	ldr	r2, [r2, #0]
 8000d82:	6812      	ldr	r2, [r2, #0]
 8000d84:	f022 020e 	bic.w	r2, r2, #14
 8000d88:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	6812      	ldr	r2, [r2, #0]
 8000d92:	6812      	ldr	r2, [r2, #0]
 8000d94:	f022 0201 	bic.w	r2, r2, #1
 8000d98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000da2:	f002 021c 	and.w	r2, r2, #28
 8000da6:	2101      	movs	r1, #1
 8000da8:	fa01 f202 	lsl.w	r2, r1, r2
 8000dac:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2201      	movs	r2, #1
 8000db2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2200      	movs	r2, #0
 8000dba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d005      	beq.n	8000df0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2204      	movs	r2, #4
 8000de8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	73fb      	strb	r3, [r7, #15]
 8000dee:	e029      	b.n	8000e44 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	687a      	ldr	r2, [r7, #4]
 8000df6:	6812      	ldr	r2, [r2, #0]
 8000df8:	6812      	ldr	r2, [r2, #0]
 8000dfa:	f022 020e 	bic.w	r2, r2, #14
 8000dfe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	6812      	ldr	r2, [r2, #0]
 8000e08:	6812      	ldr	r2, [r2, #0]
 8000e0a:	f022 0201 	bic.w	r2, r2, #1
 8000e0e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000e18:	f002 021c 	and.w	r2, r2, #28
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e22:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2201      	movs	r2, #1
 8000e28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d003      	beq.n	8000e44 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	4798      	blx	r3
    }
  }
  return status;
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b084      	sub	sp, #16
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6a:	f003 031c 	and.w	r3, r3, #28
 8000e6e:	2204      	movs	r2, #4
 8000e70:	409a      	lsls	r2, r3
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	4013      	ands	r3, r2
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d026      	beq.n	8000ec8 <HAL_DMA_IRQHandler+0x7a>
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	f003 0304 	and.w	r3, r3, #4
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d021      	beq.n	8000ec8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f003 0320 	and.w	r3, r3, #32
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d107      	bne.n	8000ea2 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	6812      	ldr	r2, [r2, #0]
 8000e9a:	6812      	ldr	r2, [r2, #0]
 8000e9c:	f022 0204 	bic.w	r2, r2, #4
 8000ea0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000eaa:	f002 021c 	and.w	r2, r2, #28
 8000eae:	2104      	movs	r1, #4
 8000eb0:	fa01 f202 	lsl.w	r2, r1, r2
 8000eb4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d071      	beq.n	8000fa2 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8000ec6:	e06c      	b.n	8000fa2 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ecc:	f003 031c 	and.w	r3, r3, #28
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	409a      	lsls	r2, r3
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d02e      	beq.n	8000f3a <HAL_DMA_IRQHandler+0xec>
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	f003 0302 	and.w	r3, r3, #2
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d029      	beq.n	8000f3a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f003 0320 	and.w	r3, r3, #32
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d10b      	bne.n	8000f0c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	687a      	ldr	r2, [r7, #4]
 8000efa:	6812      	ldr	r2, [r2, #0]
 8000efc:	6812      	ldr	r2, [r2, #0]
 8000efe:	f022 020a 	bic.w	r2, r2, #10
 8000f02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2201      	movs	r2, #1
 8000f08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000f14:	f002 021c 	and.w	r2, r2, #28
 8000f18:	2102      	movs	r1, #2
 8000f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f1e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2200      	movs	r2, #0
 8000f24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d038      	beq.n	8000fa2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000f38:	e033      	b.n	8000fa2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f3e:	f003 031c 	and.w	r3, r3, #28
 8000f42:	2208      	movs	r2, #8
 8000f44:	409a      	lsls	r2, r3
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4013      	ands	r3, r2
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d02a      	beq.n	8000fa4 <HAL_DMA_IRQHandler+0x156>
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	f003 0308 	and.w	r3, r3, #8
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d025      	beq.n	8000fa4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	6812      	ldr	r2, [r2, #0]
 8000f60:	6812      	ldr	r2, [r2, #0]
 8000f62:	f022 020e 	bic.w	r2, r2, #14
 8000f66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000f70:	f002 021c 	and.w	r2, r2, #28
 8000f74:	2101      	movs	r1, #1
 8000f76:	fa01 f202 	lsl.w	r2, r1, r2
 8000f7a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2201      	movs	r2, #1
 8000f86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d004      	beq.n	8000fa4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000fa2:	bf00      	nop
 8000fa4:	bf00      	nop
}
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8000fac:	b480      	push	{r7}
 8000fae:	b087      	sub	sp, #28
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	607a      	str	r2, [r7, #4]
 8000fb8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d101      	bne.n	8000fcc <HAL_DMA_RegisterCallback+0x20>
 8000fc8:	2302      	movs	r3, #2
 8000fca:	e032      	b.n	8001032 <HAL_DMA_RegisterCallback+0x86>
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2201      	movs	r2, #1
 8000fd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d121      	bne.n	8001024 <HAL_DMA_RegisterCallback+0x78>
  {
    switch (CallbackID)
 8000fe0:	7afb      	ldrb	r3, [r7, #11]
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	d81a      	bhi.n	800101c <HAL_DMA_RegisterCallback+0x70>
 8000fe6:	a201      	add	r2, pc, #4	; (adr r2, 8000fec <HAL_DMA_RegisterCallback+0x40>)
 8000fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fec:	08000ffd 	.word	0x08000ffd
 8000ff0:	08001005 	.word	0x08001005
 8000ff4:	0800100d 	.word	0x0800100d
 8000ff8:	08001015 	.word	0x08001015
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 8001002:	e011      	b.n	8001028 <HAL_DMA_RegisterCallback+0x7c>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 800100a:	e00d      	b.n	8001028 <HAL_DMA_RegisterCallback+0x7c>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 8001012:	e009      	b.n	8001028 <HAL_DMA_RegisterCallback+0x7c>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 800101a:	e005      	b.n	8001028 <HAL_DMA_RegisterCallback+0x7c>

     default:
           status = HAL_ERROR;
 800101c:	2301      	movs	r3, #1
 800101e:	75fb      	strb	r3, [r7, #23]
           break;
 8001020:	bf00      	nop
 8001022:	e001      	b.n	8001028 <HAL_DMA_RegisterCallback+0x7c>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2200      	movs	r2, #0
 800102c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8001030:	7dfb      	ldrb	r3, [r7, #23]
}
 8001032:	4618      	mov	r0, r3
 8001034:	371c      	adds	r7, #28
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001052:	68fa      	ldr	r2, [r7, #12]
 8001054:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001056:	f002 021c 	and.w	r2, r2, #28
 800105a:	2101      	movs	r1, #1
 800105c:	fa01 f202 	lsl.w	r2, r1, r2
 8001060:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	2b10      	cmp	r3, #16
 8001070:	d108      	bne.n	8001084 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001082:	e007      	b.n	8001094 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	68ba      	ldr	r2, [r7, #8]
 800108a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	687a      	ldr	r2, [r7, #4]
 8001092:	60da      	str	r2, [r3, #12]
}
 8001094:	bf00      	nop
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b087      	sub	sp, #28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ae:	e17f      	b.n	80013b0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	2101      	movs	r1, #1
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	fa01 f303 	lsl.w	r3, r1, r3
 80010bc:	4013      	ands	r3, r2
 80010be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	f000 8171 	beq.w	80013aa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d00b      	beq.n	80010e8 <HAL_GPIO_Init+0x48>
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d007      	beq.n	80010e8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010dc:	2b11      	cmp	r3, #17
 80010de:	d003      	beq.n	80010e8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	2b12      	cmp	r3, #18
 80010e6:	d130      	bne.n	800114a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	2203      	movs	r2, #3
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	43db      	mvns	r3, r3
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	4013      	ands	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	68da      	ldr	r2, [r3, #12]
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	4313      	orrs	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800111e:	2201      	movs	r2, #1
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43db      	mvns	r3, r3
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	4013      	ands	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	091b      	lsrs	r3, r3, #4
 8001134:	f003 0201 	and.w	r2, r3, #1
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4313      	orrs	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f003 0303 	and.w	r3, r3, #3
 8001152:	2b03      	cmp	r3, #3
 8001154:	d118      	bne.n	8001188 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800115a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800115c:	2201      	movs	r2, #1
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	08db      	lsrs	r3, r3, #3
 8001172:	f003 0201 	and.w	r2, r3, #1
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4313      	orrs	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	2203      	movs	r2, #3
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4013      	ands	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	689a      	ldr	r2, [r3, #8]
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d003      	beq.n	80011c8 <HAL_GPIO_Init+0x128>
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	2b12      	cmp	r3, #18
 80011c6:	d123      	bne.n	8001210 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	08da      	lsrs	r2, r3, #3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3208      	adds	r2, #8
 80011d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	f003 0307 	and.w	r3, r3, #7
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	220f      	movs	r2, #15
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	43db      	mvns	r3, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4013      	ands	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	691a      	ldr	r2, [r3, #16]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	08da      	lsrs	r2, r3, #3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	3208      	adds	r2, #8
 800120a:	6939      	ldr	r1, [r7, #16]
 800120c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	2203      	movs	r2, #3
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	43db      	mvns	r3, r3
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4013      	ands	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f003 0203 	and.w	r2, r3, #3
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	4313      	orrs	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124c:	2b00      	cmp	r3, #0
 800124e:	f000 80ac 	beq.w	80013aa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001252:	4a5e      	ldr	r2, [pc, #376]	; (80013cc <HAL_GPIO_Init+0x32c>)
 8001254:	4b5d      	ldr	r3, [pc, #372]	; (80013cc <HAL_GPIO_Init+0x32c>)
 8001256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	6613      	str	r3, [r2, #96]	; 0x60
 800125e:	4b5b      	ldr	r3, [pc, #364]	; (80013cc <HAL_GPIO_Init+0x32c>)
 8001260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	60bb      	str	r3, [r7, #8]
 8001268:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800126a:	4a59      	ldr	r2, [pc, #356]	; (80013d0 <HAL_GPIO_Init+0x330>)
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	089b      	lsrs	r3, r3, #2
 8001270:	3302      	adds	r3, #2
 8001272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001276:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	220f      	movs	r2, #15
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43db      	mvns	r3, r3
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	4013      	ands	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001294:	d025      	beq.n	80012e2 <HAL_GPIO_Init+0x242>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a4e      	ldr	r2, [pc, #312]	; (80013d4 <HAL_GPIO_Init+0x334>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d01f      	beq.n	80012de <HAL_GPIO_Init+0x23e>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a4d      	ldr	r2, [pc, #308]	; (80013d8 <HAL_GPIO_Init+0x338>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d019      	beq.n	80012da <HAL_GPIO_Init+0x23a>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a4c      	ldr	r2, [pc, #304]	; (80013dc <HAL_GPIO_Init+0x33c>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d013      	beq.n	80012d6 <HAL_GPIO_Init+0x236>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a4b      	ldr	r2, [pc, #300]	; (80013e0 <HAL_GPIO_Init+0x340>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d00d      	beq.n	80012d2 <HAL_GPIO_Init+0x232>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a4a      	ldr	r2, [pc, #296]	; (80013e4 <HAL_GPIO_Init+0x344>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d007      	beq.n	80012ce <HAL_GPIO_Init+0x22e>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a49      	ldr	r2, [pc, #292]	; (80013e8 <HAL_GPIO_Init+0x348>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d101      	bne.n	80012ca <HAL_GPIO_Init+0x22a>
 80012c6:	2306      	movs	r3, #6
 80012c8:	e00c      	b.n	80012e4 <HAL_GPIO_Init+0x244>
 80012ca:	2307      	movs	r3, #7
 80012cc:	e00a      	b.n	80012e4 <HAL_GPIO_Init+0x244>
 80012ce:	2305      	movs	r3, #5
 80012d0:	e008      	b.n	80012e4 <HAL_GPIO_Init+0x244>
 80012d2:	2304      	movs	r3, #4
 80012d4:	e006      	b.n	80012e4 <HAL_GPIO_Init+0x244>
 80012d6:	2303      	movs	r3, #3
 80012d8:	e004      	b.n	80012e4 <HAL_GPIO_Init+0x244>
 80012da:	2302      	movs	r3, #2
 80012dc:	e002      	b.n	80012e4 <HAL_GPIO_Init+0x244>
 80012de:	2301      	movs	r3, #1
 80012e0:	e000      	b.n	80012e4 <HAL_GPIO_Init+0x244>
 80012e2:	2300      	movs	r3, #0
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	f002 0203 	and.w	r2, r2, #3
 80012ea:	0092      	lsls	r2, r2, #2
 80012ec:	4093      	lsls	r3, r2
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012f4:	4936      	ldr	r1, [pc, #216]	; (80013d0 <HAL_GPIO_Init+0x330>)
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	089b      	lsrs	r3, r3, #2
 80012fa:	3302      	adds	r3, #2
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001302:	4b3a      	ldr	r3, [pc, #232]	; (80013ec <HAL_GPIO_Init+0x34c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	43db      	mvns	r3, r3
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	4013      	ands	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d003      	beq.n	8001326 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4313      	orrs	r3, r2
 8001324:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001326:	4a31      	ldr	r2, [pc, #196]	; (80013ec <HAL_GPIO_Init+0x34c>)
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800132c:	4b2f      	ldr	r3, [pc, #188]	; (80013ec <HAL_GPIO_Init+0x34c>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	43db      	mvns	r3, r3
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	4013      	ands	r3, r2
 800133a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	4313      	orrs	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001350:	4a26      	ldr	r2, [pc, #152]	; (80013ec <HAL_GPIO_Init+0x34c>)
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001356:	4b25      	ldr	r3, [pc, #148]	; (80013ec <HAL_GPIO_Init+0x34c>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	43db      	mvns	r3, r3
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	4013      	ands	r3, r2
 8001364:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d003      	beq.n	800137a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4313      	orrs	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800137a:	4a1c      	ldr	r2, [pc, #112]	; (80013ec <HAL_GPIO_Init+0x34c>)
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001380:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <HAL_GPIO_Init+0x34c>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	43db      	mvns	r3, r3
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4013      	ands	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013a4:	4a11      	ldr	r2, [pc, #68]	; (80013ec <HAL_GPIO_Init+0x34c>)
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	3301      	adds	r3, #1
 80013ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	fa22 f303 	lsr.w	r3, r2, r3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	f47f ae78 	bne.w	80010b0 <HAL_GPIO_Init+0x10>
  }
}
 80013c0:	bf00      	nop
 80013c2:	371c      	adds	r7, #28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	40021000 	.word	0x40021000
 80013d0:	40010000 	.word	0x40010000
 80013d4:	48000400 	.word	0x48000400
 80013d8:	48000800 	.word	0x48000800
 80013dc:	48000c00 	.word	0x48000c00
 80013e0:	48001000 	.word	0x48001000
 80013e4:	48001400 	.word	0x48001400
 80013e8:	48001800 	.word	0x48001800
 80013ec:	40010400 	.word	0x40010400

080013f0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b087      	sub	sp, #28
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80013fe:	e0cd      	b.n	800159c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001400:	2201      	movs	r2, #1
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	409a      	lsls	r2, r3
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	4013      	ands	r3, r2
 800140a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	2b00      	cmp	r3, #0
 8001410:	f000 80c1 	beq.w	8001596 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001414:	4a68      	ldr	r2, [pc, #416]	; (80015b8 <HAL_GPIO_DeInit+0x1c8>)
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	089b      	lsrs	r3, r3, #2
 800141a:	3302      	adds	r3, #2
 800141c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001420:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	f003 0303 	and.w	r3, r3, #3
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	220f      	movs	r2, #15
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	4013      	ands	r3, r2
 8001434:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800143c:	d025      	beq.n	800148a <HAL_GPIO_DeInit+0x9a>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a5e      	ldr	r2, [pc, #376]	; (80015bc <HAL_GPIO_DeInit+0x1cc>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d01f      	beq.n	8001486 <HAL_GPIO_DeInit+0x96>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a5d      	ldr	r2, [pc, #372]	; (80015c0 <HAL_GPIO_DeInit+0x1d0>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d019      	beq.n	8001482 <HAL_GPIO_DeInit+0x92>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a5c      	ldr	r2, [pc, #368]	; (80015c4 <HAL_GPIO_DeInit+0x1d4>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d013      	beq.n	800147e <HAL_GPIO_DeInit+0x8e>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a5b      	ldr	r2, [pc, #364]	; (80015c8 <HAL_GPIO_DeInit+0x1d8>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d00d      	beq.n	800147a <HAL_GPIO_DeInit+0x8a>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a5a      	ldr	r2, [pc, #360]	; (80015cc <HAL_GPIO_DeInit+0x1dc>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d007      	beq.n	8001476 <HAL_GPIO_DeInit+0x86>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a59      	ldr	r2, [pc, #356]	; (80015d0 <HAL_GPIO_DeInit+0x1e0>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d101      	bne.n	8001472 <HAL_GPIO_DeInit+0x82>
 800146e:	2306      	movs	r3, #6
 8001470:	e00c      	b.n	800148c <HAL_GPIO_DeInit+0x9c>
 8001472:	2307      	movs	r3, #7
 8001474:	e00a      	b.n	800148c <HAL_GPIO_DeInit+0x9c>
 8001476:	2305      	movs	r3, #5
 8001478:	e008      	b.n	800148c <HAL_GPIO_DeInit+0x9c>
 800147a:	2304      	movs	r3, #4
 800147c:	e006      	b.n	800148c <HAL_GPIO_DeInit+0x9c>
 800147e:	2303      	movs	r3, #3
 8001480:	e004      	b.n	800148c <HAL_GPIO_DeInit+0x9c>
 8001482:	2302      	movs	r3, #2
 8001484:	e002      	b.n	800148c <HAL_GPIO_DeInit+0x9c>
 8001486:	2301      	movs	r3, #1
 8001488:	e000      	b.n	800148c <HAL_GPIO_DeInit+0x9c>
 800148a:	2300      	movs	r3, #0
 800148c:	697a      	ldr	r2, [r7, #20]
 800148e:	f002 0203 	and.w	r2, r2, #3
 8001492:	0092      	lsls	r2, r2, #2
 8001494:	fa03 f202 	lsl.w	r2, r3, r2
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	429a      	cmp	r2, r3
 800149c:	d132      	bne.n	8001504 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800149e:	494d      	ldr	r1, [pc, #308]	; (80015d4 <HAL_GPIO_DeInit+0x1e4>)
 80014a0:	4b4c      	ldr	r3, [pc, #304]	; (80015d4 <HAL_GPIO_DeInit+0x1e4>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	43db      	mvns	r3, r3
 80014a8:	4013      	ands	r3, r2
 80014aa:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80014ac:	4949      	ldr	r1, [pc, #292]	; (80015d4 <HAL_GPIO_DeInit+0x1e4>)
 80014ae:	4b49      	ldr	r3, [pc, #292]	; (80015d4 <HAL_GPIO_DeInit+0x1e4>)
 80014b0:	685a      	ldr	r2, [r3, #4]
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	4013      	ands	r3, r2
 80014b8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80014ba:	4946      	ldr	r1, [pc, #280]	; (80015d4 <HAL_GPIO_DeInit+0x1e4>)
 80014bc:	4b45      	ldr	r3, [pc, #276]	; (80015d4 <HAL_GPIO_DeInit+0x1e4>)
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	43db      	mvns	r3, r3
 80014c4:	4013      	ands	r3, r2
 80014c6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80014c8:	4942      	ldr	r1, [pc, #264]	; (80015d4 <HAL_GPIO_DeInit+0x1e4>)
 80014ca:	4b42      	ldr	r3, [pc, #264]	; (80015d4 <HAL_GPIO_DeInit+0x1e4>)
 80014cc:	68da      	ldr	r2, [r3, #12]
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	43db      	mvns	r3, r3
 80014d2:	4013      	ands	r3, r2
 80014d4:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	f003 0303 	and.w	r3, r3, #3
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	220f      	movs	r2, #15
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80014e6:	4834      	ldr	r0, [pc, #208]	; (80015b8 <HAL_GPIO_DeInit+0x1c8>)
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	089b      	lsrs	r3, r3, #2
 80014ec:	4932      	ldr	r1, [pc, #200]	; (80015b8 <HAL_GPIO_DeInit+0x1c8>)
 80014ee:	697a      	ldr	r2, [r7, #20]
 80014f0:	0892      	lsrs	r2, r2, #2
 80014f2:	3202      	adds	r2, #2
 80014f4:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	43d2      	mvns	r2, r2
 80014fc:	400a      	ands	r2, r1
 80014fe:	3302      	adds	r3, #2
 8001500:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	2103      	movs	r1, #3
 800150e:	fa01 f303 	lsl.w	r3, r1, r3
 8001512:	431a      	orrs	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	08da      	lsrs	r2, r3, #3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	08d9      	lsrs	r1, r3, #3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3108      	adds	r1, #8
 8001524:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	f003 0307 	and.w	r3, r3, #7
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	200f      	movs	r0, #15
 8001532:	fa00 f303 	lsl.w	r3, r0, r3
 8001536:	43db      	mvns	r3, r3
 8001538:	4019      	ands	r1, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3208      	adds	r2, #8
 800153e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	2103      	movs	r1, #3
 800154c:	fa01 f303 	lsl.w	r3, r1, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	401a      	ands	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	2101      	movs	r1, #1
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	43db      	mvns	r3, r3
 8001566:	401a      	ands	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	68da      	ldr	r2, [r3, #12]
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	2103      	movs	r1, #3
 8001576:	fa01 f303 	lsl.w	r3, r1, r3
 800157a:	43db      	mvns	r3, r3
 800157c:	401a      	ands	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001586:	2101      	movs	r1, #1
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	fa01 f303 	lsl.w	r3, r1, r3
 800158e:	43db      	mvns	r3, r3
 8001590:	401a      	ands	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	3301      	adds	r3, #1
 800159a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	fa22 f303 	lsr.w	r3, r2, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f47f af2b 	bne.w	8001400 <HAL_GPIO_DeInit+0x10>
  }
}
 80015aa:	bf00      	nop
 80015ac:	371c      	adds	r7, #28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40010000 	.word	0x40010000
 80015bc:	48000400 	.word	0x48000400
 80015c0:	48000800 	.word	0x48000800
 80015c4:	48000c00 	.word	0x48000c00
 80015c8:	48001000 	.word	0x48001000
 80015cc:	48001400 	.word	0x48001400
 80015d0:	48001800 	.word	0x48001800
 80015d4:	40010400 	.word	0x40010400

080015d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691a      	ldr	r2, [r3, #16]
 80015e8:	887b      	ldrh	r3, [r7, #2]
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d002      	beq.n	80015f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015f0:	2301      	movs	r3, #1
 80015f2:	73fb      	strb	r3, [r7, #15]
 80015f4:	e001      	b.n	80015fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	807b      	strh	r3, [r7, #2]
 8001614:	4613      	mov	r3, r2
 8001616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001618:	787b      	ldrb	r3, [r7, #1]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800161e:	887a      	ldrh	r2, [r7, #2]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001624:	e002      	b.n	800162c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001626:	887a      	ldrh	r2, [r7, #2]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	695a      	ldr	r2, [r3, #20]
 8001648:	887b      	ldrh	r3, [r7, #2]
 800164a:	4013      	ands	r3, r2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001650:	887a      	ldrh	r2, [r7, #2]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001656:	e002      	b.n	800165e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001658:	887a      	ldrh	r2, [r7, #2]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	619a      	str	r2, [r3, #24]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
	...

0800166c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001676:	4b08      	ldr	r3, [pc, #32]	; (8001698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001678:	695a      	ldr	r2, [r3, #20]
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	4013      	ands	r3, r2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d006      	beq.n	8001690 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001684:	88fb      	ldrh	r3, [r7, #6]
 8001686:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001688:	88fb      	ldrh	r3, [r7, #6]
 800168a:	4618      	mov	r0, r3
 800168c:	f000 f806 	bl	800169c <HAL_GPIO_EXTI_Callback>
  }
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40010400 	.word	0x40010400

0800169c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80016a6:	bf00      	nop
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr

080016b2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b082      	sub	sp, #8
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d101      	bne.n	80016c4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e080      	b.n	80017c6 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d106      	bne.n	80016de <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f00e fe43 	bl	8010364 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2224      	movs	r2, #36	; 0x24
 80016e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	6812      	ldr	r2, [r2, #0]
 80016f0:	f022 0201 	bic.w	r2, r2, #1
 80016f4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	6852      	ldr	r2, [r2, #4]
 80016fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001702:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6812      	ldr	r2, [r2, #0]
 800170c:	6892      	ldr	r2, [r2, #8]
 800170e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001712:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d107      	bne.n	800172c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6892      	ldr	r2, [r2, #8]
 8001724:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	e006      	b.n	800173a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	6892      	ldr	r2, [r2, #8]
 8001734:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001738:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	2b02      	cmp	r3, #2
 8001740:	d104      	bne.n	800174c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800174a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800175a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800175e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	68d2      	ldr	r2, [r2, #12]
 800176a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800176e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	6911      	ldr	r1, [r2, #16]
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	6952      	ldr	r2, [r2, #20]
 800177c:	4311      	orrs	r1, r2
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	6992      	ldr	r2, [r2, #24]
 8001782:	0212      	lsls	r2, r2, #8
 8001784:	430a      	orrs	r2, r1
 8001786:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	69d1      	ldr	r1, [r2, #28]
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6a12      	ldr	r2, [r2, #32]
 8001794:	430a      	orrs	r2, r1
 8001796:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	6812      	ldr	r2, [r2, #0]
 80017a0:	6812      	ldr	r2, [r2, #0]
 80017a2:	f042 0201 	orr.w	r2, r2, #1
 80017a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2220      	movs	r2, #32
 80017b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e021      	b.n	8001824 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2224      	movs	r2, #36	; 0x24
 80017e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	6812      	ldr	r2, [r2, #0]
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	f022 0201 	bic.w	r2, r2, #1
 80017f6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f00e fe59 	bl	80104b0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af02      	add	r7, sp, #8
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	607a      	str	r2, [r7, #4]
 8001836:	461a      	mov	r2, r3
 8001838:	460b      	mov	r3, r1
 800183a:	817b      	strh	r3, [r7, #10]
 800183c:	4613      	mov	r3, r2
 800183e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001846:	b2db      	uxtb	r3, r3
 8001848:	2b20      	cmp	r3, #32
 800184a:	f040 80da 	bne.w	8001a02 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001854:	2b01      	cmp	r3, #1
 8001856:	d101      	bne.n	800185c <HAL_I2C_Master_Transmit+0x30>
 8001858:	2302      	movs	r3, #2
 800185a:	e0d3      	b.n	8001a04 <HAL_I2C_Master_Transmit+0x1d8>
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2201      	movs	r2, #1
 8001860:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001864:	f7fe fef8 	bl	8000658 <HAL_GetTick>
 8001868:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	2319      	movs	r3, #25
 8001870:	2201      	movs	r2, #1
 8001872:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001876:	68f8      	ldr	r0, [r7, #12]
 8001878:	f000 f9e6 	bl	8001c48 <I2C_WaitOnFlagUntilTimeout>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e0be      	b.n	8001a04 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2221      	movs	r2, #33	; 0x21
 800188a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2210      	movs	r2, #16
 8001892:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2200      	movs	r2, #0
 800189a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	893a      	ldrh	r2, [r7, #8]
 80018a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2200      	movs	r2, #0
 80018ac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	2bff      	cmp	r3, #255	; 0xff
 80018b6:	d90e      	bls.n	80018d6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	22ff      	movs	r2, #255	; 0xff
 80018bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	8979      	ldrh	r1, [r7, #10]
 80018c6:	4b51      	ldr	r3, [pc, #324]	; (8001a0c <HAL_I2C_Master_Transmit+0x1e0>)
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	f000 fb48 	bl	8001f64 <I2C_TransferConfig>
 80018d4:	e06c      	b.n	80019b0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018da:	b29a      	uxth	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	8979      	ldrh	r1, [r7, #10]
 80018e8:	4b48      	ldr	r3, [pc, #288]	; (8001a0c <HAL_I2C_Master_Transmit+0x1e0>)
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018f0:	68f8      	ldr	r0, [r7, #12]
 80018f2:	f000 fb37 	bl	8001f64 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80018f6:	e05b      	b.n	80019b0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	6a39      	ldr	r1, [r7, #32]
 80018fc:	68f8      	ldr	r0, [r7, #12]
 80018fe:	f000 f9e3 	bl	8001cc8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e07b      	b.n	8001a04 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001914:	7812      	ldrb	r2, [r2, #0]
 8001916:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191c:	1c5a      	adds	r2, r3, #1
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001926:	b29b      	uxth	r3, r3
 8001928:	3b01      	subs	r3, #1
 800192a:	b29a      	uxth	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001934:	3b01      	subs	r3, #1
 8001936:	b29a      	uxth	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001940:	b29b      	uxth	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d034      	beq.n	80019b0 <HAL_I2C_Master_Transmit+0x184>
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800194a:	2b00      	cmp	r3, #0
 800194c:	d130      	bne.n	80019b0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	6a3b      	ldr	r3, [r7, #32]
 8001954:	2200      	movs	r2, #0
 8001956:	2180      	movs	r1, #128	; 0x80
 8001958:	68f8      	ldr	r0, [r7, #12]
 800195a:	f000 f975 	bl	8001c48 <I2C_WaitOnFlagUntilTimeout>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e04d      	b.n	8001a04 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800196c:	b29b      	uxth	r3, r3
 800196e:	2bff      	cmp	r3, #255	; 0xff
 8001970:	d90e      	bls.n	8001990 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	22ff      	movs	r2, #255	; 0xff
 8001976:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800197c:	b2da      	uxtb	r2, r3
 800197e:	8979      	ldrh	r1, [r7, #10]
 8001980:	2300      	movs	r3, #0
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f000 faeb 	bl	8001f64 <I2C_TransferConfig>
 800198e:	e00f      	b.n	80019b0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001994:	b29a      	uxth	r2, r3
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	8979      	ldrh	r1, [r7, #10]
 80019a2:	2300      	movs	r3, #0
 80019a4:	9300      	str	r3, [sp, #0]
 80019a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f000 fada 	bl	8001f64 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d19e      	bne.n	80018f8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019ba:	697a      	ldr	r2, [r7, #20]
 80019bc:	6a39      	ldr	r1, [r7, #32]
 80019be:	68f8      	ldr	r0, [r7, #12]
 80019c0:	f000 f9c2 	bl	8001d48 <I2C_WaitOnSTOPFlagUntilTimeout>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e01a      	b.n	8001a04 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2220      	movs	r2, #32
 80019d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	6859      	ldr	r1, [r3, #4]
 80019e0:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <HAL_I2C_Master_Transmit+0x1e4>)
 80019e2:	400b      	ands	r3, r1
 80019e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2220      	movs	r2, #32
 80019ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2200      	movs	r2, #0
 80019fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80019fe:	2300      	movs	r3, #0
 8001a00:	e000      	b.n	8001a04 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001a02:	2302      	movs	r3, #2
  }
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3718      	adds	r7, #24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	80002000 	.word	0x80002000
 8001a10:	fe00e800 	.word	0xfe00e800

08001a14 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b088      	sub	sp, #32
 8001a18:	af02      	add	r7, sp, #8
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	607a      	str	r2, [r7, #4]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	460b      	mov	r3, r1
 8001a22:	817b      	strh	r3, [r7, #10]
 8001a24:	4613      	mov	r3, r2
 8001a26:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b20      	cmp	r3, #32
 8001a32:	f040 80db 	bne.w	8001bec <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d101      	bne.n	8001a44 <HAL_I2C_Master_Receive+0x30>
 8001a40:	2302      	movs	r3, #2
 8001a42:	e0d4      	b.n	8001bee <HAL_I2C_Master_Receive+0x1da>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	2201      	movs	r2, #1
 8001a48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a4c:	f7fe fe04 	bl	8000658 <HAL_GetTick>
 8001a50:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2319      	movs	r3, #25
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f000 f8f2 	bl	8001c48 <I2C_WaitOnFlagUntilTimeout>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e0bf      	b.n	8001bee <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2222      	movs	r2, #34	; 0x22
 8001a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2210      	movs	r2, #16
 8001a7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2200      	movs	r2, #0
 8001a82:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	893a      	ldrh	r2, [r7, #8]
 8001a8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2200      	movs	r2, #0
 8001a94:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	2bff      	cmp	r3, #255	; 0xff
 8001a9e:	d90e      	bls.n	8001abe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	22ff      	movs	r2, #255	; 0xff
 8001aa4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aaa:	b2da      	uxtb	r2, r3
 8001aac:	8979      	ldrh	r1, [r7, #10]
 8001aae:	4b52      	ldr	r3, [pc, #328]	; (8001bf8 <HAL_I2C_Master_Receive+0x1e4>)
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ab6:	68f8      	ldr	r0, [r7, #12]
 8001ab8:	f000 fa54 	bl	8001f64 <I2C_TransferConfig>
 8001abc:	e06d      	b.n	8001b9a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	8979      	ldrh	r1, [r7, #10]
 8001ad0:	4b49      	ldr	r3, [pc, #292]	; (8001bf8 <HAL_I2C_Master_Receive+0x1e4>)
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ad8:	68f8      	ldr	r0, [r7, #12]
 8001ada:	f000 fa43 	bl	8001f64 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001ade:	e05c      	b.n	8001b9a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	6a39      	ldr	r1, [r7, #32]
 8001ae4:	68f8      	ldr	r0, [r7, #12]
 8001ae6:	f000 f96b 	bl	8001dc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e07c      	b.n	8001bee <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001afe:	b2d2      	uxtb	r2, r2
 8001b00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b06:	1c5a      	adds	r2, r3, #1
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b10:	3b01      	subs	r3, #1
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d034      	beq.n	8001b9a <HAL_I2C_Master_Receive+0x186>
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d130      	bne.n	8001b9a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	6a3b      	ldr	r3, [r7, #32]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2180      	movs	r1, #128	; 0x80
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	f000 f880 	bl	8001c48 <I2C_WaitOnFlagUntilTimeout>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e04d      	b.n	8001bee <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	2bff      	cmp	r3, #255	; 0xff
 8001b5a:	d90e      	bls.n	8001b7a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	22ff      	movs	r2, #255	; 0xff
 8001b60:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	8979      	ldrh	r1, [r7, #10]
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f000 f9f6 	bl	8001f64 <I2C_TransferConfig>
 8001b78:	e00f      	b.n	8001b9a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b88:	b2da      	uxtb	r2, r3
 8001b8a:	8979      	ldrh	r1, [r7, #10]
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b94:	68f8      	ldr	r0, [r7, #12]
 8001b96:	f000 f9e5 	bl	8001f64 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d19d      	bne.n	8001ae0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	6a39      	ldr	r1, [r7, #32]
 8001ba8:	68f8      	ldr	r0, [r7, #12]
 8001baa:	f000 f8cd 	bl	8001d48 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e01a      	b.n	8001bee <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2220      	movs	r2, #32
 8001bbe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6859      	ldr	r1, [r3, #4]
 8001bca:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <HAL_I2C_Master_Receive+0x1e8>)
 8001bcc:	400b      	ands	r3, r1
 8001bce:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2220      	movs	r2, #32
 8001bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	e000      	b.n	8001bee <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001bec:	2302      	movs	r3, #2
  }
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3718      	adds	r7, #24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	80002400 	.word	0x80002400
 8001bfc:	fe00e800 	.word	0xfe00e800

08001c00 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d103      	bne.n	8001c1e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d007      	beq.n	8001c3c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	6812      	ldr	r2, [r2, #0]
 8001c34:	6992      	ldr	r2, [r2, #24]
 8001c36:	f042 0201 	orr.w	r2, r2, #1
 8001c3a:	619a      	str	r2, [r3, #24]
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	603b      	str	r3, [r7, #0]
 8001c54:	4613      	mov	r3, r2
 8001c56:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c58:	e022      	b.n	8001ca0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c60:	d01e      	beq.n	8001ca0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c62:	f7fe fcf9 	bl	8000658 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	1ad2      	subs	r2, r2, r3
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d802      	bhi.n	8001c78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d113      	bne.n	8001ca0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7c:	f043 0220 	orr.w	r2, r3, #32
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2220      	movs	r2, #32
 8001c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e00f      	b.n	8001cc0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	699a      	ldr	r2, [r3, #24]
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	401a      	ands	r2, r3
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	bf0c      	ite	eq
 8001cb0:	2301      	moveq	r3, #1
 8001cb2:	2300      	movne	r3, #0
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d0cd      	beq.n	8001c5a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001cd4:	e02c      	b.n	8001d30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	68b9      	ldr	r1, [r7, #8]
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	f000 f8dc 	bl	8001e98 <I2C_IsAcknowledgeFailed>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e02a      	b.n	8001d40 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf0:	d01e      	beq.n	8001d30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cf2:	f7fe fcb1 	bl	8000658 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	1ad2      	subs	r2, r2, r3
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d802      	bhi.n	8001d08 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d113      	bne.n	8001d30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0c:	f043 0220 	orr.w	r2, r3, #32
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2220      	movs	r2, #32
 8001d18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e007      	b.n	8001d40 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d1cb      	bne.n	8001cd6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d54:	e028      	b.n	8001da8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	68b9      	ldr	r1, [r7, #8]
 8001d5a:	68f8      	ldr	r0, [r7, #12]
 8001d5c:	f000 f89c 	bl	8001e98 <I2C_IsAcknowledgeFailed>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e026      	b.n	8001db8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d6a:	f7fe fc75 	bl	8000658 <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	1ad2      	subs	r2, r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d802      	bhi.n	8001d80 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d113      	bne.n	8001da8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d84:	f043 0220 	orr.w	r2, r3, #32
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e007      	b.n	8001db8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	2b20      	cmp	r3, #32
 8001db4:	d1cf      	bne.n	8001d56 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001dcc:	e055      	b.n	8001e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f860 	bl	8001e98 <I2C_IsAcknowledgeFailed>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e053      	b.n	8001e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0320 	and.w	r3, r3, #32
 8001dec:	2b20      	cmp	r3, #32
 8001dee:	d129      	bne.n	8001e44 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	f003 0304 	and.w	r3, r3, #4
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	d105      	bne.n	8001e0a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	e03f      	b.n	8001e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2220      	movs	r2, #32
 8001e10:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6859      	ldr	r1, [r3, #4]
 8001e1c:	4b1d      	ldr	r3, [pc, #116]	; (8001e94 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8001e1e:	400b      	ands	r3, r1
 8001e20:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2200      	movs	r2, #0
 8001e26:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2220      	movs	r2, #32
 8001e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e022      	b.n	8001e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e44:	f7fe fc08 	bl	8000658 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	1ad2      	subs	r2, r2, r3
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d802      	bhi.n	8001e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10f      	bne.n	8001e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	f043 0220 	orr.w	r2, r3, #32
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e007      	b.n	8001e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	f003 0304 	and.w	r3, r3, #4
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d1a2      	bne.n	8001dce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	fe00e800 	.word	0xfe00e800

08001e98 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	f003 0310 	and.w	r3, r3, #16
 8001eae:	2b10      	cmp	r3, #16
 8001eb0:	d151      	bne.n	8001f56 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001eb2:	e022      	b.n	8001efa <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eba:	d01e      	beq.n	8001efa <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ebc:	f7fe fbcc 	bl	8000658 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	1ad2      	subs	r2, r2, r3
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d802      	bhi.n	8001ed2 <I2C_IsAcknowledgeFailed+0x3a>
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d113      	bne.n	8001efa <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed6:	f043 0220 	orr.w	r2, r3, #32
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2220      	movs	r2, #32
 8001ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e02e      	b.n	8001f58 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	f003 0320 	and.w	r3, r3, #32
 8001f04:	2b20      	cmp	r3, #32
 8001f06:	d1d5      	bne.n	8001eb4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2210      	movs	r2, #16
 8001f0e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2220      	movs	r2, #32
 8001f16:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f18:	68f8      	ldr	r0, [r7, #12]
 8001f1a:	f7ff fe71 	bl	8001c00 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6859      	ldr	r1, [r3, #4]
 8001f28:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <I2C_IsAcknowledgeFailed+0xc8>)
 8001f2a:	400b      	ands	r3, r1
 8001f2c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f32:	f043 0204 	orr.w	r2, r3, #4
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2220      	movs	r2, #32
 8001f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	fe00e800 	.word	0xfe00e800

08001f64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	607b      	str	r3, [r7, #4]
 8001f6e:	460b      	mov	r3, r1
 8001f70:	817b      	strh	r3, [r7, #10]
 8001f72:	4613      	mov	r3, r2
 8001f74:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6859      	ldr	r1, [r3, #4]
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	0d5b      	lsrs	r3, r3, #21
 8001f84:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001f88:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <I2C_TransferConfig+0x54>)
 8001f8a:	4303      	orrs	r3, r0
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	4019      	ands	r1, r3
 8001f90:	897b      	ldrh	r3, [r7, #10]
 8001f92:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8001f96:	7a7b      	ldrb	r3, [r7, #9]
 8001f98:	041b      	lsls	r3, r3, #16
 8001f9a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001f9e:	4318      	orrs	r0, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4318      	orrs	r0, r3
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	4303      	orrs	r3, r0
 8001fa8:	430b      	orrs	r3, r1
 8001faa:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001fac:	bf00      	nop
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	03ff63ff 	.word	0x03ff63ff

08001fbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b20      	cmp	r3, #32
 8001fd0:	d138      	bne.n	8002044 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d101      	bne.n	8001fe0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001fdc:	2302      	movs	r3, #2
 8001fde:	e032      	b.n	8002046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2224      	movs	r2, #36	; 0x24
 8001fec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	f022 0201 	bic.w	r2, r2, #1
 8001ffe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800200e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	6812      	ldr	r2, [r2, #0]
 8002018:	6811      	ldr	r1, [r2, #0]
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	6812      	ldr	r2, [r2, #0]
 800202a:	f042 0201 	orr.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002040:	2300      	movs	r3, #0
 8002042:	e000      	b.n	8002046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002044:	2302      	movs	r3, #2
  }
}
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002052:	b480      	push	{r7}
 8002054:	b085      	sub	sp, #20
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b20      	cmp	r3, #32
 8002066:	d139      	bne.n	80020dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002072:	2302      	movs	r3, #2
 8002074:	e033      	b.n	80020de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2224      	movs	r2, #36	; 0x24
 8002082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	6812      	ldr	r2, [r2, #0]
 8002090:	f022 0201 	bic.w	r2, r2, #1
 8002094:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80020a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	6812      	ldr	r2, [r2, #0]
 80020c2:	f042 0201 	orr.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2220      	movs	r2, #32
 80020cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020d8:	2300      	movs	r3, #0
 80020da:	e000      	b.n	80020de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020dc:	2302      	movs	r3, #2
  }
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3714      	adds	r7, #20
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
	...

080020ec <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020f0:	4a05      	ldr	r2, [pc, #20]	; (8002108 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020f2:	4b05      	ldr	r3, [pc, #20]	; (8002108 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020fa:	6013      	str	r3, [r2, #0]
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	40007000 	.word	0x40007000

0800210c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002110:	4b04      	ldr	r3, [pc, #16]	; (8002124 <HAL_PWREx_GetVoltageRange+0x18>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002118:	4618      	mov	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	40007000 	.word	0x40007000

08002128 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002136:	d130      	bne.n	800219a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002138:	4b23      	ldr	r3, [pc, #140]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002140:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002144:	d038      	beq.n	80021b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002146:	4a20      	ldr	r2, [pc, #128]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002148:	4b1f      	ldr	r3, [pc, #124]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002150:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002154:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002156:	4b1d      	ldr	r3, [pc, #116]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2232      	movs	r2, #50	; 0x32
 800215c:	fb02 f303 	mul.w	r3, r2, r3
 8002160:	4a1b      	ldr	r2, [pc, #108]	; (80021d0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002162:	fba2 2303 	umull	r2, r3, r2, r3
 8002166:	0c9b      	lsrs	r3, r3, #18
 8002168:	3301      	adds	r3, #1
 800216a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800216c:	e002      	b.n	8002174 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	3b01      	subs	r3, #1
 8002172:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002174:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002176:	695b      	ldr	r3, [r3, #20]
 8002178:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800217c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002180:	d102      	bne.n	8002188 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1f2      	bne.n	800216e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002188:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002194:	d110      	bne.n	80021b8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e00f      	b.n	80021ba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800219a:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021a6:	d007      	beq.n	80021b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021a8:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021aa:	4b07      	ldr	r3, [pc, #28]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021b6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3714      	adds	r7, #20
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40007000 	.word	0x40007000
 80021cc:	2000002c 	.word	0x2000002c
 80021d0:	431bde83 	.word	0x431bde83

080021d4 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80021d8:	4a05      	ldr	r2, [pc, #20]	; (80021f0 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 80021da:	4b05      	ldr	r3, [pc, #20]	; (80021f0 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021e2:	6013      	str	r3, [r2, #0]
}
 80021e4:	bf00      	nop
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40007000 	.word	0x40007000

080021f4 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80021fa:	4a17      	ldr	r2, [pc, #92]	; (8002258 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80021fc:	4b16      	ldr	r3, [pc, #88]	; (8002258 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002204:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002206:	4b15      	ldr	r3, [pc, #84]	; (800225c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2232      	movs	r2, #50	; 0x32
 800220c:	fb02 f303 	mul.w	r3, r2, r3
 8002210:	4a13      	ldr	r2, [pc, #76]	; (8002260 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8002212:	fba2 2303 	umull	r2, r3, r2, r3
 8002216:	0c9b      	lsrs	r3, r3, #18
 8002218:	3301      	adds	r3, #1
 800221a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800221c:	e002      	b.n	8002224 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	3b01      	subs	r3, #1
 8002222:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002224:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800222c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002230:	d102      	bne.n	8002238 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1f2      	bne.n	800221e <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8002238:	4b07      	ldr	r3, [pc, #28]	; (8002258 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002244:	d101      	bne.n	800224a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e000      	b.n	800224c <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	40007000 	.word	0x40007000
 800225c:	2000002c 	.word	0x2000002c
 8002260:	431bde83 	.word	0x431bde83

08002264 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 800226e:	4a11      	ldr	r2, [pc, #68]	; (80022b4 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002270:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f023 0307 	bic.w	r3, r3, #7
 8002278:	f043 0302 	orr.w	r3, r3, #2
 800227c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800227e:	4a0e      	ldr	r2, [pc, #56]	; (80022b8 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002280:	4b0d      	ldr	r3, [pc, #52]	; (80022b8 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	f043 0304 	orr.w	r3, r3, #4
 8002288:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d101      	bne.n	8002294 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002290:	bf30      	wfi
 8002292:	e002      	b.n	800229a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002294:	bf40      	sev
    __WFE();
 8002296:	bf20      	wfe
    __WFE();
 8002298:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800229a:	4a07      	ldr	r2, [pc, #28]	; (80022b8 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800229c:	4b06      	ldr	r3, [pc, #24]	; (80022b8 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	f023 0304 	bic.w	r3, r3, #4
 80022a4:	6113      	str	r3, [r2, #16]
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40007000 	.word	0x40007000
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b088      	sub	sp, #32
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e3d4      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022ce:	4ba1      	ldr	r3, [pc, #644]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f003 030c 	and.w	r3, r3, #12
 80022d6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022d8:	4b9e      	ldr	r3, [pc, #632]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	f003 0303 	and.w	r3, r3, #3
 80022e0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0310 	and.w	r3, r3, #16
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f000 80e4 	beq.w	80024b8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <HAL_RCC_OscConfig+0x4a>
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	2b0c      	cmp	r3, #12
 80022fa:	f040 808b 	bne.w	8002414 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	2b01      	cmp	r3, #1
 8002302:	f040 8087 	bne.w	8002414 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002306:	4b93      	ldr	r3, [pc, #588]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d005      	beq.n	800231e <HAL_RCC_OscConfig+0x62>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e3ac      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a1a      	ldr	r2, [r3, #32]
 8002322:	4b8c      	ldr	r3, [pc, #560]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0308 	and.w	r3, r3, #8
 800232a:	2b00      	cmp	r3, #0
 800232c:	d004      	beq.n	8002338 <HAL_RCC_OscConfig+0x7c>
 800232e:	4b89      	ldr	r3, [pc, #548]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002336:	e005      	b.n	8002344 <HAL_RCC_OscConfig+0x88>
 8002338:	4b86      	ldr	r3, [pc, #536]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800233a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800233e:	091b      	lsrs	r3, r3, #4
 8002340:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002344:	429a      	cmp	r2, r3
 8002346:	d923      	bls.n	8002390 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a1b      	ldr	r3, [r3, #32]
 800234c:	4618      	mov	r0, r3
 800234e:	f000 fd07 	bl	8002d60 <RCC_SetFlashLatencyFromMSIRange>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e38d      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800235c:	4a7d      	ldr	r2, [pc, #500]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800235e:	4b7d      	ldr	r3, [pc, #500]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f043 0308 	orr.w	r3, r3, #8
 8002366:	6013      	str	r3, [r2, #0]
 8002368:	497a      	ldr	r1, [pc, #488]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800236a:	4b7a      	ldr	r3, [pc, #488]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800237a:	4976      	ldr	r1, [pc, #472]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800237c:	4b75      	ldr	r3, [pc, #468]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	4313      	orrs	r3, r2
 800238c:	604b      	str	r3, [r1, #4]
 800238e:	e025      	b.n	80023dc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002390:	4a70      	ldr	r2, [pc, #448]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002392:	4b70      	ldr	r3, [pc, #448]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f043 0308 	orr.w	r3, r3, #8
 800239a:	6013      	str	r3, [r2, #0]
 800239c:	496d      	ldr	r1, [pc, #436]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800239e:	4b6d      	ldr	r3, [pc, #436]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023ae:	4969      	ldr	r1, [pc, #420]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80023b0:	4b68      	ldr	r3, [pc, #416]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	021b      	lsls	r3, r3, #8
 80023be:	4313      	orrs	r3, r2
 80023c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d109      	bne.n	80023dc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f000 fcc7 	bl	8002d60 <RCC_SetFlashLatencyFromMSIRange>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e34d      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023dc:	f000 fc36 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 80023e0:	4601      	mov	r1, r0
 80023e2:	4b5c      	ldr	r3, [pc, #368]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	091b      	lsrs	r3, r3, #4
 80023e8:	f003 030f 	and.w	r3, r3, #15
 80023ec:	4a5a      	ldr	r2, [pc, #360]	; (8002558 <HAL_RCC_OscConfig+0x29c>)
 80023ee:	5cd3      	ldrb	r3, [r2, r3]
 80023f0:	f003 031f 	and.w	r3, r3, #31
 80023f4:	fa21 f303 	lsr.w	r3, r1, r3
 80023f8:	4a58      	ldr	r2, [pc, #352]	; (800255c <HAL_RCC_OscConfig+0x2a0>)
 80023fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023fc:	4b58      	ldr	r3, [pc, #352]	; (8002560 <HAL_RCC_OscConfig+0x2a4>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe f8dd 	bl	80005c0 <HAL_InitTick>
 8002406:	4603      	mov	r3, r0
 8002408:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d052      	beq.n	80024b6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	e331      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d032      	beq.n	8002482 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800241c:	4a4d      	ldr	r2, [pc, #308]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800241e:	4b4d      	ldr	r3, [pc, #308]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002428:	f7fe f916 	bl	8000658 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002430:	f7fe f912 	bl	8000658 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e31a      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002442:	4b44      	ldr	r3, [pc, #272]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0f0      	beq.n	8002430 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800244e:	4a41      	ldr	r2, [pc, #260]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002450:	4b40      	ldr	r3, [pc, #256]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f043 0308 	orr.w	r3, r3, #8
 8002458:	6013      	str	r3, [r2, #0]
 800245a:	493e      	ldr	r1, [pc, #248]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800245c:	4b3d      	ldr	r3, [pc, #244]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a1b      	ldr	r3, [r3, #32]
 8002468:	4313      	orrs	r3, r2
 800246a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800246c:	4939      	ldr	r1, [pc, #228]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800246e:	4b39      	ldr	r3, [pc, #228]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	4313      	orrs	r3, r2
 800247e:	604b      	str	r3, [r1, #4]
 8002480:	e01a      	b.n	80024b8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002482:	4a34      	ldr	r2, [pc, #208]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002484:	4b33      	ldr	r3, [pc, #204]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f023 0301 	bic.w	r3, r3, #1
 800248c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800248e:	f7fe f8e3 	bl	8000658 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002496:	f7fe f8df 	bl	8000658 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e2e7      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024a8:	4b2a      	ldr	r3, [pc, #168]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0302 	and.w	r3, r3, #2
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d1f0      	bne.n	8002496 <HAL_RCC_OscConfig+0x1da>
 80024b4:	e000      	b.n	80024b8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024b6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d074      	beq.n	80025ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d005      	beq.n	80024d6 <HAL_RCC_OscConfig+0x21a>
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	2b0c      	cmp	r3, #12
 80024ce:	d10e      	bne.n	80024ee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	2b03      	cmp	r3, #3
 80024d4:	d10b      	bne.n	80024ee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d6:	4b1f      	ldr	r3, [pc, #124]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d064      	beq.n	80025ac <HAL_RCC_OscConfig+0x2f0>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d160      	bne.n	80025ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e2c4      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f6:	d106      	bne.n	8002506 <HAL_RCC_OscConfig+0x24a>
 80024f8:	4a16      	ldr	r2, [pc, #88]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80024fa:	4b16      	ldr	r3, [pc, #88]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002502:	6013      	str	r3, [r2, #0]
 8002504:	e01d      	b.n	8002542 <HAL_RCC_OscConfig+0x286>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800250e:	d10c      	bne.n	800252a <HAL_RCC_OscConfig+0x26e>
 8002510:	4a10      	ldr	r2, [pc, #64]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002512:	4b10      	ldr	r3, [pc, #64]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800251a:	6013      	str	r3, [r2, #0]
 800251c:	4a0d      	ldr	r2, [pc, #52]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800251e:	4b0d      	ldr	r3, [pc, #52]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	e00b      	b.n	8002542 <HAL_RCC_OscConfig+0x286>
 800252a:	4a0a      	ldr	r2, [pc, #40]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800252c:	4b09      	ldr	r3, [pc, #36]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	4a07      	ldr	r2, [pc, #28]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 8002538:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_RCC_OscConfig+0x298>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002540:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d01c      	beq.n	8002584 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254a:	f7fe f885 	bl	8000658 <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002550:	e011      	b.n	8002576 <HAL_RCC_OscConfig+0x2ba>
 8002552:	bf00      	nop
 8002554:	40021000 	.word	0x40021000
 8002558:	080221f4 	.word	0x080221f4
 800255c:	2000002c 	.word	0x2000002c
 8002560:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002564:	f7fe f878 	bl	8000658 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b64      	cmp	r3, #100	; 0x64
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e280      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002576:	4baf      	ldr	r3, [pc, #700]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f0      	beq.n	8002564 <HAL_RCC_OscConfig+0x2a8>
 8002582:	e014      	b.n	80025ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002584:	f7fe f868 	bl	8000658 <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800258c:	f7fe f864 	bl	8000658 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b64      	cmp	r3, #100	; 0x64
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e26c      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800259e:	4ba5      	ldr	r3, [pc, #660]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f0      	bne.n	800258c <HAL_RCC_OscConfig+0x2d0>
 80025aa:	e000      	b.n	80025ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d060      	beq.n	800267c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d005      	beq.n	80025cc <HAL_RCC_OscConfig+0x310>
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	2b0c      	cmp	r3, #12
 80025c4:	d119      	bne.n	80025fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d116      	bne.n	80025fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025cc:	4b99      	ldr	r3, [pc, #612]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_OscConfig+0x328>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d101      	bne.n	80025e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e249      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e4:	4993      	ldr	r1, [pc, #588]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80025e6:	4b93      	ldr	r3, [pc, #588]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	061b      	lsls	r3, r3, #24
 80025f4:	4313      	orrs	r3, r2
 80025f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f8:	e040      	b.n	800267c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d023      	beq.n	800264a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002602:	4a8c      	ldr	r2, [pc, #560]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002604:	4b8b      	ldr	r3, [pc, #556]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800260c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260e:	f7fe f823 	bl	8000658 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002616:	f7fe f81f 	bl	8000658 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e227      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002628:	4b82      	ldr	r3, [pc, #520]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002634:	497f      	ldr	r1, [pc, #508]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002636:	4b7f      	ldr	r3, [pc, #508]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	061b      	lsls	r3, r3, #24
 8002644:	4313      	orrs	r3, r2
 8002646:	604b      	str	r3, [r1, #4]
 8002648:	e018      	b.n	800267c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800264a:	4a7a      	ldr	r2, [pc, #488]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 800264c:	4b79      	ldr	r3, [pc, #484]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002656:	f7fd ffff 	bl	8000658 <HAL_GetTick>
 800265a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800265c:	e008      	b.n	8002670 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800265e:	f7fd fffb 	bl	8000658 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d901      	bls.n	8002670 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e203      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002670:	4b70      	ldr	r3, [pc, #448]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f0      	bne.n	800265e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	2b00      	cmp	r3, #0
 8002686:	d03c      	beq.n	8002702 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	695b      	ldr	r3, [r3, #20]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d01c      	beq.n	80026ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002690:	4a68      	ldr	r2, [pc, #416]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002692:	4b68      	ldr	r3, [pc, #416]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002694:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002698:	f043 0301 	orr.w	r3, r3, #1
 800269c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a0:	f7fd ffda 	bl	8000658 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a8:	f7fd ffd6 	bl	8000658 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e1de      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026ba:	4b5e      	ldr	r3, [pc, #376]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80026bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0ef      	beq.n	80026a8 <HAL_RCC_OscConfig+0x3ec>
 80026c8:	e01b      	b.n	8002702 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026ca:	4a5a      	ldr	r2, [pc, #360]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80026cc:	4b59      	ldr	r3, [pc, #356]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80026ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026d2:	f023 0301 	bic.w	r3, r3, #1
 80026d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026da:	f7fd ffbd 	bl	8000658 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e2:	f7fd ffb9 	bl	8000658 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e1c1      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026f4:	4b4f      	ldr	r3, [pc, #316]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80026f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1ef      	bne.n	80026e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0304 	and.w	r3, r3, #4
 800270a:	2b00      	cmp	r3, #0
 800270c:	f000 80a6 	beq.w	800285c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002710:	2300      	movs	r3, #0
 8002712:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002714:	4b47      	ldr	r3, [pc, #284]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10d      	bne.n	800273c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002720:	4a44      	ldr	r2, [pc, #272]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002722:	4b44      	ldr	r3, [pc, #272]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800272a:	6593      	str	r3, [r2, #88]	; 0x58
 800272c:	4b41      	ldr	r3, [pc, #260]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 800272e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002734:	60bb      	str	r3, [r7, #8]
 8002736:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002738:	2301      	movs	r3, #1
 800273a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800273c:	4b3e      	ldr	r3, [pc, #248]	; (8002838 <HAL_RCC_OscConfig+0x57c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002744:	2b00      	cmp	r3, #0
 8002746:	d118      	bne.n	800277a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002748:	4a3b      	ldr	r2, [pc, #236]	; (8002838 <HAL_RCC_OscConfig+0x57c>)
 800274a:	4b3b      	ldr	r3, [pc, #236]	; (8002838 <HAL_RCC_OscConfig+0x57c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002752:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002754:	f7fd ff80 	bl	8000658 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800275c:	f7fd ff7c 	bl	8000658 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e184      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800276e:	4b32      	ldr	r3, [pc, #200]	; (8002838 <HAL_RCC_OscConfig+0x57c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0f0      	beq.n	800275c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d108      	bne.n	8002794 <HAL_RCC_OscConfig+0x4d8>
 8002782:	4a2c      	ldr	r2, [pc, #176]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002784:	4b2b      	ldr	r3, [pc, #172]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002792:	e024      	b.n	80027de <HAL_RCC_OscConfig+0x522>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b05      	cmp	r3, #5
 800279a:	d110      	bne.n	80027be <HAL_RCC_OscConfig+0x502>
 800279c:	4a25      	ldr	r2, [pc, #148]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 800279e:	4b25      	ldr	r3, [pc, #148]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80027a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027a4:	f043 0304 	orr.w	r3, r3, #4
 80027a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027ac:	4a21      	ldr	r2, [pc, #132]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80027ae:	4b21      	ldr	r3, [pc, #132]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80027b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027bc:	e00f      	b.n	80027de <HAL_RCC_OscConfig+0x522>
 80027be:	4a1d      	ldr	r2, [pc, #116]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80027c0:	4b1c      	ldr	r3, [pc, #112]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80027c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027c6:	f023 0301 	bic.w	r3, r3, #1
 80027ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027ce:	4a19      	ldr	r2, [pc, #100]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80027d0:	4b18      	ldr	r3, [pc, #96]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 80027d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d6:	f023 0304 	bic.w	r3, r3, #4
 80027da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d016      	beq.n	8002814 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e6:	f7fd ff37 	bl	8000658 <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ec:	e00a      	b.n	8002804 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ee:	f7fd ff33 	bl	8000658 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e139      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002804:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <HAL_RCC_OscConfig+0x578>)
 8002806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0ed      	beq.n	80027ee <HAL_RCC_OscConfig+0x532>
 8002812:	e01a      	b.n	800284a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002814:	f7fd ff20 	bl	8000658 <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800281a:	e00f      	b.n	800283c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281c:	f7fd ff1c 	bl	8000658 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	f241 3288 	movw	r2, #5000	; 0x1388
 800282a:	4293      	cmp	r3, r2
 800282c:	d906      	bls.n	800283c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e122      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
 8002832:	bf00      	nop
 8002834:	40021000 	.word	0x40021000
 8002838:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800283c:	4b90      	ldr	r3, [pc, #576]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 800283e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1e8      	bne.n	800281c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800284a:	7ffb      	ldrb	r3, [r7, #31]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d105      	bne.n	800285c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002850:	4a8b      	ldr	r2, [pc, #556]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002852:	4b8b      	ldr	r3, [pc, #556]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002856:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800285a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002860:	2b00      	cmp	r3, #0
 8002862:	f000 8108 	beq.w	8002a76 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286a:	2b02      	cmp	r3, #2
 800286c:	f040 80d0 	bne.w	8002a10 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002870:	4b83      	ldr	r3, [pc, #524]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	f003 0203 	and.w	r2, r3, #3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002880:	429a      	cmp	r2, r3
 8002882:	d130      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	3b01      	subs	r3, #1
 8002890:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002892:	429a      	cmp	r2, r3
 8002894:	d127      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d11f      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028b0:	2a07      	cmp	r2, #7
 80028b2:	bf14      	ite	ne
 80028b4:	2201      	movne	r2, #1
 80028b6:	2200      	moveq	r2, #0
 80028b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d113      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c8:	085b      	lsrs	r3, r3, #1
 80028ca:	3b01      	subs	r3, #1
 80028cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d109      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	085b      	lsrs	r3, r3, #1
 80028de:	3b01      	subs	r3, #1
 80028e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d06e      	beq.n	80029c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	2b0c      	cmp	r3, #12
 80028ea:	d069      	beq.n	80029c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80028ec:	4b64      	ldr	r3, [pc, #400]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d105      	bne.n	8002904 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80028f8:	4b61      	ldr	r3, [pc, #388]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0b7      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002908:	4a5d      	ldr	r2, [pc, #372]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 800290a:	4b5d      	ldr	r3, [pc, #372]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002912:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002914:	f7fd fea0 	bl	8000658 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291c:	f7fd fe9c 	bl	8000658 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e0a4      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800292e:	4b54      	ldr	r3, [pc, #336]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1f0      	bne.n	800291c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800293a:	4851      	ldr	r0, [pc, #324]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 800293c:	4b50      	ldr	r3, [pc, #320]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	4b50      	ldr	r3, [pc, #320]	; (8002a84 <HAL_RCC_OscConfig+0x7c8>)
 8002942:	4013      	ands	r3, r2
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800294c:	3a01      	subs	r2, #1
 800294e:	0112      	lsls	r2, r2, #4
 8002950:	4311      	orrs	r1, r2
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002956:	0212      	lsls	r2, r2, #8
 8002958:	4311      	orrs	r1, r2
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800295e:	0852      	lsrs	r2, r2, #1
 8002960:	3a01      	subs	r2, #1
 8002962:	0552      	lsls	r2, r2, #21
 8002964:	4311      	orrs	r1, r2
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800296a:	0852      	lsrs	r2, r2, #1
 800296c:	3a01      	subs	r2, #1
 800296e:	0652      	lsls	r2, r2, #25
 8002970:	4311      	orrs	r1, r2
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002976:	0912      	lsrs	r2, r2, #4
 8002978:	0452      	lsls	r2, r2, #17
 800297a:	430a      	orrs	r2, r1
 800297c:	4313      	orrs	r3, r2
 800297e:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002980:	4a3f      	ldr	r2, [pc, #252]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002982:	4b3f      	ldr	r3, [pc, #252]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800298a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800298c:	4a3c      	ldr	r2, [pc, #240]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 800298e:	4b3c      	ldr	r3, [pc, #240]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002996:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002998:	f7fd fe5e 	bl	8000658 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a0:	f7fd fe5a 	bl	8000658 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e062      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029b2:	4b33      	ldr	r3, [pc, #204]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d0f0      	beq.n	80029a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029be:	e05a      	b.n	8002a76 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e059      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029c4:	4b2e      	ldr	r3, [pc, #184]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d152      	bne.n	8002a76 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80029d0:	4a2b      	ldr	r2, [pc, #172]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 80029d2:	4b2b      	ldr	r3, [pc, #172]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029dc:	4a28      	ldr	r2, [pc, #160]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 80029de:	4b28      	ldr	r3, [pc, #160]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029e8:	f7fd fe36 	bl	8000658 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f0:	f7fd fe32 	bl	8000658 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e03a      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a02:	4b1f      	ldr	r3, [pc, #124]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0f0      	beq.n	80029f0 <HAL_RCC_OscConfig+0x734>
 8002a0e:	e032      	b.n	8002a76 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	2b0c      	cmp	r3, #12
 8002a14:	d02d      	beq.n	8002a72 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a16:	4a1a      	ldr	r2, [pc, #104]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a18:	4b19      	ldr	r3, [pc, #100]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a20:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002a22:	4b17      	ldr	r3, [pc, #92]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d105      	bne.n	8002a3a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002a2e:	4a14      	ldr	r2, [pc, #80]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a30:	4b13      	ldr	r3, [pc, #76]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	f023 0303 	bic.w	r3, r3, #3
 8002a38:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a3a:	4a11      	ldr	r2, [pc, #68]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a3c:	4b10      	ldr	r3, [pc, #64]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002a44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a48:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4a:	f7fd fe05 	bl	8000658 <HAL_GetTick>
 8002a4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a50:	e008      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a52:	f7fd fe01 	bl	8000658 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e009      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a64:	4b06      	ldr	r3, [pc, #24]	; (8002a80 <HAL_RCC_OscConfig+0x7c4>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d1f0      	bne.n	8002a52 <HAL_RCC_OscConfig+0x796>
 8002a70:	e001      	b.n	8002a76 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e000      	b.n	8002a78 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3720      	adds	r7, #32
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40021000 	.word	0x40021000
 8002a84:	f99d808c 	.word	0xf99d808c

08002a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e0c8      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a9c:	4b66      	ldr	r3, [pc, #408]	; (8002c38 <HAL_RCC_ClockConfig+0x1b0>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0207 	and.w	r2, r3, #7
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d210      	bcs.n	8002acc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aaa:	4963      	ldr	r1, [pc, #396]	; (8002c38 <HAL_RCC_ClockConfig+0x1b0>)
 8002aac:	4b62      	ldr	r3, [pc, #392]	; (8002c38 <HAL_RCC_ClockConfig+0x1b0>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f023 0207 	bic.w	r2, r3, #7
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aba:	4b5f      	ldr	r3, [pc, #380]	; (8002c38 <HAL_RCC_ClockConfig+0x1b0>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0207 	and.w	r2, r3, #7
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d001      	beq.n	8002acc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e0b0      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0301 	and.w	r3, r3, #1
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d04c      	beq.n	8002b72 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	2b03      	cmp	r3, #3
 8002ade:	d107      	bne.n	8002af0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ae0:	4b56      	ldr	r3, [pc, #344]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d121      	bne.n	8002b30 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e09e      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d107      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002af8:	4b50      	ldr	r3, [pc, #320]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d115      	bne.n	8002b30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e092      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d107      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b10:	4b4a      	ldr	r3, [pc, #296]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d109      	bne.n	8002b30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e086      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b20:	4b46      	ldr	r3, [pc, #280]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e07e      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b30:	4942      	ldr	r1, [pc, #264]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002b32:	4b42      	ldr	r3, [pc, #264]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f023 0203 	bic.w	r2, r3, #3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b42:	f7fd fd89 	bl	8000658 <HAL_GetTick>
 8002b46:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b48:	e00a      	b.n	8002b60 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b4a:	f7fd fd85 	bl	8000658 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e066      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b60:	4b36      	ldr	r3, [pc, #216]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 020c 	and.w	r2, r3, #12
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d1eb      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d008      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b7e:	492f      	ldr	r1, [pc, #188]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002b80:	4b2e      	ldr	r3, [pc, #184]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b90:	4b29      	ldr	r3, [pc, #164]	; (8002c38 <HAL_RCC_ClockConfig+0x1b0>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0207 	and.w	r2, r3, #7
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d910      	bls.n	8002bc0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9e:	4926      	ldr	r1, [pc, #152]	; (8002c38 <HAL_RCC_ClockConfig+0x1b0>)
 8002ba0:	4b25      	ldr	r3, [pc, #148]	; (8002c38 <HAL_RCC_ClockConfig+0x1b0>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f023 0207 	bic.w	r2, r3, #7
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bae:	4b22      	ldr	r3, [pc, #136]	; (8002c38 <HAL_RCC_ClockConfig+0x1b0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0207 	and.w	r2, r3, #7
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d001      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e036      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0304 	and.w	r3, r3, #4
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d008      	beq.n	8002bde <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bcc:	491b      	ldr	r1, [pc, #108]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002bce:	4b1b      	ldr	r3, [pc, #108]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d009      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bea:	4914      	ldr	r1, [pc, #80]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002bec:	4b13      	ldr	r3, [pc, #76]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bfe:	f000 f825 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 8002c02:	4601      	mov	r1, r0
 8002c04:	4b0d      	ldr	r3, [pc, #52]	; (8002c3c <HAL_RCC_ClockConfig+0x1b4>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	091b      	lsrs	r3, r3, #4
 8002c0a:	f003 030f 	and.w	r3, r3, #15
 8002c0e:	4a0c      	ldr	r2, [pc, #48]	; (8002c40 <HAL_RCC_ClockConfig+0x1b8>)
 8002c10:	5cd3      	ldrb	r3, [r2, r3]
 8002c12:	f003 031f 	and.w	r3, r3, #31
 8002c16:	fa21 f303 	lsr.w	r3, r1, r3
 8002c1a:	4a0a      	ldr	r2, [pc, #40]	; (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c1e:	4b0a      	ldr	r3, [pc, #40]	; (8002c48 <HAL_RCC_ClockConfig+0x1c0>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7fd fccc 	bl	80005c0 <HAL_InitTick>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c2c:	7afb      	ldrb	r3, [r7, #11]
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40022000 	.word	0x40022000
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	080221f4 	.word	0x080221f4
 8002c44:	2000002c 	.word	0x2000002c
 8002c48:	20000000 	.word	0x20000000

08002c4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b089      	sub	sp, #36	; 0x24
 8002c50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	61fb      	str	r3, [r7, #28]
 8002c56:	2300      	movs	r3, #0
 8002c58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c5a:	4b3d      	ldr	r3, [pc, #244]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
 8002c62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c64:	4b3a      	ldr	r3, [pc, #232]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	f003 0303 	and.w	r3, r3, #3
 8002c6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d005      	beq.n	8002c80 <HAL_RCC_GetSysClockFreq+0x34>
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	2b0c      	cmp	r3, #12
 8002c78:	d121      	bne.n	8002cbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d11e      	bne.n	8002cbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c80:	4b33      	ldr	r3, [pc, #204]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0308 	and.w	r3, r3, #8
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d107      	bne.n	8002c9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c8c:	4b30      	ldr	r3, [pc, #192]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c92:	0a1b      	lsrs	r3, r3, #8
 8002c94:	f003 030f 	and.w	r3, r3, #15
 8002c98:	61fb      	str	r3, [r7, #28]
 8002c9a:	e005      	b.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c9c:	4b2c      	ldr	r3, [pc, #176]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	091b      	lsrs	r3, r3, #4
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ca8:	4a2a      	ldr	r2, [pc, #168]	; (8002d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d10d      	bne.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cbc:	e00a      	b.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d102      	bne.n	8002cca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002cc4:	4b24      	ldr	r3, [pc, #144]	; (8002d58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cc6:	61bb      	str	r3, [r7, #24]
 8002cc8:	e004      	b.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	2b08      	cmp	r3, #8
 8002cce:	d101      	bne.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cd0:	4b22      	ldr	r3, [pc, #136]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x110>)
 8002cd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	2b0c      	cmp	r3, #12
 8002cd8:	d133      	bne.n	8002d42 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cda:	4b1d      	ldr	r3, [pc, #116]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d002      	beq.n	8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>
 8002cea:	2b03      	cmp	r3, #3
 8002cec:	d003      	beq.n	8002cf6 <HAL_RCC_GetSysClockFreq+0xaa>
 8002cee:	e005      	b.n	8002cfc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002cf0:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cf2:	617b      	str	r3, [r7, #20]
      break;
 8002cf4:	e005      	b.n	8002d02 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002cf6:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x110>)
 8002cf8:	617b      	str	r3, [r7, #20]
      break;
 8002cfa:	e002      	b.n	8002d02 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	617b      	str	r3, [r7, #20]
      break;
 8002d00:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d02:	4b13      	ldr	r3, [pc, #76]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	091b      	lsrs	r3, r3, #4
 8002d08:	f003 0307 	and.w	r3, r3, #7
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d10:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	0a1b      	lsrs	r3, r3, #8
 8002d16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	fb02 f203 	mul.w	r2, r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d26:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d28:	4b09      	ldr	r3, [pc, #36]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x104>)
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	0e5b      	lsrs	r3, r3, #25
 8002d2e:	f003 0303 	and.w	r3, r3, #3
 8002d32:	3301      	adds	r3, #1
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d40:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d42:	69bb      	ldr	r3, [r7, #24]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3724      	adds	r7, #36	; 0x24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	40021000 	.word	0x40021000
 8002d54:	08022204 	.word	0x08022204
 8002d58:	00f42400 	.word	0x00f42400
 8002d5c:	007a1200 	.word	0x007a1200

08002d60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d68:	2300      	movs	r3, #0
 8002d6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d6c:	4b2a      	ldr	r3, [pc, #168]	; (8002e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d003      	beq.n	8002d80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d78:	f7ff f9c8 	bl	800210c <HAL_PWREx_GetVoltageRange>
 8002d7c:	6178      	str	r0, [r7, #20]
 8002d7e:	e014      	b.n	8002daa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d80:	4a25      	ldr	r2, [pc, #148]	; (8002e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d82:	4b25      	ldr	r3, [pc, #148]	; (8002e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d8a:	6593      	str	r3, [r2, #88]	; 0x58
 8002d8c:	4b22      	ldr	r3, [pc, #136]	; (8002e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d98:	f7ff f9b8 	bl	800210c <HAL_PWREx_GetVoltageRange>
 8002d9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d9e:	4a1e      	ldr	r2, [pc, #120]	; (8002e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002da0:	4b1d      	ldr	r3, [pc, #116]	; (8002e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002da8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002db0:	d10b      	bne.n	8002dca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2b80      	cmp	r3, #128	; 0x80
 8002db6:	d919      	bls.n	8002dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2ba0      	cmp	r3, #160	; 0xa0
 8002dbc:	d902      	bls.n	8002dc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	613b      	str	r3, [r7, #16]
 8002dc2:	e013      	b.n	8002dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	613b      	str	r3, [r7, #16]
 8002dc8:	e010      	b.n	8002dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2b80      	cmp	r3, #128	; 0x80
 8002dce:	d902      	bls.n	8002dd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	613b      	str	r3, [r7, #16]
 8002dd4:	e00a      	b.n	8002dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2b80      	cmp	r3, #128	; 0x80
 8002dda:	d102      	bne.n	8002de2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ddc:	2302      	movs	r3, #2
 8002dde:	613b      	str	r3, [r7, #16]
 8002de0:	e004      	b.n	8002dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b70      	cmp	r3, #112	; 0x70
 8002de6:	d101      	bne.n	8002dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002de8:	2301      	movs	r3, #1
 8002dea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002dec:	490b      	ldr	r1, [pc, #44]	; (8002e1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dee:	4b0b      	ldr	r3, [pc, #44]	; (8002e1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 0207 	bic.w	r2, r3, #7
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002dfc:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0207 	and.w	r2, r3, #7
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d001      	beq.n	8002e0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e000      	b.n	8002e10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3718      	adds	r7, #24
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	40022000 	.word	0x40022000

08002e20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e28:	2300      	movs	r3, #0
 8002e2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d03f      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e44:	d01c      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002e46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e4a:	d802      	bhi.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00e      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002e50:	e01f      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002e52:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e56:	d003      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002e58:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e5c:	d01c      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002e5e:	e018      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e60:	4a85      	ldr	r2, [pc, #532]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e62:	4b85      	ldr	r3, [pc, #532]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e6a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e6c:	e015      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3304      	adds	r3, #4
 8002e72:	2100      	movs	r1, #0
 8002e74:	4618      	mov	r0, r3
 8002e76:	f000 fac9 	bl	800340c <RCCEx_PLLSAI1_Config>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e7e:	e00c      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3320      	adds	r3, #32
 8002e84:	2100      	movs	r1, #0
 8002e86:	4618      	mov	r0, r3
 8002e88:	f000 fbb0 	bl	80035ec <RCCEx_PLLSAI2_Config>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e90:	e003      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	74fb      	strb	r3, [r7, #19]
      break;
 8002e96:	e000      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002e98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e9a:	7cfb      	ldrb	r3, [r7, #19]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d10b      	bne.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ea0:	4975      	ldr	r1, [pc, #468]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ea2:	4b75      	ldr	r3, [pc, #468]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002eb6:	e001      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eb8:	7cfb      	ldrb	r3, [r7, #19]
 8002eba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d03f      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ecc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ed0:	d01c      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002ed2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ed6:	d802      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00e      	beq.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002edc:	e01f      	b.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002ede:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ee2:	d003      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002ee4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002ee8:	d01c      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002eea:	e018      	b.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002eec:	4a62      	ldr	r2, [pc, #392]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002eee:	4b62      	ldr	r3, [pc, #392]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ef8:	e015      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	2100      	movs	r1, #0
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 fa83 	bl	800340c <RCCEx_PLLSAI1_Config>
 8002f06:	4603      	mov	r3, r0
 8002f08:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f0a:	e00c      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3320      	adds	r3, #32
 8002f10:	2100      	movs	r1, #0
 8002f12:	4618      	mov	r0, r3
 8002f14:	f000 fb6a 	bl	80035ec <RCCEx_PLLSAI2_Config>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f1c:	e003      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	74fb      	strb	r3, [r7, #19]
      break;
 8002f22:	e000      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002f24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f26:	7cfb      	ldrb	r3, [r7, #19]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10b      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f2c:	4952      	ldr	r1, [pc, #328]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f2e:	4b52      	ldr	r3, [pc, #328]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f34:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002f42:	e001      	b.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f44:	7cfb      	ldrb	r3, [r7, #19]
 8002f46:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80a0 	beq.w	8003096 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f56:	2300      	movs	r3, #0
 8002f58:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f5a:	4b47      	ldr	r3, [pc, #284]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00d      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f70:	4a41      	ldr	r2, [pc, #260]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f72:	4b41      	ldr	r3, [pc, #260]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f7a:	6593      	str	r3, [r2, #88]	; 0x58
 8002f7c:	4b3e      	ldr	r3, [pc, #248]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f84:	60bb      	str	r3, [r7, #8]
 8002f86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f8c:	4a3b      	ldr	r2, [pc, #236]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002f8e:	4b3b      	ldr	r3, [pc, #236]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f98:	f7fd fb5e 	bl	8000658 <HAL_GetTick>
 8002f9c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f9e:	e009      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa0:	f7fd fb5a 	bl	8000658 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d902      	bls.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	74fb      	strb	r3, [r7, #19]
        break;
 8002fb2:	e005      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fb4:	4b31      	ldr	r3, [pc, #196]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0ef      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002fc0:	7cfb      	ldrb	r3, [r7, #19]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d15c      	bne.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fc6:	4b2c      	ldr	r3, [pc, #176]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fd0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d01f      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d019      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fe4:	4b24      	ldr	r3, [pc, #144]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ff0:	4a21      	ldr	r2, [pc, #132]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ff2:	4b21      	ldr	r3, [pc, #132]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ffc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003000:	4a1d      	ldr	r2, [pc, #116]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003002:	4b1d      	ldr	r3, [pc, #116]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003004:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800300c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003010:	4a19      	ldr	r2, [pc, #100]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d016      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003022:	f7fd fb19 	bl	8000658 <HAL_GetTick>
 8003026:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003028:	e00b      	b.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800302a:	f7fd fb15 	bl	8000658 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	f241 3288 	movw	r2, #5000	; 0x1388
 8003038:	4293      	cmp	r3, r2
 800303a:	d902      	bls.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	74fb      	strb	r3, [r7, #19]
            break;
 8003040:	e006      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003042:	4b0d      	ldr	r3, [pc, #52]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d0ec      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8003050:	7cfb      	ldrb	r3, [r7, #19]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10c      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003056:	4908      	ldr	r1, [pc, #32]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003058:	4b07      	ldr	r3, [pc, #28]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800305a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800305e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003068:	4313      	orrs	r3, r2
 800306a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800306e:	e009      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003070:	7cfb      	ldrb	r3, [r7, #19]
 8003072:	74bb      	strb	r3, [r7, #18]
 8003074:	e006      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003076:	bf00      	nop
 8003078:	40021000 	.word	0x40021000
 800307c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003080:	7cfb      	ldrb	r3, [r7, #19]
 8003082:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003084:	7c7b      	ldrb	r3, [r7, #17]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d105      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800308a:	4a9e      	ldr	r2, [pc, #632]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800308c:	4b9d      	ldr	r3, [pc, #628]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800308e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003094:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00a      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030a2:	4998      	ldr	r1, [pc, #608]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030a4:	4b97      	ldr	r3, [pc, #604]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030aa:	f023 0203 	bic.w	r2, r3, #3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030c4:	498f      	ldr	r1, [pc, #572]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030c6:	4b8f      	ldr	r3, [pc, #572]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030cc:	f023 020c 	bic.w	r2, r3, #12
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00a      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030e6:	4987      	ldr	r1, [pc, #540]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030e8:	4b86      	ldr	r3, [pc, #536]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ee:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	4313      	orrs	r3, r2
 80030f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00a      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003108:	497e      	ldr	r1, [pc, #504]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800310a:	4b7e      	ldr	r3, [pc, #504]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800310c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003110:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003118:	4313      	orrs	r3, r2
 800311a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0310 	and.w	r3, r3, #16
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800312a:	4976      	ldr	r1, [pc, #472]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800312c:	4b75      	ldr	r3, [pc, #468]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003132:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0320 	and.w	r3, r3, #32
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00a      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800314c:	496d      	ldr	r1, [pc, #436]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800314e:	4b6d      	ldr	r3, [pc, #436]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003154:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315c:	4313      	orrs	r3, r2
 800315e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800316e:	4965      	ldr	r1, [pc, #404]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003170:	4b64      	ldr	r3, [pc, #400]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003176:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317e:	4313      	orrs	r3, r2
 8003180:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00a      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003190:	495c      	ldr	r1, [pc, #368]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003192:	4b5c      	ldr	r3, [pc, #368]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003198:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031b2:	4954      	ldr	r1, [pc, #336]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031b4:	4b53      	ldr	r3, [pc, #332]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ba:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031c2:	4313      	orrs	r3, r2
 80031c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00a      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031d4:	494b      	ldr	r1, [pc, #300]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031d6:	4b4b      	ldr	r3, [pc, #300]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031dc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00a      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031f6:	4943      	ldr	r1, [pc, #268]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031f8:	4b42      	ldr	r3, [pc, #264]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031fe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003206:	4313      	orrs	r3, r2
 8003208:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d028      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003218:	493a      	ldr	r1, [pc, #232]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800321a:	4b3a      	ldr	r3, [pc, #232]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800321c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003220:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003228:	4313      	orrs	r3, r2
 800322a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003232:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003236:	d106      	bne.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003238:	4a32      	ldr	r2, [pc, #200]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800323a:	4b32      	ldr	r3, [pc, #200]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003242:	60d3      	str	r3, [r2, #12]
 8003244:	e011      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800324a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800324e:	d10c      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	3304      	adds	r3, #4
 8003254:	2101      	movs	r1, #1
 8003256:	4618      	mov	r0, r3
 8003258:	f000 f8d8 	bl	800340c <RCCEx_PLLSAI1_Config>
 800325c:	4603      	mov	r3, r0
 800325e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003260:	7cfb      	ldrb	r3, [r7, #19]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8003266:	7cfb      	ldrb	r3, [r7, #19]
 8003268:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d028      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003276:	4923      	ldr	r1, [pc, #140]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003278:	4b22      	ldr	r3, [pc, #136]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800327a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800327e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003290:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003294:	d106      	bne.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003296:	4a1b      	ldr	r2, [pc, #108]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003298:	4b1a      	ldr	r3, [pc, #104]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032a0:	60d3      	str	r3, [r2, #12]
 80032a2:	e011      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032ac:	d10c      	bne.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	3304      	adds	r3, #4
 80032b2:	2101      	movs	r1, #1
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 f8a9 	bl	800340c <RCCEx_PLLSAI1_Config>
 80032ba:	4603      	mov	r3, r0
 80032bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032be:	7cfb      	ldrb	r3, [r7, #19]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d001      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80032c4:	7cfb      	ldrb	r3, [r7, #19]
 80032c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d02b      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032d4:	490b      	ldr	r1, [pc, #44]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032d6:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032e4:	4313      	orrs	r3, r2
 80032e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032f2:	d109      	bne.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032f4:	4a03      	ldr	r2, [pc, #12]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032f6:	4b03      	ldr	r3, [pc, #12]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032fe:	60d3      	str	r3, [r2, #12]
 8003300:	e014      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800330c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003310:	d10c      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3304      	adds	r3, #4
 8003316:	2101      	movs	r1, #1
 8003318:	4618      	mov	r0, r3
 800331a:	f000 f877 	bl	800340c <RCCEx_PLLSAI1_Config>
 800331e:	4603      	mov	r3, r0
 8003320:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003322:	7cfb      	ldrb	r3, [r7, #19]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8003328:	7cfb      	ldrb	r3, [r7, #19]
 800332a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d02f      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003338:	492b      	ldr	r1, [pc, #172]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800333a:	4b2b      	ldr	r3, [pc, #172]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800333c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003340:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003352:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003356:	d10d      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3304      	adds	r3, #4
 800335c:	2102      	movs	r1, #2
 800335e:	4618      	mov	r0, r3
 8003360:	f000 f854 	bl	800340c <RCCEx_PLLSAI1_Config>
 8003364:	4603      	mov	r3, r0
 8003366:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003368:	7cfb      	ldrb	r3, [r7, #19]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d014      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800336e:	7cfb      	ldrb	r3, [r7, #19]
 8003370:	74bb      	strb	r3, [r7, #18]
 8003372:	e011      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003378:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800337c:	d10c      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3320      	adds	r3, #32
 8003382:	2102      	movs	r1, #2
 8003384:	4618      	mov	r0, r3
 8003386:	f000 f931 	bl	80035ec <RCCEx_PLLSAI2_Config>
 800338a:	4603      	mov	r3, r0
 800338c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800338e:	7cfb      	ldrb	r3, [r7, #19]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003394:	7cfb      	ldrb	r3, [r7, #19]
 8003396:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00a      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033a4:	4910      	ldr	r1, [pc, #64]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033a6:	4b10      	ldr	r3, [pc, #64]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ac:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00b      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033c6:	4908      	ldr	r1, [pc, #32]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033c8:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80033de:	7cbb      	ldrb	r3, [r7, #18]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40021000 	.word	0x40021000

080033ec <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80033f0:	4a05      	ldr	r2, [pc, #20]	; (8003408 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80033f2:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f043 0304 	orr.w	r3, r3, #4
 80033fa:	6013      	str	r3, [r2, #0]
}
 80033fc:	bf00      	nop
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	40021000 	.word	0x40021000

0800340c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800341a:	4b73      	ldr	r3, [pc, #460]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	f003 0303 	and.w	r3, r3, #3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d018      	beq.n	8003458 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003426:	4b70      	ldr	r3, [pc, #448]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	f003 0203 	and.w	r2, r3, #3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	429a      	cmp	r2, r3
 8003434:	d10d      	bne.n	8003452 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
       ||
 800343a:	2b00      	cmp	r3, #0
 800343c:	d009      	beq.n	8003452 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800343e:	4b6a      	ldr	r3, [pc, #424]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	091b      	lsrs	r3, r3, #4
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	1c5a      	adds	r2, r3, #1
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
       ||
 800344e:	429a      	cmp	r2, r3
 8003450:	d044      	beq.n	80034dc <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	73fb      	strb	r3, [r7, #15]
 8003456:	e041      	b.n	80034dc <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2b02      	cmp	r3, #2
 800345e:	d00c      	beq.n	800347a <RCCEx_PLLSAI1_Config+0x6e>
 8003460:	2b03      	cmp	r3, #3
 8003462:	d013      	beq.n	800348c <RCCEx_PLLSAI1_Config+0x80>
 8003464:	2b01      	cmp	r3, #1
 8003466:	d120      	bne.n	80034aa <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003468:	4b5f      	ldr	r3, [pc, #380]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d11d      	bne.n	80034b0 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003478:	e01a      	b.n	80034b0 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800347a:	4b5b      	ldr	r3, [pc, #364]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003482:	2b00      	cmp	r3, #0
 8003484:	d116      	bne.n	80034b4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800348a:	e013      	b.n	80034b4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800348c:	4b56      	ldr	r3, [pc, #344]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10f      	bne.n	80034b8 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003498:	4b53      	ldr	r3, [pc, #332]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d109      	bne.n	80034b8 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80034a8:	e006      	b.n	80034b8 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	73fb      	strb	r3, [r7, #15]
      break;
 80034ae:	e004      	b.n	80034ba <RCCEx_PLLSAI1_Config+0xae>
      break;
 80034b0:	bf00      	nop
 80034b2:	e002      	b.n	80034ba <RCCEx_PLLSAI1_Config+0xae>
      break;
 80034b4:	bf00      	nop
 80034b6:	e000      	b.n	80034ba <RCCEx_PLLSAI1_Config+0xae>
      break;
 80034b8:	bf00      	nop
    }

    if(status == HAL_OK)
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d10d      	bne.n	80034dc <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80034c0:	4849      	ldr	r0, [pc, #292]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034c2:	4b49      	ldr	r3, [pc, #292]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6819      	ldr	r1, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	430b      	orrs	r3, r1
 80034d8:	4313      	orrs	r3, r2
 80034da:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80034dc:	7bfb      	ldrb	r3, [r7, #15]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d17d      	bne.n	80035de <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80034e2:	4a41      	ldr	r2, [pc, #260]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034e4:	4b40      	ldr	r3, [pc, #256]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80034ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034ee:	f7fd f8b3 	bl	8000658 <HAL_GetTick>
 80034f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034f4:	e009      	b.n	800350a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034f6:	f7fd f8af 	bl	8000658 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d902      	bls.n	800350a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	73fb      	strb	r3, [r7, #15]
        break;
 8003508:	e005      	b.n	8003516 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800350a:	4b37      	ldr	r3, [pc, #220]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1ef      	bne.n	80034f6 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003516:	7bfb      	ldrb	r3, [r7, #15]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d160      	bne.n	80035de <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d111      	bne.n	8003546 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003522:	4831      	ldr	r0, [pc, #196]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003524:	4b30      	ldr	r3, [pc, #192]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800352c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	6892      	ldr	r2, [r2, #8]
 8003534:	0211      	lsls	r1, r2, #8
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	68d2      	ldr	r2, [r2, #12]
 800353a:	0912      	lsrs	r2, r2, #4
 800353c:	0452      	lsls	r2, r2, #17
 800353e:	430a      	orrs	r2, r1
 8003540:	4313      	orrs	r3, r2
 8003542:	6103      	str	r3, [r0, #16]
 8003544:	e027      	b.n	8003596 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d112      	bne.n	8003572 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800354c:	4826      	ldr	r0, [pc, #152]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800354e:	4b26      	ldr	r3, [pc, #152]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003556:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	6892      	ldr	r2, [r2, #8]
 800355e:	0211      	lsls	r1, r2, #8
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6912      	ldr	r2, [r2, #16]
 8003564:	0852      	lsrs	r2, r2, #1
 8003566:	3a01      	subs	r2, #1
 8003568:	0552      	lsls	r2, r2, #21
 800356a:	430a      	orrs	r2, r1
 800356c:	4313      	orrs	r3, r2
 800356e:	6103      	str	r3, [r0, #16]
 8003570:	e011      	b.n	8003596 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003572:	481d      	ldr	r0, [pc, #116]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003574:	4b1c      	ldr	r3, [pc, #112]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800357c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6892      	ldr	r2, [r2, #8]
 8003584:	0211      	lsls	r1, r2, #8
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6952      	ldr	r2, [r2, #20]
 800358a:	0852      	lsrs	r2, r2, #1
 800358c:	3a01      	subs	r2, #1
 800358e:	0652      	lsls	r2, r2, #25
 8003590:	430a      	orrs	r2, r1
 8003592:	4313      	orrs	r3, r2
 8003594:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003596:	4a14      	ldr	r2, [pc, #80]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003598:	4b13      	ldr	r3, [pc, #76]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a2:	f7fd f859 	bl	8000658 <HAL_GetTick>
 80035a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035a8:	e009      	b.n	80035be <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035aa:	f7fd f855 	bl	8000658 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d902      	bls.n	80035be <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	73fb      	strb	r3, [r7, #15]
          break;
 80035bc:	e005      	b.n	80035ca <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035be:	4b0a      	ldr	r3, [pc, #40]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0ef      	beq.n	80035aa <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d106      	bne.n	80035de <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80035d0:	4905      	ldr	r1, [pc, #20]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035d2:	4b05      	ldr	r3, [pc, #20]	; (80035e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035d4:	691a      	ldr	r2, [r3, #16]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	699b      	ldr	r3, [r3, #24]
 80035da:	4313      	orrs	r3, r2
 80035dc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80035de:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	40021000 	.word	0x40021000

080035ec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035f6:	2300      	movs	r3, #0
 80035f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035fa:	4b68      	ldr	r3, [pc, #416]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	f003 0303 	and.w	r3, r3, #3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d018      	beq.n	8003638 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003606:	4b65      	ldr	r3, [pc, #404]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	f003 0203 	and.w	r2, r3, #3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d10d      	bne.n	8003632 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
       ||
 800361a:	2b00      	cmp	r3, #0
 800361c:	d009      	beq.n	8003632 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800361e:	4b5f      	ldr	r3, [pc, #380]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	091b      	lsrs	r3, r3, #4
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	1c5a      	adds	r2, r3, #1
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
       ||
 800362e:	429a      	cmp	r2, r3
 8003630:	d044      	beq.n	80036bc <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	73fb      	strb	r3, [r7, #15]
 8003636:	e041      	b.n	80036bc <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b02      	cmp	r3, #2
 800363e:	d00c      	beq.n	800365a <RCCEx_PLLSAI2_Config+0x6e>
 8003640:	2b03      	cmp	r3, #3
 8003642:	d013      	beq.n	800366c <RCCEx_PLLSAI2_Config+0x80>
 8003644:	2b01      	cmp	r3, #1
 8003646:	d120      	bne.n	800368a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003648:	4b54      	ldr	r3, [pc, #336]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d11d      	bne.n	8003690 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003658:	e01a      	b.n	8003690 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800365a:	4b50      	ldr	r3, [pc, #320]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003662:	2b00      	cmp	r3, #0
 8003664:	d116      	bne.n	8003694 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800366a:	e013      	b.n	8003694 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800366c:	4b4b      	ldr	r3, [pc, #300]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10f      	bne.n	8003698 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003678:	4b48      	ldr	r3, [pc, #288]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d109      	bne.n	8003698 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003688:	e006      	b.n	8003698 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	73fb      	strb	r3, [r7, #15]
      break;
 800368e:	e004      	b.n	800369a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003690:	bf00      	nop
 8003692:	e002      	b.n	800369a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003694:	bf00      	nop
 8003696:	e000      	b.n	800369a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003698:	bf00      	nop
    }

    if(status == HAL_OK)
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10d      	bne.n	80036bc <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80036a0:	483e      	ldr	r0, [pc, #248]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 80036a2:	4b3e      	ldr	r3, [pc, #248]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6819      	ldr	r1, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	430b      	orrs	r3, r1
 80036b8:	4313      	orrs	r3, r2
 80036ba:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d167      	bne.n	8003792 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80036c2:	4a36      	ldr	r2, [pc, #216]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 80036c4:	4b35      	ldr	r3, [pc, #212]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036ce:	f7fc ffc3 	bl	8000658 <HAL_GetTick>
 80036d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036d4:	e009      	b.n	80036ea <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036d6:	f7fc ffbf 	bl	8000658 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d902      	bls.n	80036ea <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	73fb      	strb	r3, [r7, #15]
        break;
 80036e8:	e005      	b.n	80036f6 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036ea:	4b2c      	ldr	r3, [pc, #176]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1ef      	bne.n	80036d6 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80036f6:	7bfb      	ldrb	r3, [r7, #15]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d14a      	bne.n	8003792 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d111      	bne.n	8003726 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003702:	4826      	ldr	r0, [pc, #152]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003704:	4b25      	ldr	r3, [pc, #148]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800370c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6892      	ldr	r2, [r2, #8]
 8003714:	0211      	lsls	r1, r2, #8
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	68d2      	ldr	r2, [r2, #12]
 800371a:	0912      	lsrs	r2, r2, #4
 800371c:	0452      	lsls	r2, r2, #17
 800371e:	430a      	orrs	r2, r1
 8003720:	4313      	orrs	r3, r2
 8003722:	6143      	str	r3, [r0, #20]
 8003724:	e011      	b.n	800374a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003726:	481d      	ldr	r0, [pc, #116]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003728:	4b1c      	ldr	r3, [pc, #112]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003730:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6892      	ldr	r2, [r2, #8]
 8003738:	0211      	lsls	r1, r2, #8
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6912      	ldr	r2, [r2, #16]
 800373e:	0852      	lsrs	r2, r2, #1
 8003740:	3a01      	subs	r2, #1
 8003742:	0652      	lsls	r2, r2, #25
 8003744:	430a      	orrs	r2, r1
 8003746:	4313      	orrs	r3, r2
 8003748:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800374a:	4a14      	ldr	r2, [pc, #80]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 800374c:	4b13      	ldr	r3, [pc, #76]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003754:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003756:	f7fc ff7f 	bl	8000658 <HAL_GetTick>
 800375a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800375c:	e009      	b.n	8003772 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800375e:	f7fc ff7b 	bl	8000658 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d902      	bls.n	8003772 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	73fb      	strb	r3, [r7, #15]
          break;
 8003770:	e005      	b.n	800377e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003772:	4b0a      	ldr	r3, [pc, #40]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0ef      	beq.n	800375e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d106      	bne.n	8003792 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003784:	4905      	ldr	r1, [pc, #20]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003786:	4b05      	ldr	r3, [pc, #20]	; (800379c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003788:	695a      	ldr	r2, [r3, #20]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	4313      	orrs	r3, r2
 8003790:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003792:	7bfb      	ldrb	r3, [r7, #15]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	40021000 	.word	0x40021000

080037a0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d06c      	beq.n	800388c <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d106      	bne.n	80037cc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f00c feb6 	bl	8010538 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	22ca      	movs	r2, #202	; 0xca
 80037da:	625a      	str	r2, [r3, #36]	; 0x24
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2253      	movs	r2, #83	; 0x53
 80037e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 fa49 	bl	8003c7c <RTC_EnterInitMode>
 80037ea:	4603      	mov	r3, r0
 80037ec:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d14b      	bne.n	800388c <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003802:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003806:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	6812      	ldr	r2, [r2, #0]
 8003810:	6891      	ldr	r1, [r2, #8]
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6850      	ldr	r0, [r2, #4]
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	6912      	ldr	r2, [r2, #16]
 800381a:	4310      	orrs	r0, r2
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	6992      	ldr	r2, [r2, #24]
 8003820:	4302      	orrs	r2, r0
 8003822:	430a      	orrs	r2, r1
 8003824:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	68d2      	ldr	r2, [r2, #12]
 800382e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6812      	ldr	r2, [r2, #0]
 8003838:	6911      	ldr	r1, [r2, #16]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6892      	ldr	r2, [r2, #8]
 800383e:	0412      	lsls	r2, r2, #16
 8003840:	430a      	orrs	r2, r1
 8003842:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 fa4d 	bl	8003ce4 <RTC_ExitInitMode>
 800384a:	4603      	mov	r3, r0
 800384c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800384e:	7bfb      	ldrb	r3, [r7, #15]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d11b      	bne.n	800388c <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6812      	ldr	r2, [r2, #0]
 800385c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800385e:	f022 0203 	bic.w	r2, r2, #3
 8003862:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6812      	ldr	r2, [r2, #0]
 800386c:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	69d0      	ldr	r0, [r2, #28]
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6952      	ldr	r2, [r2, #20]
 8003876:	4302      	orrs	r2, r0
 8003878:	430a      	orrs	r2, r1
 800387a:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	22ff      	movs	r2, #255	; 0xff
 8003882:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800388c:	7bfb      	ldrb	r3, [r7, #15]
}
 800388e:	4618      	mov	r0, r3
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003896:	b590      	push	{r4, r7, lr}
 8003898:	b087      	sub	sp, #28
 800389a:	af00      	add	r7, sp, #0
 800389c:	60f8      	str	r0, [r7, #12]
 800389e:	60b9      	str	r1, [r7, #8]
 80038a0:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d101      	bne.n	80038b0 <HAL_RTC_SetTime+0x1a>
 80038ac:	2302      	movs	r3, #2
 80038ae:	e08b      	b.n	80039c8 <HAL_RTC_SetTime+0x132>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	22ca      	movs	r2, #202	; 0xca
 80038c6:	625a      	str	r2, [r3, #36]	; 0x24
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2253      	movs	r2, #83	; 0x53
 80038ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80038d0:	68f8      	ldr	r0, [r7, #12]
 80038d2:	f000 f9d3 	bl	8003c7c <RTC_EnterInitMode>
 80038d6:	4603      	mov	r3, r0
 80038d8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80038da:	7cfb      	ldrb	r3, [r7, #19]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d163      	bne.n	80039a8 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d126      	bne.n	8003934 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d102      	bne.n	80038fa <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	2200      	movs	r2, #0
 80038f8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 fa2e 	bl	8003d60 <RTC_ByteToBcd2>
 8003904:	4603      	mov	r3, r0
 8003906:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	785b      	ldrb	r3, [r3, #1]
 800390c:	4618      	mov	r0, r3
 800390e:	f000 fa27 	bl	8003d60 <RTC_ByteToBcd2>
 8003912:	4603      	mov	r3, r0
 8003914:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003916:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	789b      	ldrb	r3, [r3, #2]
 800391c:	4618      	mov	r0, r3
 800391e:	f000 fa1f 	bl	8003d60 <RTC_ByteToBcd2>
 8003922:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003924:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	78db      	ldrb	r3, [r3, #3]
 800392c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800392e:	4313      	orrs	r3, r2
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	e018      	b.n	8003966 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800393e:	2b00      	cmp	r3, #0
 8003940:	d102      	bne.n	8003948 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2200      	movs	r2, #0
 8003946:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	785b      	ldrb	r3, [r3, #1]
 8003952:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003954:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003956:	68ba      	ldr	r2, [r7, #8]
 8003958:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800395a:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	78db      	ldrb	r3, [r3, #3]
 8003960:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003962:	4313      	orrs	r3, r2
 8003964:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003970:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003974:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	6812      	ldr	r2, [r2, #0]
 800397e:	6892      	ldr	r2, [r2, #8]
 8003980:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003984:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	6812      	ldr	r2, [r2, #0]
 800398e:	6891      	ldr	r1, [r2, #8]
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	68d0      	ldr	r0, [r2, #12]
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	6912      	ldr	r2, [r2, #16]
 8003998:	4302      	orrs	r2, r0
 800399a:	430a      	orrs	r2, r1
 800399c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 f9a0 	bl	8003ce4 <RTC_ExitInitMode>
 80039a4:	4603      	mov	r3, r0
 80039a6:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	22ff      	movs	r2, #255	; 0xff
 80039ae:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80039b0:	7cfb      	ldrb	r3, [r7, #19]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d103      	bne.n	80039be <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80039c6:	7cfb      	ldrb	r3, [r7, #19]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	371c      	adds	r7, #28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd90      	pop	{r4, r7, pc}

080039d0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80039fe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003a02:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	0c1b      	lsrs	r3, r3, #16
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a0e:	b2da      	uxtb	r2, r3
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	0a1b      	lsrs	r3, r3, #8
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a2c:	b2da      	uxtb	r2, r3
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	0d9b      	lsrs	r3, r3, #22
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d11a      	bne.n	8003a7e <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f000 f9a7 	bl	8003da0 <RTC_Bcd2ToByte>
 8003a52:	4603      	mov	r3, r0
 8003a54:	461a      	mov	r2, r3
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	785b      	ldrb	r3, [r3, #1]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 f99e 	bl	8003da0 <RTC_Bcd2ToByte>
 8003a64:	4603      	mov	r3, r0
 8003a66:	461a      	mov	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	789b      	ldrb	r3, [r3, #2]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f000 f995 	bl	8003da0 <RTC_Bcd2ToByte>
 8003a76:	4603      	mov	r3, r0
 8003a78:	461a      	mov	r2, r3
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a88:	b590      	push	{r4, r7, lr}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RTC_SetDate+0x1a>
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	e075      	b.n	8003b8e <HAL_RTC_SetDate+0x106>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2202      	movs	r2, #2
 8003aae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d10e      	bne.n	8003ad6 <HAL_RTC_SetDate+0x4e>
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	785b      	ldrb	r3, [r3, #1]
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d008      	beq.n	8003ad6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	785b      	ldrb	r3, [r3, #1]
 8003ac8:	f023 0310 	bic.w	r3, r3, #16
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	330a      	adds	r3, #10
 8003ad0:	b2da      	uxtb	r2, r3
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d11c      	bne.n	8003b16 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	78db      	ldrb	r3, [r3, #3]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f000 f93d 	bl	8003d60 <RTC_ByteToBcd2>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	785b      	ldrb	r3, [r3, #1]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 f936 	bl	8003d60 <RTC_ByteToBcd2>
 8003af4:	4603      	mov	r3, r0
 8003af6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003af8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	789b      	ldrb	r3, [r3, #2]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f000 f92e 	bl	8003d60 <RTC_ByteToBcd2>
 8003b04:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003b06:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003b10:	4313      	orrs	r3, r2
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	e00e      	b.n	8003b34 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	78db      	ldrb	r3, [r3, #3]
 8003b1a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	785b      	ldrb	r3, [r3, #1]
 8003b20:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003b22:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8003b24:	68ba      	ldr	r2, [r7, #8]
 8003b26:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003b28:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	22ca      	movs	r2, #202	; 0xca
 8003b3a:	625a      	str	r2, [r3, #36]	; 0x24
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2253      	movs	r2, #83	; 0x53
 8003b42:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	f000 f899 	bl	8003c7c <RTC_EnterInitMode>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003b4e:	7cfb      	ldrb	r3, [r7, #19]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d10c      	bne.n	8003b6e <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b5e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003b62:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f000 f8bd 	bl	8003ce4 <RTC_ExitInitMode>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	22ff      	movs	r2, #255	; 0xff
 8003b74:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003b76:	7cfb      	ldrb	r3, [r7, #19]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d103      	bne.n	8003b84 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003b8c:	7cfb      	ldrb	r3, [r7, #19]
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	371c      	adds	r7, #28
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd90      	pop	{r4, r7, pc}

08003b96 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b086      	sub	sp, #24
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	60f8      	str	r0, [r7, #12]
 8003b9e:	60b9      	str	r1, [r7, #8]
 8003ba0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003bac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003bb0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	0c1b      	lsrs	r3, r3, #16
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	0a1b      	lsrs	r3, r3, #8
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	f003 031f 	and.w	r3, r3, #31
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	0b5b      	lsrs	r3, r3, #13
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d11a      	bne.n	8003c26 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	78db      	ldrb	r3, [r3, #3]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 f8d3 	bl	8003da0 <RTC_Bcd2ToByte>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	785b      	ldrb	r3, [r3, #1]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f8ca 	bl	8003da0 <RTC_Bcd2ToByte>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	461a      	mov	r2, r3
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	789b      	ldrb	r3, [r3, #2]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 f8c1 	bl	8003da0 <RTC_Bcd2ToByte>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	461a      	mov	r2, r3
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3718      	adds	r7, #24
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6812      	ldr	r2, [r2, #0]
 8003c40:	68d2      	ldr	r2, [r2, #12]
 8003c42:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c46:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003c48:	f7fc fd06 	bl	8000658 <HAL_GetTick>
 8003c4c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c4e:	e009      	b.n	8003c64 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c50:	f7fc fd02 	bl	8000658 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c5e:	d901      	bls.n	8003c64 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e007      	b.n	8003c74 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	f003 0320 	and.w	r3, r3, #32
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d0ee      	beq.n	8003c50 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d120      	bne.n	8003cd8 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c9e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003ca0:	f7fc fcda 	bl	8000658 <HAL_GetTick>
 8003ca4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003ca6:	e00d      	b.n	8003cc4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003ca8:	f7fc fcd6 	bl	8000658 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cb6:	d905      	bls.n	8003cc4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2203      	movs	r2, #3
 8003cc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d102      	bne.n	8003cd8 <RTC_EnterInitMode+0x5c>
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	2b03      	cmp	r3, #3
 8003cd6:	d1e7      	bne.n	8003ca8 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8003cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3710      	adds	r7, #16
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
	...

08003ce4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8003cf0:	4a1a      	ldr	r2, [pc, #104]	; (8003d5c <RTC_ExitInitMode+0x78>)
 8003cf2:	4b1a      	ldr	r3, [pc, #104]	; (8003d5c <RTC_ExitInitMode+0x78>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cfa:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003cfc:	4b17      	ldr	r3, [pc, #92]	; (8003d5c <RTC_ExitInitMode+0x78>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 0320 	and.w	r3, r3, #32
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10c      	bne.n	8003d22 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f7ff ff91 	bl	8003c30 <HAL_RTC_WaitForSynchro>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d01e      	beq.n	8003d52 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2203      	movs	r2, #3
 8003d18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	73fb      	strb	r3, [r7, #15]
 8003d20:	e017      	b.n	8003d52 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003d22:	4a0e      	ldr	r2, [pc, #56]	; (8003d5c <RTC_ExitInitMode+0x78>)
 8003d24:	4b0d      	ldr	r3, [pc, #52]	; (8003d5c <RTC_ExitInitMode+0x78>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f023 0320 	bic.w	r3, r3, #32
 8003d2c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7ff ff7e 	bl	8003c30 <HAL_RTC_WaitForSynchro>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d005      	beq.n	8003d46 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003d46:	4a05      	ldr	r2, [pc, #20]	; (8003d5c <RTC_ExitInitMode+0x78>)
 8003d48:	4b04      	ldr	r3, [pc, #16]	; (8003d5c <RTC_ExitInitMode+0x78>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f043 0320 	orr.w	r3, r3, #32
 8003d50:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3710      	adds	r7, #16
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	40002800 	.word	0x40002800

08003d60 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	4603      	mov	r3, r0
 8003d68:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8003d6e:	79fb      	ldrb	r3, [r7, #7]
 8003d70:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8003d72:	e005      	b.n	8003d80 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	3301      	adds	r3, #1
 8003d78:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8003d7a:	7afb      	ldrb	r3, [r7, #11]
 8003d7c:	3b0a      	subs	r3, #10
 8003d7e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8003d80:	7afb      	ldrb	r3, [r7, #11]
 8003d82:	2b09      	cmp	r3, #9
 8003d84:	d8f6      	bhi.n	8003d74 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	011b      	lsls	r3, r3, #4
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	7afb      	ldrb	r3, [r7, #11]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	b2db      	uxtb	r3, r3
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	091b      	lsrs	r3, r3, #4
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	461a      	mov	r2, r3
 8003db2:	0092      	lsls	r2, r2, #2
 8003db4:	4413      	add	r3, r2
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8003dba:	79fb      	ldrb	r3, [r7, #7]
 8003dbc:	f003 030f 	and.w	r3, r3, #15
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	b2db      	uxtb	r3, r3
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3714      	adds	r7, #20
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e022      	b.n	8003e2c <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d105      	bne.n	8003dfe <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f00c fbb9 	bl	8010570 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2203      	movs	r2, #3
 8003e02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f000 f814 	bl	8003e34 <HAL_SD_InitCard>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e00a      	b.n	8003e2c <HAL_SD_Init+0x58>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3708      	adds	r7, #8
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003e34:	b5b0      	push	{r4, r5, r7, lr}
 8003e36:	b08e      	sub	sp, #56	; 0x38
 8003e38:	af04      	add	r7, sp, #16
 8003e3a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003e44:	2300      	movs	r3, #0
 8003e46:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8003e50:	2376      	movs	r3, #118	; 0x76
 8003e52:	61fb      	str	r3, [r7, #28]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681d      	ldr	r5, [r3, #0]
 8003e58:	466c      	mov	r4, sp
 8003e5a:	f107 0314 	add.w	r3, r7, #20
 8003e5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003e62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003e66:	f107 0308 	add.w	r3, r7, #8
 8003e6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e6c:	4628      	mov	r0, r5
 8003e6e:	f002 f986 	bl	800617e <SDMMC_Init>
 8003e72:	4603      	mov	r3, r0
 8003e74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8003e78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d001      	beq.n	8003e84 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e05f      	b.n	8003f44 <HAL_SD_InitCard+0x110>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6812      	ldr	r2, [r2, #0]
 8003e8c:	6852      	ldr	r2, [r2, #4]
 8003e8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e92:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  status = SDMMC_PowerState_ON(hsd->Instance);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f002 f9bb 	bl	8006214 <SDMMC_PowerState_ON>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8003ea4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d001      	beq.n	8003eb0 <HAL_SD_InitCard+0x7c>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e049      	b.n	8003f44 <HAL_SD_InitCard+0x110>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6812      	ldr	r2, [r2, #0]
 8003eb8:	6852      	ldr	r2, [r2, #4]
 8003eba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ebe:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 ffd5 	bl	8004e70 <SD_PowerON>
 8003ec6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00b      	beq.n	8003ee6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003eda:	6a3b      	ldr	r3, [r7, #32]
 8003edc:	431a      	orrs	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e02e      	b.n	8003f44 <HAL_SD_InitCard+0x110>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 fef4 	bl	8004cd4 <SD_InitCard>
 8003eec:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00b      	beq.n	8003f0c <HAL_SD_InitCard+0xd8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f00:	6a3b      	ldr	r3, [r7, #32]
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e01b      	b.n	8003f44 <HAL_SD_InitCard+0x110>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f14:	4618      	mov	r0, r3
 8003f16:	f002 fa1e 	bl	8006356 <SDMMC_CmdBlockLength>
 8003f1a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003f1c:	6a3b      	ldr	r3, [r7, #32]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00f      	beq.n	8003f42 <HAL_SD_InitCard+0x10e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a09      	ldr	r2, [pc, #36]	; (8003f4c <HAL_SD_InitCard+0x118>)
 8003f28:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f2e:	6a3b      	ldr	r3, [r7, #32]
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e000      	b.n	8003f44 <HAL_SD_InitCard+0x110>
  }

  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3728      	adds	r7, #40	; 0x28
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bdb0      	pop	{r4, r5, r7, pc}
 8003f4c:	004005ff 	.word	0x004005ff

08003f50 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e011      	b.n	8003f86 <HAL_SD_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDMMC_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2203      	movs	r2, #3
 8003f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }
#endif

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f001 f80e 	bl	8004f8c <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f00c fb61 	bl	8010638 <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_RESET;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08c      	sub	sp, #48	; 0x30
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
 8003f9c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d107      	bne.n	8003fb8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e0a9      	b.n	800410c <HAL_SD_ReadBlocks_DMA+0x17c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	f040 80a2 	bne.w	800410a <HAL_SD_ReadBlocks_DMA+0x17a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003fcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	441a      	add	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d907      	bls.n	8003fea <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fde:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e090      	b.n	800410c <HAL_SD_ReadBlocks_DMA+0x17c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2203      	movs	r2, #3
 8003fee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	62da      	str	r2, [r3, #44]	; 0x2c

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	4a45      	ldr	r2, [pc, #276]	; (8004114 <HAL_SD_ReadBlocks_DMA+0x184>)
 8004000:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	4a44      	ldr	r2, [pc, #272]	; (8004118 <HAL_SD_ReadBlocks_DMA+0x188>)
 8004008:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	2200      	movs	r2, #0
 8004010:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	3380      	adds	r3, #128	; 0x80
 800401c:	4619      	mov	r1, r3
 800401e:	68ba      	ldr	r2, [r7, #8]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	025b      	lsls	r3, r3, #9
 8004024:	089b      	lsrs	r3, r3, #2
 8004026:	f7fc fe33 	bl	8000c90 <HAL_DMA_Start_IT>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00f      	beq.n	8004050 <HAL_SD_ReadBlocks_DMA+0xc0>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a39      	ldr	r2, [pc, #228]	; (800411c <HAL_SD_ReadBlocks_DMA+0x18c>)
 8004036:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800403c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e05d      	b.n	800410c <HAL_SD_ReadBlocks_DMA+0x17c>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	6812      	ldr	r2, [r2, #0]
 8004058:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800405a:	f042 0208 	orr.w	r2, r2, #8
 800405e:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      hsd->pRxBuffPtr = pData;
      hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004064:	2b01      	cmp	r3, #1
 8004066:	d002      	beq.n	800406e <HAL_SD_ReadBlocks_DMA+0xde>
      {
        add *= 512U;
 8004068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800406a:	025b      	lsls	r3, r3, #9
 800406c:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800406e:	f04f 33ff 	mov.w	r3, #4294967295
 8004072:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	025b      	lsls	r3, r3, #9
 8004078:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800407a:	2390      	movs	r3, #144	; 0x90
 800407c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800407e:	2302      	movs	r3, #2
 8004080:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004082:	2300      	movs	r3, #0
 8004084:	623b      	str	r3, [r7, #32]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      config.DPSM          = SDMMC_DPSM_DISABLE;
#else
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8004086:	2301      	movs	r3, #1
 8004088:	627b      	str	r3, [r7, #36]	; 0x24
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f107 0210 	add.w	r2, r7, #16
 8004092:	4611      	mov	r1, r2
 8004094:	4618      	mov	r0, r3
 8004096:	f002 f932 	bl	80062fe <SDMMC_ConfigData>
      hsd->Instance->IDMABASE0 = (uint32_t) pData ;
      hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d90a      	bls.n	80040b6 <HAL_SD_ReadBlocks_DMA+0x126>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2282      	movs	r2, #130	; 0x82
 80040a4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040ac:	4618      	mov	r0, r3
 80040ae:	f002 f996 	bl	80063de <SDMMC_CmdReadMultiBlock>
 80040b2:	62f8      	str	r0, [r7, #44]	; 0x2c
 80040b4:	e009      	b.n	80040ca <HAL_SD_ReadBlocks_DMA+0x13a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2281      	movs	r2, #129	; 0x81
 80040ba:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040c2:	4618      	mov	r0, r3
 80040c4:	f002 f969 	bl	800639a <SDMMC_CmdReadSingleBlock>
 80040c8:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80040ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d012      	beq.n	80040f6 <HAL_SD_ReadBlocks_DMA+0x166>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a11      	ldr	r2, [pc, #68]	; (800411c <HAL_SD_ReadBlocks_DMA+0x18c>)
 80040d6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040de:	431a      	orrs	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e00a      	b.n	800410c <HAL_SD_ReadBlocks_DMA+0x17c>
      }

      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	6812      	ldr	r2, [r2, #0]
 80040fe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004100:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8004104:	63da      	str	r2, [r3, #60]	; 0x3c

      return HAL_OK;
 8004106:	2300      	movs	r3, #0
 8004108:	e000      	b.n	800410c <HAL_SD_ReadBlocks_DMA+0x17c>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 800410a:	2302      	movs	r3, #2
  }
}
 800410c:	4618      	mov	r0, r3
 800410e:	3730      	adds	r7, #48	; 0x30
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	08004aef 	.word	0x08004aef
 8004118:	08004b61 	.word	0x08004b61
 800411c:	004005ff 	.word	0x004005ff

08004120 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b08c      	sub	sp, #48	; 0x30
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d107      	bne.n	8004148 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800413c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e0ac      	b.n	80042a2 <HAL_SD_WriteBlocks_DMA+0x182>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	f040 80a5 	bne.w	80042a0 <HAL_SD_WriteBlocks_DMA+0x180>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800415c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	441a      	add	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004166:	429a      	cmp	r2, r3
 8004168:	d907      	bls.n	800417a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e093      	b.n	80042a2 <HAL_SD_WriteBlocks_DMA+0x182>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2203      	movs	r2, #3
 800417e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2200      	movs	r2, #0
 8004188:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    hsd->pTxBuffPtr = pData;
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
#else
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800418e:	4a47      	ldr	r2, [pc, #284]	; (80042ac <HAL_SD_WriteBlocks_DMA+0x18c>)
 8004190:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004196:	4a46      	ldr	r2, [pc, #280]	; (80042b0 <HAL_SD_WriteBlocks_DMA+0x190>)
 8004198:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419e:	2200      	movs	r2, #0
 80041a0:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d002      	beq.n	80041b0 <HAL_SD_WriteBlocks_DMA+0x90>
    {
      add *= 512U;
 80041aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ac:	025b      	lsls	r3, r3, #9
 80041ae:	62bb      	str	r3, [r7, #40]	; 0x28
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d90a      	bls.n	80041cc <HAL_SD_WriteBlocks_DMA+0xac>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	22a0      	movs	r2, #160	; 0xa0
 80041ba:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041c2:	4618      	mov	r0, r3
 80041c4:	f002 f94f 	bl	8006466 <SDMMC_CmdWriteMultiBlock>
 80041c8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80041ca:	e009      	b.n	80041e0 <HAL_SD_WriteBlocks_DMA+0xc0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2290      	movs	r2, #144	; 0x90
 80041d0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041d8:	4618      	mov	r0, r3
 80041da:	f002 f922 	bl	8006422 <SDMMC_CmdWriteSingleBlock>
 80041de:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80041e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d012      	beq.n	800420c <HAL_SD_WriteBlocks_DMA+0xec>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a32      	ldr	r2, [pc, #200]	; (80042b4 <HAL_SD_WriteBlocks_DMA+0x194>)
 80041ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041f4:	431a      	orrs	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e04a      	b.n	80042a2 <HAL_SD_WriteBlocks_DMA+0x182>
    }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	6812      	ldr	r2, [r2, #0]
 8004214:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004216:	f042 0208 	orr.w	r2, r2, #8
 800421a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004220:	68b9      	ldr	r1, [r7, #8]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	3380      	adds	r3, #128	; 0x80
 8004228:	461a      	mov	r2, r3
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	025b      	lsls	r3, r3, #9
 800422e:	089b      	lsrs	r3, r3, #2
 8004230:	f7fc fd2e 	bl	8000c90 <HAL_DMA_Start_IT>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d012      	beq.n	8004260 <HAL_SD_WriteBlocks_DMA+0x140>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a1d      	ldr	r2, [pc, #116]	; (80042b4 <HAL_SD_WriteBlocks_DMA+0x194>)
 8004240:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004246:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e020      	b.n	80042a2 <HAL_SD_WriteBlocks_DMA+0x182>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004260:	f04f 33ff 	mov.w	r3, #4294967295
 8004264:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	025b      	lsls	r3, r3, #9
 800426a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800426c:	2390      	movs	r3, #144	; 0x90
 800426e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8004270:	2300      	movs	r3, #0
 8004272:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004274:	2300      	movs	r3, #0
 8004276:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8004278:	2301      	movs	r3, #1
 800427a:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f107 0210 	add.w	r2, r7, #16
 8004284:	4611      	mov	r1, r2
 8004286:	4618      	mov	r0, r3
 8004288:	f002 f839 	bl	80062fe <SDMMC_ConfigData>

      /* Enable SD Error interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	6812      	ldr	r2, [r2, #0]
 8004294:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004296:	f042 021a 	orr.w	r2, r2, #26
 800429a:	63da      	str	r2, [r3, #60]	; 0x3c
#else
      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      return HAL_OK;
 800429c:	2300      	movs	r3, #0
 800429e:	e000      	b.n	80042a2 <HAL_SD_WriteBlocks_DMA+0x182>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 80042a0:	2302      	movs	r3, #2
  }
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3730      	adds	r7, #48	; 0x30
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	08004ac5 	.word	0x08004ac5
 80042b0:	08004b61 	.word	0x08004b61
 80042b4:	004005ff 	.word	0x004005ff

080042b8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d008      	beq.n	80042e6 <HAL_SD_IRQHandler+0x2e>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f003 0308 	and.w	r3, r3, #8
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 ffe9 	bl	80052b6 <SD_Read_IT>
 80042e4:	e155      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 808f 	beq.w	8004414 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042fe:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800430a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800430e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8004312:	63d3      	str	r3, [r2, #60]	; 0x3c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800431e:	f022 0201 	bic.w	r2, r2, #1
 8004322:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f003 0308 	and.w	r3, r3, #8
 800432a:	2b00      	cmp	r3, #0
 800432c:	d039      	beq.n	80043a2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d104      	bne.n	8004342 <HAL_SD_IRQHandler+0x8a>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f003 0320 	and.w	r3, r3, #32
 800433e:	2b00      	cmp	r3, #0
 8004340:	d011      	beq.n	8004366 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f002 f8b0 	bl	80064ac <SDMMC_CmdStopTransfer>
 800434c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d008      	beq.n	8004366 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	431a      	orrs	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f91f 	bl	80045a4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f240 523a 	movw	r2, #1338	; 0x53a
 800436e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f003 0301 	and.w	r3, r3, #1
 8004384:	2b00      	cmp	r3, #0
 8004386:	d104      	bne.n	8004392 <HAL_SD_IRQHandler+0xda>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d003      	beq.n	800439a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f006 fa0b 	bl	800a7ae <HAL_SD_RxCpltCallback>
 8004398:	e0fb      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f006 f9fd 	bl	800a79a <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 80043a0:	e0f7      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f000 80f2 	beq.w	8004592 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f003 0320 	and.w	r3, r3, #32
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d011      	beq.n	80043dc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f002 f875 	bl	80064ac <SDMMC_CmdStopTransfer>
 80043c2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d008      	beq.n	80043dc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f8e4 	bl	80045a4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f040 80d5 	bne.w	8004592 <HAL_SD_IRQHandler+0x2da>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f040 80cf 	bne.w	8004592 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	6812      	ldr	r2, [r2, #0]
 80043fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80043fe:	f022 0208 	bic.w	r2, r2, #8
 8004402:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f006 f9c4 	bl	800a79a <HAL_SD_TxCpltCallback>
}
 8004412:	e0be      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800441a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d008      	beq.n	8004434 <HAL_SD_IRQHandler+0x17c>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	2b00      	cmp	r3, #0
 800442a:	d003      	beq.n	8004434 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 ff93 	bl	8005358 <SD_Write_IT>
 8004432:	e0ae      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800443a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800443e:	2b00      	cmp	r3, #0
 8004440:	f000 80a7 	beq.w	8004592 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d005      	beq.n	800445e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004456:	f043 0202 	orr.w	r2, r3, #2
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004464:	f003 0308 	and.w	r3, r3, #8
 8004468:	2b00      	cmp	r3, #0
 800446a:	d005      	beq.n	8004478 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004470:	f043 0208 	orr.w	r2, r3, #8
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	2b00      	cmp	r3, #0
 8004484:	d005      	beq.n	8004492 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800448a:	f043 0220 	orr.w	r2, r3, #32
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004498:	f003 0310 	and.w	r3, r3, #16
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a4:	f043 0210 	orr.w	r2, r3, #16
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f240 523a 	movw	r2, #1338	; 0x53a
 80044b4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	6812      	ldr	r2, [r2, #0]
 80044be:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80044c0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80044c4:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f001 ffee 	bl	80064ac <SDMMC_CmdStopTransfer>
 80044d0:	4602      	mov	r2, r0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d6:	431a      	orrs	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00a      	beq.n	80044fc <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 f855 	bl	80045a4 <HAL_SD_ErrorCallback>
}
 80044fa:	e04a      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004502:	2b00      	cmp	r3, #0
 8004504:	d045      	beq.n	8004592 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f003 0310 	and.w	r3, r3, #16
 800450c:	2b00      	cmp	r3, #0
 800450e:	d104      	bne.n	800451a <HAL_SD_IRQHandler+0x262>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f003 0320 	and.w	r3, r3, #32
 8004516:	2b00      	cmp	r3, #0
 8004518:	d011      	beq.n	800453e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451e:	4a1f      	ldr	r2, [pc, #124]	; (800459c <HAL_SD_IRQHandler+0x2e4>)
 8004520:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004526:	4618      	mov	r0, r3
 8004528:	f7fc fc50 	bl	8000dcc <HAL_DMA_Abort_IT>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d02f      	beq.n	8004592 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fb5e 	bl	8004bf8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800453c:	e029      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b00      	cmp	r3, #0
 8004546:	d104      	bne.n	8004552 <HAL_SD_IRQHandler+0x29a>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d011      	beq.n	8004576 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	4a12      	ldr	r2, [pc, #72]	; (80045a0 <HAL_SD_IRQHandler+0x2e8>)
 8004558:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	4618      	mov	r0, r3
 8004560:	f7fc fc34 	bl	8000dcc <HAL_DMA_Abort_IT>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d013      	beq.n	8004592 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456e:	4618      	mov	r0, r3
 8004570:	f000 fb79 	bl	8004c66 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004574:	e00d      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f006 f8fb 	bl	800a786 <HAL_SD_AbortCallback>
}
 8004590:	e7ff      	b.n	8004592 <HAL_SD_IRQHandler+0x2da>
 8004592:	bf00      	nop
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	08004bf9 	.word	0x08004bf9
 80045a0:	08004c67 	.word	0x08004c67

080045a4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045c6:	0f9b      	lsrs	r3, r3, #30
 80045c8:	b2da      	uxtb	r2, r3
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045d2:	0e9b      	lsrs	r3, r3, #26
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	b2da      	uxtb	r2, r3
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045e4:	0e1b      	lsrs	r3, r3, #24
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	f003 0303 	and.w	r3, r3, #3
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045f6:	0c1b      	lsrs	r3, r3, #16
 80045f8:	b2da      	uxtb	r2, r3
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004602:	0a1b      	lsrs	r3, r3, #8
 8004604:	b2da      	uxtb	r2, r3
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800460e:	b2da      	uxtb	r2, r3
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004618:	0d1b      	lsrs	r3, r3, #20
 800461a:	b29a      	uxth	r2, r3
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004624:	0c1b      	lsrs	r3, r3, #16
 8004626:	b2db      	uxtb	r3, r3
 8004628:	f003 030f 	and.w	r3, r3, #15
 800462c:	b2da      	uxtb	r2, r3
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004636:	0bdb      	lsrs	r3, r3, #15
 8004638:	b2db      	uxtb	r3, r3
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	b2da      	uxtb	r2, r3
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004648:	0b9b      	lsrs	r3, r3, #14
 800464a:	b2db      	uxtb	r3, r3
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	b2da      	uxtb	r2, r3
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800465a:	0b5b      	lsrs	r3, r3, #13
 800465c:	b2db      	uxtb	r3, r3
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	b2da      	uxtb	r2, r3
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800466c:	0b1b      	lsrs	r3, r3, #12
 800466e:	b2db      	uxtb	r3, r3
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	b2da      	uxtb	r2, r3
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2200      	movs	r2, #0
 800467e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004684:	2b00      	cmp	r3, #0
 8004686:	d162      	bne.n	800474e <HAL_SD_GetCardCSD+0x196>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800468c:	009a      	lsls	r2, r3, #2
 800468e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004692:	4013      	ands	r3, r2
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004698:	0f92      	lsrs	r2, r2, #30
 800469a:	431a      	orrs	r2, r3
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046a4:	0edb      	lsrs	r3, r3, #27
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	f003 0307 	and.w	r3, r3, #7
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046b6:	0e1b      	lsrs	r3, r3, #24
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	f003 0307 	and.w	r3, r3, #7
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046c8:	0d5b      	lsrs	r3, r3, #21
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	f003 0307 	and.w	r3, r3, #7
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046da:	0c9b      	lsrs	r3, r3, #18
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	b2da      	uxtb	r2, r3
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046ec:	0bdb      	lsrs	r3, r3, #15
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	1c5a      	adds	r2, r3, #1
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	7e1b      	ldrb	r3, [r3, #24]
 8004708:	b2db      	uxtb	r3, r3
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	3302      	adds	r3, #2
 8004710:	2201      	movs	r2, #1
 8004712:	409a      	lsls	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004718:	fb02 f203 	mul.w	r2, r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	7a1b      	ldrb	r3, [r3, #8]
 8004724:	b2db      	uxtb	r3, r3
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	2201      	movs	r2, #1
 800472c:	409a      	lsls	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800473a:	0a52      	lsrs	r2, r2, #9
 800473c:	fb02 f203 	mul.w	r2, r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f44f 7200 	mov.w	r2, #512	; 0x200
 800474a:	661a      	str	r2, [r3, #96]	; 0x60
 800474c:	e031      	b.n	80047b2 <HAL_SD_GetCardCSD+0x1fa>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004752:	2b01      	cmp	r3, #1
 8004754:	d11d      	bne.n	8004792 <HAL_SD_GetCardCSD+0x1da>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800475a:	041b      	lsls	r3, r3, #16
 800475c:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004764:	0c1b      	lsrs	r3, r3, #16
 8004766:	431a      	orrs	r2, r3
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	3301      	adds	r3, #1
 8004772:	029a      	lsls	r2, r3, #10
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004786:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	661a      	str	r2, [r3, #96]	; 0x60
 8004790:	e00f      	b.n	80047b2 <HAL_SD_GetCardCSD+0x1fa>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a59      	ldr	r2, [pc, #356]	; (80048fc <HAL_SD_GetCardCSD+0x344>)
 8004798:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e09d      	b.n	80048ee <HAL_SD_GetCardCSD+0x336>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047b6:	0b9b      	lsrs	r3, r3, #14
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	b2da      	uxtb	r2, r3
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047c8:	09db      	lsrs	r3, r3, #7
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047e0:	b2da      	uxtb	r2, r3
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ea:	0fdb      	lsrs	r3, r3, #31
 80047ec:	b2da      	uxtb	r2, r3
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f6:	0f5b      	lsrs	r3, r3, #29
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	f003 0303 	and.w	r3, r3, #3
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004808:	0e9b      	lsrs	r3, r3, #26
 800480a:	b2db      	uxtb	r3, r3
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	b2da      	uxtb	r2, r3
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800481a:	0d9b      	lsrs	r3, r3, #22
 800481c:	b2db      	uxtb	r3, r3
 800481e:	f003 030f 	and.w	r3, r3, #15
 8004822:	b2da      	uxtb	r2, r3
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482c:	0d5b      	lsrs	r3, r3, #21
 800482e:	b2db      	uxtb	r3, r3
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	b2da      	uxtb	r2, r3
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	b2db      	uxtb	r3, r3
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	b2da      	uxtb	r2, r3
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485c:	0bdb      	lsrs	r3, r3, #15
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	b2da      	uxtb	r2, r3
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004870:	0b9b      	lsrs	r3, r3, #14
 8004872:	b2db      	uxtb	r3, r3
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	b2da      	uxtb	r2, r3
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004884:	0b5b      	lsrs	r3, r3, #13
 8004886:	b2db      	uxtb	r3, r3
 8004888:	f003 0301 	and.w	r3, r3, #1
 800488c:	b2da      	uxtb	r2, r3
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004898:	0b1b      	lsrs	r3, r3, #12
 800489a:	b2db      	uxtb	r3, r3
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	b2da      	uxtb	r2, r3
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ac:	0a9b      	lsrs	r3, r3, #10
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	f003 0303 	and.w	r3, r3, #3
 80048b4:	b2da      	uxtb	r2, r3
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c0:	0a1b      	lsrs	r3, r3, #8
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	f003 0303 	and.w	r3, r3, #3
 80048c8:	b2da      	uxtb	r2, r3
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d4:	085b      	lsrs	r3, r3, #1
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	004005ff 	.word	0x004005ff

08004900 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004958:	b5b0      	push	{r4, r5, r7, lr}
 800495a:	b08e      	sub	sp, #56	; 0x38
 800495c:	af04      	add	r7, sp, #16
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004962:	2300      	movs	r3, #0
 8004964:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2203      	movs	r2, #3
 800496c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004974:	2b03      	cmp	r3, #3
 8004976:	d02e      	beq.n	80049d6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800497e:	d106      	bne.n	800498e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004984:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	639a      	str	r2, [r3, #56]	; 0x38
 800498c:	e029      	b.n	80049e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004994:	d10a      	bne.n	80049ac <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 fb2d 	bl	8004ff6 <SD_WideBus_Enable>
 800499c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	431a      	orrs	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	639a      	str	r2, [r3, #56]	; 0x38
 80049aa:	e01a      	b.n	80049e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10a      	bne.n	80049c8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 fb6a 	bl	800508c <SD_WideBus_Disable>
 80049b8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049be:	6a3b      	ldr	r3, [r7, #32]
 80049c0:	431a      	orrs	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	639a      	str	r2, [r3, #56]	; 0x38
 80049c6:	e00c      	b.n	80049e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049cc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	639a      	str	r2, [r3, #56]	; 0x38
 80049d4:	e005      	b.n	80049e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049da:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d007      	beq.n	80049fa <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a24      	ldr	r2, [pc, #144]	; (8004a80 <HAL_SD_ConfigWideBusOperation+0x128>)
 80049f0:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80049f8:	e01f      	b.n	8004a3a <HAL_SD_ConfigWideBusOperation+0xe2>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	61bb      	str	r3, [r7, #24]
    {
      /* No High speed SD card, Max Frequency = 25Mhz */
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
    }
#else
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	61fb      	str	r3, [r7, #28]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    (void)SDMMC_Init(hsd->Instance, Init);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681d      	ldr	r5, [r3, #0]
 8004a20:	466c      	mov	r4, sp
 8004a22:	f107 0314 	add.w	r3, r7, #20
 8004a26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004a2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004a2e:	f107 0308 	add.w	r3, r7, #8
 8004a32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a34:	4628      	mov	r0, r5
 8004a36:	f001 fba2 	bl	800617e <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a42:	4618      	mov	r0, r3
 8004a44:	f001 fc87 	bl	8006356 <SDMMC_CmdBlockLength>
 8004a48:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d00c      	beq.n	8004a6a <HAL_SD_ConfigWideBusOperation+0x112>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a0a      	ldr	r2, [pc, #40]	; (8004a80 <HAL_SD_ConfigWideBusOperation+0x128>)
 8004a56:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8004a72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3728      	adds	r7, #40	; 0x28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bdb0      	pop	{r4, r5, r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	004005ff 	.word	0x004005ff

08004a84 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b086      	sub	sp, #24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004a90:	f107 030c 	add.w	r3, r7, #12
 8004a94:	4619      	mov	r1, r3
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 fa85 	bl	8004fa6 <SD_SendStatus>
 8004a9c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d005      	beq.n	8004ab0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	0a5b      	lsrs	r3, r3, #9
 8004ab4:	f003 030f 	and.w	r3, r3, #15
 8004ab8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004aba:	693b      	ldr	r3, [r7, #16]
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3718      	adds	r7, #24
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	6812      	ldr	r2, [r2, #0]
 8004ada:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004adc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ae0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004ae2:	bf00      	nop
 8004ae4:	3714      	adds	r7, #20
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b084      	sub	sp, #16
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004afa:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b00:	2b82      	cmp	r3, #130	; 0x82
 8004b02:	d111      	bne.n	8004b28 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f001 fccf 	bl	80064ac <SDMMC_CmdStopTransfer>
 8004b0e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d008      	beq.n	8004b28 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	431a      	orrs	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f7ff fd3e 	bl	80045a4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	6812      	ldr	r2, [r2, #0]
 8004b30:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004b32:	f022 0208 	bic.w	r2, r2, #8
 8004b36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f240 523a 	movw	r2, #1338	; 0x53a
 8004b40:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f005 fe2c 	bl	800a7ae <HAL_SD_RxCpltCallback>
#endif
}
 8004b56:	bf00      	nop
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
	...

08004b60 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  RxErrorCode = hsd->hdmarx->ErrorCode;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b74:	613b      	str	r3, [r7, #16]
  TxErrorCode = hsd->hdmatx->ErrorCode;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7c:	60fb      	str	r3, [r7, #12]
  if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d002      	beq.n	8004b8a <SD_DMAError+0x2a>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d12d      	bne.n	8004be6 <SD_DMAError+0x86>
  {
    /* Clear All flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a19      	ldr	r2, [pc, #100]	; (8004bf4 <SD_DMAError+0x94>)
 8004b90:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	6812      	ldr	r2, [r2, #0]
 8004b9a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b9c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004ba0:	63da      	str	r2, [r3, #60]	; 0x3c
      SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	639a      	str	r2, [r3, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 8004bae:	6978      	ldr	r0, [r7, #20]
 8004bb0:	f7ff ff68 	bl	8004a84 <HAL_SD_GetCardState>
 8004bb4:	60b8      	str	r0, [r7, #8]
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2b06      	cmp	r3, #6
 8004bba:	d002      	beq.n	8004bc2 <SD_DMAError+0x62>
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	2b05      	cmp	r3, #5
 8004bc0:	d10a      	bne.n	8004bd8 <SD_DMAError+0x78>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f001 fc70 	bl	80064ac <SDMMC_CmdStopTransfer>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd2:	431a      	orrs	r2, r3
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	639a      	str	r2, [r3, #56]	; 0x38
    }

    hsd->State= HAL_SD_STATE_READY;
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->Context = SD_CONTEXT_NONE;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	2200      	movs	r2, #0
 8004be4:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->ErrorCallback(hsd);
#else
  HAL_SD_ErrorCallback(hsd);
 8004be6:	6978      	ldr	r0, [r7, #20]
 8004be8:	f7ff fcdc 	bl	80045a4 <HAL_SD_ErrorCallback>
#endif
}
 8004bec:	bf00      	nop
 8004bee:	3718      	adds	r7, #24
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	004005ff 	.word	0x004005ff

08004bf8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c04:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f240 523a 	movw	r2, #1338	; 0x53a
 8004c0e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f7ff ff37 	bl	8004a84 <HAL_SD_GetCardState>
 8004c16:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2200      	movs	r2, #0
 8004c24:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	2b06      	cmp	r3, #6
 8004c2a:	d002      	beq.n	8004c32 <SD_DMATxAbort+0x3a>
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2b05      	cmp	r3, #5
 8004c30:	d10a      	bne.n	8004c48 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f001 fc38 	bl	80064ac <SDMMC_CmdStopTransfer>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c42:	431a      	orrs	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d103      	bne.n	8004c58 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004c50:	68f8      	ldr	r0, [r7, #12]
 8004c52:	f005 fd98 	bl	800a786 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004c56:	e002      	b.n	8004c5e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f7ff fca3 	bl	80045a4 <HAL_SD_ErrorCallback>
}
 8004c5e:	bf00      	nop
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b084      	sub	sp, #16
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c72:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f240 523a 	movw	r2, #1338	; 0x53a
 8004c7c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f7ff ff00 	bl	8004a84 <HAL_SD_GetCardState>
 8004c84:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	2b06      	cmp	r3, #6
 8004c98:	d002      	beq.n	8004ca0 <SD_DMARxAbort+0x3a>
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	2b05      	cmp	r3, #5
 8004c9e:	d10a      	bne.n	8004cb6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f001 fc01 	bl	80064ac <SDMMC_CmdStopTransfer>
 8004caa:	4602      	mov	r2, r0
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb0:	431a      	orrs	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d103      	bne.n	8004cc6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f005 fd61 	bl	800a786 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004cc4:	e002      	b.n	8004ccc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f7ff fc6c 	bl	80045a4 <HAL_SD_ErrorCallback>
}
 8004ccc:	bf00      	nop
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004cd4:	b5b0      	push	{r4, r5, r7, lr}
 8004cd6:	b094      	sub	sp, #80	; 0x50
 8004cd8:	af04      	add	r7, sp, #16
 8004cda:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f001 fab2 	bl	800624e <SDMMC_GetPowerState>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d102      	bne.n	8004cf6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004cf0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004cf4:	e0b7      	b.n	8004e66 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfa:	2b03      	cmp	r3, #3
 8004cfc:	d02f      	beq.n	8004d5e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f001 fcdc 	bl	80066c0 <SDMMC_CmdSendCID>
 8004d08:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <SD_InitCard+0x40>
    {
      return errorstate;
 8004d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d12:	e0a8      	b.n	8004e66 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2100      	movs	r1, #0
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f001 fadc 	bl	80062d8 <SDMMC_GetResponse>
 8004d20:	4602      	mov	r2, r0
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2104      	movs	r1, #4
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f001 fad3 	bl	80062d8 <SDMMC_GetResponse>
 8004d32:	4602      	mov	r2, r0
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2108      	movs	r1, #8
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f001 faca 	bl	80062d8 <SDMMC_GetResponse>
 8004d44:	4602      	mov	r2, r0
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	210c      	movs	r1, #12
 8004d50:	4618      	mov	r0, r3
 8004d52:	f001 fac1 	bl	80062d8 <SDMMC_GetResponse>
 8004d56:	4602      	mov	r2, r0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d62:	2b03      	cmp	r3, #3
 8004d64:	d00d      	beq.n	8004d82 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f107 020e 	add.w	r2, r7, #14
 8004d6e:	4611      	mov	r1, r2
 8004d70:	4618      	mov	r0, r3
 8004d72:	f001 fce2 	bl	800673a <SDMMC_CmdSetRelAdd>
 8004d76:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <SD_InitCard+0xae>
    {
      return errorstate;
 8004d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d80:	e071      	b.n	8004e66 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d86:	2b03      	cmp	r3, #3
 8004d88:	d036      	beq.n	8004df8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004d8a:	89fb      	ldrh	r3, [r7, #14]
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d9a:	041b      	lsls	r3, r3, #16
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	4610      	mov	r0, r2
 8004da0:	f001 fcac 	bl	80066fc <SDMMC_CmdSendCSD>
 8004da4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004da6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004dac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dae:	e05a      	b.n	8004e66 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2100      	movs	r1, #0
 8004db6:	4618      	mov	r0, r3
 8004db8:	f001 fa8e 	bl	80062d8 <SDMMC_GetResponse>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2104      	movs	r1, #4
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f001 fa85 	bl	80062d8 <SDMMC_GetResponse>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2108      	movs	r1, #8
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f001 fa7c 	bl	80062d8 <SDMMC_GetResponse>
 8004de0:	4602      	mov	r2, r0
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	210c      	movs	r1, #12
 8004dec:	4618      	mov	r0, r3
 8004dee:	f001 fa73 	bl	80062d8 <SDMMC_GetResponse>
 8004df2:	4602      	mov	r2, r0
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2104      	movs	r1, #4
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f001 fa6a 	bl	80062d8 <SDMMC_GetResponse>
 8004e04:	4603      	mov	r3, r0
 8004e06:	0d1a      	lsrs	r2, r3, #20
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004e0c:	f107 0310 	add.w	r3, r7, #16
 8004e10:	4619      	mov	r1, r3
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f7ff fbd0 	bl	80045b8 <HAL_SD_GetCardCSD>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d002      	beq.n	8004e24 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004e1e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004e22:	e020      	b.n	8004e66 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6819      	ldr	r1, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e2c:	041b      	lsls	r3, r3, #16
 8004e2e:	f04f 0400 	mov.w	r4, #0
 8004e32:	461a      	mov	r2, r3
 8004e34:	4623      	mov	r3, r4
 8004e36:	4608      	mov	r0, r1
 8004e38:	f001 fb5a 	bl	80064f0 <SDMMC_CmdSelDesel>
 8004e3c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <SD_InitCard+0x174>
  {
    return errorstate;
 8004e44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e46:	e00e      	b.n	8004e66 <SD_InitCard+0x192>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681d      	ldr	r5, [r3, #0]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	466c      	mov	r4, sp
 8004e50:	f103 0210 	add.w	r2, r3, #16
 8004e54:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004e5a:	3304      	adds	r3, #4
 8004e5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e5e:	4628      	mov	r0, r5
 8004e60:	f001 f98d 	bl	800617e <SDMMC_Init>
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3740      	adds	r7, #64	; 0x40
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004e70 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	617b      	str	r3, [r7, #20]
 8004e80:	2300      	movs	r3, #0
 8004e82:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f001 fb54 	bl	8006536 <SDMMC_CmdGoIdleState>
 8004e8e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <SD_PowerON+0x2a>
  {
    return errorstate;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	e072      	b.n	8004f80 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f001 fb67 	bl	8006572 <SDMMC_CmdOperCond>
 8004ea4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d00d      	beq.n	8004ec8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f001 fb3d 	bl	8006536 <SDMMC_CmdGoIdleState>
 8004ebc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d004      	beq.n	8004ece <SD_PowerON+0x5e>
    {
      return errorstate;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	e05b      	b.n	8004f80 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d137      	bne.n	8004f46 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2100      	movs	r1, #0
 8004edc:	4618      	mov	r0, r3
 8004ede:	f001 fb67 	bl	80065b0 <SDMMC_CmdAppCommand>
 8004ee2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d02d      	beq.n	8004f46 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004eea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004eee:	e047      	b.n	8004f80 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2100      	movs	r1, #0
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f001 fb5a 	bl	80065b0 <SDMMC_CmdAppCommand>
 8004efc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <SD_PowerON+0x98>
    {
      return errorstate;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	e03b      	b.n	8004f80 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	491e      	ldr	r1, [pc, #120]	; (8004f88 <SD_PowerON+0x118>)
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f001 fb70 	bl	80065f4 <SDMMC_CmdAppOperCommand>
 8004f14:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004f1c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004f20:	e02e      	b.n	8004f80 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2100      	movs	r1, #0
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f001 f9d5 	bl	80062d8 <SDMMC_GetResponse>
 8004f2e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	0fdb      	lsrs	r3, r3, #31
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d101      	bne.n	8004f3c <SD_PowerON+0xcc>
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e000      	b.n	8004f3e <SD_PowerON+0xce>
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	613b      	str	r3, [r7, #16]

    count++;
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	3301      	adds	r3, #1
 8004f44:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d802      	bhi.n	8004f56 <SD_PowerON+0xe6>
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d0cc      	beq.n	8004ef0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d902      	bls.n	8004f66 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004f60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f64:	e00c      	b.n	8004f80 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d003      	beq.n	8004f78 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	645a      	str	r2, [r3, #68]	; 0x44
 8004f76:	e002      	b.n	8004f7e <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004f7e:	2300      	movs	r3, #0
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3718      	adds	r7, #24
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	c1100000 	.word	0xc1100000

08004f8c <SD_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f001 f94a 	bl	8006232 <SDMMC_PowerState_OFF>
}
 8004f9e:	bf00      	nop
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b084      	sub	sp, #16
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
 8004fae:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d102      	bne.n	8004fbc <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004fb6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004fba:	e018      	b.n	8004fee <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fc4:	041b      	lsls	r3, r3, #16
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	4610      	mov	r0, r2
 8004fca:	f001 fbd7 	bl	800677c <SDMMC_CmdSendStatus>
 8004fce:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <SD_SendStatus+0x34>
  {
    return errorstate;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	e009      	b.n	8004fee <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2100      	movs	r1, #0
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f001 f979 	bl	80062d8 <SDMMC_GetResponse>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b086      	sub	sp, #24
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8004ffe:	2300      	movs	r3, #0
 8005000:	60fb      	str	r3, [r7, #12]
 8005002:	2300      	movs	r3, #0
 8005004:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2100      	movs	r1, #0
 800500c:	4618      	mov	r0, r3
 800500e:	f001 f963 	bl	80062d8 <SDMMC_GetResponse>
 8005012:	4603      	mov	r3, r0
 8005014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005018:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800501c:	d102      	bne.n	8005024 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800501e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005022:	e02f      	b.n	8005084 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005024:	f107 030c 	add.w	r3, r7, #12
 8005028:	4619      	mov	r1, r3
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f879 	bl	8005122 <SD_FindSCR>
 8005030:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	e023      	b.n	8005084 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d01c      	beq.n	8005080 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800504e:	041b      	lsls	r3, r3, #16
 8005050:	4619      	mov	r1, r3
 8005052:	4610      	mov	r0, r2
 8005054:	f001 faac 	bl	80065b0 <SDMMC_CmdAppCommand>
 8005058:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	e00f      	b.n	8005084 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2102      	movs	r1, #2
 800506a:	4618      	mov	r0, r3
 800506c:	f001 fae5 	bl	800663a <SDMMC_CmdBusWidth>
 8005070:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d001      	beq.n	800507c <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	e003      	b.n	8005084 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800507c:	2300      	movs	r3, #0
 800507e:	e001      	b.n	8005084 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005080:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005084:	4618      	mov	r0, r3
 8005086:	3718      	adds	r7, #24
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8005094:	2300      	movs	r3, #0
 8005096:	60fb      	str	r3, [r7, #12]
 8005098:	2300      	movs	r3, #0
 800509a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2100      	movs	r1, #0
 80050a2:	4618      	mov	r0, r3
 80050a4:	f001 f918 	bl	80062d8 <SDMMC_GetResponse>
 80050a8:	4603      	mov	r3, r0
 80050aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80050b2:	d102      	bne.n	80050ba <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80050b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80050b8:	e02f      	b.n	800511a <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80050ba:	f107 030c 	add.w	r3, r7, #12
 80050be:	4619      	mov	r1, r3
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 f82e 	bl	8005122 <SD_FindSCR>
 80050c6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	e023      	b.n	800511a <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d01c      	beq.n	8005116 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050e4:	041b      	lsls	r3, r3, #16
 80050e6:	4619      	mov	r1, r3
 80050e8:	4610      	mov	r0, r2
 80050ea:	f001 fa61 	bl	80065b0 <SDMMC_CmdAppCommand>
 80050ee:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	e00f      	b.n	800511a <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2100      	movs	r1, #0
 8005100:	4618      	mov	r0, r3
 8005102:	f001 fa9a 	bl	800663a <SDMMC_CmdBusWidth>
 8005106:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	e003      	b.n	800511a <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005112:	2300      	movs	r3, #0
 8005114:	e001      	b.n	800511a <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005116:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005122:	b590      	push	{r4, r7, lr}
 8005124:	b08f      	sub	sp, #60	; 0x3c
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800512c:	f7fb fa94 	bl	8000658 <HAL_GetTick>
 8005130:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8005132:	2300      	movs	r3, #0
 8005134:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8005136:	2300      	movs	r3, #0
 8005138:	60bb      	str	r3, [r7, #8]
 800513a:	2300      	movs	r3, #0
 800513c:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2108      	movs	r1, #8
 8005148:	4618      	mov	r0, r3
 800514a:	f001 f904 	bl	8006356 <SDMMC_CmdBlockLength>
 800514e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <SD_FindSCR+0x38>
  {
    return errorstate;
 8005156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005158:	e0a9      	b.n	80052ae <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005162:	041b      	lsls	r3, r3, #16
 8005164:	4619      	mov	r1, r3
 8005166:	4610      	mov	r0, r2
 8005168:	f001 fa22 	bl	80065b0 <SDMMC_CmdAppCommand>
 800516c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800516e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005170:	2b00      	cmp	r3, #0
 8005172:	d001      	beq.n	8005178 <SD_FindSCR+0x56>
  {
    return errorstate;
 8005174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005176:	e09a      	b.n	80052ae <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005178:	f04f 33ff 	mov.w	r3, #4294967295
 800517c:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800517e:	2308      	movs	r3, #8
 8005180:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8005182:	2330      	movs	r3, #48	; 0x30
 8005184:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005186:	2302      	movs	r3, #2
 8005188:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800518a:	2300      	movs	r3, #0
 800518c:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800518e:	2301      	movs	r3, #1
 8005190:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f107 0210 	add.w	r2, r7, #16
 800519a:	4611      	mov	r1, r2
 800519c:	4618      	mov	r0, r3
 800519e:	f001 f8ae 	bl	80062fe <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4618      	mov	r0, r3
 80051a8:	f001 fa69 	bl	800667e <SDMMC_CmdSendSCR>
 80051ac:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80051ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d022      	beq.n	80051fa <SD_FindSCR+0xd8>
  {
    return errorstate;
 80051b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b6:	e07a      	b.n	80052ae <SD_FindSCR+0x18c>
    }
  }
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00e      	beq.n	80051e4 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 80051c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	f107 0208 	add.w	r2, r7, #8
 80051ce:	18d4      	adds	r4, r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 ffff 	bl	80061d8 <SDMMC_ReadFIFO>
 80051da:	4603      	mov	r3, r0
 80051dc:	6023      	str	r3, [r4, #0]
      index++;
 80051de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051e0:	3301      	adds	r3, #1
 80051e2:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80051e4:	f7fb fa38 	bl	8000658 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f2:	d102      	bne.n	80051fa <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80051f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80051f8:	e059      	b.n	80052ae <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005200:	f240 432a 	movw	r3, #1066	; 0x42a
 8005204:	4013      	ands	r3, r2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d0d6      	beq.n	80051b8 <SD_FindSCR+0x96>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b00      	cmp	r3, #0
 8005216:	d005      	beq.n	8005224 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2208      	movs	r2, #8
 800521e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005220:	2308      	movs	r3, #8
 8005222:	e044      	b.n	80052ae <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d005      	beq.n	800523e <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2202      	movs	r2, #2
 8005238:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800523a:	2302      	movs	r3, #2
 800523c:	e037      	b.n	80052ae <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005244:	f003 0320 	and.w	r3, r3, #32
 8005248:	2b00      	cmp	r3, #0
 800524a:	d005      	beq.n	8005258 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2220      	movs	r2, #32
 8005252:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8005254:	2320      	movs	r3, #32
 8005256:	e02a      	b.n	80052ae <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f240 523a 	movw	r2, #1338	; 0x53a
 8005260:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	061a      	lsls	r2, r3, #24
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	021b      	lsls	r3, r3, #8
 800526a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800526e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	0a1b      	lsrs	r3, r3, #8
 8005274:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005278:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	0e1b      	lsrs	r3, r3, #24
 800527e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005282:	601a      	str	r2, [r3, #0]
    scr++;
 8005284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005286:	3304      	adds	r3, #4
 8005288:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	061a      	lsls	r2, r3, #24
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	021b      	lsls	r3, r3, #8
 8005292:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005296:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	0a1b      	lsrs	r3, r3, #8
 800529c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80052a0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	0e1b      	lsrs	r3, r3, #24
 80052a6:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80052a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052aa:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	373c      	adds	r7, #60	; 0x3c
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd90      	pop	{r4, r7, pc}

080052b6 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80052b6:	b580      	push	{r7, lr}
 80052b8:	b086      	sub	sp, #24
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d03f      	beq.n	8005350 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80052d0:	2300      	movs	r3, #0
 80052d2:	617b      	str	r3, [r7, #20]
 80052d4:	e033      	b.n	800533e <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 ff7c 	bl	80061d8 <SDMMC_ReadFIFO>
 80052e0:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	b2da      	uxtb	r2, r3
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	3301      	adds	r3, #1
 80052ee:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	0a1b      	lsrs	r3, r3, #8
 80052fa:	b2da      	uxtb	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	3301      	adds	r3, #1
 8005304:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	3b01      	subs	r3, #1
 800530a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	0c1b      	lsrs	r3, r3, #16
 8005310:	b2da      	uxtb	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	3301      	adds	r3, #1
 800531a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	3b01      	subs	r3, #1
 8005320:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	0e1b      	lsrs	r3, r3, #24
 8005326:	b2da      	uxtb	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	3301      	adds	r3, #1
 8005330:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	3b01      	subs	r3, #1
 8005336:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	3301      	adds	r3, #1
 800533c:	617b      	str	r3, [r7, #20]
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	2b07      	cmp	r3, #7
 8005342:	d9c8      	bls.n	80052d6 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8005350:	bf00      	nop
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d043      	beq.n	80053fa <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8005372:	2300      	movs	r3, #0
 8005374:	617b      	str	r3, [r7, #20]
 8005376:	e037      	b.n	80053e8 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	3301      	adds	r3, #1
 8005382:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	3b01      	subs	r3, #1
 8005388:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	021a      	lsls	r2, r3, #8
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	4313      	orrs	r3, r2
 8005394:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	3301      	adds	r3, #1
 800539a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	3b01      	subs	r3, #1
 80053a0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	041a      	lsls	r2, r3, #16
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60bb      	str	r3, [r7, #8]
      tmp++;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	3301      	adds	r3, #1
 80053b2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	061a      	lsls	r2, r3, #24
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	60bb      	str	r3, [r7, #8]
      tmp++;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	3301      	adds	r3, #1
 80053ca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	3b01      	subs	r3, #1
 80053d0:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f107 0208 	add.w	r2, r7, #8
 80053da:	4611      	mov	r1, r2
 80053dc:	4618      	mov	r0, r3
 80053de:	f000 ff08 	bl	80061f2 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	3301      	adds	r3, #1
 80053e6:	617b      	str	r3, [r7, #20]
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	2b07      	cmp	r3, #7
 80053ec:	d9c4      	bls.n	8005378 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80053fa:	bf00      	nop
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b084      	sub	sp, #16
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d101      	bne.n	8005414 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e07a      	b.n	800550a <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d106      	bne.n	8005434 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f00b f934 	bl	801069c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	6812      	ldr	r2, [r2, #0]
 8005444:	6812      	ldr	r2, [r2, #0]
 8005446:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800544a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005454:	d902      	bls.n	800545c <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005456:	2300      	movs	r3, #0
 8005458:	60fb      	str	r3, [r7, #12]
 800545a:	e002      	b.n	8005462 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800545c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005460:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	68db      	ldr	r3, [r3, #12]
 8005466:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800546a:	d007      	beq.n	800547c <HAL_SPI_Init+0x7a>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005474:	d002      	beq.n	800547c <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10b      	bne.n	800549c <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800548c:	d903      	bls.n	8005496 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2202      	movs	r2, #2
 8005492:	631a      	str	r2, [r3, #48]	; 0x30
 8005494:	e002      	b.n	800549c <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6851      	ldr	r1, [r2, #4]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	6892      	ldr	r2, [r2, #8]
 80054a8:	4311      	orrs	r1, r2
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	6912      	ldr	r2, [r2, #16]
 80054ae:	4311      	orrs	r1, r2
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	6952      	ldr	r2, [r2, #20]
 80054b4:	4311      	orrs	r1, r2
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	6992      	ldr	r2, [r2, #24]
 80054ba:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80054be:	4311      	orrs	r1, r2
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	69d2      	ldr	r2, [r2, #28]
 80054c4:	4311      	orrs	r1, r2
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	6a12      	ldr	r2, [r2, #32]
 80054ca:	4311      	orrs	r1, r2
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80054d0:	430a      	orrs	r2, r1
 80054d2:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6992      	ldr	r2, [r2, #24]
 80054dc:	0c12      	lsrs	r2, r2, #16
 80054de:	f002 0104 	and.w	r1, r2, #4
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054e6:	4311      	orrs	r1, r2
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054ec:	4311      	orrs	r1, r2
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	68d2      	ldr	r2, [r2, #12]
 80054f2:	4311      	orrs	r1, r2
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005508:	2300      	movs	r3, #0
}
 800550a:	4618      	mov	r0, r3
 800550c:	3710      	adds	r7, #16
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}

08005512 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005512:	b580      	push	{r7, lr}
 8005514:	b082      	sub	sp, #8
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d101      	bne.n	8005524 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e01a      	b.n	800555a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	6812      	ldr	r2, [r2, #0]
 8005534:	6812      	ldr	r2, [r2, #0]
 8005536:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800553a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f00b f941 	bl	80107c4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3708      	adds	r7, #8
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b088      	sub	sp, #32
 8005566:	af00      	add	r7, sp, #0
 8005568:	60f8      	str	r0, [r7, #12]
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	603b      	str	r3, [r7, #0]
 800556e:	4613      	mov	r3, r2
 8005570:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005572:	2300      	movs	r3, #0
 8005574:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800557c:	2b01      	cmp	r3, #1
 800557e:	d101      	bne.n	8005584 <HAL_SPI_Transmit+0x22>
 8005580:	2302      	movs	r3, #2
 8005582:	e14e      	b.n	8005822 <HAL_SPI_Transmit+0x2c0>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800558c:	f7fb f864 	bl	8000658 <HAL_GetTick>
 8005590:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005592:	88fb      	ldrh	r3, [r7, #6]
 8005594:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d002      	beq.n	80055a8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80055a2:	2302      	movs	r3, #2
 80055a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80055a6:	e133      	b.n	8005810 <HAL_SPI_Transmit+0x2ae>
  }

  if ((pData == NULL) || (Size == 0U))
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d002      	beq.n	80055b4 <HAL_SPI_Transmit+0x52>
 80055ae:	88fb      	ldrh	r3, [r7, #6]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d102      	bne.n	80055ba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80055b8:	e12a      	b.n	8005810 <HAL_SPI_Transmit+0x2ae>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2203      	movs	r2, #3
 80055be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	88fa      	ldrh	r2, [r7, #6]
 80055d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	88fa      	ldrh	r2, [r7, #6]
 80055d8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005604:	d107      	bne.n	8005616 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	6812      	ldr	r2, [r2, #0]
 800560e:	6812      	ldr	r2, [r2, #0]
 8005610:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005614:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005620:	2b40      	cmp	r3, #64	; 0x40
 8005622:	d007      	beq.n	8005634 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	6812      	ldr	r2, [r2, #0]
 800562c:	6812      	ldr	r2, [r2, #0]
 800562e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005632:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800563c:	d94b      	bls.n	80056d6 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d002      	beq.n	800564c <HAL_SPI_Transmit+0xea>
 8005646:	8afb      	ldrh	r3, [r7, #22]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d13e      	bne.n	80056ca <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005654:	8812      	ldrh	r2, [r2, #0]
 8005656:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800565c:	1c9a      	adds	r2, r3, #2
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005666:	b29b      	uxth	r3, r3
 8005668:	3b01      	subs	r3, #1
 800566a:	b29a      	uxth	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005670:	e02b      	b.n	80056ca <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f003 0302 	and.w	r3, r3, #2
 800567c:	2b02      	cmp	r3, #2
 800567e:	d112      	bne.n	80056a6 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005688:	8812      	ldrh	r2, [r2, #0]
 800568a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005690:	1c9a      	adds	r2, r3, #2
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800569a:	b29b      	uxth	r3, r3
 800569c:	3b01      	subs	r3, #1
 800569e:	b29a      	uxth	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056a4:	e011      	b.n	80056ca <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056a6:	f7fa ffd7 	bl	8000658 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	1ad2      	subs	r2, r2, r3
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d303      	bcc.n	80056be <HAL_SPI_Transmit+0x15c>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056bc:	d102      	bne.n	80056c4 <HAL_SPI_Transmit+0x162>
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d102      	bne.n	80056ca <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056c8:	e0a2      	b.n	8005810 <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d1ce      	bne.n	8005672 <HAL_SPI_Transmit+0x110>
 80056d4:	e07c      	b.n	80057d0 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d002      	beq.n	80056e4 <HAL_SPI_Transmit+0x182>
 80056de:	8afb      	ldrh	r3, [r7, #22]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d170      	bne.n	80057c6 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d912      	bls.n	8005714 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80056f6:	8812      	ldrh	r2, [r2, #0]
 80056f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fe:	1c9a      	adds	r2, r3, #2
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005708:	b29b      	uxth	r3, r3
 800570a:	3b02      	subs	r3, #2
 800570c:	b29a      	uxth	r2, r3
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005712:	e058      	b.n	80057c6 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	330c      	adds	r3, #12
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800571e:	7812      	ldrb	r2, [r2, #0]
 8005720:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005726:	1c5a      	adds	r2, r3, #1
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005730:	b29b      	uxth	r3, r3
 8005732:	3b01      	subs	r3, #1
 8005734:	b29a      	uxth	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800573a:	e044      	b.n	80057c6 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f003 0302 	and.w	r3, r3, #2
 8005746:	2b02      	cmp	r3, #2
 8005748:	d12b      	bne.n	80057a2 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800574e:	b29b      	uxth	r3, r3
 8005750:	2b01      	cmp	r3, #1
 8005752:	d912      	bls.n	800577a <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800575c:	8812      	ldrh	r2, [r2, #0]
 800575e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005764:	1c9a      	adds	r2, r3, #2
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800576e:	b29b      	uxth	r3, r3
 8005770:	3b02      	subs	r3, #2
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005778:	e025      	b.n	80057c6 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	330c      	adds	r3, #12
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005784:	7812      	ldrb	r2, [r2, #0]
 8005786:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	b29a      	uxth	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057a0:	e011      	b.n	80057c6 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057a2:	f7fa ff59 	bl	8000658 <HAL_GetTick>
 80057a6:	4602      	mov	r2, r0
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	1ad2      	subs	r2, r2, r3
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d303      	bcc.n	80057ba <HAL_SPI_Transmit+0x258>
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b8:	d102      	bne.n	80057c0 <HAL_SPI_Transmit+0x25e>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d102      	bne.n	80057c6 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80057c4:	e024      	b.n	8005810 <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1b5      	bne.n	800573c <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057d0:	69ba      	ldr	r2, [r7, #24]
 80057d2:	6839      	ldr	r1, [r7, #0]
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f000 fc8c 	bl	80060f2 <SPI_EndRxTxTransaction>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d002      	beq.n	80057e6 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2220      	movs	r2, #32
 80057e4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10a      	bne.n	8005804 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057ee:	2300      	movs	r3, #0
 80057f0:	613b      	str	r3, [r7, #16]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	613b      	str	r3, [r7, #16]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	613b      	str	r3, [r7, #16]
 8005802:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <HAL_SPI_Transmit+0x2ae>
  {
    errorcode = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005820:	7ffb      	ldrb	r3, [r7, #31]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3720      	adds	r7, #32
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800582a:	b580      	push	{r7, lr}
 800582c:	b088      	sub	sp, #32
 800582e:	af02      	add	r7, sp, #8
 8005830:	60f8      	str	r0, [r7, #12]
 8005832:	60b9      	str	r1, [r7, #8]
 8005834:	603b      	str	r3, [r7, #0]
 8005836:	4613      	mov	r3, r2
 8005838:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005846:	d112      	bne.n	800586e <HAL_SPI_Receive+0x44>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d10e      	bne.n	800586e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2204      	movs	r2, #4
 8005854:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005858:	88fa      	ldrh	r2, [r7, #6]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	9300      	str	r3, [sp, #0]
 800585e:	4613      	mov	r3, r2
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	68b9      	ldr	r1, [r7, #8]
 8005864:	68f8      	ldr	r0, [r7, #12]
 8005866:	f000 f905 	bl	8005a74 <HAL_SPI_TransmitReceive>
 800586a:	4603      	mov	r3, r0
 800586c:	e0fe      	b.n	8005a6c <HAL_SPI_Receive+0x242>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005874:	2b01      	cmp	r3, #1
 8005876:	d101      	bne.n	800587c <HAL_SPI_Receive+0x52>
 8005878:	2302      	movs	r3, #2
 800587a:	e0f7      	b.n	8005a6c <HAL_SPI_Receive+0x242>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005884:	f7fa fee8 	bl	8000658 <HAL_GetTick>
 8005888:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005890:	b2db      	uxtb	r3, r3
 8005892:	2b01      	cmp	r3, #1
 8005894:	d002      	beq.n	800589c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005896:	2302      	movs	r3, #2
 8005898:	75fb      	strb	r3, [r7, #23]
    goto error;
 800589a:	e0de      	b.n	8005a5a <HAL_SPI_Receive+0x230>
  }

  if ((pData == NULL) || (Size == 0U))
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <HAL_SPI_Receive+0x7e>
 80058a2:	88fb      	ldrh	r3, [r7, #6]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d102      	bne.n	80058ae <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058ac:	e0d5      	b.n	8005a5a <HAL_SPI_Receive+0x230>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2204      	movs	r2, #4
 80058b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	88fa      	ldrh	r2, [r7, #6]
 80058c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	88fa      	ldrh	r2, [r7, #6]
 80058ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80058f8:	d908      	bls.n	800590c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	6812      	ldr	r2, [r2, #0]
 8005902:	6852      	ldr	r2, [r2, #4]
 8005904:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005908:	605a      	str	r2, [r3, #4]
 800590a:	e007      	b.n	800591c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	6812      	ldr	r2, [r2, #0]
 8005914:	6852      	ldr	r2, [r2, #4]
 8005916:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800591a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005924:	d107      	bne.n	8005936 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	6812      	ldr	r2, [r2, #0]
 800592e:	6812      	ldr	r2, [r2, #0]
 8005930:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005934:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005940:	2b40      	cmp	r3, #64	; 0x40
 8005942:	d007      	beq.n	8005954 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	6812      	ldr	r2, [r2, #0]
 800594c:	6812      	ldr	r2, [r2, #0]
 800594e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005952:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800595c:	d866      	bhi.n	8005a2c <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800595e:	e02f      	b.n	80059c0 <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	2b01      	cmp	r3, #1
 800596c:	d116      	bne.n	800599c <HAL_SPI_Receive+0x172>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	6812      	ldr	r2, [r2, #0]
 8005976:	320c      	adds	r2, #12
 8005978:	7812      	ldrb	r2, [r2, #0]
 800597a:	b2d2      	uxtb	r2, r2
 800597c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800598e:	b29b      	uxth	r3, r3
 8005990:	3b01      	subs	r3, #1
 8005992:	b29a      	uxth	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800599a:	e011      	b.n	80059c0 <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800599c:	f7fa fe5c 	bl	8000658 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	1ad2      	subs	r2, r2, r3
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d303      	bcc.n	80059b4 <HAL_SPI_Receive+0x18a>
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059b2:	d102      	bne.n	80059ba <HAL_SPI_Receive+0x190>
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d102      	bne.n	80059c0 <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80059be:	e04c      	b.n	8005a5a <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1c9      	bne.n	8005960 <HAL_SPI_Receive+0x136>
 80059cc:	e034      	b.n	8005a38 <HAL_SPI_Receive+0x20e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d115      	bne.n	8005a08 <HAL_SPI_Receive+0x1de>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	6812      	ldr	r2, [r2, #0]
 80059e4:	68d2      	ldr	r2, [r2, #12]
 80059e6:	b292      	uxth	r2, r2
 80059e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ee:	1c9a      	adds	r2, r3, #2
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005a06:	e011      	b.n	8005a2c <HAL_SPI_Receive+0x202>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a08:	f7fa fe26 	bl	8000658 <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	1ad2      	subs	r2, r2, r3
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d303      	bcc.n	8005a20 <HAL_SPI_Receive+0x1f6>
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1e:	d102      	bne.n	8005a26 <HAL_SPI_Receive+0x1fc>
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d102      	bne.n	8005a2c <HAL_SPI_Receive+0x202>
        {
          errorcode = HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005a2a:	e016      	b.n	8005a5a <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1ca      	bne.n	80059ce <HAL_SPI_Receive+0x1a4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a38:	693a      	ldr	r2, [r7, #16]
 8005a3a:	6839      	ldr	r1, [r7, #0]
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 fb00 	bl	8006042 <SPI_EndRxTransaction>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d002      	beq.n	8005a4e <HAL_SPI_Receive+0x224>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d001      	beq.n	8005a5a <HAL_SPI_Receive+0x230>
  {
    errorcode = HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3718      	adds	r7, #24
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b08a      	sub	sp, #40	; 0x28
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
 8005a80:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a82:	2301      	movs	r3, #1
 8005a84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005a86:	2300      	movs	r3, #0
 8005a88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d101      	bne.n	8005a9a <HAL_SPI_TransmitReceive+0x26>
 8005a96:	2302      	movs	r3, #2
 8005a98:	e1f8      	b.n	8005e8c <HAL_SPI_TransmitReceive+0x418>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005aa2:	f7fa fdd9 	bl	8000658 <HAL_GetTick>
 8005aa6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005aae:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005ab6:	887b      	ldrh	r3, [r7, #2]
 8005ab8:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005aba:	887b      	ldrh	r3, [r7, #2]
 8005abc:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005abe:	7efb      	ldrb	r3, [r7, #27]
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d00e      	beq.n	8005ae2 <HAL_SPI_TransmitReceive+0x6e>
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005aca:	d106      	bne.n	8005ada <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d102      	bne.n	8005ada <HAL_SPI_TransmitReceive+0x66>
 8005ad4:	7efb      	ldrb	r3, [r7, #27]
 8005ad6:	2b04      	cmp	r3, #4
 8005ad8:	d003      	beq.n	8005ae2 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005ada:	2302      	movs	r3, #2
 8005adc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005ae0:	e1ca      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d005      	beq.n	8005af4 <HAL_SPI_TransmitReceive+0x80>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d002      	beq.n	8005af4 <HAL_SPI_TransmitReceive+0x80>
 8005aee:	887b      	ldrh	r3, [r7, #2]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d103      	bne.n	8005afc <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005afa:	e1bd      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b04      	cmp	r3, #4
 8005b06:	d003      	beq.n	8005b10 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2205      	movs	r2, #5
 8005b0c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	887a      	ldrh	r2, [r7, #2]
 8005b20:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	887a      	ldrh	r2, [r7, #2]
 8005b28:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	887a      	ldrh	r2, [r7, #2]
 8005b36:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	887a      	ldrh	r2, [r7, #2]
 8005b3c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b52:	d802      	bhi.n	8005b5a <HAL_SPI_TransmitReceive+0xe6>
 8005b54:	8a3b      	ldrh	r3, [r7, #16]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d908      	bls.n	8005b6c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	6812      	ldr	r2, [r2, #0]
 8005b62:	6852      	ldr	r2, [r2, #4]
 8005b64:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b68:	605a      	str	r2, [r3, #4]
 8005b6a:	e007      	b.n	8005b7c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	6812      	ldr	r2, [r2, #0]
 8005b74:	6852      	ldr	r2, [r2, #4]
 8005b76:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b7a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b86:	2b40      	cmp	r3, #64	; 0x40
 8005b88:	d007      	beq.n	8005b9a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	6812      	ldr	r2, [r2, #0]
 8005b92:	6812      	ldr	r2, [r2, #0]
 8005b94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ba2:	d97c      	bls.n	8005c9e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d002      	beq.n	8005bb2 <HAL_SPI_TransmitReceive+0x13e>
 8005bac:	8a7b      	ldrh	r3, [r7, #18]
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d169      	bne.n	8005c86 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bba:	8812      	ldrh	r2, [r2, #0]
 8005bbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc2:	1c9a      	adds	r2, r3, #2
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bd6:	e056      	b.n	8005c86 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 0302 	and.w	r3, r3, #2
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d11b      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x1aa>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d016      	beq.n	8005c1e <HAL_SPI_TransmitReceive+0x1aa>
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d113      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bfe:	8812      	ldrh	r2, [r2, #0]
 8005c00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c06:	1c9a      	adds	r2, r3, #2
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	3b01      	subs	r3, #1
 8005c14:	b29a      	uxth	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0301 	and.w	r3, r3, #1
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d11c      	bne.n	8005c66 <HAL_SPI_TransmitReceive+0x1f2>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d016      	beq.n	8005c66 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	6812      	ldr	r2, [r2, #0]
 8005c40:	68d2      	ldr	r2, [r2, #12]
 8005c42:	b292      	uxth	r2, r2
 8005c44:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4a:	1c9a      	adds	r2, r3, #2
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c62:	2301      	movs	r3, #1
 8005c64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c66:	f7fa fcf7 	bl	8000658 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	1ad2      	subs	r2, r2, r3
 8005c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d307      	bcc.n	8005c86 <HAL_SPI_TransmitReceive+0x212>
 8005c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c7c:	d003      	beq.n	8005c86 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005c84:	e0f8      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d1a3      	bne.n	8005bd8 <HAL_SPI_TransmitReceive+0x164>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d19d      	bne.n	8005bd8 <HAL_SPI_TransmitReceive+0x164>
 8005c9c:	e0de      	b.n	8005e5c <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d003      	beq.n	8005cae <HAL_SPI_TransmitReceive+0x23a>
 8005ca6:	8a7b      	ldrh	r3, [r7, #18]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	f040 80ca 	bne.w	8005e42 <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d912      	bls.n	8005cde <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005cc0:	8812      	ldrh	r2, [r2, #0]
 8005cc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc8:	1c9a      	adds	r2, r3, #2
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	3b02      	subs	r3, #2
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cdc:	e0b1      	b.n	8005e42 <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	330c      	adds	r3, #12
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ce8:	7812      	ldrb	r2, [r2, #0]
 8005cea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf0:	1c5a      	adds	r2, r3, #1
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d04:	e09d      	b.n	8005e42 <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	d134      	bne.n	8005d7e <HAL_SPI_TransmitReceive+0x30a>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d02f      	beq.n	8005d7e <HAL_SPI_TransmitReceive+0x30a>
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d12c      	bne.n	8005d7e <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d912      	bls.n	8005d54 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d36:	8812      	ldrh	r2, [r2, #0]
 8005d38:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3e:	1c9a      	adds	r2, r3, #2
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	3b02      	subs	r3, #2
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d52:	e012      	b.n	8005d7a <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	330c      	adds	r3, #12
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d5e:	7812      	ldrb	r2, [r2, #0]
 8005d60:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d66:	1c5a      	adds	r2, r3, #1
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	3b01      	subs	r3, #1
 8005d74:	b29a      	uxth	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f003 0301 	and.w	r3, r3, #1
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d147      	bne.n	8005e1c <HAL_SPI_TransmitReceive+0x3a8>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d041      	beq.n	8005e1c <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d923      	bls.n	8005dec <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	6812      	ldr	r2, [r2, #0]
 8005dac:	68d2      	ldr	r2, [r2, #12]
 8005dae:	b292      	uxth	r2, r2
 8005db0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db6:	1c9a      	adds	r2, r3, #2
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	3b02      	subs	r3, #2
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d81e      	bhi.n	8005e18 <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	6812      	ldr	r2, [r2, #0]
 8005de2:	6852      	ldr	r2, [r2, #4]
 8005de4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005de8:	605a      	str	r2, [r3, #4]
 8005dea:	e015      	b.n	8005e18 <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	6812      	ldr	r2, [r2, #0]
 8005df4:	320c      	adds	r2, #12
 8005df6:	7812      	ldrb	r2, [r2, #0]
 8005df8:	b2d2      	uxtb	r2, r2
 8005dfa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e00:	1c5a      	adds	r2, r3, #1
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	b29a      	uxth	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e1c:	f7fa fc1c 	bl	8000658 <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	1ad2      	subs	r2, r2, r3
 8005e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d303      	bcc.n	8005e34 <HAL_SPI_TransmitReceive+0x3c0>
 8005e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e32:	d102      	bne.n	8005e3a <HAL_SPI_TransmitReceive+0x3c6>
 8005e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d103      	bne.n	8005e42 <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005e40:	e01a      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f47f af5c 	bne.w	8005d06 <HAL_SPI_TransmitReceive+0x292>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f47f af55 	bne.w	8005d06 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e5c:	69fa      	ldr	r2, [r7, #28]
 8005e5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f000 f946 	bl	80060f2 <SPI_EndRxTxTransaction>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d005      	beq.n	8005e78 <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2220      	movs	r2, #32
 8005e76:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005e88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3728      	adds	r7, #40	; 0x28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	603b      	str	r3, [r7, #0]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ea4:	e04c      	b.n	8005f40 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eac:	d048      	beq.n	8005f40 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005eae:	f7fa fbd3 	bl	8000658 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	1ad2      	subs	r2, r2, r3
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d202      	bcs.n	8005ec4 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d13d      	bne.n	8005f40 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	6812      	ldr	r2, [r2, #0]
 8005ecc:	6852      	ldr	r2, [r2, #4]
 8005ece:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ed2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005edc:	d111      	bne.n	8005f02 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ee6:	d004      	beq.n	8005ef2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef0:	d107      	bne.n	8005f02 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	6812      	ldr	r2, [r2, #0]
 8005efa:	6812      	ldr	r2, [r2, #0]
 8005efc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f00:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f0a:	d10f      	bne.n	8005f2c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	6812      	ldr	r2, [r2, #0]
 8005f14:	6812      	ldr	r2, [r2, #0]
 8005f16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	6812      	ldr	r2, [r2, #0]
 8005f24:	6812      	ldr	r2, [r2, #0]
 8005f26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f2a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e00f      	b.n	8005f60 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	401a      	ands	r2, r3
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	bf0c      	ite	eq
 8005f50:	2301      	moveq	r3, #1
 8005f52:	2300      	movne	r3, #0
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	461a      	mov	r2, r3
 8005f58:	79fb      	ldrb	r3, [r7, #7]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d1a3      	bne.n	8005ea6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
 8005f74:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005f76:	e057      	b.n	8006028 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005f7e:	d106      	bne.n	8005f8e <SPI_WaitFifoStateUntilTimeout+0x26>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d103      	bne.n	8005f8e <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	330c      	adds	r3, #12
 8005f8c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f94:	d048      	beq.n	8006028 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005f96:	f7fa fb5f 	bl	8000658 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	1ad2      	subs	r2, r2, r3
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d202      	bcs.n	8005fac <SPI_WaitFifoStateUntilTimeout+0x44>
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d13d      	bne.n	8006028 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68fa      	ldr	r2, [r7, #12]
 8005fb2:	6812      	ldr	r2, [r2, #0]
 8005fb4:	6852      	ldr	r2, [r2, #4]
 8005fb6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005fba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fc4:	d111      	bne.n	8005fea <SPI_WaitFifoStateUntilTimeout+0x82>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fce:	d004      	beq.n	8005fda <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fd8:	d107      	bne.n	8005fea <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	6812      	ldr	r2, [r2, #0]
 8005fe2:	6812      	ldr	r2, [r2, #0]
 8005fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fe8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ff2:	d10f      	bne.n	8006014 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	6812      	ldr	r2, [r2, #0]
 8005ffc:	6812      	ldr	r2, [r2, #0]
 8005ffe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006002:	601a      	str	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	6812      	ldr	r2, [r2, #0]
 800600c:	6812      	ldr	r2, [r2, #0]
 800600e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006012:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e008      	b.n	800603a <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689a      	ldr	r2, [r3, #8]
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	401a      	ands	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	429a      	cmp	r2, r3
 8006036:	d19f      	bne.n	8005f78 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3710      	adds	r7, #16
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006042:	b580      	push	{r7, lr}
 8006044:	b086      	sub	sp, #24
 8006046:	af02      	add	r7, sp, #8
 8006048:	60f8      	str	r0, [r7, #12]
 800604a:	60b9      	str	r1, [r7, #8]
 800604c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006056:	d111      	bne.n	800607c <SPI_EndRxTransaction+0x3a>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006060:	d004      	beq.n	800606c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800606a:	d107      	bne.n	800607c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	6812      	ldr	r2, [r2, #0]
 8006074:	6812      	ldr	r2, [r2, #0]
 8006076:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800607a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	2200      	movs	r2, #0
 8006084:	2180      	movs	r1, #128	; 0x80
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f7ff ff04 	bl	8005e94 <SPI_WaitFlagStateUntilTimeout>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d007      	beq.n	80060a2 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006096:	f043 0220 	orr.w	r2, r3, #32
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e023      	b.n	80060ea <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060aa:	d11d      	bne.n	80060e8 <SPI_EndRxTransaction+0xa6>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060b4:	d004      	beq.n	80060c0 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060be:	d113      	bne.n	80060e8 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	9300      	str	r3, [sp, #0]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f7ff ff4b 	bl	8005f68 <SPI_WaitFifoStateUntilTimeout>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d007      	beq.n	80060e8 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060dc:	f043 0220 	orr.w	r2, r3, #32
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e000      	b.n	80060ea <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b086      	sub	sp, #24
 80060f6:	af02      	add	r7, sp, #8
 80060f8:	60f8      	str	r0, [r7, #12]
 80060fa:	60b9      	str	r1, [r7, #8]
 80060fc:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	9300      	str	r3, [sp, #0]
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2200      	movs	r2, #0
 8006106:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f7ff ff2c 	bl	8005f68 <SPI_WaitFifoStateUntilTimeout>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d007      	beq.n	8006126 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800611a:	f043 0220 	orr.w	r2, r3, #32
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e027      	b.n	8006176 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	2200      	movs	r2, #0
 800612e:	2180      	movs	r1, #128	; 0x80
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f7ff feaf 	bl	8005e94 <SPI_WaitFlagStateUntilTimeout>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d007      	beq.n	800614c <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006140:	f043 0220 	orr.w	r2, r3, #32
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006148:	2303      	movs	r3, #3
 800614a:	e014      	b.n	8006176 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	2200      	movs	r2, #0
 8006154:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006158:	68f8      	ldr	r0, [r7, #12]
 800615a:	f7ff ff05 	bl	8005f68 <SPI_WaitFifoStateUntilTimeout>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d007      	beq.n	8006174 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006168:	f043 0220 	orr.w	r2, r3, #32
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e000      	b.n	8006176 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800617e:	b084      	sub	sp, #16
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	f107 001c 	add.w	r0, r7, #28
 800618c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006190:	2300      	movs	r3, #0
 8006192:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	4313      	orrs	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 800619c:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 800619e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  tmpreg |= (Init.ClockEdge           |\
 80061a0:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80061a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80061a4:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80061a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80061a8:	431a      	orrs	r2, r3
             Init.ClockDiv
 80061aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80061ac:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80061bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	431a      	orrs	r2, r3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3714      	adds	r7, #20
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	b004      	add	sp, #16
 80061d6:	4770      	bx	lr

080061d8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b083      	sub	sp, #12
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
 80061fa:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2203      	movs	r2, #3
 8006220:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8006222:	2002      	movs	r0, #2
 8006224:	f7fa fa24 	bl	8000670 <HAL_Delay>

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3708      	adds	r7, #8
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <SDMMC_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
 8006232:	b480      	push	{r7}
 8006234:	b083      	sub	sp, #12
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
#else
  SDMMCx->POWER = (uint32_t)0x00000000;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr

0800624e <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800624e:	b480      	push	{r7}
 8006250:	b083      	sub	sp, #12
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0303 	and.w	r3, r3, #3
}
 800625e:	4618      	mov	r0, r3
 8006260:	370c      	adds	r7, #12
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr

0800626a <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800626a:	b480      	push	{r7}
 800626c:	b085      	sub	sp, #20
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
 8006272:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006274:	2300      	movs	r3, #0
 8006276:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006288:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800628e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006294:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	4313      	orrs	r3, r2
 800629a:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80062a4:	f023 030f 	bic.w	r3, r3, #15
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	431a      	orrs	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3714      	adds	r7, #20
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80062be:	b480      	push	{r7}
 80062c0:	b083      	sub	sp, #12
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	b2db      	uxtb	r3, r3
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80062d8:	b480      	push	{r7}
 80062da:	b085      	sub	sp, #20
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	3314      	adds	r3, #20
 80062e6:	461a      	mov	r2, r3
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	4413      	add	r3, r2
 80062ec:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3714      	adds	r7, #20
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr

080062fe <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80062fe:	b480      	push	{r7}
 8006300:	b085      	sub	sp, #20
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]
 8006306:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006308:	2300      	movs	r3, #0
 800630a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685a      	ldr	r2, [r3, #4]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006324:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800632a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006330:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	4313      	orrs	r3, r2
 8006336:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800633c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	431a      	orrs	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006348:	2300      	movs	r3, #0

}
 800634a:	4618      	mov	r0, r3
 800634c:	3714      	adds	r7, #20
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b088      	sub	sp, #32
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
 800635e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006364:	2310      	movs	r3, #16
 8006366:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006368:	2340      	movs	r3, #64	; 0x40
 800636a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800636c:	2300      	movs	r3, #0
 800636e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006370:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006374:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006376:	f107 0308 	add.w	r3, r7, #8
 800637a:	4619      	mov	r1, r3
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f7ff ff74 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8006382:	f241 3288 	movw	r2, #5000	; 0x1388
 8006386:	2110      	movs	r1, #16
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 fa41 	bl	8006810 <SDMMC_GetCmdResp1>
 800638e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006390:	69fb      	ldr	r3, [r7, #28]
}
 8006392:	4618      	mov	r0, r3
 8006394:	3720      	adds	r7, #32
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800639a:	b580      	push	{r7, lr}
 800639c:	b088      	sub	sp, #32
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
 80063a2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80063a8:	2311      	movs	r3, #17
 80063aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80063ac:	2340      	movs	r3, #64	; 0x40
 80063ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80063b0:	2300      	movs	r3, #0
 80063b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80063b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063b8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80063ba:	f107 0308 	add.w	r3, r7, #8
 80063be:	4619      	mov	r1, r3
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f7ff ff52 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80063c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80063ca:	2111      	movs	r1, #17
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 fa1f 	bl	8006810 <SDMMC_GetCmdResp1>
 80063d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80063d4:	69fb      	ldr	r3, [r7, #28]
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3720      	adds	r7, #32
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b088      	sub	sp, #32
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
 80063e6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80063ec:	2312      	movs	r3, #18
 80063ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80063f0:	2340      	movs	r3, #64	; 0x40
 80063f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80063f4:	2300      	movs	r3, #0
 80063f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80063f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80063fe:	f107 0308 	add.w	r3, r7, #8
 8006402:	4619      	mov	r1, r3
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff ff30 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800640a:	f241 3288 	movw	r2, #5000	; 0x1388
 800640e:	2112      	movs	r1, #18
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f9fd 	bl	8006810 <SDMMC_GetCmdResp1>
 8006416:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006418:	69fb      	ldr	r3, [r7, #28]
}
 800641a:	4618      	mov	r0, r3
 800641c:	3720      	adds	r7, #32
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b088      	sub	sp, #32
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
 800642a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006430:	2318      	movs	r3, #24
 8006432:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006434:	2340      	movs	r3, #64	; 0x40
 8006436:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006438:	2300      	movs	r3, #0
 800643a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800643c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006440:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006442:	f107 0308 	add.w	r3, r7, #8
 8006446:	4619      	mov	r1, r3
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f7ff ff0e 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800644e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006452:	2118      	movs	r1, #24
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f9db 	bl	8006810 <SDMMC_GetCmdResp1>
 800645a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800645c:	69fb      	ldr	r3, [r7, #28]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3720      	adds	r7, #32
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b088      	sub	sp, #32
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
 800646e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006474:	2319      	movs	r3, #25
 8006476:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006478:	2340      	movs	r3, #64	; 0x40
 800647a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800647c:	2300      	movs	r3, #0
 800647e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006480:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006484:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006486:	f107 0308 	add.w	r3, r7, #8
 800648a:	4619      	mov	r1, r3
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f7ff feec 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006492:	f241 3288 	movw	r2, #5000	; 0x1388
 8006496:	2119      	movs	r1, #25
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f9b9 	bl	8006810 <SDMMC_GetCmdResp1>
 800649e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80064a0:	69fb      	ldr	r3, [r7, #28]
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3720      	adds	r7, #32
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
	...

080064ac <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b088      	sub	sp, #32
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80064b8:	230c      	movs	r3, #12
 80064ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80064bc:	2340      	movs	r3, #64	; 0x40
 80064be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80064c0:	2300      	movs	r3, #0
 80064c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80064c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064c8:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80064ca:	f107 0308 	add.w	r3, r7, #8
 80064ce:	4619      	mov	r1, r3
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f7ff feca 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80064d6:	4a05      	ldr	r2, [pc, #20]	; (80064ec <SDMMC_CmdStopTransfer+0x40>)
 80064d8:	210c      	movs	r1, #12
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f998 	bl	8006810 <SDMMC_GetCmdResp1>
 80064e0:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 80064e2:	69fb      	ldr	r3, [r7, #28]
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3720      	adds	r7, #32
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	05f5e100 	.word	0x05f5e100

080064f0 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b08a      	sub	sp, #40	; 0x28
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006500:	2307      	movs	r3, #7
 8006502:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006504:	2340      	movs	r3, #64	; 0x40
 8006506:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006508:	2300      	movs	r3, #0
 800650a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800650c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006510:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006512:	f107 0310 	add.w	r3, r7, #16
 8006516:	4619      	mov	r1, r3
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f7ff fea6 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800651e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006522:	2107      	movs	r1, #7
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 f973 	bl	8006810 <SDMMC_GetCmdResp1>
 800652a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800652c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800652e:	4618      	mov	r0, r3
 8006530:	3728      	adds	r7, #40	; 0x28
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b088      	sub	sp, #32
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800653e:	2300      	movs	r3, #0
 8006540:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006542:	2300      	movs	r3, #0
 8006544:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006546:	2300      	movs	r3, #0
 8006548:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800654a:	2300      	movs	r3, #0
 800654c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800654e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006552:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006554:	f107 0308 	add.w	r3, r7, #8
 8006558:	4619      	mov	r1, r3
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7ff fe85 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 f92d 	bl	80067c0 <SDMMC_GetCmdError>
 8006566:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006568:	69fb      	ldr	r3, [r7, #28]
}
 800656a:	4618      	mov	r0, r3
 800656c:	3720      	adds	r7, #32
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b088      	sub	sp, #32
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800657a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800657e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006580:	2308      	movs	r3, #8
 8006582:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006584:	2340      	movs	r3, #64	; 0x40
 8006586:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006588:	2300      	movs	r3, #0
 800658a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800658c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006590:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006592:	f107 0308 	add.w	r3, r7, #8
 8006596:	4619      	mov	r1, r3
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7ff fe66 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fb16 	bl	8006bd0 <SDMMC_GetCmdResp7>
 80065a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80065a6:	69fb      	ldr	r3, [r7, #28]
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3720      	adds	r7, #32
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b088      	sub	sp, #32
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80065be:	2337      	movs	r3, #55	; 0x37
 80065c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80065c2:	2340      	movs	r3, #64	; 0x40
 80065c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80065c6:	2300      	movs	r3, #0
 80065c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80065ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80065d0:	f107 0308 	add.w	r3, r7, #8
 80065d4:	4619      	mov	r1, r3
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f7ff fe47 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80065dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80065e0:	2137      	movs	r1, #55	; 0x37
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 f914 	bl	8006810 <SDMMC_GetCmdResp1>
 80065e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80065ea:	69fb      	ldr	r3, [r7, #28]
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3720      	adds	r7, #32
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b088      	sub	sp, #32
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006604:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006608:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800660a:	2329      	movs	r3, #41	; 0x29
 800660c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800660e:	2340      	movs	r3, #64	; 0x40
 8006610:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006612:	2300      	movs	r3, #0
 8006614:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800661a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800661c:	f107 0308 	add.w	r3, r7, #8
 8006620:	4619      	mov	r1, r3
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f7ff fe21 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fa23 	bl	8006a74 <SDMMC_GetCmdResp3>
 800662e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006630:	69fb      	ldr	r3, [r7, #28]
}
 8006632:	4618      	mov	r0, r3
 8006634:	3720      	adds	r7, #32
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}

0800663a <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800663a:	b580      	push	{r7, lr}
 800663c:	b088      	sub	sp, #32
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
 8006642:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006648:	2306      	movs	r3, #6
 800664a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800664c:	2340      	movs	r3, #64	; 0x40
 800664e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006650:	2300      	movs	r3, #0
 8006652:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006654:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006658:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800665a:	f107 0308 	add.w	r3, r7, #8
 800665e:	4619      	mov	r1, r3
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7ff fe02 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8006666:	f241 3288 	movw	r2, #5000	; 0x1388
 800666a:	2106      	movs	r1, #6
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 f8cf 	bl	8006810 <SDMMC_GetCmdResp1>
 8006672:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006674:	69fb      	ldr	r3, [r7, #28]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3720      	adds	r7, #32
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}

0800667e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800667e:	b580      	push	{r7, lr}
 8006680:	b088      	sub	sp, #32
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006686:	2300      	movs	r3, #0
 8006688:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800668a:	2333      	movs	r3, #51	; 0x33
 800668c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800668e:	2340      	movs	r3, #64	; 0x40
 8006690:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006692:	2300      	movs	r3, #0
 8006694:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006696:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800669a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800669c:	f107 0308 	add.w	r3, r7, #8
 80066a0:	4619      	mov	r1, r3
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f7ff fde1 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80066a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80066ac:	2133      	movs	r1, #51	; 0x33
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f8ae 	bl	8006810 <SDMMC_GetCmdResp1>
 80066b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80066b6:	69fb      	ldr	r3, [r7, #28]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3720      	adds	r7, #32
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b088      	sub	sp, #32
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80066c8:	2300      	movs	r3, #0
 80066ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80066cc:	2302      	movs	r3, #2
 80066ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80066d0:	23c0      	movs	r3, #192	; 0xc0
 80066d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80066d4:	2300      	movs	r3, #0
 80066d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80066d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066dc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80066de:	f107 0308 	add.w	r3, r7, #8
 80066e2:	4619      	mov	r1, r3
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f7ff fdc0 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f97c 	bl	80069e8 <SDMMC_GetCmdResp2>
 80066f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80066f2:	69fb      	ldr	r3, [r7, #28]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3720      	adds	r7, #32
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b088      	sub	sp, #32
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800670a:	2309      	movs	r3, #9
 800670c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800670e:	23c0      	movs	r3, #192	; 0xc0
 8006710:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006712:	2300      	movs	r3, #0
 8006714:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006716:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800671a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800671c:	f107 0308 	add.w	r3, r7, #8
 8006720:	4619      	mov	r1, r3
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7ff fda1 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 f95d 	bl	80069e8 <SDMMC_GetCmdResp2>
 800672e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006730:	69fb      	ldr	r3, [r7, #28]
}
 8006732:	4618      	mov	r0, r3
 8006734:	3720      	adds	r7, #32
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b088      	sub	sp, #32
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006744:	2300      	movs	r3, #0
 8006746:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006748:	2303      	movs	r3, #3
 800674a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800674c:	2340      	movs	r3, #64	; 0x40
 800674e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006750:	2300      	movs	r3, #0
 8006752:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006754:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006758:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800675a:	f107 0308 	add.w	r3, r7, #8
 800675e:	4619      	mov	r1, r3
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f7ff fd82 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	2103      	movs	r1, #3
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 f9bc 	bl	8006ae8 <SDMMC_GetCmdResp6>
 8006770:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006772:	69fb      	ldr	r3, [r7, #28]
}
 8006774:	4618      	mov	r0, r3
 8006776:	3720      	adds	r7, #32
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b088      	sub	sp, #32
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800678a:	230d      	movs	r3, #13
 800678c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800678e:	2340      	movs	r3, #64	; 0x40
 8006790:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006792:	2300      	movs	r3, #0
 8006794:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006796:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800679a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800679c:	f107 0308 	add.w	r3, r7, #8
 80067a0:	4619      	mov	r1, r3
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7ff fd61 	bl	800626a <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80067a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ac:	210d      	movs	r1, #13
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f82e 	bl	8006810 <SDMMC_GetCmdResp1>
 80067b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80067b6:	69fb      	ldr	r3, [r7, #28]
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3720      	adds	r7, #32
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80067c0:	b490      	push	{r4, r7}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067c8:	4b0f      	ldr	r3, [pc, #60]	; (8006808 <SDMMC_GetCmdError+0x48>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a0f      	ldr	r2, [pc, #60]	; (800680c <SDMMC_GetCmdError+0x4c>)
 80067ce:	fba2 2303 	umull	r2, r3, r2, r3
 80067d2:	0a5b      	lsrs	r3, r3, #9
 80067d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80067d8:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 80067dc:	4623      	mov	r3, r4
 80067de:	1e5c      	subs	r4, r3, #1
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d102      	bne.n	80067ea <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80067e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80067e8:	e009      	b.n	80067fe <SDMMC_GetCmdError+0x3e>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d0f2      	beq.n	80067dc <SDMMC_GetCmdError+0x1c>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	22c5      	movs	r2, #197	; 0xc5
 80067fa:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3708      	adds	r7, #8
 8006802:	46bd      	mov	sp, r7
 8006804:	bc90      	pop	{r4, r7}
 8006806:	4770      	bx	lr
 8006808:	2000002c 	.word	0x2000002c
 800680c:	10624dd3 	.word	0x10624dd3

08006810 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006810:	b590      	push	{r4, r7, lr}
 8006812:	b087      	sub	sp, #28
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	460b      	mov	r3, r1
 800681a:	607a      	str	r2, [r7, #4]
 800681c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800681e:	4b6f      	ldr	r3, [pc, #444]	; (80069dc <SDMMC_GetCmdResp1+0x1cc>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a6f      	ldr	r2, [pc, #444]	; (80069e0 <SDMMC_GetCmdResp1+0x1d0>)
 8006824:	fba2 2303 	umull	r2, r3, r2, r3
 8006828:	0a5b      	lsrs	r3, r3, #9
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8006830:	4623      	mov	r3, r4
 8006832:	1e5c      	subs	r4, r3, #1
 8006834:	2b00      	cmp	r3, #0
 8006836:	d102      	bne.n	800683e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006838:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800683c:	e0c9      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDMMCx->STA;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006842:	617b      	str	r3, [r7, #20]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800684a:	2b00      	cmp	r3, #0
 800684c:	d0f0      	beq.n	8006830 <SDMMC_GetCmdResp1+0x20>
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006854:	2b00      	cmp	r3, #0
 8006856:	d1eb      	bne.n	8006830 <SDMMC_GetCmdResp1+0x20>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800685c:	f003 0304 	and.w	r3, r3, #4
 8006860:	2b00      	cmp	r3, #0
 8006862:	d004      	beq.n	800686e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2204      	movs	r2, #4
 8006868:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800686a:	2304      	movs	r3, #4
 800686c:	e0b1      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	d004      	beq.n	8006884 <SDMMC_GetCmdResp1+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2201      	movs	r2, #1
 800687e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006880:	2301      	movs	r3, #1
 8006882:	e0a6      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	22c5      	movs	r2, #197	; 0xc5
 8006888:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f7ff fd17 	bl	80062be <SDMMC_GetCommandResponse>
 8006890:	4603      	mov	r3, r0
 8006892:	461a      	mov	r2, r3
 8006894:	7afb      	ldrb	r3, [r7, #11]
 8006896:	4293      	cmp	r3, r2
 8006898:	d001      	beq.n	800689e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800689a:	2301      	movs	r3, #1
 800689c:	e099      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800689e:	2100      	movs	r1, #0
 80068a0:	68f8      	ldr	r0, [r7, #12]
 80068a2:	f7ff fd19 	bl	80062d8 <SDMMC_GetResponse>
 80068a6:	6138      	str	r0, [r7, #16]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80068a8:	693a      	ldr	r2, [r7, #16]
 80068aa:	4b4e      	ldr	r3, [pc, #312]	; (80069e4 <SDMMC_GetCmdResp1+0x1d4>)
 80068ac:	4013      	ands	r3, r2
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d101      	bne.n	80068b6 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 80068b2:	2300      	movs	r3, #0
 80068b4:	e08d      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	da02      	bge.n	80068c2 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80068bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068c0:	e087      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d001      	beq.n	80068d0 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80068cc:	2340      	movs	r3, #64	; 0x40
 80068ce:	e080      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80068da:	2380      	movs	r3, #128	; 0x80
 80068dc:	e079      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d002      	beq.n	80068ee <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80068e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068ec:	e071      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d002      	beq.n	80068fe <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80068f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80068fc:	e069      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d002      	beq.n	800690e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800690c:	e061      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d002      	beq.n	800691e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006918:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800691c:	e059      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d002      	beq.n	800692e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800692c:	e051      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d002      	beq.n	800693e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006938:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800693c:	e049      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006944:	2b00      	cmp	r3, #0
 8006946:	d002      	beq.n	800694e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006948:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800694c:	e041      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006954:	2b00      	cmp	r3, #0
 8006956:	d002      	beq.n	800695e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8006958:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800695c:	e039      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006964:	2b00      	cmp	r3, #0
 8006966:	d002      	beq.n	800696e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006968:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800696c:	e031      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006974:	2b00      	cmp	r3, #0
 8006976:	d002      	beq.n	800697e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006978:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800697c:	e029      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006984:	2b00      	cmp	r3, #0
 8006986:	d002      	beq.n	800698e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006988:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800698c:	e021      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006994:	2b00      	cmp	r3, #0
 8006996:	d002      	beq.n	800699e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006998:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800699c:	e019      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d002      	beq.n	80069ae <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80069a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80069ac:	e011      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d002      	beq.n	80069be <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80069b8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80069bc:	e009      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	f003 0308 	and.w	r3, r3, #8
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d002      	beq.n	80069ce <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80069c8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80069cc:	e001      	b.n	80069d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80069ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	371c      	adds	r7, #28
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd90      	pop	{r4, r7, pc}
 80069da:	bf00      	nop
 80069dc:	2000002c 	.word	0x2000002c
 80069e0:	10624dd3 	.word	0x10624dd3
 80069e4:	fdffe008 	.word	0xfdffe008

080069e8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80069e8:	b490      	push	{r4, r7}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80069f0:	4b1e      	ldr	r3, [pc, #120]	; (8006a6c <SDMMC_GetCmdResp2+0x84>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a1e      	ldr	r2, [pc, #120]	; (8006a70 <SDMMC_GetCmdResp2+0x88>)
 80069f6:	fba2 2303 	umull	r2, r3, r2, r3
 80069fa:	0a5b      	lsrs	r3, r3, #9
 80069fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a00:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8006a04:	4623      	mov	r3, r4
 8006a06:	1e5c      	subs	r4, r3, #1
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d102      	bne.n	8006a12 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006a0c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a10:	e026      	b.n	8006a60 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDMMCx->STA;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a16:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0f0      	beq.n	8006a04 <SDMMC_GetCmdResp2+0x1c>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1eb      	bne.n	8006a04 <SDMMC_GetCmdResp2+0x1c>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a30:	f003 0304 	and.w	r3, r3, #4
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d004      	beq.n	8006a42 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2204      	movs	r2, #4
 8006a3c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a3e:	2304      	movs	r3, #4
 8006a40:	e00e      	b.n	8006a60 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a46:	f003 0301 	and.w	r3, r3, #1
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d004      	beq.n	8006a58 <SDMMC_GetCmdResp2+0x70>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e003      	b.n	8006a60 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	22c5      	movs	r2, #197	; 0xc5
 8006a5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3710      	adds	r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bc90      	pop	{r4, r7}
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	2000002c 	.word	0x2000002c
 8006a70:	10624dd3 	.word	0x10624dd3

08006a74 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8006a74:	b490      	push	{r4, r7}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006a7c:	4b18      	ldr	r3, [pc, #96]	; (8006ae0 <SDMMC_GetCmdResp3+0x6c>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a18      	ldr	r2, [pc, #96]	; (8006ae4 <SDMMC_GetCmdResp3+0x70>)
 8006a82:	fba2 2303 	umull	r2, r3, r2, r3
 8006a86:	0a5b      	lsrs	r3, r3, #9
 8006a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a8c:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8006a90:	4623      	mov	r3, r4
 8006a92:	1e5c      	subs	r4, r3, #1
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d102      	bne.n	8006a9e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006a98:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a9c:	e01b      	b.n	8006ad6 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDMMCx->STA;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aa2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d0f0      	beq.n	8006a90 <SDMMC_GetCmdResp3+0x1c>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d1eb      	bne.n	8006a90 <SDMMC_GetCmdResp3+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006abc:	f003 0304 	and.w	r3, r3, #4
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d004      	beq.n	8006ace <SDMMC_GetCmdResp3+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2204      	movs	r2, #4
 8006ac8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006aca:	2304      	movs	r3, #4
 8006acc:	e003      	b.n	8006ad6 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	22c5      	movs	r2, #197	; 0xc5
 8006ad2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bc90      	pop	{r4, r7}
 8006ade:	4770      	bx	lr
 8006ae0:	2000002c 	.word	0x2000002c
 8006ae4:	10624dd3 	.word	0x10624dd3

08006ae8 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006ae8:	b590      	push	{r4, r7, lr}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	460b      	mov	r3, r1
 8006af2:	607a      	str	r2, [r7, #4]
 8006af4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006af6:	4b34      	ldr	r3, [pc, #208]	; (8006bc8 <SDMMC_GetCmdResp6+0xe0>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a34      	ldr	r2, [pc, #208]	; (8006bcc <SDMMC_GetCmdResp6+0xe4>)
 8006afc:	fba2 2303 	umull	r2, r3, r2, r3
 8006b00:	0a5b      	lsrs	r3, r3, #9
 8006b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b06:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8006b0a:	4623      	mov	r3, r4
 8006b0c:	1e5c      	subs	r4, r3, #1
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d102      	bne.n	8006b18 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006b12:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006b16:	e052      	b.n	8006bbe <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDMMCx->STA;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b1c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d0f0      	beq.n	8006b0a <SDMMC_GetCmdResp6+0x22>
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1eb      	bne.n	8006b0a <SDMMC_GetCmdResp6+0x22>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b36:	f003 0304 	and.w	r3, r3, #4
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d004      	beq.n	8006b48 <SDMMC_GetCmdResp6+0x60>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2204      	movs	r2, #4
 8006b42:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006b44:	2304      	movs	r3, #4
 8006b46:	e03a      	b.n	8006bbe <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d004      	beq.n	8006b5e <SDMMC_GetCmdResp6+0x76>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2201      	movs	r2, #1
 8006b58:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e02f      	b.n	8006bbe <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f7ff fbad 	bl	80062be <SDMMC_GetCommandResponse>
 8006b64:	4603      	mov	r3, r0
 8006b66:	461a      	mov	r2, r3
 8006b68:	7afb      	ldrb	r3, [r7, #11]
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d001      	beq.n	8006b72 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e025      	b.n	8006bbe <SDMMC_GetCmdResp6+0xd6>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	22c5      	movs	r2, #197	; 0xc5
 8006b76:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006b78:	2100      	movs	r1, #0
 8006b7a:	68f8      	ldr	r0, [r7, #12]
 8006b7c:	f7ff fbac 	bl	80062d8 <SDMMC_GetResponse>
 8006b80:	6138      	str	r0, [r7, #16]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d106      	bne.n	8006b9a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	0c1b      	lsrs	r3, r3, #16
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8006b96:	2300      	movs	r3, #0
 8006b98:	e011      	b.n	8006bbe <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d002      	beq.n	8006baa <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006ba4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006ba8:	e009      	b.n	8006bbe <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d002      	beq.n	8006bba <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bb8:	e001      	b.n	8006bbe <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006bba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	371c      	adds	r7, #28
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd90      	pop	{r4, r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	2000002c 	.word	0x2000002c
 8006bcc:	10624dd3 	.word	0x10624dd3

08006bd0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8006bd0:	b490      	push	{r4, r7}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006bd8:	4b21      	ldr	r3, [pc, #132]	; (8006c60 <SDMMC_GetCmdResp7+0x90>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a21      	ldr	r2, [pc, #132]	; (8006c64 <SDMMC_GetCmdResp7+0x94>)
 8006bde:	fba2 2303 	umull	r2, r3, r2, r3
 8006be2:	0a5b      	lsrs	r3, r3, #9
 8006be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006be8:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8006bec:	4623      	mov	r3, r4
 8006bee:	1e5c      	subs	r4, r3, #1
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d102      	bne.n	8006bfa <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006bf4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006bf8:	e02c      	b.n	8006c54 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDMMCx->STA;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bfe:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d0f0      	beq.n	8006bec <SDMMC_GetCmdResp7+0x1c>
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1eb      	bne.n	8006bec <SDMMC_GetCmdResp7+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c18:	f003 0304 	and.w	r3, r3, #4
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d004      	beq.n	8006c2a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2204      	movs	r2, #4
 8006c24:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006c26:	2304      	movs	r3, #4
 8006c28:	e014      	b.n	8006c54 <SDMMC_GetCmdResp7+0x84>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c2e:	f003 0301 	and.w	r3, r3, #1
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d004      	beq.n	8006c40 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e009      	b.n	8006c54 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d002      	beq.n	8006c52 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2240      	movs	r2, #64	; 0x40
 8006c50:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8006c52:	2300      	movs	r3, #0

}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3710      	adds	r7, #16
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bc90      	pop	{r4, r7}
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	2000002c 	.word	0x2000002c
 8006c64:	10624dd3 	.word	0x10624dd3

08006c68 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	4603      	mov	r3, r0
 8006c70:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006c72:	79fb      	ldrb	r3, [r7, #7]
 8006c74:	4a08      	ldr	r2, [pc, #32]	; (8006c98 <disk_status+0x30>)
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	4413      	add	r3, r2
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	79fa      	ldrb	r2, [r7, #7]
 8006c80:	4905      	ldr	r1, [pc, #20]	; (8006c98 <disk_status+0x30>)
 8006c82:	440a      	add	r2, r1
 8006c84:	7a12      	ldrb	r2, [r2, #8]
 8006c86:	4610      	mov	r0, r2
 8006c88:	4798      	blx	r3
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	200000d8 	.word	0x200000d8

08006c9c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006caa:	79fb      	ldrb	r3, [r7, #7]
 8006cac:	4a0d      	ldr	r2, [pc, #52]	; (8006ce4 <disk_initialize+0x48>)
 8006cae:	5cd3      	ldrb	r3, [r2, r3]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d111      	bne.n	8006cd8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006cb4:	79fb      	ldrb	r3, [r7, #7]
 8006cb6:	4a0b      	ldr	r2, [pc, #44]	; (8006ce4 <disk_initialize+0x48>)
 8006cb8:	2101      	movs	r1, #1
 8006cba:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006cbc:	79fb      	ldrb	r3, [r7, #7]
 8006cbe:	4a09      	ldr	r2, [pc, #36]	; (8006ce4 <disk_initialize+0x48>)
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4413      	add	r3, r2
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	79fa      	ldrb	r2, [r7, #7]
 8006cca:	4906      	ldr	r1, [pc, #24]	; (8006ce4 <disk_initialize+0x48>)
 8006ccc:	440a      	add	r2, r1
 8006cce:	7a12      	ldrb	r2, [r2, #8]
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	4798      	blx	r3
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	200000d8 	.word	0x200000d8

08006ce8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006ce8:	b590      	push	{r4, r7, lr}
 8006cea:	b087      	sub	sp, #28
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60b9      	str	r1, [r7, #8]
 8006cf0:	607a      	str	r2, [r7, #4]
 8006cf2:	603b      	str	r3, [r7, #0]
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006cf8:	7bfb      	ldrb	r3, [r7, #15]
 8006cfa:	4a0a      	ldr	r2, [pc, #40]	; (8006d24 <disk_read+0x3c>)
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	689c      	ldr	r4, [r3, #8]
 8006d04:	7bfb      	ldrb	r3, [r7, #15]
 8006d06:	4a07      	ldr	r2, [pc, #28]	; (8006d24 <disk_read+0x3c>)
 8006d08:	4413      	add	r3, r2
 8006d0a:	7a18      	ldrb	r0, [r3, #8]
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	68b9      	ldr	r1, [r7, #8]
 8006d12:	47a0      	blx	r4
 8006d14:	4603      	mov	r3, r0
 8006d16:	75fb      	strb	r3, [r7, #23]
  return res;
 8006d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	371c      	adds	r7, #28
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd90      	pop	{r4, r7, pc}
 8006d22:	bf00      	nop
 8006d24:	200000d8 	.word	0x200000d8

08006d28 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006d28:	b590      	push	{r4, r7, lr}
 8006d2a:	b087      	sub	sp, #28
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60b9      	str	r1, [r7, #8]
 8006d30:	607a      	str	r2, [r7, #4]
 8006d32:	603b      	str	r3, [r7, #0]
 8006d34:	4603      	mov	r3, r0
 8006d36:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006d38:	7bfb      	ldrb	r3, [r7, #15]
 8006d3a:	4a0a      	ldr	r2, [pc, #40]	; (8006d64 <disk_write+0x3c>)
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	4413      	add	r3, r2
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	68dc      	ldr	r4, [r3, #12]
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
 8006d46:	4a07      	ldr	r2, [pc, #28]	; (8006d64 <disk_write+0x3c>)
 8006d48:	4413      	add	r3, r2
 8006d4a:	7a18      	ldrb	r0, [r3, #8]
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	47a0      	blx	r4
 8006d54:	4603      	mov	r3, r0
 8006d56:	75fb      	strb	r3, [r7, #23]
  return res;
 8006d58:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	371c      	adds	r7, #28
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd90      	pop	{r4, r7, pc}
 8006d62:	bf00      	nop
 8006d64:	200000d8 	.word	0x200000d8

08006d68 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	4603      	mov	r3, r0
 8006d70:	603a      	str	r2, [r7, #0]
 8006d72:	71fb      	strb	r3, [r7, #7]
 8006d74:	460b      	mov	r3, r1
 8006d76:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006d78:	79fb      	ldrb	r3, [r7, #7]
 8006d7a:	4a09      	ldr	r2, [pc, #36]	; (8006da0 <disk_ioctl+0x38>)
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	4413      	add	r3, r2
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	79fa      	ldrb	r2, [r7, #7]
 8006d86:	4906      	ldr	r1, [pc, #24]	; (8006da0 <disk_ioctl+0x38>)
 8006d88:	440a      	add	r2, r1
 8006d8a:	7a10      	ldrb	r0, [r2, #8]
 8006d8c:	79b9      	ldrb	r1, [r7, #6]
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	4798      	blx	r3
 8006d92:	4603      	mov	r3, r0
 8006d94:	73fb      	strb	r3, [r7, #15]
  return res;
 8006d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3710      	adds	r7, #16
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	200000d8 	.word	0x200000d8

08006da4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	3301      	adds	r3, #1
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006db4:	89fb      	ldrh	r3, [r7, #14]
 8006db6:	021b      	lsls	r3, r3, #8
 8006db8:	b21a      	sxth	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	b21b      	sxth	r3, r3
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	b21b      	sxth	r3, r3
 8006dc4:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006dc6:	89fb      	ldrh	r3, [r7, #14]
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3714      	adds	r7, #20
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	3303      	adds	r3, #3
 8006de0:	781b      	ldrb	r3, [r3, #0]
 8006de2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	021b      	lsls	r3, r3, #8
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	3202      	adds	r2, #2
 8006dec:	7812      	ldrb	r2, [r2, #0]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	021b      	lsls	r3, r3, #8
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	3201      	adds	r2, #1
 8006dfa:	7812      	ldrb	r2, [r2, #0]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	021b      	lsls	r3, r3, #8
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	7812      	ldrb	r2, [r2, #0]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]
	return rv;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b083      	sub	sp, #12
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
 8006e22:	460b      	mov	r3, r1
 8006e24:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	1c5a      	adds	r2, r3, #1
 8006e2a:	607a      	str	r2, [r7, #4]
 8006e2c:	887a      	ldrh	r2, [r7, #2]
 8006e2e:	b2d2      	uxtb	r2, r2
 8006e30:	701a      	strb	r2, [r3, #0]
 8006e32:	887b      	ldrh	r3, [r7, #2]
 8006e34:	0a1b      	lsrs	r3, r3, #8
 8006e36:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	1c5a      	adds	r2, r3, #1
 8006e3c:	607a      	str	r2, [r7, #4]
 8006e3e:	887a      	ldrh	r2, [r7, #2]
 8006e40:	b2d2      	uxtb	r2, r2
 8006e42:	701a      	strb	r2, [r3, #0]
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	1c5a      	adds	r2, r3, #1
 8006e5e:	607a      	str	r2, [r7, #4]
 8006e60:	683a      	ldr	r2, [r7, #0]
 8006e62:	b2d2      	uxtb	r2, r2
 8006e64:	701a      	strb	r2, [r3, #0]
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	0a1b      	lsrs	r3, r3, #8
 8006e6a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	1c5a      	adds	r2, r3, #1
 8006e70:	607a      	str	r2, [r7, #4]
 8006e72:	683a      	ldr	r2, [r7, #0]
 8006e74:	b2d2      	uxtb	r2, r2
 8006e76:	701a      	strb	r2, [r3, #0]
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	0a1b      	lsrs	r3, r3, #8
 8006e7c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	1c5a      	adds	r2, r3, #1
 8006e82:	607a      	str	r2, [r7, #4]
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	b2d2      	uxtb	r2, r2
 8006e88:	701a      	strb	r2, [r3, #0]
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	0a1b      	lsrs	r3, r3, #8
 8006e8e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	607a      	str	r2, [r7, #4]
 8006e96:	683a      	ldr	r2, [r7, #0]
 8006e98:	b2d2      	uxtb	r2, r2
 8006e9a:	701a      	strb	r2, [r3, #0]
}
 8006e9c:	bf00      	nop
 8006e9e:	370c      	adds	r7, #12
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr

08006ea8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006ea8:	b480      	push	{r7}
 8006eaa:	b087      	sub	sp, #28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00d      	beq.n	8006ede <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	1c5a      	adds	r2, r3, #1
 8006ec6:	617a      	str	r2, [r7, #20]
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	1c51      	adds	r1, r2, #1
 8006ecc:	6139      	str	r1, [r7, #16]
 8006ece:	7812      	ldrb	r2, [r2, #0]
 8006ed0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	607b      	str	r3, [r7, #4]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d1f1      	bne.n	8006ec2 <mem_cpy+0x1a>
	}
}
 8006ede:	bf00      	nop
 8006ee0:	371c      	adds	r7, #28
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006eea:	b480      	push	{r7}
 8006eec:	b087      	sub	sp, #28
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	60f8      	str	r0, [r7, #12]
 8006ef2:	60b9      	str	r1, [r7, #8]
 8006ef4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	1c5a      	adds	r2, r3, #1
 8006efe:	617a      	str	r2, [r7, #20]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	b2d2      	uxtb	r2, r2
 8006f04:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	607b      	str	r3, [r7, #4]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1f3      	bne.n	8006efa <mem_set+0x10>
}
 8006f12:	bf00      	nop
 8006f14:	371c      	adds	r7, #28
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006f1e:	b480      	push	{r7}
 8006f20:	b089      	sub	sp, #36	; 0x24
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	60f8      	str	r0, [r7, #12]
 8006f26:	60b9      	str	r1, [r7, #8]
 8006f28:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	61fb      	str	r3, [r7, #28]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006f32:	2300      	movs	r3, #0
 8006f34:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	1c5a      	adds	r2, r3, #1
 8006f3a:	61fa      	str	r2, [r7, #28]
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	4619      	mov	r1, r3
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	1c5a      	adds	r2, r3, #1
 8006f44:	61ba      	str	r2, [r7, #24]
 8006f46:	781b      	ldrb	r3, [r3, #0]
 8006f48:	1acb      	subs	r3, r1, r3
 8006f4a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	607b      	str	r3, [r7, #4]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d002      	beq.n	8006f5e <mem_cmp+0x40>
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d0eb      	beq.n	8006f36 <mem_cmp+0x18>

	return r;
 8006f5e:	697b      	ldr	r3, [r7, #20]
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3724      	adds	r7, #36	; 0x24
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr

08006f6c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006f76:	e002      	b.n	8006f7e <chk_chr+0x12>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	607b      	str	r3, [r7, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d005      	beq.n	8006f92 <chk_chr+0x26>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	461a      	mov	r2, r3
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d1f2      	bne.n	8006f78 <chk_chr+0xc>
	return *str;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	781b      	ldrb	r3, [r3, #0]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
	...

08006fa4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006fae:	2300      	movs	r3, #0
 8006fb0:	60bb      	str	r3, [r7, #8]
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	60fb      	str	r3, [r7, #12]
 8006fb6:	e029      	b.n	800700c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006fb8:	4a27      	ldr	r2, [pc, #156]	; (8007058 <chk_lock+0xb4>)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	011b      	lsls	r3, r3, #4
 8006fbe:	4413      	add	r3, r2
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d01d      	beq.n	8007002 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006fc6:	4a24      	ldr	r2, [pc, #144]	; (8007058 <chk_lock+0xb4>)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	011b      	lsls	r3, r3, #4
 8006fcc:	4413      	add	r3, r2
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d116      	bne.n	8007006 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006fd8:	4a1f      	ldr	r2, [pc, #124]	; (8007058 <chk_lock+0xb4>)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	011b      	lsls	r3, r3, #4
 8006fde:	4413      	add	r3, r2
 8006fe0:	3304      	adds	r3, #4
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d10c      	bne.n	8007006 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006fec:	4a1a      	ldr	r2, [pc, #104]	; (8007058 <chk_lock+0xb4>)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	011b      	lsls	r3, r3, #4
 8006ff2:	4413      	add	r3, r2
 8006ff4:	3308      	adds	r3, #8
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d102      	bne.n	8007006 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007000:	e007      	b.n	8007012 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007002:	2301      	movs	r3, #1
 8007004:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	3301      	adds	r3, #1
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2b01      	cmp	r3, #1
 8007010:	d9d2      	bls.n	8006fb8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2b02      	cmp	r3, #2
 8007016:	d109      	bne.n	800702c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d102      	bne.n	8007024 <chk_lock+0x80>
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	2b02      	cmp	r3, #2
 8007022:	d101      	bne.n	8007028 <chk_lock+0x84>
 8007024:	2300      	movs	r3, #0
 8007026:	e010      	b.n	800704a <chk_lock+0xa6>
 8007028:	2312      	movs	r3, #18
 800702a:	e00e      	b.n	800704a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d108      	bne.n	8007044 <chk_lock+0xa0>
 8007032:	4a09      	ldr	r2, [pc, #36]	; (8007058 <chk_lock+0xb4>)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	4413      	add	r3, r2
 800703a:	330c      	adds	r3, #12
 800703c:	881b      	ldrh	r3, [r3, #0]
 800703e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007042:	d101      	bne.n	8007048 <chk_lock+0xa4>
 8007044:	2310      	movs	r3, #16
 8007046:	e000      	b.n	800704a <chk_lock+0xa6>
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	200000b8 	.word	0x200000b8

0800705c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007062:	2300      	movs	r3, #0
 8007064:	607b      	str	r3, [r7, #4]
 8007066:	e002      	b.n	800706e <enq_lock+0x12>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	3301      	adds	r3, #1
 800706c:	607b      	str	r3, [r7, #4]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2b01      	cmp	r3, #1
 8007072:	d806      	bhi.n	8007082 <enq_lock+0x26>
 8007074:	4a09      	ldr	r2, [pc, #36]	; (800709c <enq_lock+0x40>)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	011b      	lsls	r3, r3, #4
 800707a:	4413      	add	r3, r2
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1f2      	bne.n	8007068 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2b02      	cmp	r3, #2
 8007086:	bf14      	ite	ne
 8007088:	2301      	movne	r3, #1
 800708a:	2300      	moveq	r3, #0
 800708c:	b2db      	uxtb	r3, r3
}
 800708e:	4618      	mov	r0, r3
 8007090:	370c      	adds	r7, #12
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	200000b8 	.word	0x200000b8

080070a0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80070aa:	2300      	movs	r3, #0
 80070ac:	60fb      	str	r3, [r7, #12]
 80070ae:	e01f      	b.n	80070f0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80070b0:	4a41      	ldr	r2, [pc, #260]	; (80071b8 <inc_lock+0x118>)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	011b      	lsls	r3, r3, #4
 80070b6:	4413      	add	r3, r2
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	429a      	cmp	r2, r3
 80070c0:	d113      	bne.n	80070ea <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80070c2:	4a3d      	ldr	r2, [pc, #244]	; (80071b8 <inc_lock+0x118>)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	011b      	lsls	r3, r3, #4
 80070c8:	4413      	add	r3, r2
 80070ca:	3304      	adds	r3, #4
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d109      	bne.n	80070ea <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80070d6:	4a38      	ldr	r2, [pc, #224]	; (80071b8 <inc_lock+0x118>)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	011b      	lsls	r3, r3, #4
 80070dc:	4413      	add	r3, r2
 80070de:	3308      	adds	r3, #8
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d006      	beq.n	80070f8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	3301      	adds	r3, #1
 80070ee:	60fb      	str	r3, [r7, #12]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d9dc      	bls.n	80070b0 <inc_lock+0x10>
 80070f6:	e000      	b.n	80070fa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80070f8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2b02      	cmp	r3, #2
 80070fe:	d132      	bne.n	8007166 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007100:	2300      	movs	r3, #0
 8007102:	60fb      	str	r3, [r7, #12]
 8007104:	e002      	b.n	800710c <inc_lock+0x6c>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	3301      	adds	r3, #1
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2b01      	cmp	r3, #1
 8007110:	d806      	bhi.n	8007120 <inc_lock+0x80>
 8007112:	4a29      	ldr	r2, [pc, #164]	; (80071b8 <inc_lock+0x118>)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	011b      	lsls	r3, r3, #4
 8007118:	4413      	add	r3, r2
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1f2      	bne.n	8007106 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2b02      	cmp	r3, #2
 8007124:	d101      	bne.n	800712a <inc_lock+0x8a>
 8007126:	2300      	movs	r3, #0
 8007128:	e040      	b.n	80071ac <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	4922      	ldr	r1, [pc, #136]	; (80071b8 <inc_lock+0x118>)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	011b      	lsls	r3, r3, #4
 8007134:	440b      	add	r3, r1
 8007136:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	689a      	ldr	r2, [r3, #8]
 800713c:	491e      	ldr	r1, [pc, #120]	; (80071b8 <inc_lock+0x118>)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	011b      	lsls	r3, r3, #4
 8007142:	440b      	add	r3, r1
 8007144:	3304      	adds	r3, #4
 8007146:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	695a      	ldr	r2, [r3, #20]
 800714c:	491a      	ldr	r1, [pc, #104]	; (80071b8 <inc_lock+0x118>)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	011b      	lsls	r3, r3, #4
 8007152:	440b      	add	r3, r1
 8007154:	3308      	adds	r3, #8
 8007156:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007158:	4a17      	ldr	r2, [pc, #92]	; (80071b8 <inc_lock+0x118>)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	011b      	lsls	r3, r3, #4
 800715e:	4413      	add	r3, r2
 8007160:	330c      	adds	r3, #12
 8007162:	2200      	movs	r2, #0
 8007164:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d009      	beq.n	8007180 <inc_lock+0xe0>
 800716c:	4a12      	ldr	r2, [pc, #72]	; (80071b8 <inc_lock+0x118>)
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	011b      	lsls	r3, r3, #4
 8007172:	4413      	add	r3, r2
 8007174:	330c      	adds	r3, #12
 8007176:	881b      	ldrh	r3, [r3, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d001      	beq.n	8007180 <inc_lock+0xe0>
 800717c:	2300      	movs	r3, #0
 800717e:	e015      	b.n	80071ac <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d108      	bne.n	8007198 <inc_lock+0xf8>
 8007186:	4a0c      	ldr	r2, [pc, #48]	; (80071b8 <inc_lock+0x118>)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	011b      	lsls	r3, r3, #4
 800718c:	4413      	add	r3, r2
 800718e:	330c      	adds	r3, #12
 8007190:	881b      	ldrh	r3, [r3, #0]
 8007192:	3301      	adds	r3, #1
 8007194:	b29a      	uxth	r2, r3
 8007196:	e001      	b.n	800719c <inc_lock+0xfc>
 8007198:	f44f 7280 	mov.w	r2, #256	; 0x100
 800719c:	4906      	ldr	r1, [pc, #24]	; (80071b8 <inc_lock+0x118>)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	011b      	lsls	r3, r3, #4
 80071a2:	440b      	add	r3, r1
 80071a4:	330c      	adds	r3, #12
 80071a6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	3301      	adds	r3, #1
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3714      	adds	r7, #20
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	200000b8 	.word	0x200000b8

080071bc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80071bc:	b480      	push	{r7}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	3b01      	subs	r3, #1
 80071c8:	607b      	str	r3, [r7, #4]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d825      	bhi.n	800721c <dec_lock+0x60>
		n = Files[i].ctr;
 80071d0:	4a17      	ldr	r2, [pc, #92]	; (8007230 <dec_lock+0x74>)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	011b      	lsls	r3, r3, #4
 80071d6:	4413      	add	r3, r2
 80071d8:	330c      	adds	r3, #12
 80071da:	881b      	ldrh	r3, [r3, #0]
 80071dc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80071de:	89fb      	ldrh	r3, [r7, #14]
 80071e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071e4:	d101      	bne.n	80071ea <dec_lock+0x2e>
 80071e6:	2300      	movs	r3, #0
 80071e8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80071ea:	89fb      	ldrh	r3, [r7, #14]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d002      	beq.n	80071f6 <dec_lock+0x3a>
 80071f0:	89fb      	ldrh	r3, [r7, #14]
 80071f2:	3b01      	subs	r3, #1
 80071f4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80071f6:	4a0e      	ldr	r2, [pc, #56]	; (8007230 <dec_lock+0x74>)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	011b      	lsls	r3, r3, #4
 80071fc:	4413      	add	r3, r2
 80071fe:	330c      	adds	r3, #12
 8007200:	89fa      	ldrh	r2, [r7, #14]
 8007202:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007204:	89fb      	ldrh	r3, [r7, #14]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d105      	bne.n	8007216 <dec_lock+0x5a>
 800720a:	4a09      	ldr	r2, [pc, #36]	; (8007230 <dec_lock+0x74>)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	011b      	lsls	r3, r3, #4
 8007210:	4413      	add	r3, r2
 8007212:	2200      	movs	r2, #0
 8007214:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007216:	2300      	movs	r3, #0
 8007218:	737b      	strb	r3, [r7, #13]
 800721a:	e001      	b.n	8007220 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800721c:	2302      	movs	r3, #2
 800721e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007220:	7b7b      	ldrb	r3, [r7, #13]
}
 8007222:	4618      	mov	r0, r3
 8007224:	3714      	adds	r7, #20
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	200000b8 	.word	0x200000b8

08007234 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800723c:	2300      	movs	r3, #0
 800723e:	60fb      	str	r3, [r7, #12]
 8007240:	e010      	b.n	8007264 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007242:	4a0d      	ldr	r2, [pc, #52]	; (8007278 <clear_lock+0x44>)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	011b      	lsls	r3, r3, #4
 8007248:	4413      	add	r3, r2
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	429a      	cmp	r2, r3
 8007250:	d105      	bne.n	800725e <clear_lock+0x2a>
 8007252:	4a09      	ldr	r2, [pc, #36]	; (8007278 <clear_lock+0x44>)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	011b      	lsls	r3, r3, #4
 8007258:	4413      	add	r3, r2
 800725a:	2200      	movs	r2, #0
 800725c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	3301      	adds	r3, #1
 8007262:	60fb      	str	r3, [r7, #12]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2b01      	cmp	r3, #1
 8007268:	d9eb      	bls.n	8007242 <clear_lock+0xe>
	}
}
 800726a:	bf00      	nop
 800726c:	3714      	adds	r7, #20
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr
 8007276:	bf00      	nop
 8007278:	200000b8 	.word	0x200000b8

0800727c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007284:	2300      	movs	r3, #0
 8007286:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	78db      	ldrb	r3, [r3, #3]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d034      	beq.n	80072fa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007294:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	7858      	ldrb	r0, [r3, #1]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80072a0:	2301      	movs	r3, #1
 80072a2:	697a      	ldr	r2, [r7, #20]
 80072a4:	f7ff fd40 	bl	8006d28 <disk_write>
 80072a8:	4603      	mov	r3, r0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d002      	beq.n	80072b4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	73fb      	strb	r3, [r7, #15]
 80072b2:	e022      	b.n	80072fa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072be:	697a      	ldr	r2, [r7, #20]
 80072c0:	1ad2      	subs	r2, r2, r3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	69db      	ldr	r3, [r3, #28]
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d217      	bcs.n	80072fa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	789b      	ldrb	r3, [r3, #2]
 80072ce:	613b      	str	r3, [r7, #16]
 80072d0:	e010      	b.n	80072f4 <sync_window+0x78>
					wsect += fs->fsize;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	69db      	ldr	r3, [r3, #28]
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	4413      	add	r3, r2
 80072da:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	7858      	ldrb	r0, [r3, #1]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80072e6:	2301      	movs	r3, #1
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	f7ff fd1d 	bl	8006d28 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	3b01      	subs	r3, #1
 80072f2:	613b      	str	r3, [r7, #16]
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d8eb      	bhi.n	80072d2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80072fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3718      	adds	r7, #24
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b084      	sub	sp, #16
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800730e:	2300      	movs	r3, #0
 8007310:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	429a      	cmp	r2, r3
 800731a:	d01b      	beq.n	8007354 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f7ff ffad 	bl	800727c <sync_window>
 8007322:	4603      	mov	r3, r0
 8007324:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007326:	7bfb      	ldrb	r3, [r7, #15]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d113      	bne.n	8007354 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	7858      	ldrb	r0, [r3, #1]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007336:	2301      	movs	r3, #1
 8007338:	683a      	ldr	r2, [r7, #0]
 800733a:	f7ff fcd5 	bl	8006ce8 <disk_read>
 800733e:	4603      	mov	r3, r0
 8007340:	2b00      	cmp	r3, #0
 8007342:	d004      	beq.n	800734e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007344:	f04f 33ff 	mov.w	r3, #4294967295
 8007348:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800734a:	2301      	movs	r3, #1
 800734c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	683a      	ldr	r2, [r7, #0]
 8007352:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8007354:	7bfb      	ldrb	r3, [r7, #15]
}
 8007356:	4618      	mov	r0, r3
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
	...

08007360 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f7ff ff87 	bl	800727c <sync_window>
 800736e:	4603      	mov	r3, r0
 8007370:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007372:	7bfb      	ldrb	r3, [r7, #15]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d158      	bne.n	800742a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	2b03      	cmp	r3, #3
 800737e:	d148      	bne.n	8007412 <sync_fs+0xb2>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	791b      	ldrb	r3, [r3, #4]
 8007384:	2b01      	cmp	r3, #1
 8007386:	d144      	bne.n	8007412 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	3334      	adds	r3, #52	; 0x34
 800738c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007390:	2100      	movs	r1, #0
 8007392:	4618      	mov	r0, r3
 8007394:	f7ff fda9 	bl	8006eea <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	3334      	adds	r3, #52	; 0x34
 800739c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80073a0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7ff fd38 	bl	8006e1a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	3334      	adds	r3, #52	; 0x34
 80073ae:	4921      	ldr	r1, [pc, #132]	; (8007434 <sync_fs+0xd4>)
 80073b0:	4618      	mov	r0, r3
 80073b2:	f7ff fd4d 	bl	8006e50 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	3334      	adds	r3, #52	; 0x34
 80073ba:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80073be:	491e      	ldr	r1, [pc, #120]	; (8007438 <sync_fs+0xd8>)
 80073c0:	4618      	mov	r0, r3
 80073c2:	f7ff fd45 	bl	8006e50 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	3334      	adds	r3, #52	; 0x34
 80073ca:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	4619      	mov	r1, r3
 80073d4:	4610      	mov	r0, r2
 80073d6:	f7ff fd3b 	bl	8006e50 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	3334      	adds	r3, #52	; 0x34
 80073de:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	4619      	mov	r1, r3
 80073e8:	4610      	mov	r0, r2
 80073ea:	f7ff fd31 	bl	8006e50 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	1c5a      	adds	r2, r3, #1
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	7858      	ldrb	r0, [r3, #1]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007406:	2301      	movs	r3, #1
 8007408:	f7ff fc8e 	bl	8006d28 <disk_write>
			fs->fsi_flag = 0;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	785b      	ldrb	r3, [r3, #1]
 8007416:	2200      	movs	r2, #0
 8007418:	2100      	movs	r1, #0
 800741a:	4618      	mov	r0, r3
 800741c:	f7ff fca4 	bl	8006d68 <disk_ioctl>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d001      	beq.n	800742a <sync_fs+0xca>
 8007426:	2301      	movs	r3, #1
 8007428:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800742a:	7bfb      	ldrb	r3, [r7, #15]
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	41615252 	.word	0x41615252
 8007438:	61417272 	.word	0x61417272

0800743c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	3b02      	subs	r3, #2
 800744a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	699b      	ldr	r3, [r3, #24]
 8007450:	1e9a      	subs	r2, r3, #2
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	429a      	cmp	r2, r3
 8007456:	d801      	bhi.n	800745c <clust2sect+0x20>
 8007458:	2300      	movs	r3, #0
 800745a:	e008      	b.n	800746e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	895b      	ldrh	r3, [r3, #10]
 8007460:	461a      	mov	r2, r3
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	fb03 f202 	mul.w	r2, r3, r2
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800746c:	4413      	add	r3, r2
}
 800746e:	4618      	mov	r0, r3
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr

0800747a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b086      	sub	sp, #24
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
 8007482:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d904      	bls.n	800749a <get_fat+0x20>
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	699a      	ldr	r2, [r3, #24]
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	429a      	cmp	r2, r3
 8007498:	d802      	bhi.n	80074a0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800749a:	2301      	movs	r3, #1
 800749c:	617b      	str	r3, [r7, #20]
 800749e:	e08c      	b.n	80075ba <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80074a0:	f04f 33ff 	mov.w	r3, #4294967295
 80074a4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	d045      	beq.n	800753a <get_fat+0xc0>
 80074ae:	2b03      	cmp	r3, #3
 80074b0:	d05d      	beq.n	800756e <get_fat+0xf4>
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d177      	bne.n	80075a6 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	60fb      	str	r3, [r7, #12]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	085b      	lsrs	r3, r3, #1
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	4413      	add	r3, r2
 80074c2:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	0a5b      	lsrs	r3, r3, #9
 80074cc:	4413      	add	r3, r2
 80074ce:	4619      	mov	r1, r3
 80074d0:	6938      	ldr	r0, [r7, #16]
 80074d2:	f7ff ff17 	bl	8007304 <move_window>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d167      	bne.n	80075ac <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	1c5a      	adds	r2, r3, #1
 80074e0:	60fa      	str	r2, [r7, #12]
 80074e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	4413      	add	r3, r2
 80074ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80074ee:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	0a5b      	lsrs	r3, r3, #9
 80074f8:	4413      	add	r3, r2
 80074fa:	4619      	mov	r1, r3
 80074fc:	6938      	ldr	r0, [r7, #16]
 80074fe:	f7ff ff01 	bl	8007304 <move_window>
 8007502:	4603      	mov	r3, r0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d153      	bne.n	80075b0 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800750e:	693a      	ldr	r2, [r7, #16]
 8007510:	4413      	add	r3, r2
 8007512:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007516:	021b      	lsls	r3, r3, #8
 8007518:	461a      	mov	r2, r3
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	4313      	orrs	r3, r2
 800751e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <get_fat+0xb6>
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	091b      	lsrs	r3, r3, #4
 800752e:	e002      	b.n	8007536 <get_fat+0xbc>
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007536:	617b      	str	r3, [r7, #20]
			break;
 8007538:	e03f      	b.n	80075ba <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	0a1b      	lsrs	r3, r3, #8
 8007542:	4413      	add	r3, r2
 8007544:	4619      	mov	r1, r3
 8007546:	6938      	ldr	r0, [r7, #16]
 8007548:	f7ff fedc 	bl	8007304 <move_window>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d130      	bne.n	80075b4 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	005b      	lsls	r3, r3, #1
 800755c:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007560:	4413      	add	r3, r2
 8007562:	4618      	mov	r0, r3
 8007564:	f7ff fc1e 	bl	8006da4 <ld_word>
 8007568:	4603      	mov	r3, r0
 800756a:	617b      	str	r3, [r7, #20]
			break;
 800756c:	e025      	b.n	80075ba <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	09db      	lsrs	r3, r3, #7
 8007576:	4413      	add	r3, r2
 8007578:	4619      	mov	r1, r3
 800757a:	6938      	ldr	r0, [r7, #16]
 800757c:	f7ff fec2 	bl	8007304 <move_window>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d118      	bne.n	80075b8 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007594:	4413      	add	r3, r2
 8007596:	4618      	mov	r0, r3
 8007598:	f7ff fc1c 	bl	8006dd4 <ld_dword>
 800759c:	4603      	mov	r3, r0
 800759e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80075a2:	617b      	str	r3, [r7, #20]
			break;
 80075a4:	e009      	b.n	80075ba <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80075a6:	2301      	movs	r3, #1
 80075a8:	617b      	str	r3, [r7, #20]
 80075aa:	e006      	b.n	80075ba <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80075ac:	bf00      	nop
 80075ae:	e004      	b.n	80075ba <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80075b0:	bf00      	nop
 80075b2:	e002      	b.n	80075ba <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80075b4:	bf00      	nop
 80075b6:	e000      	b.n	80075ba <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80075b8:	bf00      	nop
		}
	}

	return val;
 80075ba:	697b      	ldr	r3, [r7, #20]
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3718      	adds	r7, #24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80075c4:	b590      	push	{r4, r7, lr}
 80075c6:	b089      	sub	sp, #36	; 0x24
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80075d0:	2302      	movs	r3, #2
 80075d2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	f240 80d6 	bls.w	8007788 <put_fat+0x1c4>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	699a      	ldr	r2, [r3, #24]
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	f240 80d0 	bls.w	8007788 <put_fat+0x1c4>
		switch (fs->fs_type) {
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	781b      	ldrb	r3, [r3, #0]
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d073      	beq.n	80076d8 <put_fat+0x114>
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	f000 8091 	beq.w	8007718 <put_fat+0x154>
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	f040 80c6 	bne.w	8007788 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	61bb      	str	r3, [r7, #24]
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	085b      	lsrs	r3, r3, #1
 8007604:	69ba      	ldr	r2, [r7, #24]
 8007606:	4413      	add	r3, r2
 8007608:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	0a5b      	lsrs	r3, r3, #9
 8007612:	4413      	add	r3, r2
 8007614:	4619      	mov	r1, r3
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f7ff fe74 	bl	8007304 <move_window>
 800761c:	4603      	mov	r3, r0
 800761e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007620:	7ffb      	ldrb	r3, [r7, #31]
 8007622:	2b00      	cmp	r3, #0
 8007624:	f040 80a9 	bne.w	800777a <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	1c59      	adds	r1, r3, #1
 8007632:	61b9      	str	r1, [r7, #24]
 8007634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007638:	4413      	add	r3, r2
 800763a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	f003 0301 	and.w	r3, r3, #1
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00d      	beq.n	8007662 <put_fat+0x9e>
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	b25b      	sxtb	r3, r3
 800764c:	f003 030f 	and.w	r3, r3, #15
 8007650:	b25a      	sxtb	r2, r3
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	b2db      	uxtb	r3, r3
 8007656:	011b      	lsls	r3, r3, #4
 8007658:	b25b      	sxtb	r3, r3
 800765a:	4313      	orrs	r3, r2
 800765c:	b25b      	sxtb	r3, r3
 800765e:	b2db      	uxtb	r3, r3
 8007660:	e001      	b.n	8007666 <put_fat+0xa2>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	b2db      	uxtb	r3, r3
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2201      	movs	r2, #1
 800766e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	0a5b      	lsrs	r3, r3, #9
 8007678:	4413      	add	r3, r2
 800767a:	4619      	mov	r1, r3
 800767c:	68f8      	ldr	r0, [r7, #12]
 800767e:	f7ff fe41 	bl	8007304 <move_window>
 8007682:	4603      	mov	r3, r0
 8007684:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007686:	7ffb      	ldrb	r3, [r7, #31]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d178      	bne.n	800777e <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007698:	4413      	add	r3, r2
 800769a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d003      	beq.n	80076ae <put_fat+0xea>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	091b      	lsrs	r3, r3, #4
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	e00e      	b.n	80076cc <put_fat+0x108>
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	b25b      	sxtb	r3, r3
 80076b4:	f023 030f 	bic.w	r3, r3, #15
 80076b8:	b25a      	sxtb	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	0a1b      	lsrs	r3, r3, #8
 80076be:	b25b      	sxtb	r3, r3
 80076c0:	f003 030f 	and.w	r3, r3, #15
 80076c4:	b25b      	sxtb	r3, r3
 80076c6:	4313      	orrs	r3, r2
 80076c8:	b25b      	sxtb	r3, r3
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2201      	movs	r2, #1
 80076d4:	70da      	strb	r2, [r3, #3]
			break;
 80076d6:	e057      	b.n	8007788 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	0a1b      	lsrs	r3, r3, #8
 80076e0:	4413      	add	r3, r2
 80076e2:	4619      	mov	r1, r3
 80076e4:	68f8      	ldr	r0, [r7, #12]
 80076e6:	f7ff fe0d 	bl	8007304 <move_window>
 80076ea:	4603      	mov	r3, r0
 80076ec:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80076ee:	7ffb      	ldrb	r3, [r7, #31]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d146      	bne.n	8007782 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007702:	4413      	add	r3, r2
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	b292      	uxth	r2, r2
 8007708:	4611      	mov	r1, r2
 800770a:	4618      	mov	r0, r3
 800770c:	f7ff fb85 	bl	8006e1a <st_word>
			fs->wflag = 1;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2201      	movs	r2, #1
 8007714:	70da      	strb	r2, [r3, #3]
			break;
 8007716:	e037      	b.n	8007788 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	09db      	lsrs	r3, r3, #7
 8007720:	4413      	add	r3, r2
 8007722:	4619      	mov	r1, r3
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	f7ff fded 	bl	8007304 <move_window>
 800772a:	4603      	mov	r3, r0
 800772c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800772e:	7ffb      	ldrb	r3, [r7, #31]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d128      	bne.n	8007786 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	009b      	lsls	r3, r3, #2
 8007744:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007748:	4413      	add	r3, r2
 800774a:	4618      	mov	r0, r3
 800774c:	f7ff fb42 	bl	8006dd4 <ld_dword>
 8007750:	4603      	mov	r3, r0
 8007752:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007756:	4323      	orrs	r3, r4
 8007758:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007768:	4413      	add	r3, r2
 800776a:	6879      	ldr	r1, [r7, #4]
 800776c:	4618      	mov	r0, r3
 800776e:	f7ff fb6f 	bl	8006e50 <st_dword>
			fs->wflag = 1;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2201      	movs	r2, #1
 8007776:	70da      	strb	r2, [r3, #3]
			break;
 8007778:	e006      	b.n	8007788 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800777a:	bf00      	nop
 800777c:	e004      	b.n	8007788 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800777e:	bf00      	nop
 8007780:	e002      	b.n	8007788 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8007782:	bf00      	nop
 8007784:	e000      	b.n	8007788 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8007786:	bf00      	nop
		}
	}
	return res;
 8007788:	7ffb      	ldrb	r3, [r7, #31]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3724      	adds	r7, #36	; 0x24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd90      	pop	{r4, r7, pc}

08007792 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b088      	sub	sp, #32
 8007796:	af00      	add	r7, sp, #0
 8007798:	60f8      	str	r0, [r7, #12]
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800779e:	2300      	movs	r3, #0
 80077a0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d904      	bls.n	80077b8 <remove_chain+0x26>
 80077ae:	69bb      	ldr	r3, [r7, #24]
 80077b0:	699a      	ldr	r2, [r3, #24]
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d801      	bhi.n	80077bc <remove_chain+0x2a>
 80077b8:	2302      	movs	r3, #2
 80077ba:	e04b      	b.n	8007854 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d00c      	beq.n	80077dc <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80077c2:	f04f 32ff 	mov.w	r2, #4294967295
 80077c6:	6879      	ldr	r1, [r7, #4]
 80077c8:	69b8      	ldr	r0, [r7, #24]
 80077ca:	f7ff fefb 	bl	80075c4 <put_fat>
 80077ce:	4603      	mov	r3, r0
 80077d0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80077d2:	7ffb      	ldrb	r3, [r7, #31]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d001      	beq.n	80077dc <remove_chain+0x4a>
 80077d8:	7ffb      	ldrb	r3, [r7, #31]
 80077da:	e03b      	b.n	8007854 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80077dc:	68b9      	ldr	r1, [r7, #8]
 80077de:	68f8      	ldr	r0, [r7, #12]
 80077e0:	f7ff fe4b 	bl	800747a <get_fat>
 80077e4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d031      	beq.n	8007850 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d101      	bne.n	80077f6 <remove_chain+0x64>
 80077f2:	2302      	movs	r3, #2
 80077f4:	e02e      	b.n	8007854 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077fc:	d101      	bne.n	8007802 <remove_chain+0x70>
 80077fe:	2301      	movs	r3, #1
 8007800:	e028      	b.n	8007854 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007802:	2200      	movs	r2, #0
 8007804:	68b9      	ldr	r1, [r7, #8]
 8007806:	69b8      	ldr	r0, [r7, #24]
 8007808:	f7ff fedc 	bl	80075c4 <put_fat>
 800780c:	4603      	mov	r3, r0
 800780e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007810:	7ffb      	ldrb	r3, [r7, #31]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d001      	beq.n	800781a <remove_chain+0x88>
 8007816:	7ffb      	ldrb	r3, [r7, #31]
 8007818:	e01c      	b.n	8007854 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	695a      	ldr	r2, [r3, #20]
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	3b02      	subs	r3, #2
 8007824:	429a      	cmp	r2, r3
 8007826:	d20b      	bcs.n	8007840 <remove_chain+0xae>
			fs->free_clst++;
 8007828:	69bb      	ldr	r3, [r7, #24]
 800782a:	695b      	ldr	r3, [r3, #20]
 800782c:	1c5a      	adds	r2, r3, #1
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	791b      	ldrb	r3, [r3, #4]
 8007836:	f043 0301 	orr.w	r3, r3, #1
 800783a:	b2da      	uxtb	r2, r3
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	699a      	ldr	r2, [r3, #24]
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	429a      	cmp	r2, r3
 800784c:	d8c6      	bhi.n	80077dc <remove_chain+0x4a>
 800784e:	e000      	b.n	8007852 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007850:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007852:	2300      	movs	r3, #0
}
 8007854:	4618      	mov	r0, r3
 8007856:	3720      	adds	r7, #32
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b088      	sub	sp, #32
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d10d      	bne.n	800788e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	691b      	ldr	r3, [r3, #16]
 8007876:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d004      	beq.n	8007888 <create_chain+0x2c>
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	699a      	ldr	r2, [r3, #24]
 8007882:	69bb      	ldr	r3, [r7, #24]
 8007884:	429a      	cmp	r2, r3
 8007886:	d81b      	bhi.n	80078c0 <create_chain+0x64>
 8007888:	2301      	movs	r3, #1
 800788a:	61bb      	str	r3, [r7, #24]
 800788c:	e018      	b.n	80078c0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800788e:	6839      	ldr	r1, [r7, #0]
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f7ff fdf2 	bl	800747a <get_fat>
 8007896:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d801      	bhi.n	80078a2 <create_chain+0x46>
 800789e:	2301      	movs	r3, #1
 80078a0:	e070      	b.n	8007984 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a8:	d101      	bne.n	80078ae <create_chain+0x52>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	e06a      	b.n	8007984 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	699a      	ldr	r2, [r3, #24]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d901      	bls.n	80078bc <create_chain+0x60>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	e063      	b.n	8007984 <create_chain+0x128>
		scl = clst;
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	3301      	adds	r3, #1
 80078c8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	699a      	ldr	r2, [r3, #24]
 80078ce:	69fb      	ldr	r3, [r7, #28]
 80078d0:	429a      	cmp	r2, r3
 80078d2:	d807      	bhi.n	80078e4 <create_chain+0x88>
				ncl = 2;
 80078d4:	2302      	movs	r3, #2
 80078d6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80078d8:	69fa      	ldr	r2, [r7, #28]
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d901      	bls.n	80078e4 <create_chain+0x88>
 80078e0:	2300      	movs	r3, #0
 80078e2:	e04f      	b.n	8007984 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80078e4:	69f9      	ldr	r1, [r7, #28]
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f7ff fdc7 	bl	800747a <get_fat>
 80078ec:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00e      	beq.n	8007912 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d003      	beq.n	8007902 <create_chain+0xa6>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007900:	d101      	bne.n	8007906 <create_chain+0xaa>
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	e03e      	b.n	8007984 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007906:	69fa      	ldr	r2, [r7, #28]
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	429a      	cmp	r2, r3
 800790c:	d1da      	bne.n	80078c4 <create_chain+0x68>
 800790e:	2300      	movs	r3, #0
 8007910:	e038      	b.n	8007984 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007912:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007914:	f04f 32ff 	mov.w	r2, #4294967295
 8007918:	69f9      	ldr	r1, [r7, #28]
 800791a:	6938      	ldr	r0, [r7, #16]
 800791c:	f7ff fe52 	bl	80075c4 <put_fat>
 8007920:	4603      	mov	r3, r0
 8007922:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007924:	7dfb      	ldrb	r3, [r7, #23]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d109      	bne.n	800793e <create_chain+0xe2>
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d006      	beq.n	800793e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007930:	69fa      	ldr	r2, [r7, #28]
 8007932:	6839      	ldr	r1, [r7, #0]
 8007934:	6938      	ldr	r0, [r7, #16]
 8007936:	f7ff fe45 	bl	80075c4 <put_fat>
 800793a:	4603      	mov	r3, r0
 800793c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800793e:	7dfb      	ldrb	r3, [r7, #23]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d116      	bne.n	8007972 <create_chain+0x116>
		fs->last_clst = ncl;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	69fa      	ldr	r2, [r7, #28]
 8007948:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	695a      	ldr	r2, [r3, #20]
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	3b02      	subs	r3, #2
 8007954:	429a      	cmp	r2, r3
 8007956:	d804      	bhi.n	8007962 <create_chain+0x106>
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	1e5a      	subs	r2, r3, #1
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	791b      	ldrb	r3, [r3, #4]
 8007966:	f043 0301 	orr.w	r3, r3, #1
 800796a:	b2da      	uxtb	r2, r3
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	711a      	strb	r2, [r3, #4]
 8007970:	e007      	b.n	8007982 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007972:	7dfb      	ldrb	r3, [r7, #23]
 8007974:	2b01      	cmp	r3, #1
 8007976:	d102      	bne.n	800797e <create_chain+0x122>
 8007978:	f04f 33ff 	mov.w	r3, #4294967295
 800797c:	e000      	b.n	8007980 <create_chain+0x124>
 800797e:	2301      	movs	r3, #1
 8007980:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007982:	69fb      	ldr	r3, [r7, #28]
}
 8007984:	4618      	mov	r0, r3
 8007986:	3720      	adds	r7, #32
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800798c:	b480      	push	{r7}
 800798e:	b087      	sub	sp, #28
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a0:	3304      	adds	r3, #4
 80079a2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	0a5b      	lsrs	r3, r3, #9
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	8952      	ldrh	r2, [r2, #10]
 80079ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80079b0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	1d1a      	adds	r2, r3, #4
 80079b6:	613a      	str	r2, [r7, #16]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d101      	bne.n	80079c6 <clmt_clust+0x3a>
 80079c2:	2300      	movs	r3, #0
 80079c4:	e010      	b.n	80079e8 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80079c6:	697a      	ldr	r2, [r7, #20]
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d307      	bcc.n	80079de <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	617b      	str	r3, [r7, #20]
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	3304      	adds	r3, #4
 80079da:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80079dc:	e7e9      	b.n	80079b2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80079de:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	4413      	add	r3, r2
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	371c      	adds	r7, #28
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b086      	sub	sp, #24
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a0a:	d204      	bcs.n	8007a16 <dir_sdi+0x22>
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	f003 031f 	and.w	r3, r3, #31
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d001      	beq.n	8007a1a <dir_sdi+0x26>
		return FR_INT_ERR;
 8007a16:	2302      	movs	r3, #2
 8007a18:	e063      	b.n	8007ae2 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	683a      	ldr	r2, [r7, #0]
 8007a1e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d106      	bne.n	8007a3a <dir_sdi+0x46>
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	2b02      	cmp	r3, #2
 8007a32:	d902      	bls.n	8007a3a <dir_sdi+0x46>
		clst = fs->dirbase;
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a38:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d10c      	bne.n	8007a5a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	095b      	lsrs	r3, r3, #5
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	8912      	ldrh	r2, [r2, #8]
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d301      	bcc.n	8007a50 <dir_sdi+0x5c>
 8007a4c:	2302      	movs	r3, #2
 8007a4e:	e048      	b.n	8007ae2 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	61da      	str	r2, [r3, #28]
 8007a58:	e029      	b.n	8007aae <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	895b      	ldrh	r3, [r3, #10]
 8007a5e:	025b      	lsls	r3, r3, #9
 8007a60:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007a62:	e019      	b.n	8007a98 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6979      	ldr	r1, [r7, #20]
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f7ff fd06 	bl	800747a <get_fat>
 8007a6e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a76:	d101      	bne.n	8007a7c <dir_sdi+0x88>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e032      	b.n	8007ae2 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d904      	bls.n	8007a8c <dir_sdi+0x98>
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	699a      	ldr	r2, [r3, #24]
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d801      	bhi.n	8007a90 <dir_sdi+0x9c>
 8007a8c:	2302      	movs	r3, #2
 8007a8e:	e028      	b.n	8007ae2 <dir_sdi+0xee>
			ofs -= csz;
 8007a90:	683a      	ldr	r2, [r7, #0]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	1ad3      	subs	r3, r2, r3
 8007a96:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d2e1      	bcs.n	8007a64 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007aa0:	6979      	ldr	r1, [r7, #20]
 8007aa2:	6938      	ldr	r0, [r7, #16]
 8007aa4:	f7ff fcca 	bl	800743c <clust2sect>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	69db      	ldr	r3, [r3, #28]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d101      	bne.n	8007ac0 <dir_sdi+0xcc>
 8007abc:	2302      	movs	r3, #2
 8007abe:	e010      	b.n	8007ae2 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	69da      	ldr	r2, [r3, #28]
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	0a5b      	lsrs	r3, r3, #9
 8007ac8:	441a      	add	r2, r3
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ada:	441a      	add	r2, r3
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007ae0:	2300      	movs	r3, #0
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3718      	adds	r7, #24
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b086      	sub	sp, #24
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
 8007af2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	695b      	ldr	r3, [r3, #20]
 8007afe:	3320      	adds	r3, #32
 8007b00:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	69db      	ldr	r3, [r3, #28]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d003      	beq.n	8007b12 <dir_next+0x28>
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b10:	d301      	bcc.n	8007b16 <dir_next+0x2c>
 8007b12:	2304      	movs	r3, #4
 8007b14:	e0aa      	b.n	8007c6c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f040 8098 	bne.w	8007c52 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	699b      	ldr	r3, [r3, #24]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10b      	bne.n	8007b4c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	095b      	lsrs	r3, r3, #5
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	8912      	ldrh	r2, [r2, #8]
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	f0c0 8088 	bcc.w	8007c52 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	61da      	str	r2, [r3, #28]
 8007b48:	2304      	movs	r3, #4
 8007b4a:	e08f      	b.n	8007c6c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	0a5b      	lsrs	r3, r3, #9
 8007b50:	68fa      	ldr	r2, [r7, #12]
 8007b52:	8952      	ldrh	r2, [r2, #10]
 8007b54:	3a01      	subs	r2, #1
 8007b56:	4013      	ands	r3, r2
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d17a      	bne.n	8007c52 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	4619      	mov	r1, r3
 8007b64:	4610      	mov	r0, r2
 8007b66:	f7ff fc88 	bl	800747a <get_fat>
 8007b6a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d801      	bhi.n	8007b76 <dir_next+0x8c>
 8007b72:	2302      	movs	r3, #2
 8007b74:	e07a      	b.n	8007c6c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b7c:	d101      	bne.n	8007b82 <dir_next+0x98>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e074      	b.n	8007c6c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	699a      	ldr	r2, [r3, #24]
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d858      	bhi.n	8007c3e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d104      	bne.n	8007b9c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	61da      	str	r2, [r3, #28]
 8007b98:	2304      	movs	r3, #4
 8007b9a:	e067      	b.n	8007c6c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	699b      	ldr	r3, [r3, #24]
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	4610      	mov	r0, r2
 8007ba6:	f7ff fe59 	bl	800785c <create_chain>
 8007baa:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <dir_next+0xcc>
 8007bb2:	2307      	movs	r3, #7
 8007bb4:	e05a      	b.n	8007c6c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d101      	bne.n	8007bc0 <dir_next+0xd6>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	e055      	b.n	8007c6c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bc6:	d101      	bne.n	8007bcc <dir_next+0xe2>
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e04f      	b.n	8007c6c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f7ff fb55 	bl	800727c <sync_window>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d001      	beq.n	8007bdc <dir_next+0xf2>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e047      	b.n	8007c6c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	3334      	adds	r3, #52	; 0x34
 8007be0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007be4:	2100      	movs	r1, #0
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7ff f97f 	bl	8006eea <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007bec:	2300      	movs	r3, #0
 8007bee:	613b      	str	r3, [r7, #16]
 8007bf0:	6979      	ldr	r1, [r7, #20]
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f7ff fc22 	bl	800743c <clust2sect>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	631a      	str	r2, [r3, #48]	; 0x30
 8007bfe:	e012      	b.n	8007c26 <dir_next+0x13c>
						fs->wflag = 1;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2201      	movs	r2, #1
 8007c04:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f7ff fb38 	bl	800727c <sync_window>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d001      	beq.n	8007c16 <dir_next+0x12c>
 8007c12:	2301      	movs	r3, #1
 8007c14:	e02a      	b.n	8007c6c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	613b      	str	r3, [r7, #16]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c20:	1c5a      	adds	r2, r3, #1
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	631a      	str	r2, [r3, #48]	; 0x30
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	895b      	ldrh	r3, [r3, #10]
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	429a      	cmp	r2, r3
 8007c30:	d8e6      	bhi.n	8007c00 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	1ad2      	subs	r2, r2, r3
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	697a      	ldr	r2, [r7, #20]
 8007c42:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007c44:	6979      	ldr	r1, [r7, #20]
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	f7ff fbf8 	bl	800743c <clust2sect>
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c64:	441a      	add	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3718      	adds	r7, #24
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007c84:	2100      	movs	r1, #0
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f7ff feb4 	bl	80079f4 <dir_sdi>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007c90:	7dfb      	ldrb	r3, [r7, #23]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d12b      	bne.n	8007cee <dir_alloc+0x7a>
		n = 0;
 8007c96:	2300      	movs	r3, #0
 8007c98:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	69db      	ldr	r3, [r3, #28]
 8007c9e:	4619      	mov	r1, r3
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f7ff fb2f 	bl	8007304 <move_window>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007caa:	7dfb      	ldrb	r3, [r7, #23]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d11d      	bne.n	8007cec <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a1b      	ldr	r3, [r3, #32]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	2be5      	cmp	r3, #229	; 0xe5
 8007cb8:	d004      	beq.n	8007cc4 <dir_alloc+0x50>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a1b      	ldr	r3, [r3, #32]
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d107      	bne.n	8007cd4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	613b      	str	r3, [r7, #16]
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d102      	bne.n	8007cd8 <dir_alloc+0x64>
 8007cd2:	e00c      	b.n	8007cee <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007cd8:	2101      	movs	r1, #1
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f7ff ff05 	bl	8007aea <dir_next>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007ce4:	7dfb      	ldrb	r3, [r7, #23]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d0d7      	beq.n	8007c9a <dir_alloc+0x26>
 8007cea:	e000      	b.n	8007cee <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007cec:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007cee:	7dfb      	ldrb	r3, [r7, #23]
 8007cf0:	2b04      	cmp	r3, #4
 8007cf2:	d101      	bne.n	8007cf8 <dir_alloc+0x84>
 8007cf4:	2307      	movs	r3, #7
 8007cf6:	75fb      	strb	r3, [r7, #23]
	return res;
 8007cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3718      	adds	r7, #24
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}

08007d02 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007d02:	b580      	push	{r7, lr}
 8007d04:	b084      	sub	sp, #16
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
 8007d0a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	331a      	adds	r3, #26
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7ff f847 	bl	8006da4 <ld_word>
 8007d16:	4603      	mov	r3, r0
 8007d18:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	2b03      	cmp	r3, #3
 8007d20:	d109      	bne.n	8007d36 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	3314      	adds	r3, #20
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7ff f83c 	bl	8006da4 <ld_word>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	041b      	lsls	r3, r3, #16
 8007d30:	68fa      	ldr	r2, [r7, #12]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007d36:	68fb      	ldr	r3, [r7, #12]
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3710      	adds	r7, #16
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	331a      	adds	r3, #26
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	b292      	uxth	r2, r2
 8007d54:	4611      	mov	r1, r2
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7ff f85f 	bl	8006e1a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	2b03      	cmp	r3, #3
 8007d62:	d109      	bne.n	8007d78 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	f103 0214 	add.w	r2, r3, #20
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	0c1b      	lsrs	r3, r3, #16
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	4619      	mov	r1, r3
 8007d72:	4610      	mov	r0, r2
 8007d74:	f7ff f851 	bl	8006e1a <st_word>
	}
}
 8007d78:	bf00      	nop
 8007d7a:	3710      	adds	r7, #16
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8007d80:	b590      	push	{r4, r7, lr}
 8007d82:	b087      	sub	sp, #28
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	331a      	adds	r3, #26
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f7ff f808 	bl	8006da4 <ld_word>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d001      	beq.n	8007d9e <cmp_lfn+0x1e>
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	e059      	b.n	8007e52 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007da6:	1e5a      	subs	r2, r3, #1
 8007da8:	4613      	mov	r3, r2
 8007daa:	005b      	lsls	r3, r3, #1
 8007dac:	4413      	add	r3, r2
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	4413      	add	r3, r2
 8007db2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007db4:	2301      	movs	r3, #1
 8007db6:	81fb      	strh	r3, [r7, #14]
 8007db8:	2300      	movs	r3, #0
 8007dba:	613b      	str	r3, [r7, #16]
 8007dbc:	e033      	b.n	8007e26 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8007dbe:	4a27      	ldr	r2, [pc, #156]	; (8007e5c <cmp_lfn+0xdc>)
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	4413      	add	r3, r2
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	4413      	add	r3, r2
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7fe ffe9 	bl	8006da4 <ld_word>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8007dd6:	89fb      	ldrh	r3, [r7, #14]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d01a      	beq.n	8007e12 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	2bfe      	cmp	r3, #254	; 0xfe
 8007de0:	d812      	bhi.n	8007e08 <cmp_lfn+0x88>
 8007de2:	89bb      	ldrh	r3, [r7, #12]
 8007de4:	4618      	mov	r0, r3
 8007de6:	f001 ff69 	bl	8009cbc <ff_wtoupper>
 8007dea:	4603      	mov	r3, r0
 8007dec:	461c      	mov	r4, r3
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	1c5a      	adds	r2, r3, #1
 8007df2:	617a      	str	r2, [r7, #20]
 8007df4:	005b      	lsls	r3, r3, #1
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	4413      	add	r3, r2
 8007dfa:	881b      	ldrh	r3, [r3, #0]
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f001 ff5d 	bl	8009cbc <ff_wtoupper>
 8007e02:	4603      	mov	r3, r0
 8007e04:	429c      	cmp	r4, r3
 8007e06:	d001      	beq.n	8007e0c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8007e08:	2300      	movs	r3, #0
 8007e0a:	e022      	b.n	8007e52 <cmp_lfn+0xd2>
			}
			wc = uc;
 8007e0c:	89bb      	ldrh	r3, [r7, #12]
 8007e0e:	81fb      	strh	r3, [r7, #14]
 8007e10:	e006      	b.n	8007e20 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8007e12:	89bb      	ldrh	r3, [r7, #12]
 8007e14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d001      	beq.n	8007e20 <cmp_lfn+0xa0>
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	e018      	b.n	8007e52 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	3301      	adds	r3, #1
 8007e24:	613b      	str	r3, [r7, #16]
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	2b0c      	cmp	r3, #12
 8007e2a:	d9c8      	bls.n	8007dbe <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d00b      	beq.n	8007e50 <cmp_lfn+0xd0>
 8007e38:	89fb      	ldrh	r3, [r7, #14]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d008      	beq.n	8007e50 <cmp_lfn+0xd0>
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	005b      	lsls	r3, r3, #1
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	4413      	add	r3, r2
 8007e46:	881b      	ldrh	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d001      	beq.n	8007e50 <cmp_lfn+0xd0>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	e000      	b.n	8007e52 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8007e50:	2301      	movs	r3, #1
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	371c      	adds	r7, #28
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd90      	pop	{r4, r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	08011618 	.word	0x08011618

08007e60 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b088      	sub	sp, #32
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	460b      	mov	r3, r1
 8007e70:	71fb      	strb	r3, [r7, #7]
 8007e72:	4613      	mov	r3, r2
 8007e74:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	330d      	adds	r3, #13
 8007e7a:	79ba      	ldrb	r2, [r7, #6]
 8007e7c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	330b      	adds	r3, #11
 8007e82:	220f      	movs	r2, #15
 8007e84:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	330c      	adds	r3, #12
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	331a      	adds	r3, #26
 8007e92:	2100      	movs	r1, #0
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7fe ffc0 	bl	8006e1a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8007e9a:	79fb      	ldrb	r3, [r7, #7]
 8007e9c:	1e5a      	subs	r2, r3, #1
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	005b      	lsls	r3, r3, #1
 8007ea2:	4413      	add	r3, r2
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	4413      	add	r3, r2
 8007ea8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	82fb      	strh	r3, [r7, #22]
 8007eae:	2300      	movs	r3, #0
 8007eb0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8007eb2:	8afb      	ldrh	r3, [r7, #22]
 8007eb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d007      	beq.n	8007ecc <put_lfn+0x6c>
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	1c5a      	adds	r2, r3, #1
 8007ec0:	61fa      	str	r2, [r7, #28]
 8007ec2:	005b      	lsls	r3, r3, #1
 8007ec4:	68fa      	ldr	r2, [r7, #12]
 8007ec6:	4413      	add	r3, r2
 8007ec8:	881b      	ldrh	r3, [r3, #0]
 8007eca:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8007ecc:	4a17      	ldr	r2, [pc, #92]	; (8007f2c <put_lfn+0xcc>)
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	781b      	ldrb	r3, [r3, #0]
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	4413      	add	r3, r2
 8007eda:	8afa      	ldrh	r2, [r7, #22]
 8007edc:	4611      	mov	r1, r2
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f7fe ff9b 	bl	8006e1a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8007ee4:	8afb      	ldrh	r3, [r7, #22]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d102      	bne.n	8007ef0 <put_lfn+0x90>
 8007eea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007eee:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	61bb      	str	r3, [r7, #24]
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	2b0c      	cmp	r3, #12
 8007efa:	d9da      	bls.n	8007eb2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8007efc:	8afb      	ldrh	r3, [r7, #22]
 8007efe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d006      	beq.n	8007f14 <put_lfn+0xb4>
 8007f06:	69fb      	ldr	r3, [r7, #28]
 8007f08:	005b      	lsls	r3, r3, #1
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	4413      	add	r3, r2
 8007f0e:	881b      	ldrh	r3, [r3, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d103      	bne.n	8007f1c <put_lfn+0xbc>
 8007f14:	79fb      	ldrb	r3, [r7, #7]
 8007f16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f1a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	79fa      	ldrb	r2, [r7, #7]
 8007f20:	701a      	strb	r2, [r3, #0]
}
 8007f22:	bf00      	nop
 8007f24:	3720      	adds	r7, #32
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}
 8007f2a:	bf00      	nop
 8007f2c:	08011618 	.word	0x08011618

08007f30 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b08c      	sub	sp, #48	; 0x30
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
 8007f3c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8007f3e:	220b      	movs	r2, #11
 8007f40:	68b9      	ldr	r1, [r7, #8]
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	f7fe ffb0 	bl	8006ea8 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	2b05      	cmp	r3, #5
 8007f4c:	d92b      	bls.n	8007fa6 <gen_numname+0x76>
		sr = seq;
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8007f52:	e022      	b.n	8007f9a <gen_numname+0x6a>
			wc = *lfn++;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	1c9a      	adds	r2, r3, #2
 8007f58:	607a      	str	r2, [r7, #4]
 8007f5a:	881b      	ldrh	r3, [r3, #0]
 8007f5c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8007f5e:	2300      	movs	r3, #0
 8007f60:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f62:	e017      	b.n	8007f94 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	005a      	lsls	r2, r3, #1
 8007f68:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	4413      	add	r3, r2
 8007f70:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8007f72:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007f74:	085b      	lsrs	r3, r3, #1
 8007f76:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d005      	beq.n	8007f8e <gen_numname+0x5e>
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8007f88:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8007f8c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8007f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f90:	3301      	adds	r3, #1
 8007f92:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f96:	2b0f      	cmp	r3, #15
 8007f98:	d9e4      	bls.n	8007f64 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	881b      	ldrh	r3, [r3, #0]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1d8      	bne.n	8007f54 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8007fa2:	69fb      	ldr	r3, [r7, #28]
 8007fa4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8007fa6:	2307      	movs	r3, #7
 8007fa8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	f003 030f 	and.w	r3, r3, #15
 8007fb2:	b2db      	uxtb	r3, r3
 8007fb4:	3330      	adds	r3, #48	; 0x30
 8007fb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8007fba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007fbe:	2b39      	cmp	r3, #57	; 0x39
 8007fc0:	d904      	bls.n	8007fcc <gen_numname+0x9c>
 8007fc2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007fc6:	3307      	adds	r3, #7
 8007fc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8007fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fce:	1e5a      	subs	r2, r3, #1
 8007fd0:	62ba      	str	r2, [r7, #40]	; 0x28
 8007fd2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007fd6:	4413      	add	r3, r2
 8007fd8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8007fdc:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	091b      	lsrs	r3, r3, #4
 8007fe4:	603b      	str	r3, [r7, #0]
	} while (seq);
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1de      	bne.n	8007faa <gen_numname+0x7a>
	ns[i] = '~';
 8007fec:	f107 0214 	add.w	r2, r7, #20
 8007ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ff2:	4413      	add	r3, r2
 8007ff4:	227e      	movs	r2, #126	; 0x7e
 8007ff6:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	627b      	str	r3, [r7, #36]	; 0x24
 8007ffc:	e002      	b.n	8008004 <gen_numname+0xd4>
 8007ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008000:	3301      	adds	r3, #1
 8008002:	627b      	str	r3, [r7, #36]	; 0x24
 8008004:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008008:	429a      	cmp	r2, r3
 800800a:	d205      	bcs.n	8008018 <gen_numname+0xe8>
 800800c:	68fa      	ldr	r2, [r7, #12]
 800800e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008010:	4413      	add	r3, r2
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	2b20      	cmp	r3, #32
 8008016:	d1f2      	bne.n	8007ffe <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801a:	1c5a      	adds	r2, r3, #1
 800801c:	627a      	str	r2, [r7, #36]	; 0x24
 800801e:	68fa      	ldr	r2, [r7, #12]
 8008020:	441a      	add	r2, r3
 8008022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008024:	2b07      	cmp	r3, #7
 8008026:	d808      	bhi.n	800803a <gen_numname+0x10a>
 8008028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800802a:	1c59      	adds	r1, r3, #1
 800802c:	62b9      	str	r1, [r7, #40]	; 0x28
 800802e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8008032:	440b      	add	r3, r1
 8008034:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8008038:	e000      	b.n	800803c <gen_numname+0x10c>
 800803a:	2320      	movs	r3, #32
 800803c:	7013      	strb	r3, [r2, #0]
	} while (j < 8);
 800803e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008040:	2b07      	cmp	r3, #7
 8008042:	d9e9      	bls.n	8008018 <gen_numname+0xe8>
}
 8008044:	bf00      	nop
 8008046:	3730      	adds	r7, #48	; 0x30
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800804c:	b480      	push	{r7}
 800804e:	b085      	sub	sp, #20
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008054:	2300      	movs	r3, #0
 8008056:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008058:	230b      	movs	r3, #11
 800805a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800805c:	7bfb      	ldrb	r3, [r7, #15]
 800805e:	b2da      	uxtb	r2, r3
 8008060:	0852      	lsrs	r2, r2, #1
 8008062:	01db      	lsls	r3, r3, #7
 8008064:	4313      	orrs	r3, r2
 8008066:	b2da      	uxtb	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	1c59      	adds	r1, r3, #1
 800806c:	6079      	str	r1, [r7, #4]
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	4413      	add	r3, r2
 8008072:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	3b01      	subs	r3, #1
 8008078:	60bb      	str	r3, [r7, #8]
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1ed      	bne.n	800805c <sum_sfn+0x10>
	return sum;
 8008080:	7bfb      	ldrb	r3, [r7, #15]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3714      	adds	r7, #20
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr

0800808e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800808e:	b580      	push	{r7, lr}
 8008090:	b086      	sub	sp, #24
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800809c:	2100      	movs	r1, #0
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f7ff fca8 	bl	80079f4 <dir_sdi>
 80080a4:	4603      	mov	r3, r0
 80080a6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80080a8:	7dfb      	ldrb	r3, [r7, #23]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d001      	beq.n	80080b2 <dir_find+0x24>
 80080ae:	7dfb      	ldrb	r3, [r7, #23]
 80080b0:	e0a9      	b.n	8008206 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80080b2:	23ff      	movs	r3, #255	; 0xff
 80080b4:	753b      	strb	r3, [r7, #20]
 80080b6:	7d3b      	ldrb	r3, [r7, #20]
 80080b8:	757b      	strb	r3, [r7, #21]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f04f 32ff 	mov.w	r2, #4294967295
 80080c0:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	69db      	ldr	r3, [r3, #28]
 80080c6:	4619      	mov	r1, r3
 80080c8:	6938      	ldr	r0, [r7, #16]
 80080ca:	f7ff f91b 	bl	8007304 <move_window>
 80080ce:	4603      	mov	r3, r0
 80080d0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80080d2:	7dfb      	ldrb	r3, [r7, #23]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	f040 8090 	bne.w	80081fa <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a1b      	ldr	r3, [r3, #32]
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80080e2:	7dbb      	ldrb	r3, [r7, #22]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d102      	bne.n	80080ee <dir_find+0x60>
 80080e8:	2304      	movs	r3, #4
 80080ea:	75fb      	strb	r3, [r7, #23]
 80080ec:	e08a      	b.n	8008204 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a1b      	ldr	r3, [r3, #32]
 80080f2:	330b      	adds	r3, #11
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080fa:	73fb      	strb	r3, [r7, #15]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	7bfa      	ldrb	r2, [r7, #15]
 8008100:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008102:	7dbb      	ldrb	r3, [r7, #22]
 8008104:	2be5      	cmp	r3, #229	; 0xe5
 8008106:	d007      	beq.n	8008118 <dir_find+0x8a>
 8008108:	7bfb      	ldrb	r3, [r7, #15]
 800810a:	f003 0308 	and.w	r3, r3, #8
 800810e:	2b00      	cmp	r3, #0
 8008110:	d009      	beq.n	8008126 <dir_find+0x98>
 8008112:	7bfb      	ldrb	r3, [r7, #15]
 8008114:	2b0f      	cmp	r3, #15
 8008116:	d006      	beq.n	8008126 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008118:	23ff      	movs	r3, #255	; 0xff
 800811a:	757b      	strb	r3, [r7, #21]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f04f 32ff 	mov.w	r2, #4294967295
 8008122:	631a      	str	r2, [r3, #48]	; 0x30
 8008124:	e05e      	b.n	80081e4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008126:	7bfb      	ldrb	r3, [r7, #15]
 8008128:	2b0f      	cmp	r3, #15
 800812a:	d136      	bne.n	800819a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008136:	2b00      	cmp	r3, #0
 8008138:	d154      	bne.n	80081e4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800813a:	7dbb      	ldrb	r3, [r7, #22]
 800813c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008140:	2b00      	cmp	r3, #0
 8008142:	d00d      	beq.n	8008160 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6a1b      	ldr	r3, [r3, #32]
 8008148:	7b5b      	ldrb	r3, [r3, #13]
 800814a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800814c:	7dbb      	ldrb	r3, [r7, #22]
 800814e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008152:	75bb      	strb	r3, [r7, #22]
 8008154:	7dbb      	ldrb	r3, [r7, #22]
 8008156:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	695a      	ldr	r2, [r3, #20]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008160:	7dba      	ldrb	r2, [r7, #22]
 8008162:	7d7b      	ldrb	r3, [r7, #21]
 8008164:	429a      	cmp	r2, r3
 8008166:	d115      	bne.n	8008194 <dir_find+0x106>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a1b      	ldr	r3, [r3, #32]
 800816c:	330d      	adds	r3, #13
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	7d3a      	ldrb	r2, [r7, #20]
 8008172:	429a      	cmp	r2, r3
 8008174:	d10e      	bne.n	8008194 <dir_find+0x106>
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	68da      	ldr	r2, [r3, #12]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6a1b      	ldr	r3, [r3, #32]
 800817e:	4619      	mov	r1, r3
 8008180:	4610      	mov	r0, r2
 8008182:	f7ff fdfd 	bl	8007d80 <cmp_lfn>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <dir_find+0x106>
 800818c:	7d7b      	ldrb	r3, [r7, #21]
 800818e:	3b01      	subs	r3, #1
 8008190:	b2db      	uxtb	r3, r3
 8008192:	e000      	b.n	8008196 <dir_find+0x108>
 8008194:	23ff      	movs	r3, #255	; 0xff
 8008196:	757b      	strb	r3, [r7, #21]
 8008198:	e024      	b.n	80081e4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800819a:	7d7b      	ldrb	r3, [r7, #21]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d109      	bne.n	80081b4 <dir_find+0x126>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	4618      	mov	r0, r3
 80081a6:	f7ff ff51 	bl	800804c <sum_sfn>
 80081aa:	4603      	mov	r3, r0
 80081ac:	461a      	mov	r2, r3
 80081ae:	7d3b      	ldrb	r3, [r7, #20]
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d024      	beq.n	80081fe <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80081ba:	f003 0301 	and.w	r3, r3, #1
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d10a      	bne.n	80081d8 <dir_find+0x14a>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a18      	ldr	r0, [r3, #32]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	3324      	adds	r3, #36	; 0x24
 80081ca:	220b      	movs	r2, #11
 80081cc:	4619      	mov	r1, r3
 80081ce:	f7fe fea6 	bl	8006f1e <mem_cmp>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d014      	beq.n	8008202 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80081d8:	23ff      	movs	r3, #255	; 0xff
 80081da:	757b      	strb	r3, [r7, #21]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f04f 32ff 	mov.w	r2, #4294967295
 80081e2:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80081e4:	2100      	movs	r1, #0
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f7ff fc7f 	bl	8007aea <dir_next>
 80081ec:	4603      	mov	r3, r0
 80081ee:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80081f0:	7dfb      	ldrb	r3, [r7, #23]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	f43f af65 	beq.w	80080c2 <dir_find+0x34>
 80081f8:	e004      	b.n	8008204 <dir_find+0x176>
		if (res != FR_OK) break;
 80081fa:	bf00      	nop
 80081fc:	e002      	b.n	8008204 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80081fe:	bf00      	nop
 8008200:	e000      	b.n	8008204 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008202:	bf00      	nop

	return res;
 8008204:	7dfb      	ldrb	r3, [r7, #23]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3718      	adds	r7, #24
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
	...

08008210 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b08c      	sub	sp, #48	; 0x30
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008224:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <dir_register+0x20>
 800822c:	2306      	movs	r3, #6
 800822e:	e0e0      	b.n	80083f2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008230:	2300      	movs	r3, #0
 8008232:	627b      	str	r3, [r7, #36]	; 0x24
 8008234:	e002      	b.n	800823c <dir_register+0x2c>
 8008236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008238:	3301      	adds	r3, #1
 800823a:	627b      	str	r3, [r7, #36]	; 0x24
 800823c:	69fb      	ldr	r3, [r7, #28]
 800823e:	68da      	ldr	r2, [r3, #12]
 8008240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008242:	005b      	lsls	r3, r3, #1
 8008244:	4413      	add	r3, r2
 8008246:	881b      	ldrh	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1f4      	bne.n	8008236 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8008252:	f107 030c 	add.w	r3, r7, #12
 8008256:	220c      	movs	r2, #12
 8008258:	4618      	mov	r0, r3
 800825a:	f7fe fe25 	bl	8006ea8 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800825e:	7dfb      	ldrb	r3, [r7, #23]
 8008260:	f003 0301 	and.w	r3, r3, #1
 8008264:	2b00      	cmp	r3, #0
 8008266:	d032      	beq.n	80082ce <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2240      	movs	r2, #64	; 0x40
 800826c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8008270:	2301      	movs	r3, #1
 8008272:	62bb      	str	r3, [r7, #40]	; 0x28
 8008274:	e016      	b.n	80082a4 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	68da      	ldr	r2, [r3, #12]
 8008280:	f107 010c 	add.w	r1, r7, #12
 8008284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008286:	f7ff fe53 	bl	8007f30 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7ff feff 	bl	800808e <dir_find>
 8008290:	4603      	mov	r3, r0
 8008292:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008296:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800829a:	2b00      	cmp	r3, #0
 800829c:	d106      	bne.n	80082ac <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800829e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a0:	3301      	adds	r3, #1
 80082a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80082a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a6:	2b63      	cmp	r3, #99	; 0x63
 80082a8:	d9e5      	bls.n	8008276 <dir_register+0x66>
 80082aa:	e000      	b.n	80082ae <dir_register+0x9e>
			if (res != FR_OK) break;
 80082ac:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80082ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b0:	2b64      	cmp	r3, #100	; 0x64
 80082b2:	d101      	bne.n	80082b8 <dir_register+0xa8>
 80082b4:	2307      	movs	r3, #7
 80082b6:	e09c      	b.n	80083f2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80082b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80082bc:	2b04      	cmp	r3, #4
 80082be:	d002      	beq.n	80082c6 <dir_register+0xb6>
 80082c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80082c4:	e095      	b.n	80083f2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80082c6:	7dfa      	ldrb	r2, [r7, #23]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80082ce:	7dfb      	ldrb	r3, [r7, #23]
 80082d0:	f003 0302 	and.w	r3, r3, #2
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d007      	beq.n	80082e8 <dir_register+0xd8>
 80082d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082da:	330c      	adds	r3, #12
 80082dc:	4a47      	ldr	r2, [pc, #284]	; (80083fc <dir_register+0x1ec>)
 80082de:	fba2 2303 	umull	r2, r3, r2, r3
 80082e2:	089b      	lsrs	r3, r3, #2
 80082e4:	3301      	adds	r3, #1
 80082e6:	e000      	b.n	80082ea <dir_register+0xda>
 80082e8:	2301      	movs	r3, #1
 80082ea:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80082ec:	6a39      	ldr	r1, [r7, #32]
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7ff fcc0 	bl	8007c74 <dir_alloc>
 80082f4:	4603      	mov	r3, r0
 80082f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80082fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d148      	bne.n	8008394 <dir_register+0x184>
 8008302:	6a3b      	ldr	r3, [r7, #32]
 8008304:	3b01      	subs	r3, #1
 8008306:	623b      	str	r3, [r7, #32]
 8008308:	6a3b      	ldr	r3, [r7, #32]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d042      	beq.n	8008394 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	695a      	ldr	r2, [r3, #20]
 8008312:	6a3b      	ldr	r3, [r7, #32]
 8008314:	015b      	lsls	r3, r3, #5
 8008316:	1ad3      	subs	r3, r2, r3
 8008318:	4619      	mov	r1, r3
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7ff fb6a 	bl	80079f4 <dir_sdi>
 8008320:	4603      	mov	r3, r0
 8008322:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008326:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800832a:	2b00      	cmp	r3, #0
 800832c:	d132      	bne.n	8008394 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	3324      	adds	r3, #36	; 0x24
 8008332:	4618      	mov	r0, r3
 8008334:	f7ff fe8a 	bl	800804c <sum_sfn>
 8008338:	4603      	mov	r3, r0
 800833a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	69db      	ldr	r3, [r3, #28]
 8008340:	4619      	mov	r1, r3
 8008342:	69f8      	ldr	r0, [r7, #28]
 8008344:	f7fe ffde 	bl	8007304 <move_window>
 8008348:	4603      	mov	r3, r0
 800834a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800834e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008352:	2b00      	cmp	r3, #0
 8008354:	d11d      	bne.n	8008392 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008356:	69fb      	ldr	r3, [r7, #28]
 8008358:	68d8      	ldr	r0, [r3, #12]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a19      	ldr	r1, [r3, #32]
 800835e:	6a3b      	ldr	r3, [r7, #32]
 8008360:	b2da      	uxtb	r2, r3
 8008362:	7efb      	ldrb	r3, [r7, #27]
 8008364:	f7ff fd7c 	bl	8007e60 <put_lfn>
				fs->wflag = 1;
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	2201      	movs	r2, #1
 800836c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800836e:	2100      	movs	r1, #0
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f7ff fbba 	bl	8007aea <dir_next>
 8008376:	4603      	mov	r3, r0
 8008378:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800837c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008380:	2b00      	cmp	r3, #0
 8008382:	d107      	bne.n	8008394 <dir_register+0x184>
 8008384:	6a3b      	ldr	r3, [r7, #32]
 8008386:	3b01      	subs	r3, #1
 8008388:	623b      	str	r3, [r7, #32]
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1d5      	bne.n	800833c <dir_register+0x12c>
 8008390:	e000      	b.n	8008394 <dir_register+0x184>
				if (res != FR_OK) break;
 8008392:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008394:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008398:	2b00      	cmp	r3, #0
 800839a:	d128      	bne.n	80083ee <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	69db      	ldr	r3, [r3, #28]
 80083a0:	4619      	mov	r1, r3
 80083a2:	69f8      	ldr	r0, [r7, #28]
 80083a4:	f7fe ffae 	bl	8007304 <move_window>
 80083a8:	4603      	mov	r3, r0
 80083aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80083ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d11b      	bne.n	80083ee <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6a1b      	ldr	r3, [r3, #32]
 80083ba:	2220      	movs	r2, #32
 80083bc:	2100      	movs	r1, #0
 80083be:	4618      	mov	r0, r3
 80083c0:	f7fe fd93 	bl	8006eea <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6a18      	ldr	r0, [r3, #32]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	3324      	adds	r3, #36	; 0x24
 80083cc:	220b      	movs	r2, #11
 80083ce:	4619      	mov	r1, r3
 80083d0:	f7fe fd6a 	bl	8006ea8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6a1b      	ldr	r3, [r3, #32]
 80083d8:	330c      	adds	r3, #12
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 80083e0:	f002 0218 	and.w	r2, r2, #24
 80083e4:	b2d2      	uxtb	r2, r2
 80083e6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	2201      	movs	r2, #1
 80083ec:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80083ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3730      	adds	r7, #48	; 0x30
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	4ec4ec4f 	.word	0x4ec4ec4f

08008400 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b08a      	sub	sp, #40	; 0x28
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	613b      	str	r3, [r7, #16]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	60fb      	str	r3, [r7, #12]
 8008418:	2300      	movs	r3, #0
 800841a:	617b      	str	r3, [r7, #20]
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	1c5a      	adds	r2, r3, #1
 8008424:	61ba      	str	r2, [r7, #24]
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	4413      	add	r3, r2
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800842e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008430:	2b1f      	cmp	r3, #31
 8008432:	d940      	bls.n	80084b6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008434:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008436:	2b2f      	cmp	r3, #47	; 0x2f
 8008438:	d006      	beq.n	8008448 <create_name+0x48>
 800843a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800843c:	2b5c      	cmp	r3, #92	; 0x5c
 800843e:	d110      	bne.n	8008462 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008440:	e002      	b.n	8008448 <create_name+0x48>
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	3301      	adds	r3, #1
 8008446:	61bb      	str	r3, [r7, #24]
 8008448:	693a      	ldr	r2, [r7, #16]
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	4413      	add	r3, r2
 800844e:	781b      	ldrb	r3, [r3, #0]
 8008450:	2b2f      	cmp	r3, #47	; 0x2f
 8008452:	d0f6      	beq.n	8008442 <create_name+0x42>
 8008454:	693a      	ldr	r2, [r7, #16]
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	4413      	add	r3, r2
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	2b5c      	cmp	r3, #92	; 0x5c
 800845e:	d0f0      	beq.n	8008442 <create_name+0x42>
			break;
 8008460:	e02a      	b.n	80084b8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	2bfe      	cmp	r3, #254	; 0xfe
 8008466:	d901      	bls.n	800846c <create_name+0x6c>
 8008468:	2306      	movs	r3, #6
 800846a:	e177      	b.n	800875c <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800846c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800846e:	b2db      	uxtb	r3, r3
 8008470:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008472:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008474:	2101      	movs	r1, #1
 8008476:	4618      	mov	r0, r3
 8008478:	f001 fbe4 	bl	8009c44 <ff_convert>
 800847c:	4603      	mov	r3, r0
 800847e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008480:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008482:	2b00      	cmp	r3, #0
 8008484:	d101      	bne.n	800848a <create_name+0x8a>
 8008486:	2306      	movs	r3, #6
 8008488:	e168      	b.n	800875c <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800848a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800848c:	2b7f      	cmp	r3, #127	; 0x7f
 800848e:	d809      	bhi.n	80084a4 <create_name+0xa4>
 8008490:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008492:	4619      	mov	r1, r3
 8008494:	48b3      	ldr	r0, [pc, #716]	; (8008764 <create_name+0x364>)
 8008496:	f7fe fd69 	bl	8006f6c <chk_chr>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d001      	beq.n	80084a4 <create_name+0xa4>
 80084a0:	2306      	movs	r3, #6
 80084a2:	e15b      	b.n	800875c <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	1c5a      	adds	r2, r3, #1
 80084a8:	617a      	str	r2, [r7, #20]
 80084aa:	005b      	lsls	r3, r3, #1
 80084ac:	68fa      	ldr	r2, [r7, #12]
 80084ae:	4413      	add	r3, r2
 80084b0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80084b2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80084b4:	e7b4      	b.n	8008420 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80084b6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80084b8:	693a      	ldr	r2, [r7, #16]
 80084ba:	69bb      	ldr	r3, [r7, #24]
 80084bc:	441a      	add	r2, r3
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80084c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80084c4:	2b1f      	cmp	r3, #31
 80084c6:	d801      	bhi.n	80084cc <create_name+0xcc>
 80084c8:	2304      	movs	r3, #4
 80084ca:	e000      	b.n	80084ce <create_name+0xce>
 80084cc:	2300      	movs	r3, #0
 80084ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80084d2:	e011      	b.n	80084f8 <create_name+0xf8>
		w = lfn[di - 1];
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80084da:	3b01      	subs	r3, #1
 80084dc:	005b      	lsls	r3, r3, #1
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	4413      	add	r3, r2
 80084e2:	881b      	ldrh	r3, [r3, #0]
 80084e4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80084e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80084e8:	2b20      	cmp	r3, #32
 80084ea:	d002      	beq.n	80084f2 <create_name+0xf2>
 80084ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80084ee:	2b2e      	cmp	r3, #46	; 0x2e
 80084f0:	d106      	bne.n	8008500 <create_name+0x100>
		di--;
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	3b01      	subs	r3, #1
 80084f6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1ea      	bne.n	80084d4 <create_name+0xd4>
 80084fe:	e000      	b.n	8008502 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8008500:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	005b      	lsls	r3, r3, #1
 8008506:	68fa      	ldr	r2, [r7, #12]
 8008508:	4413      	add	r3, r2
 800850a:	2200      	movs	r2, #0
 800850c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d101      	bne.n	8008518 <create_name+0x118>
 8008514:	2306      	movs	r3, #6
 8008516:	e121      	b.n	800875c <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	3324      	adds	r3, #36	; 0x24
 800851c:	220b      	movs	r2, #11
 800851e:	2120      	movs	r1, #32
 8008520:	4618      	mov	r0, r3
 8008522:	f7fe fce2 	bl	8006eea <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008526:	2300      	movs	r3, #0
 8008528:	61bb      	str	r3, [r7, #24]
 800852a:	e002      	b.n	8008532 <create_name+0x132>
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	3301      	adds	r3, #1
 8008530:	61bb      	str	r3, [r7, #24]
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	005b      	lsls	r3, r3, #1
 8008536:	68fa      	ldr	r2, [r7, #12]
 8008538:	4413      	add	r3, r2
 800853a:	881b      	ldrh	r3, [r3, #0]
 800853c:	2b20      	cmp	r3, #32
 800853e:	d0f5      	beq.n	800852c <create_name+0x12c>
 8008540:	69bb      	ldr	r3, [r7, #24]
 8008542:	005b      	lsls	r3, r3, #1
 8008544:	68fa      	ldr	r2, [r7, #12]
 8008546:	4413      	add	r3, r2
 8008548:	881b      	ldrh	r3, [r3, #0]
 800854a:	2b2e      	cmp	r3, #46	; 0x2e
 800854c:	d0ee      	beq.n	800852c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800854e:	69bb      	ldr	r3, [r7, #24]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d009      	beq.n	8008568 <create_name+0x168>
 8008554:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008558:	f043 0303 	orr.w	r3, r3, #3
 800855c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8008560:	e002      	b.n	8008568 <create_name+0x168>
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	3b01      	subs	r3, #1
 8008566:	617b      	str	r3, [r7, #20]
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d009      	beq.n	8008582 <create_name+0x182>
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008574:	3b01      	subs	r3, #1
 8008576:	005b      	lsls	r3, r3, #1
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	4413      	add	r3, r2
 800857c:	881b      	ldrh	r3, [r3, #0]
 800857e:	2b2e      	cmp	r3, #46	; 0x2e
 8008580:	d1ef      	bne.n	8008562 <create_name+0x162>

	i = b = 0; ni = 8;
 8008582:	2300      	movs	r3, #0
 8008584:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008588:	2300      	movs	r3, #0
 800858a:	623b      	str	r3, [r7, #32]
 800858c:	2308      	movs	r3, #8
 800858e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	1c5a      	adds	r2, r3, #1
 8008594:	61ba      	str	r2, [r7, #24]
 8008596:	005b      	lsls	r3, r3, #1
 8008598:	68fa      	ldr	r2, [r7, #12]
 800859a:	4413      	add	r3, r2
 800859c:	881b      	ldrh	r3, [r3, #0]
 800859e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80085a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f000 8090 	beq.w	80086c8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80085a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085aa:	2b20      	cmp	r3, #32
 80085ac:	d006      	beq.n	80085bc <create_name+0x1bc>
 80085ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085b0:	2b2e      	cmp	r3, #46	; 0x2e
 80085b2:	d10a      	bne.n	80085ca <create_name+0x1ca>
 80085b4:	69ba      	ldr	r2, [r7, #24]
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d006      	beq.n	80085ca <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80085bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80085c0:	f043 0303 	orr.w	r3, r3, #3
 80085c4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80085c8:	e07d      	b.n	80086c6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80085ca:	6a3a      	ldr	r2, [r7, #32]
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d203      	bcs.n	80085da <create_name+0x1da>
 80085d2:	69ba      	ldr	r2, [r7, #24]
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d123      	bne.n	8008622 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80085da:	69fb      	ldr	r3, [r7, #28]
 80085dc:	2b0b      	cmp	r3, #11
 80085de:	d106      	bne.n	80085ee <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80085e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80085e4:	f043 0303 	orr.w	r3, r3, #3
 80085e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80085ec:	e06f      	b.n	80086ce <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80085ee:	69ba      	ldr	r2, [r7, #24]
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d005      	beq.n	8008602 <create_name+0x202>
 80085f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80085fa:	f043 0303 	orr.w	r3, r3, #3
 80085fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 8008602:	69ba      	ldr	r2, [r7, #24]
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	429a      	cmp	r2, r3
 8008608:	d860      	bhi.n	80086cc <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	61bb      	str	r3, [r7, #24]
 800860e:	2308      	movs	r3, #8
 8008610:	623b      	str	r3, [r7, #32]
 8008612:	230b      	movs	r3, #11
 8008614:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008616:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008620:	e051      	b.n	80086c6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008622:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008624:	2b7f      	cmp	r3, #127	; 0x7f
 8008626:	d914      	bls.n	8008652 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008628:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800862a:	2100      	movs	r1, #0
 800862c:	4618      	mov	r0, r3
 800862e:	f001 fb09 	bl	8009c44 <ff_convert>
 8008632:	4603      	mov	r3, r0
 8008634:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008636:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008638:	2b00      	cmp	r3, #0
 800863a:	d004      	beq.n	8008646 <create_name+0x246>
 800863c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800863e:	3b80      	subs	r3, #128	; 0x80
 8008640:	4a49      	ldr	r2, [pc, #292]	; (8008768 <create_name+0x368>)
 8008642:	5cd3      	ldrb	r3, [r2, r3]
 8008644:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008646:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800864a:	f043 0302 	orr.w	r3, r3, #2
 800864e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8008652:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008654:	2b00      	cmp	r3, #0
 8008656:	d007      	beq.n	8008668 <create_name+0x268>
 8008658:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800865a:	4619      	mov	r1, r3
 800865c:	4843      	ldr	r0, [pc, #268]	; (800876c <create_name+0x36c>)
 800865e:	f7fe fc85 	bl	8006f6c <chk_chr>
 8008662:	4603      	mov	r3, r0
 8008664:	2b00      	cmp	r3, #0
 8008666:	d008      	beq.n	800867a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008668:	235f      	movs	r3, #95	; 0x5f
 800866a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800866c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008670:	f043 0303 	orr.w	r3, r3, #3
 8008674:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008678:	e01b      	b.n	80086b2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800867a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800867c:	2b40      	cmp	r3, #64	; 0x40
 800867e:	d909      	bls.n	8008694 <create_name+0x294>
 8008680:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008682:	2b5a      	cmp	r3, #90	; 0x5a
 8008684:	d806      	bhi.n	8008694 <create_name+0x294>
					b |= 2;
 8008686:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800868a:	f043 0302 	orr.w	r3, r3, #2
 800868e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008692:	e00e      	b.n	80086b2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008694:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008696:	2b60      	cmp	r3, #96	; 0x60
 8008698:	d90b      	bls.n	80086b2 <create_name+0x2b2>
 800869a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800869c:	2b7a      	cmp	r3, #122	; 0x7a
 800869e:	d808      	bhi.n	80086b2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80086a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086a4:	f043 0301 	orr.w	r3, r3, #1
 80086a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80086ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80086ae:	3b20      	subs	r3, #32
 80086b0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80086b2:	6a3b      	ldr	r3, [r7, #32]
 80086b4:	1c5a      	adds	r2, r3, #1
 80086b6:	623a      	str	r2, [r7, #32]
 80086b8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80086ba:	b2d1      	uxtb	r1, r2
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	4413      	add	r3, r2
 80086c0:	460a      	mov	r2, r1
 80086c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 80086c6:	e763      	b.n	8008590 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80086c8:	bf00      	nop
 80086ca:	e000      	b.n	80086ce <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 80086cc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80086d4:	2be5      	cmp	r3, #229	; 0xe5
 80086d6:	d103      	bne.n	80086e0 <create_name+0x2e0>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2205      	movs	r2, #5
 80086dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	2b08      	cmp	r3, #8
 80086e4:	d104      	bne.n	80086f0 <create_name+0x2f0>
 80086e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80086f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086f4:	f003 030c 	and.w	r3, r3, #12
 80086f8:	2b0c      	cmp	r3, #12
 80086fa:	d005      	beq.n	8008708 <create_name+0x308>
 80086fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008700:	f003 0303 	and.w	r3, r3, #3
 8008704:	2b03      	cmp	r3, #3
 8008706:	d105      	bne.n	8008714 <create_name+0x314>
 8008708:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800870c:	f043 0302 	orr.w	r3, r3, #2
 8008710:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008714:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008718:	f003 0302 	and.w	r3, r3, #2
 800871c:	2b00      	cmp	r3, #0
 800871e:	d117      	bne.n	8008750 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008720:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008724:	f003 0303 	and.w	r3, r3, #3
 8008728:	2b01      	cmp	r3, #1
 800872a:	d105      	bne.n	8008738 <create_name+0x338>
 800872c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008730:	f043 0310 	orr.w	r3, r3, #16
 8008734:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008738:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800873c:	f003 030c 	and.w	r3, r3, #12
 8008740:	2b04      	cmp	r3, #4
 8008742:	d105      	bne.n	8008750 <create_name+0x350>
 8008744:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008748:	f043 0308 	orr.w	r3, r3, #8
 800874c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008756:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800875a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800875c:	4618      	mov	r0, r3
 800875e:	3728      	adds	r7, #40	; 0x28
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}
 8008764:	080113d8 	.word	0x080113d8
 8008768:	08011598 	.word	0x08011598
 800876c:	080113e4 	.word	0x080113e4

08008770 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b086      	sub	sp, #24
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008784:	e002      	b.n	800878c <follow_path+0x1c>
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	3301      	adds	r3, #1
 800878a:	603b      	str	r3, [r7, #0]
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	781b      	ldrb	r3, [r3, #0]
 8008790:	2b2f      	cmp	r3, #47	; 0x2f
 8008792:	d0f8      	beq.n	8008786 <follow_path+0x16>
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	2b5c      	cmp	r3, #92	; 0x5c
 800879a:	d0f4      	beq.n	8008786 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	2200      	movs	r2, #0
 80087a0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	2b1f      	cmp	r3, #31
 80087a8:	d80a      	bhi.n	80087c0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2280      	movs	r2, #128	; 0x80
 80087ae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80087b2:	2100      	movs	r1, #0
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f7ff f91d 	bl	80079f4 <dir_sdi>
 80087ba:	4603      	mov	r3, r0
 80087bc:	75fb      	strb	r3, [r7, #23]
 80087be:	e043      	b.n	8008848 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80087c0:	463b      	mov	r3, r7
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f7ff fe1b 	bl	8008400 <create_name>
 80087ca:	4603      	mov	r3, r0
 80087cc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80087ce:	7dfb      	ldrb	r3, [r7, #23]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d134      	bne.n	800883e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7ff fc5a 	bl	800808e <dir_find>
 80087da:	4603      	mov	r3, r0
 80087dc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80087e4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80087e6:	7dfb      	ldrb	r3, [r7, #23]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d00a      	beq.n	8008802 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80087ec:	7dfb      	ldrb	r3, [r7, #23]
 80087ee:	2b04      	cmp	r3, #4
 80087f0:	d127      	bne.n	8008842 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80087f2:	7afb      	ldrb	r3, [r7, #11]
 80087f4:	f003 0304 	and.w	r3, r3, #4
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d122      	bne.n	8008842 <follow_path+0xd2>
 80087fc:	2305      	movs	r3, #5
 80087fe:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008800:	e01f      	b.n	8008842 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008802:	7afb      	ldrb	r3, [r7, #11]
 8008804:	f003 0304 	and.w	r3, r3, #4
 8008808:	2b00      	cmp	r3, #0
 800880a:	d11c      	bne.n	8008846 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	799b      	ldrb	r3, [r3, #6]
 8008810:	f003 0310 	and.w	r3, r3, #16
 8008814:	2b00      	cmp	r3, #0
 8008816:	d102      	bne.n	800881e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008818:	2305      	movs	r3, #5
 800881a:	75fb      	strb	r3, [r7, #23]
 800881c:	e014      	b.n	8008848 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	695b      	ldr	r3, [r3, #20]
 8008828:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800882c:	4413      	add	r3, r2
 800882e:	4619      	mov	r1, r3
 8008830:	68f8      	ldr	r0, [r7, #12]
 8008832:	f7ff fa66 	bl	8007d02 <ld_clust>
 8008836:	4602      	mov	r2, r0
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800883c:	e7c0      	b.n	80087c0 <follow_path+0x50>
			if (res != FR_OK) break;
 800883e:	bf00      	nop
 8008840:	e002      	b.n	8008848 <follow_path+0xd8>
				break;
 8008842:	bf00      	nop
 8008844:	e000      	b.n	8008848 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008846:	bf00      	nop
			}
		}
	}

	return res;
 8008848:	7dfb      	ldrb	r3, [r7, #23]
}
 800884a:	4618      	mov	r0, r3
 800884c:	3718      	adds	r7, #24
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008852:	b480      	push	{r7}
 8008854:	b087      	sub	sp, #28
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800885a:	f04f 33ff 	mov.w	r3, #4294967295
 800885e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d031      	beq.n	80088cc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	617b      	str	r3, [r7, #20]
 800886e:	e002      	b.n	8008876 <get_ldnumber+0x24>
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	3301      	adds	r3, #1
 8008874:	617b      	str	r3, [r7, #20]
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	2b1f      	cmp	r3, #31
 800887c:	d903      	bls.n	8008886 <get_ldnumber+0x34>
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	2b3a      	cmp	r3, #58	; 0x3a
 8008884:	d1f4      	bne.n	8008870 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	2b3a      	cmp	r3, #58	; 0x3a
 800888c:	d11c      	bne.n	80088c8 <get_ldnumber+0x76>
			tp = *path;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	1c5a      	adds	r2, r3, #1
 8008898:	60fa      	str	r2, [r7, #12]
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	3b30      	subs	r3, #48	; 0x30
 800889e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2b09      	cmp	r3, #9
 80088a4:	d80e      	bhi.n	80088c4 <get_ldnumber+0x72>
 80088a6:	68fa      	ldr	r2, [r7, #12]
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	429a      	cmp	r2, r3
 80088ac:	d10a      	bne.n	80088c4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d107      	bne.n	80088c4 <get_ldnumber+0x72>
					vol = (int)i;
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	3301      	adds	r3, #1
 80088bc:	617b      	str	r3, [r7, #20]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	697a      	ldr	r2, [r7, #20]
 80088c2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	e002      	b.n	80088ce <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80088c8:	2300      	movs	r3, #0
 80088ca:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80088cc:	693b      	ldr	r3, [r7, #16]
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	371c      	adds	r7, #28
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr
	...

080088dc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	70da      	strb	r2, [r3, #3]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f04f 32ff 	mov.w	r2, #4294967295
 80088f2:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80088f4:	6839      	ldr	r1, [r7, #0]
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f7fe fd04 	bl	8007304 <move_window>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d001      	beq.n	8008906 <check_fs+0x2a>
 8008902:	2304      	movs	r3, #4
 8008904:	e038      	b.n	8008978 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	3334      	adds	r3, #52	; 0x34
 800890a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800890e:	4618      	mov	r0, r3
 8008910:	f7fe fa48 	bl	8006da4 <ld_word>
 8008914:	4603      	mov	r3, r0
 8008916:	461a      	mov	r2, r3
 8008918:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800891c:	429a      	cmp	r2, r3
 800891e:	d001      	beq.n	8008924 <check_fs+0x48>
 8008920:	2303      	movs	r3, #3
 8008922:	e029      	b.n	8008978 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800892a:	2be9      	cmp	r3, #233	; 0xe9
 800892c:	d009      	beq.n	8008942 <check_fs+0x66>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008934:	2beb      	cmp	r3, #235	; 0xeb
 8008936:	d11e      	bne.n	8008976 <check_fs+0x9a>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800893e:	2b90      	cmp	r3, #144	; 0x90
 8008940:	d119      	bne.n	8008976 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	3334      	adds	r3, #52	; 0x34
 8008946:	3336      	adds	r3, #54	; 0x36
 8008948:	4618      	mov	r0, r3
 800894a:	f7fe fa43 	bl	8006dd4 <ld_dword>
 800894e:	4603      	mov	r3, r0
 8008950:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008954:	4a0a      	ldr	r2, [pc, #40]	; (8008980 <check_fs+0xa4>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d101      	bne.n	800895e <check_fs+0x82>
 800895a:	2300      	movs	r3, #0
 800895c:	e00c      	b.n	8008978 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	3334      	adds	r3, #52	; 0x34
 8008962:	3352      	adds	r3, #82	; 0x52
 8008964:	4618      	mov	r0, r3
 8008966:	f7fe fa35 	bl	8006dd4 <ld_dword>
 800896a:	4602      	mov	r2, r0
 800896c:	4b05      	ldr	r3, [pc, #20]	; (8008984 <check_fs+0xa8>)
 800896e:	429a      	cmp	r2, r3
 8008970:	d101      	bne.n	8008976 <check_fs+0x9a>
 8008972:	2300      	movs	r3, #0
 8008974:	e000      	b.n	8008978 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008976:	2302      	movs	r3, #2
}
 8008978:	4618      	mov	r0, r3
 800897a:	3708      	adds	r7, #8
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}
 8008980:	00544146 	.word	0x00544146
 8008984:	33544146 	.word	0x33544146

08008988 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b096      	sub	sp, #88	; 0x58
 800898c:	af00      	add	r7, sp, #0
 800898e:	60f8      	str	r0, [r7, #12]
 8008990:	60b9      	str	r1, [r7, #8]
 8008992:	4613      	mov	r3, r2
 8008994:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	2200      	movs	r2, #0
 800899a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800899c:	68f8      	ldr	r0, [r7, #12]
 800899e:	f7ff ff58 	bl	8008852 <get_ldnumber>
 80089a2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80089a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	da01      	bge.n	80089ae <find_volume+0x26>
 80089aa:	230b      	movs	r3, #11
 80089ac:	e22e      	b.n	8008e0c <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80089ae:	4aa8      	ldr	r2, [pc, #672]	; (8008c50 <find_volume+0x2c8>)
 80089b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089b6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80089b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d101      	bne.n	80089c2 <find_volume+0x3a>
 80089be:	230c      	movs	r3, #12
 80089c0:	e224      	b.n	8008e0c <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089c6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80089c8:	79fb      	ldrb	r3, [r7, #7]
 80089ca:	f023 0301 	bic.w	r3, r3, #1
 80089ce:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80089d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d01a      	beq.n	8008a0e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80089d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089da:	785b      	ldrb	r3, [r3, #1]
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fe f943 	bl	8006c68 <disk_status>
 80089e2:	4603      	mov	r3, r0
 80089e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80089e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80089ec:	f003 0301 	and.w	r3, r3, #1
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d10c      	bne.n	8008a0e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80089f4:	79fb      	ldrb	r3, [r7, #7]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d007      	beq.n	8008a0a <find_volume+0x82>
 80089fa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80089fe:	f003 0304 	and.w	r3, r3, #4
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d001      	beq.n	8008a0a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008a06:	230a      	movs	r3, #10
 8008a08:	e200      	b.n	8008e0c <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	e1fe      	b.n	8008e0c <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a10:	2200      	movs	r2, #0
 8008a12:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a16:	b2da      	uxtb	r2, r3
 8008a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a1a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a1e:	785b      	ldrb	r3, [r3, #1]
 8008a20:	4618      	mov	r0, r3
 8008a22:	f7fe f93b 	bl	8006c9c <disk_initialize>
 8008a26:	4603      	mov	r3, r0
 8008a28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008a2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a30:	f003 0301 	and.w	r3, r3, #1
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d001      	beq.n	8008a3c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008a38:	2303      	movs	r3, #3
 8008a3a:	e1e7      	b.n	8008e0c <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008a3c:	79fb      	ldrb	r3, [r7, #7]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d007      	beq.n	8008a52 <find_volume+0xca>
 8008a42:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a46:	f003 0304 	and.w	r3, r3, #4
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008a4e:	230a      	movs	r3, #10
 8008a50:	e1dc      	b.n	8008e0c <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008a52:	2300      	movs	r3, #0
 8008a54:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008a56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a58:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008a5a:	f7ff ff3f 	bl	80088dc <check_fs>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008a64:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d14b      	bne.n	8008b04 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	643b      	str	r3, [r7, #64]	; 0x40
 8008a70:	e01f      	b.n	8008ab2 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a74:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008a78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a7a:	011b      	lsls	r3, r3, #4
 8008a7c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008a80:	4413      	add	r3, r2
 8008a82:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a86:	3304      	adds	r3, #4
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d006      	beq.n	8008a9c <find_volume+0x114>
 8008a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a90:	3308      	adds	r3, #8
 8008a92:	4618      	mov	r0, r3
 8008a94:	f7fe f99e 	bl	8006dd4 <ld_dword>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	e000      	b.n	8008a9e <find_volume+0x116>
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008aa6:	440b      	add	r3, r1
 8008aa8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008aac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008aae:	3301      	adds	r3, #1
 8008ab0:	643b      	str	r3, [r7, #64]	; 0x40
 8008ab2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ab4:	2b03      	cmp	r3, #3
 8008ab6:	d9dc      	bls.n	8008a72 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008ab8:	2300      	movs	r3, #0
 8008aba:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008abc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d002      	beq.n	8008ac8 <find_volume+0x140>
 8008ac2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008ac8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008ad0:	4413      	add	r3, r2
 8008ad2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008ad6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008ad8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d005      	beq.n	8008aea <find_volume+0x162>
 8008ade:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008ae0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008ae2:	f7ff fefb 	bl	80088dc <check_fs>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	e000      	b.n	8008aec <find_volume+0x164>
 8008aea:	2303      	movs	r3, #3
 8008aec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008af0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d905      	bls.n	8008b04 <find_volume+0x17c>
 8008af8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008afa:	3301      	adds	r3, #1
 8008afc:	643b      	str	r3, [r7, #64]	; 0x40
 8008afe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b00:	2b03      	cmp	r3, #3
 8008b02:	d9e1      	bls.n	8008ac8 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008b04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b08:	2b04      	cmp	r3, #4
 8008b0a:	d101      	bne.n	8008b10 <find_volume+0x188>
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e17d      	b.n	8008e0c <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008b10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d901      	bls.n	8008b1c <find_volume+0x194>
 8008b18:	230d      	movs	r3, #13
 8008b1a:	e177      	b.n	8008e0c <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1e:	3334      	adds	r3, #52	; 0x34
 8008b20:	330b      	adds	r3, #11
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7fe f93e 	bl	8006da4 <ld_word>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b2e:	d001      	beq.n	8008b34 <find_volume+0x1ac>
 8008b30:	230d      	movs	r3, #13
 8008b32:	e16b      	b.n	8008e0c <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b36:	3334      	adds	r3, #52	; 0x34
 8008b38:	3316      	adds	r3, #22
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7fe f932 	bl	8006da4 <ld_word>
 8008b40:	4603      	mov	r3, r0
 8008b42:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008b44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d106      	bne.n	8008b58 <find_volume+0x1d0>
 8008b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b4c:	3334      	adds	r3, #52	; 0x34
 8008b4e:	3324      	adds	r3, #36	; 0x24
 8008b50:	4618      	mov	r0, r3
 8008b52:	f7fe f93f 	bl	8006dd4 <ld_dword>
 8008b56:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008b5c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b60:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b66:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b6a:	789b      	ldrb	r3, [r3, #2]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d005      	beq.n	8008b7c <find_volume+0x1f4>
 8008b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b72:	789b      	ldrb	r3, [r3, #2]
 8008b74:	2b02      	cmp	r3, #2
 8008b76:	d001      	beq.n	8008b7c <find_volume+0x1f4>
 8008b78:	230d      	movs	r3, #13
 8008b7a:	e147      	b.n	8008e0c <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b7e:	789b      	ldrb	r3, [r3, #2]
 8008b80:	461a      	mov	r2, r3
 8008b82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b84:	fb02 f303 	mul.w	r3, r2, r3
 8008b88:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b90:	b29a      	uxth	r2, r3
 8008b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b94:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b98:	895b      	ldrh	r3, [r3, #10]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d008      	beq.n	8008bb0 <find_volume+0x228>
 8008b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba0:	895b      	ldrh	r3, [r3, #10]
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba6:	895b      	ldrh	r3, [r3, #10]
 8008ba8:	3b01      	subs	r3, #1
 8008baa:	4013      	ands	r3, r2
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d001      	beq.n	8008bb4 <find_volume+0x22c>
 8008bb0:	230d      	movs	r3, #13
 8008bb2:	e12b      	b.n	8008e0c <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb6:	3334      	adds	r3, #52	; 0x34
 8008bb8:	3311      	adds	r3, #17
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7fe f8f2 	bl	8006da4 <ld_word>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bca:	891b      	ldrh	r3, [r3, #8]
 8008bcc:	f003 030f 	and.w	r3, r3, #15
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d001      	beq.n	8008bda <find_volume+0x252>
 8008bd6:	230d      	movs	r3, #13
 8008bd8:	e118      	b.n	8008e0c <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bdc:	3334      	adds	r3, #52	; 0x34
 8008bde:	3313      	adds	r3, #19
 8008be0:	4618      	mov	r0, r3
 8008be2:	f7fe f8df 	bl	8006da4 <ld_word>
 8008be6:	4603      	mov	r3, r0
 8008be8:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008bea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d106      	bne.n	8008bfe <find_volume+0x276>
 8008bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bf2:	3334      	adds	r3, #52	; 0x34
 8008bf4:	3320      	adds	r3, #32
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f7fe f8ec 	bl	8006dd4 <ld_dword>
 8008bfc:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c00:	3334      	adds	r3, #52	; 0x34
 8008c02:	330e      	adds	r3, #14
 8008c04:	4618      	mov	r0, r3
 8008c06:	f7fe f8cd 	bl	8006da4 <ld_word>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008c0e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d101      	bne.n	8008c18 <find_volume+0x290>
 8008c14:	230d      	movs	r3, #13
 8008c16:	e0f9      	b.n	8008e0c <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008c18:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008c1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c1c:	4413      	add	r3, r2
 8008c1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c20:	8912      	ldrh	r2, [r2, #8]
 8008c22:	0912      	lsrs	r2, r2, #4
 8008c24:	b292      	uxth	r2, r2
 8008c26:	4413      	add	r3, r2
 8008c28:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008c2a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d201      	bcs.n	8008c36 <find_volume+0x2ae>
 8008c32:	230d      	movs	r3, #13
 8008c34:	e0ea      	b.n	8008e0c <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008c36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3a:	1ad3      	subs	r3, r2, r3
 8008c3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c3e:	8952      	ldrh	r2, [r2, #10]
 8008c40:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c44:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d103      	bne.n	8008c54 <find_volume+0x2cc>
 8008c4c:	230d      	movs	r3, #13
 8008c4e:	e0dd      	b.n	8008e0c <find_volume+0x484>
 8008c50:	200000b0 	.word	0x200000b0
		fmt = FS_FAT32;
 8008c54:	2303      	movs	r3, #3
 8008c56:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d802      	bhi.n	8008c6a <find_volume+0x2e2>
 8008c64:	2302      	movs	r3, #2
 8008c66:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d802      	bhi.n	8008c7a <find_volume+0x2f2>
 8008c74:	2301      	movs	r3, #1
 8008c76:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c7c:	1c9a      	adds	r2, r3, #2
 8008c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c80:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c84:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c86:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008c88:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008c8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c8c:	441a      	add	r2, r3
 8008c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c90:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008c92:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c96:	441a      	add	r2, r3
 8008c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c9a:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8008c9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ca0:	2b03      	cmp	r3, #3
 8008ca2:	d11e      	bne.n	8008ce2 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca6:	3334      	adds	r3, #52	; 0x34
 8008ca8:	332a      	adds	r3, #42	; 0x2a
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7fe f87a 	bl	8006da4 <ld_word>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d001      	beq.n	8008cba <find_volume+0x332>
 8008cb6:	230d      	movs	r3, #13
 8008cb8:	e0a8      	b.n	8008e0c <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cbc:	891b      	ldrh	r3, [r3, #8]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d001      	beq.n	8008cc6 <find_volume+0x33e>
 8008cc2:	230d      	movs	r3, #13
 8008cc4:	e0a2      	b.n	8008e0c <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cc8:	3334      	adds	r3, #52	; 0x34
 8008cca:	332c      	adds	r3, #44	; 0x2c
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7fe f881 	bl	8006dd4 <ld_dword>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cd6:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cda:	699b      	ldr	r3, [r3, #24]
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	647b      	str	r3, [r7, #68]	; 0x44
 8008ce0:	e01f      	b.n	8008d22 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce4:	891b      	ldrh	r3, [r3, #8]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d101      	bne.n	8008cee <find_volume+0x366>
 8008cea:	230d      	movs	r3, #13
 8008cec:	e08e      	b.n	8008e0c <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cf4:	441a      	add	r2, r3
 8008cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf8:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008cfa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d103      	bne.n	8008d0a <find_volume+0x382>
 8008d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d04:	699b      	ldr	r3, [r3, #24]
 8008d06:	005b      	lsls	r3, r3, #1
 8008d08:	e00a      	b.n	8008d20 <find_volume+0x398>
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0c:	699a      	ldr	r2, [r3, #24]
 8008d0e:	4613      	mov	r3, r2
 8008d10:	005b      	lsls	r3, r3, #1
 8008d12:	4413      	add	r3, r2
 8008d14:	085a      	lsrs	r2, r3, #1
 8008d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d18:	699b      	ldr	r3, [r3, #24]
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008d20:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d24:	69da      	ldr	r2, [r3, #28]
 8008d26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d28:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008d2c:	0a5b      	lsrs	r3, r3, #9
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	d201      	bcs.n	8008d36 <find_volume+0x3ae>
 8008d32:	230d      	movs	r3, #13
 8008d34:	e06a      	b.n	8008e0c <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d38:	f04f 32ff 	mov.w	r2, #4294967295
 8008d3c:	615a      	str	r2, [r3, #20]
 8008d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d40:	695a      	ldr	r2, [r3, #20]
 8008d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d44:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8008d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d48:	2280      	movs	r2, #128	; 0x80
 8008d4a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008d4c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008d50:	2b03      	cmp	r3, #3
 8008d52:	d149      	bne.n	8008de8 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d56:	3334      	adds	r3, #52	; 0x34
 8008d58:	3330      	adds	r3, #48	; 0x30
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7fe f822 	bl	8006da4 <ld_word>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d140      	bne.n	8008de8 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008d66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d68:	3301      	adds	r3, #1
 8008d6a:	4619      	mov	r1, r3
 8008d6c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008d6e:	f7fe fac9 	bl	8007304 <move_window>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d137      	bne.n	8008de8 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8008d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d80:	3334      	adds	r3, #52	; 0x34
 8008d82:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7fe f80c 	bl	8006da4 <ld_word>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	461a      	mov	r2, r3
 8008d90:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d127      	bne.n	8008de8 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9a:	3334      	adds	r3, #52	; 0x34
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f7fe f819 	bl	8006dd4 <ld_dword>
 8008da2:	4602      	mov	r2, r0
 8008da4:	4b1b      	ldr	r3, [pc, #108]	; (8008e14 <find_volume+0x48c>)
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d11e      	bne.n	8008de8 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dac:	3334      	adds	r3, #52	; 0x34
 8008dae:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7fe f80e 	bl	8006dd4 <ld_dword>
 8008db8:	4602      	mov	r2, r0
 8008dba:	4b17      	ldr	r3, [pc, #92]	; (8008e18 <find_volume+0x490>)
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d113      	bne.n	8008de8 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dc2:	3334      	adds	r3, #52	; 0x34
 8008dc4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7fe f803 	bl	8006dd4 <ld_dword>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd2:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd6:	3334      	adds	r3, #52	; 0x34
 8008dd8:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7fd fff9 	bl	8006dd4 <ld_dword>
 8008de2:	4602      	mov	r2, r0
 8008de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de6:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dea:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008dee:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008df0:	4b0a      	ldr	r3, [pc, #40]	; (8008e1c <find_volume+0x494>)
 8008df2:	881b      	ldrh	r3, [r3, #0]
 8008df4:	3301      	adds	r3, #1
 8008df6:	b29a      	uxth	r2, r3
 8008df8:	4b08      	ldr	r3, [pc, #32]	; (8008e1c <find_volume+0x494>)
 8008dfa:	801a      	strh	r2, [r3, #0]
 8008dfc:	4b07      	ldr	r3, [pc, #28]	; (8008e1c <find_volume+0x494>)
 8008dfe:	881a      	ldrh	r2, [r3, #0]
 8008e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e02:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008e04:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008e06:	f7fe fa15 	bl	8007234 <clear_lock>
#endif
	return FR_OK;
 8008e0a:	2300      	movs	r3, #0
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3758      	adds	r7, #88	; 0x58
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	41615252 	.word	0x41615252
 8008e18:	61417272 	.word	0x61417272
 8008e1c:	200000b4 	.word	0x200000b4

08008e20 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b084      	sub	sp, #16
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008e2a:	2309      	movs	r3, #9
 8008e2c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d01c      	beq.n	8008e6e <validate+0x4e>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d018      	beq.n	8008e6e <validate+0x4e>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d013      	beq.n	8008e6e <validate+0x4e>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	889a      	ldrh	r2, [r3, #4]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	88db      	ldrh	r3, [r3, #6]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d10c      	bne.n	8008e6e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	785b      	ldrb	r3, [r3, #1]
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7fd ff04 	bl	8006c68 <disk_status>
 8008e60:	4603      	mov	r3, r0
 8008e62:	f003 0301 	and.w	r3, r3, #1
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d101      	bne.n	8008e6e <validate+0x4e>
			res = FR_OK;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008e6e:	7bfb      	ldrb	r3, [r7, #15]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d102      	bne.n	8008e7a <validate+0x5a>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	e000      	b.n	8008e7c <validate+0x5c>
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	683a      	ldr	r2, [r7, #0]
 8008e7e:	6013      	str	r3, [r2, #0]
	return res;
 8008e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3710      	adds	r7, #16
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
	...

08008e8c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b088      	sub	sp, #32
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	60f8      	str	r0, [r7, #12]
 8008e94:	60b9      	str	r1, [r7, #8]
 8008e96:	4613      	mov	r3, r2
 8008e98:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008e9e:	f107 0310 	add.w	r3, r7, #16
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7ff fcd5 	bl	8008852 <get_ldnumber>
 8008ea8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	da01      	bge.n	8008eb4 <f_mount+0x28>
 8008eb0:	230b      	movs	r3, #11
 8008eb2:	e02b      	b.n	8008f0c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008eb4:	4a17      	ldr	r2, [pc, #92]	; (8008f14 <f_mount+0x88>)
 8008eb6:	69fb      	ldr	r3, [r7, #28]
 8008eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ebc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008ebe:	69bb      	ldr	r3, [r7, #24]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d005      	beq.n	8008ed0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008ec4:	69b8      	ldr	r0, [r7, #24]
 8008ec6:	f7fe f9b5 	bl	8007234 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d002      	beq.n	8008edc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008edc:	68fa      	ldr	r2, [r7, #12]
 8008ede:	490d      	ldr	r1, [pc, #52]	; (8008f14 <f_mount+0x88>)
 8008ee0:	69fb      	ldr	r3, [r7, #28]
 8008ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d002      	beq.n	8008ef2 <f_mount+0x66>
 8008eec:	79fb      	ldrb	r3, [r7, #7]
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d001      	beq.n	8008ef6 <f_mount+0x6a>
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	e00a      	b.n	8008f0c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008ef6:	f107 010c 	add.w	r1, r7, #12
 8008efa:	f107 0308 	add.w	r3, r7, #8
 8008efe:	2200      	movs	r2, #0
 8008f00:	4618      	mov	r0, r3
 8008f02:	f7ff fd41 	bl	8008988 <find_volume>
 8008f06:	4603      	mov	r3, r0
 8008f08:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008f0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3720      	adds	r7, #32
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}
 8008f14:	200000b0 	.word	0x200000b0

08008f18 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b09a      	sub	sp, #104	; 0x68
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	4613      	mov	r3, r2
 8008f24:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d101      	bne.n	8008f30 <f_open+0x18>
 8008f2c:	2309      	movs	r3, #9
 8008f2e:	e1bd      	b.n	80092ac <f_open+0x394>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008f30:	79fb      	ldrb	r3, [r7, #7]
 8008f32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f36:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008f38:	79fa      	ldrb	r2, [r7, #7]
 8008f3a:	f107 0110 	add.w	r1, r7, #16
 8008f3e:	f107 0308 	add.w	r3, r7, #8
 8008f42:	4618      	mov	r0, r3
 8008f44:	f7ff fd20 	bl	8008988 <find_volume>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8008f4e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	f040 81a1 	bne.w	800929a <f_open+0x382>
		dj.obj.fs = fs;
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 8008f5c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008f60:	f000 ff36 	bl	8009dd0 <ff_memalloc>
 8008f64:	65b8      	str	r0, [r7, #88]	; 0x58
 8008f66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d101      	bne.n	8008f70 <f_open+0x58>
 8008f6c:	2311      	movs	r3, #17
 8008f6e:	e19d      	b.n	80092ac <f_open+0x394>
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008f74:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	f107 0314 	add.w	r3, r7, #20
 8008f7c:	4611      	mov	r1, r2
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7ff fbf6 	bl	8008770 <follow_path>
 8008f84:	4603      	mov	r3, r0
 8008f86:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008f8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d11a      	bne.n	8008fc8 <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008f92:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008f96:	b25b      	sxtb	r3, r3
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	da03      	bge.n	8008fa4 <f_open+0x8c>
				res = FR_INVALID_NAME;
 8008f9c:	2306      	movs	r3, #6
 8008f9e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8008fa2:	e011      	b.n	8008fc8 <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008fa4:	79fb      	ldrb	r3, [r7, #7]
 8008fa6:	f023 0301 	bic.w	r3, r3, #1
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	bf14      	ite	ne
 8008fae:	2301      	movne	r3, #1
 8008fb0:	2300      	moveq	r3, #0
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	f107 0314 	add.w	r3, r7, #20
 8008fba:	4611      	mov	r1, r2
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f7fd fff1 	bl	8006fa4 <chk_lock>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008fc8:	79fb      	ldrb	r3, [r7, #7]
 8008fca:	f003 031c 	and.w	r3, r3, #28
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d07f      	beq.n	80090d2 <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 8008fd2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d017      	beq.n	800900a <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008fda:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008fde:	2b04      	cmp	r3, #4
 8008fe0:	d10e      	bne.n	8009000 <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008fe2:	f7fe f83b 	bl	800705c <enq_lock>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d006      	beq.n	8008ffa <f_open+0xe2>
 8008fec:	f107 0314 	add.w	r3, r7, #20
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7ff f90d 	bl	8008210 <dir_register>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	e000      	b.n	8008ffc <f_open+0xe4>
 8008ffa:	2312      	movs	r3, #18
 8008ffc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009000:	79fb      	ldrb	r3, [r7, #7]
 8009002:	f043 0308 	orr.w	r3, r3, #8
 8009006:	71fb      	strb	r3, [r7, #7]
 8009008:	e010      	b.n	800902c <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800900a:	7ebb      	ldrb	r3, [r7, #26]
 800900c:	f003 0311 	and.w	r3, r3, #17
 8009010:	2b00      	cmp	r3, #0
 8009012:	d003      	beq.n	800901c <f_open+0x104>
					res = FR_DENIED;
 8009014:	2307      	movs	r3, #7
 8009016:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800901a:	e007      	b.n	800902c <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800901c:	79fb      	ldrb	r3, [r7, #7]
 800901e:	f003 0304 	and.w	r3, r3, #4
 8009022:	2b00      	cmp	r3, #0
 8009024:	d002      	beq.n	800902c <f_open+0x114>
 8009026:	2308      	movs	r3, #8
 8009028:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800902c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009030:	2b00      	cmp	r3, #0
 8009032:	d168      	bne.n	8009106 <f_open+0x1ee>
 8009034:	79fb      	ldrb	r3, [r7, #7]
 8009036:	f003 0308 	and.w	r3, r3, #8
 800903a:	2b00      	cmp	r3, #0
 800903c:	d063      	beq.n	8009106 <f_open+0x1ee>
				dw = GET_FATTIME();
 800903e:	f001 fc83 	bl	800a948 <get_fattime>
 8009042:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009046:	330e      	adds	r3, #14
 8009048:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800904a:	4618      	mov	r0, r3
 800904c:	f7fd ff00 	bl	8006e50 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009052:	3316      	adds	r3, #22
 8009054:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009056:	4618      	mov	r0, r3
 8009058:	f7fd fefa 	bl	8006e50 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800905c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800905e:	330b      	adds	r3, #11
 8009060:	2220      	movs	r2, #32
 8009062:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009068:	4611      	mov	r1, r2
 800906a:	4618      	mov	r0, r3
 800906c:	f7fe fe49 	bl	8007d02 <ld_clust>
 8009070:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009076:	2200      	movs	r2, #0
 8009078:	4618      	mov	r0, r3
 800907a:	f7fe fe61 	bl	8007d40 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800907e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009080:	331c      	adds	r3, #28
 8009082:	2100      	movs	r1, #0
 8009084:	4618      	mov	r0, r3
 8009086:	f7fd fee3 	bl	8006e50 <st_dword>
					fs->wflag = 1;
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	2201      	movs	r2, #1
 800908e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009090:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009092:	2b00      	cmp	r3, #0
 8009094:	d037      	beq.n	8009106 <f_open+0x1ee>
						dw = fs->winsect;
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800909a:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800909c:	f107 0314 	add.w	r3, r7, #20
 80090a0:	2200      	movs	r2, #0
 80090a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7fe fb74 	bl	8007792 <remove_chain>
 80090aa:	4603      	mov	r3, r0
 80090ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80090b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d126      	bne.n	8009106 <f_open+0x1ee>
							res = move_window(fs, dw);
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80090bc:	4618      	mov	r0, r3
 80090be:	f7fe f921 	bl	8007304 <move_window>
 80090c2:	4603      	mov	r3, r0
 80090c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80090cc:	3a01      	subs	r2, #1
 80090ce:	611a      	str	r2, [r3, #16]
 80090d0:	e019      	b.n	8009106 <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80090d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d115      	bne.n	8009106 <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80090da:	7ebb      	ldrb	r3, [r7, #26]
 80090dc:	f003 0310 	and.w	r3, r3, #16
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d003      	beq.n	80090ec <f_open+0x1d4>
					res = FR_NO_FILE;
 80090e4:	2304      	movs	r3, #4
 80090e6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80090ea:	e00c      	b.n	8009106 <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80090ec:	79fb      	ldrb	r3, [r7, #7]
 80090ee:	f003 0302 	and.w	r3, r3, #2
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d007      	beq.n	8009106 <f_open+0x1ee>
 80090f6:	7ebb      	ldrb	r3, [r7, #26]
 80090f8:	f003 0301 	and.w	r3, r3, #1
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d002      	beq.n	8009106 <f_open+0x1ee>
						res = FR_DENIED;
 8009100:	2307      	movs	r3, #7
 8009102:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009106:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800910a:	2b00      	cmp	r3, #0
 800910c:	d128      	bne.n	8009160 <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800910e:	79fb      	ldrb	r3, [r7, #7]
 8009110:	f003 0308 	and.w	r3, r3, #8
 8009114:	2b00      	cmp	r3, #0
 8009116:	d003      	beq.n	8009120 <f_open+0x208>
				mode |= FA_MODIFIED;
 8009118:	79fb      	ldrb	r3, [r7, #7]
 800911a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800911e:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009128:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800912e:	79fb      	ldrb	r3, [r7, #7]
 8009130:	f023 0301 	bic.w	r3, r3, #1
 8009134:	2b00      	cmp	r3, #0
 8009136:	bf14      	ite	ne
 8009138:	2301      	movne	r3, #1
 800913a:	2300      	moveq	r3, #0
 800913c:	b2db      	uxtb	r3, r3
 800913e:	461a      	mov	r2, r3
 8009140:	f107 0314 	add.w	r3, r7, #20
 8009144:	4611      	mov	r1, r2
 8009146:	4618      	mov	r0, r3
 8009148:	f7fd ffaa 	bl	80070a0 <inc_lock>
 800914c:	4602      	mov	r2, r0
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d102      	bne.n	8009160 <f_open+0x248>
 800915a:	2302      	movs	r3, #2
 800915c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009160:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009164:	2b00      	cmp	r3, #0
 8009166:	f040 8095 	bne.w	8009294 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800916e:	4611      	mov	r1, r2
 8009170:	4618      	mov	r0, r3
 8009172:	f7fe fdc6 	bl	8007d02 <ld_clust>
 8009176:	4602      	mov	r2, r0
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800917c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800917e:	331c      	adds	r3, #28
 8009180:	4618      	mov	r0, r3
 8009182:	f7fd fe27 	bl	8006dd4 <ld_dword>
 8009186:	4602      	mov	r2, r0
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2200      	movs	r2, #0
 8009190:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009192:	693a      	ldr	r2, [r7, #16]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	88da      	ldrh	r2, [r3, #6]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	79fa      	ldrb	r2, [r7, #7]
 80091a4:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2200      	movs	r2, #0
 80091aa:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2200      	movs	r2, #0
 80091b0:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	3330      	adds	r3, #48	; 0x30
 80091bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80091c0:	2100      	movs	r1, #0
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7fd fe91 	bl	8006eea <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80091c8:	79fb      	ldrb	r3, [r7, #7]
 80091ca:	f003 0320 	and.w	r3, r3, #32
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d060      	beq.n	8009294 <f_open+0x37c>
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d05c      	beq.n	8009294 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	68da      	ldr	r2, [r3, #12]
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	895b      	ldrh	r3, [r3, #10]
 80091e6:	025b      	lsls	r3, r3, #9
 80091e8:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80091f6:	e016      	b.n	8009226 <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80091fc:	4618      	mov	r0, r3
 80091fe:	f7fe f93c 	bl	800747a <get_fat>
 8009202:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009204:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009206:	2b01      	cmp	r3, #1
 8009208:	d802      	bhi.n	8009210 <f_open+0x2f8>
 800920a:	2302      	movs	r3, #2
 800920c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009210:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009216:	d102      	bne.n	800921e <f_open+0x306>
 8009218:	2301      	movs	r3, #1
 800921a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800921e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009222:	1ad3      	subs	r3, r2, r3
 8009224:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009226:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800922a:	2b00      	cmp	r3, #0
 800922c:	d103      	bne.n	8009236 <f_open+0x31e>
 800922e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009232:	429a      	cmp	r2, r3
 8009234:	d8e0      	bhi.n	80091f8 <f_open+0x2e0>
				}
				fp->clust = clst;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800923a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800923c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009240:	2b00      	cmp	r3, #0
 8009242:	d127      	bne.n	8009294 <f_open+0x37c>
 8009244:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009246:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800924a:	2b00      	cmp	r3, #0
 800924c:	d022      	beq.n	8009294 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009252:	4618      	mov	r0, r3
 8009254:	f7fe f8f2 	bl	800743c <clust2sect>
 8009258:	64b8      	str	r0, [r7, #72]	; 0x48
 800925a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800925c:	2b00      	cmp	r3, #0
 800925e:	d103      	bne.n	8009268 <f_open+0x350>
						res = FR_INT_ERR;
 8009260:	2302      	movs	r3, #2
 8009262:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009266:	e015      	b.n	8009294 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009268:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800926a:	0a5a      	lsrs	r2, r3, #9
 800926c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800926e:	441a      	add	r2, r3
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	7858      	ldrb	r0, [r3, #1]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	6a1a      	ldr	r2, [r3, #32]
 8009282:	2301      	movs	r3, #1
 8009284:	f7fd fd30 	bl	8006ce8 <disk_read>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d002      	beq.n	8009294 <f_open+0x37c>
 800928e:	2301      	movs	r3, #1
 8009290:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 8009294:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009296:	f000 fda7 	bl	8009de8 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800929a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d002      	beq.n	80092a8 <f_open+0x390>
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80092a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3768      	adds	r7, #104	; 0x68
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b08c      	sub	sp, #48	; 0x30
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	607a      	str	r2, [r7, #4]
 80092c0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	2200      	movs	r2, #0
 80092ca:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f107 0210 	add.w	r2, r7, #16
 80092d2:	4611      	mov	r1, r2
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7ff fda3 	bl	8008e20 <validate>
 80092da:	4603      	mov	r3, r0
 80092dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80092e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d107      	bne.n	80092f8 <f_write+0x44>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	7d5b      	ldrb	r3, [r3, #21]
 80092ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80092f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d002      	beq.n	80092fe <f_write+0x4a>
 80092f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092fc:	e14b      	b.n	8009596 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	7d1b      	ldrb	r3, [r3, #20]
 8009302:	f003 0302 	and.w	r3, r3, #2
 8009306:	2b00      	cmp	r3, #0
 8009308:	d101      	bne.n	800930e <f_write+0x5a>
 800930a:	2307      	movs	r3, #7
 800930c:	e143      	b.n	8009596 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	699a      	ldr	r2, [r3, #24]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	441a      	add	r2, r3
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	699b      	ldr	r3, [r3, #24]
 800931a:	429a      	cmp	r2, r3
 800931c:	f080 812d 	bcs.w	800957a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	699b      	ldr	r3, [r3, #24]
 8009324:	43db      	mvns	r3, r3
 8009326:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009328:	e127      	b.n	800957a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	699b      	ldr	r3, [r3, #24]
 800932e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009332:	2b00      	cmp	r3, #0
 8009334:	f040 80e3 	bne.w	80094fe <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	0a5b      	lsrs	r3, r3, #9
 800933e:	693a      	ldr	r2, [r7, #16]
 8009340:	8952      	ldrh	r2, [r2, #10]
 8009342:	3a01      	subs	r2, #1
 8009344:	4013      	ands	r3, r2
 8009346:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009348:	69bb      	ldr	r3, [r7, #24]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d143      	bne.n	80093d6 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	699b      	ldr	r3, [r3, #24]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d10c      	bne.n	8009370 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800935c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800935e:	2b00      	cmp	r3, #0
 8009360:	d11a      	bne.n	8009398 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2100      	movs	r1, #0
 8009366:	4618      	mov	r0, r3
 8009368:	f7fe fa78 	bl	800785c <create_chain>
 800936c:	62b8      	str	r0, [r7, #40]	; 0x28
 800936e:	e013      	b.n	8009398 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009374:	2b00      	cmp	r3, #0
 8009376:	d007      	beq.n	8009388 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	4619      	mov	r1, r3
 800937e:	68f8      	ldr	r0, [r7, #12]
 8009380:	f7fe fb04 	bl	800798c <clmt_clust>
 8009384:	62b8      	str	r0, [r7, #40]	; 0x28
 8009386:	e007      	b.n	8009398 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009388:	68fa      	ldr	r2, [r7, #12]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	69db      	ldr	r3, [r3, #28]
 800938e:	4619      	mov	r1, r3
 8009390:	4610      	mov	r0, r2
 8009392:	f7fe fa63 	bl	800785c <create_chain>
 8009396:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800939a:	2b00      	cmp	r3, #0
 800939c:	f000 80f2 	beq.w	8009584 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80093a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d104      	bne.n	80093b0 <f_write+0xfc>
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2202      	movs	r2, #2
 80093aa:	755a      	strb	r2, [r3, #21]
 80093ac:	2302      	movs	r3, #2
 80093ae:	e0f2      	b.n	8009596 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80093b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b6:	d104      	bne.n	80093c2 <f_write+0x10e>
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2201      	movs	r2, #1
 80093bc:	755a      	strb	r2, [r3, #21]
 80093be:	2301      	movs	r3, #1
 80093c0:	e0e9      	b.n	8009596 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093c6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d102      	bne.n	80093d6 <f_write+0x122>
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093d4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	7d1b      	ldrb	r3, [r3, #20]
 80093da:	b25b      	sxtb	r3, r3
 80093dc:	2b00      	cmp	r3, #0
 80093de:	da18      	bge.n	8009412 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	7858      	ldrb	r0, [r3, #1]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	6a1a      	ldr	r2, [r3, #32]
 80093ee:	2301      	movs	r3, #1
 80093f0:	f7fd fc9a 	bl	8006d28 <disk_write>
 80093f4:	4603      	mov	r3, r0
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d004      	beq.n	8009404 <f_write+0x150>
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2201      	movs	r2, #1
 80093fe:	755a      	strb	r2, [r3, #21]
 8009400:	2301      	movs	r3, #1
 8009402:	e0c8      	b.n	8009596 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	7d1b      	ldrb	r3, [r3, #20]
 8009408:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800940c:	b2da      	uxtb	r2, r3
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009412:	693a      	ldr	r2, [r7, #16]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	69db      	ldr	r3, [r3, #28]
 8009418:	4619      	mov	r1, r3
 800941a:	4610      	mov	r0, r2
 800941c:	f7fe f80e 	bl	800743c <clust2sect>
 8009420:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d104      	bne.n	8009432 <f_write+0x17e>
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2202      	movs	r2, #2
 800942c:	755a      	strb	r2, [r3, #21]
 800942e:	2302      	movs	r3, #2
 8009430:	e0b1      	b.n	8009596 <f_write+0x2e2>
			sect += csect;
 8009432:	697a      	ldr	r2, [r7, #20]
 8009434:	69bb      	ldr	r3, [r7, #24]
 8009436:	4413      	add	r3, r2
 8009438:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	0a5b      	lsrs	r3, r3, #9
 800943e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009440:	6a3b      	ldr	r3, [r7, #32]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d03c      	beq.n	80094c0 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009446:	69ba      	ldr	r2, [r7, #24]
 8009448:	6a3b      	ldr	r3, [r7, #32]
 800944a:	4413      	add	r3, r2
 800944c:	693a      	ldr	r2, [r7, #16]
 800944e:	8952      	ldrh	r2, [r2, #10]
 8009450:	4293      	cmp	r3, r2
 8009452:	d905      	bls.n	8009460 <f_write+0x1ac>
					cc = fs->csize - csect;
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	895b      	ldrh	r3, [r3, #10]
 8009458:	461a      	mov	r2, r3
 800945a:	69bb      	ldr	r3, [r7, #24]
 800945c:	1ad3      	subs	r3, r2, r3
 800945e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	7858      	ldrb	r0, [r3, #1]
 8009464:	6a3b      	ldr	r3, [r7, #32]
 8009466:	697a      	ldr	r2, [r7, #20]
 8009468:	69f9      	ldr	r1, [r7, #28]
 800946a:	f7fd fc5d 	bl	8006d28 <disk_write>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d004      	beq.n	800947e <f_write+0x1ca>
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2201      	movs	r2, #1
 8009478:	755a      	strb	r2, [r3, #21]
 800947a:	2301      	movs	r3, #1
 800947c:	e08b      	b.n	8009596 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	6a1a      	ldr	r2, [r3, #32]
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	1ad2      	subs	r2, r2, r3
 8009486:	6a3b      	ldr	r3, [r7, #32]
 8009488:	429a      	cmp	r2, r3
 800948a:	d215      	bcs.n	80094b8 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	6a1a      	ldr	r2, [r3, #32]
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	1ad3      	subs	r3, r2, r3
 800949a:	025b      	lsls	r3, r3, #9
 800949c:	69fa      	ldr	r2, [r7, #28]
 800949e:	4413      	add	r3, r2
 80094a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094a4:	4619      	mov	r1, r3
 80094a6:	f7fd fcff 	bl	8006ea8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	7d1b      	ldrb	r3, [r3, #20]
 80094ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094b2:	b2da      	uxtb	r2, r3
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80094b8:	6a3b      	ldr	r3, [r7, #32]
 80094ba:	025b      	lsls	r3, r3, #9
 80094bc:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80094be:	e03f      	b.n	8009540 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	6a1a      	ldr	r2, [r3, #32]
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d016      	beq.n	80094f8 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	699a      	ldr	r2, [r3, #24]
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d210      	bcs.n	80094f8 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80094d6:	693b      	ldr	r3, [r7, #16]
 80094d8:	7858      	ldrb	r0, [r3, #1]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80094e0:	2301      	movs	r3, #1
 80094e2:	697a      	ldr	r2, [r7, #20]
 80094e4:	f7fd fc00 	bl	8006ce8 <disk_read>
 80094e8:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d004      	beq.n	80094f8 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2201      	movs	r2, #1
 80094f2:	755a      	strb	r2, [r3, #21]
 80094f4:	2301      	movs	r3, #1
 80094f6:	e04e      	b.n	8009596 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	697a      	ldr	r2, [r7, #20]
 80094fc:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009506:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800950a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800950c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	429a      	cmp	r2, r3
 8009512:	d901      	bls.n	8009518 <f_write+0x264>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	699b      	ldr	r3, [r3, #24]
 8009522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009526:	4413      	add	r3, r2
 8009528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800952a:	69f9      	ldr	r1, [r7, #28]
 800952c:	4618      	mov	r0, r3
 800952e:	f7fd fcbb 	bl	8006ea8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	7d1b      	ldrb	r3, [r3, #20]
 8009536:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800953a:	b2da      	uxtb	r2, r3
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009540:	69fa      	ldr	r2, [r7, #28]
 8009542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009544:	4413      	add	r3, r2
 8009546:	61fb      	str	r3, [r7, #28]
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	699a      	ldr	r2, [r3, #24]
 800954c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800954e:	441a      	add	r2, r3
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	619a      	str	r2, [r3, #24]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	68da      	ldr	r2, [r3, #12]
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	699b      	ldr	r3, [r3, #24]
 800955c:	429a      	cmp	r2, r3
 800955e:	bf38      	it	cc
 8009560:	461a      	movcc	r2, r3
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	60da      	str	r2, [r3, #12]
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956c:	441a      	add	r2, r3
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	601a      	str	r2, [r3, #0]
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009576:	1ad3      	subs	r3, r2, r3
 8009578:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2b00      	cmp	r3, #0
 800957e:	f47f aed4 	bne.w	800932a <f_write+0x76>
 8009582:	e000      	b.n	8009586 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009584:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	7d1b      	ldrb	r3, [r3, #20]
 800958a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800958e:	b2da      	uxtb	r2, r3
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	3730      	adds	r7, #48	; 0x30
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}

0800959e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800959e:	b580      	push	{r7, lr}
 80095a0:	b086      	sub	sp, #24
 80095a2:	af00      	add	r7, sp, #0
 80095a4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f107 0208 	add.w	r2, r7, #8
 80095ac:	4611      	mov	r1, r2
 80095ae:	4618      	mov	r0, r3
 80095b0:	f7ff fc36 	bl	8008e20 <validate>
 80095b4:	4603      	mov	r3, r0
 80095b6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80095b8:	7dfb      	ldrb	r3, [r7, #23]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d168      	bne.n	8009690 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	7d1b      	ldrb	r3, [r3, #20]
 80095c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d062      	beq.n	8009690 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	7d1b      	ldrb	r3, [r3, #20]
 80095ce:	b25b      	sxtb	r3, r3
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	da15      	bge.n	8009600 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	7858      	ldrb	r0, [r3, #1]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a1a      	ldr	r2, [r3, #32]
 80095e2:	2301      	movs	r3, #1
 80095e4:	f7fd fba0 	bl	8006d28 <disk_write>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d001      	beq.n	80095f2 <f_sync+0x54>
 80095ee:	2301      	movs	r3, #1
 80095f0:	e04f      	b.n	8009692 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	7d1b      	ldrb	r3, [r3, #20]
 80095f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095fa:	b2da      	uxtb	r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009600:	f001 f9a2 	bl	800a948 <get_fattime>
 8009604:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009606:	68ba      	ldr	r2, [r7, #8]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800960c:	4619      	mov	r1, r3
 800960e:	4610      	mov	r0, r2
 8009610:	f7fd fe78 	bl	8007304 <move_window>
 8009614:	4603      	mov	r3, r0
 8009616:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009618:	7dfb      	ldrb	r3, [r7, #23]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d138      	bne.n	8009690 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009622:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	330b      	adds	r3, #11
 8009628:	68fa      	ldr	r2, [r7, #12]
 800962a:	320b      	adds	r2, #11
 800962c:	7812      	ldrb	r2, [r2, #0]
 800962e:	f042 0220 	orr.w	r2, r2, #32
 8009632:	b2d2      	uxtb	r2, r2
 8009634:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6818      	ldr	r0, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	689b      	ldr	r3, [r3, #8]
 800963e:	461a      	mov	r2, r3
 8009640:	68f9      	ldr	r1, [r7, #12]
 8009642:	f7fe fb7d 	bl	8007d40 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	f103 021c 	add.w	r2, r3, #28
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	68db      	ldr	r3, [r3, #12]
 8009650:	4619      	mov	r1, r3
 8009652:	4610      	mov	r0, r2
 8009654:	f7fd fbfc 	bl	8006e50 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	3316      	adds	r3, #22
 800965c:	6939      	ldr	r1, [r7, #16]
 800965e:	4618      	mov	r0, r3
 8009660:	f7fd fbf6 	bl	8006e50 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	3312      	adds	r3, #18
 8009668:	2100      	movs	r1, #0
 800966a:	4618      	mov	r0, r3
 800966c:	f7fd fbd5 	bl	8006e1a <st_word>
					fs->wflag = 1;
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	2201      	movs	r2, #1
 8009674:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	4618      	mov	r0, r3
 800967a:	f7fd fe71 	bl	8007360 <sync_fs>
 800967e:	4603      	mov	r3, r0
 8009680:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	7d1b      	ldrb	r3, [r3, #20]
 8009686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800968a:	b2da      	uxtb	r2, r3
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009690:	7dfb      	ldrb	r3, [r7, #23]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3718      	adds	r7, #24
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}

0800969a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800969a:	b580      	push	{r7, lr}
 800969c:	b084      	sub	sp, #16
 800969e:	af00      	add	r7, sp, #0
 80096a0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f7ff ff7b 	bl	800959e <f_sync>
 80096a8:	4603      	mov	r3, r0
 80096aa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80096ac:	7bfb      	ldrb	r3, [r7, #15]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d118      	bne.n	80096e4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f107 0208 	add.w	r2, r7, #8
 80096b8:	4611      	mov	r1, r2
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7ff fbb0 	bl	8008e20 <validate>
 80096c0:	4603      	mov	r3, r0
 80096c2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d10c      	bne.n	80096e4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7fd fd74 	bl	80071bc <dec_lock>
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d102      	bne.n	80096e4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80096e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}

080096ee <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b090      	sub	sp, #64	; 0x40
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	6078      	str	r0, [r7, #4]
 80096f6:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f107 0208 	add.w	r2, r7, #8
 80096fe:	4611      	mov	r1, r2
 8009700:	4618      	mov	r0, r3
 8009702:	f7ff fb8d 	bl	8008e20 <validate>
 8009706:	4603      	mov	r3, r0
 8009708:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800970c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009710:	2b00      	cmp	r3, #0
 8009712:	d103      	bne.n	800971c <f_lseek+0x2e>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	7d5b      	ldrb	r3, [r3, #21]
 8009718:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800971c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009720:	2b00      	cmp	r3, #0
 8009722:	d002      	beq.n	800972a <f_lseek+0x3c>
 8009724:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009728:	e1e6      	b.n	8009af8 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800972e:	2b00      	cmp	r3, #0
 8009730:	f000 80d1 	beq.w	80098d6 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800973a:	d15a      	bne.n	80097f2 <f_lseek+0x104>
			tbl = fp->cltbl;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009740:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009744:	1d1a      	adds	r2, r3, #4
 8009746:	627a      	str	r2, [r7, #36]	; 0x24
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	623b      	str	r3, [r7, #32]
 800974c:	2302      	movs	r3, #2
 800974e:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8009756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009758:	2b00      	cmp	r3, #0
 800975a:	d03a      	beq.n	80097d2 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800975c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800975e:	61fb      	str	r3, [r7, #28]
 8009760:	2300      	movs	r3, #0
 8009762:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009766:	3302      	adds	r3, #2
 8009768:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800976a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800976c:	61bb      	str	r3, [r7, #24]
 800976e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009770:	3301      	adds	r3, #1
 8009772:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009778:	4618      	mov	r0, r3
 800977a:	f7fd fe7e 	bl	800747a <get_fat>
 800977e:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009782:	2b01      	cmp	r3, #1
 8009784:	d804      	bhi.n	8009790 <f_lseek+0xa2>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2202      	movs	r2, #2
 800978a:	755a      	strb	r2, [r3, #21]
 800978c:	2302      	movs	r3, #2
 800978e:	e1b3      	b.n	8009af8 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009796:	d104      	bne.n	80097a2 <f_lseek+0xb4>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	755a      	strb	r2, [r3, #21]
 800979e:	2301      	movs	r3, #1
 80097a0:	e1aa      	b.n	8009af8 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	1c5a      	adds	r2, r3, #1
 80097a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a8:	429a      	cmp	r2, r3
 80097aa:	d0de      	beq.n	800976a <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80097ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097ae:	6a3b      	ldr	r3, [r7, #32]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d809      	bhi.n	80097c8 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80097b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b6:	1d1a      	adds	r2, r3, #4
 80097b8:	627a      	str	r2, [r7, #36]	; 0x24
 80097ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80097bc:	601a      	str	r2, [r3, #0]
 80097be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c0:	1d1a      	adds	r2, r3, #4
 80097c2:	627a      	str	r2, [r7, #36]	; 0x24
 80097c4:	69fa      	ldr	r2, [r7, #28]
 80097c6:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	699a      	ldr	r2, [r3, #24]
 80097cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d8c4      	bhi.n	800975c <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097d8:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80097da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097dc:	6a3b      	ldr	r3, [r7, #32]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d803      	bhi.n	80097ea <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80097e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e4:	2200      	movs	r2, #0
 80097e6:	601a      	str	r2, [r3, #0]
 80097e8:	e184      	b.n	8009af4 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80097ea:	2311      	movs	r3, #17
 80097ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80097f0:	e180      	b.n	8009af4 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	68da      	ldr	r2, [r3, #12]
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d202      	bcs.n	8009802 <f_lseek+0x114>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	f000 8172 	beq.w	8009af4 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	3b01      	subs	r3, #1
 8009814:	4619      	mov	r1, r3
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f7fe f8b8 	bl	800798c <clmt_clust>
 800981c:	4602      	mov	r2, r0
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009822:	68ba      	ldr	r2, [r7, #8]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	69db      	ldr	r3, [r3, #28]
 8009828:	4619      	mov	r1, r3
 800982a:	4610      	mov	r0, r2
 800982c:	f7fd fe06 	bl	800743c <clust2sect>
 8009830:	6178      	str	r0, [r7, #20]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d104      	bne.n	8009842 <f_lseek+0x154>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2202      	movs	r2, #2
 800983c:	755a      	strb	r2, [r3, #21]
 800983e:	2302      	movs	r3, #2
 8009840:	e15a      	b.n	8009af8 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	3b01      	subs	r3, #1
 8009846:	0a5b      	lsrs	r3, r3, #9
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	8952      	ldrh	r2, [r2, #10]
 800984c:	3a01      	subs	r2, #1
 800984e:	4013      	ands	r3, r2
 8009850:	697a      	ldr	r2, [r7, #20]
 8009852:	4413      	add	r3, r2
 8009854:	617b      	str	r3, [r7, #20]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	699b      	ldr	r3, [r3, #24]
 800985a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800985e:	2b00      	cmp	r3, #0
 8009860:	f000 8148 	beq.w	8009af4 <f_lseek+0x406>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a1a      	ldr	r2, [r3, #32]
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	429a      	cmp	r2, r3
 800986c:	f000 8142 	beq.w	8009af4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	7d1b      	ldrb	r3, [r3, #20]
 8009874:	b25b      	sxtb	r3, r3
 8009876:	2b00      	cmp	r3, #0
 8009878:	da18      	bge.n	80098ac <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	7858      	ldrb	r0, [r3, #1]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6a1a      	ldr	r2, [r3, #32]
 8009888:	2301      	movs	r3, #1
 800988a:	f7fd fa4d 	bl	8006d28 <disk_write>
 800988e:	4603      	mov	r3, r0
 8009890:	2b00      	cmp	r3, #0
 8009892:	d004      	beq.n	800989e <f_lseek+0x1b0>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	755a      	strb	r2, [r3, #21]
 800989a:	2301      	movs	r3, #1
 800989c:	e12c      	b.n	8009af8 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	7d1b      	ldrb	r3, [r3, #20]
 80098a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098a6:	b2da      	uxtb	r2, r3
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	7858      	ldrb	r0, [r3, #1]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80098b6:	2301      	movs	r3, #1
 80098b8:	697a      	ldr	r2, [r7, #20]
 80098ba:	f7fd fa15 	bl	8006ce8 <disk_read>
 80098be:	4603      	mov	r3, r0
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d004      	beq.n	80098ce <f_lseek+0x1e0>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2201      	movs	r2, #1
 80098c8:	755a      	strb	r2, [r3, #21]
 80098ca:	2301      	movs	r3, #1
 80098cc:	e114      	b.n	8009af8 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	697a      	ldr	r2, [r7, #20]
 80098d2:	621a      	str	r2, [r3, #32]
 80098d4:	e10e      	b.n	8009af4 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	68da      	ldr	r2, [r3, #12]
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	429a      	cmp	r2, r3
 80098de:	d208      	bcs.n	80098f2 <f_lseek+0x204>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	7d1b      	ldrb	r3, [r3, #20]
 80098e4:	f003 0302 	and.w	r3, r3, #2
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d102      	bne.n	80098f2 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	699b      	ldr	r3, [r3, #24]
 80098f6:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 80098f8:	2300      	movs	r3, #0
 80098fa:	637b      	str	r3, [r7, #52]	; 0x34
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009900:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	2b00      	cmp	r3, #0
 8009906:	f000 80a7 	beq.w	8009a58 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	895b      	ldrh	r3, [r3, #10]
 800990e:	025b      	lsls	r3, r3, #9
 8009910:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d01b      	beq.n	8009950 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	1e5a      	subs	r2, r3, #1
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	1e59      	subs	r1, r3, #1
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800992c:	429a      	cmp	r2, r3
 800992e:	d30f      	bcc.n	8009950 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	1e5a      	subs	r2, r3, #1
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	425b      	negs	r3, r3
 8009938:	401a      	ands	r2, r3
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	699b      	ldr	r3, [r3, #24]
 8009942:	683a      	ldr	r2, [r7, #0]
 8009944:	1ad3      	subs	r3, r2, r3
 8009946:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	69db      	ldr	r3, [r3, #28]
 800994c:	63bb      	str	r3, [r7, #56]	; 0x38
 800994e:	e022      	b.n	8009996 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8009956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009958:	2b00      	cmp	r3, #0
 800995a:	d119      	bne.n	8009990 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2100      	movs	r1, #0
 8009960:	4618      	mov	r0, r3
 8009962:	f7fd ff7b 	bl	800785c <create_chain>
 8009966:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800996a:	2b01      	cmp	r3, #1
 800996c:	d104      	bne.n	8009978 <f_lseek+0x28a>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2202      	movs	r2, #2
 8009972:	755a      	strb	r2, [r3, #21]
 8009974:	2302      	movs	r3, #2
 8009976:	e0bf      	b.n	8009af8 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800997a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800997e:	d104      	bne.n	800998a <f_lseek+0x29c>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2201      	movs	r2, #1
 8009984:	755a      	strb	r2, [r3, #21]
 8009986:	2301      	movs	r3, #1
 8009988:	e0b6      	b.n	8009af8 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800998e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009994:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009998:	2b00      	cmp	r3, #0
 800999a:	d05d      	beq.n	8009a58 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800999c:	e03a      	b.n	8009a14 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800999e:	683a      	ldr	r2, [r7, #0]
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	1ad3      	subs	r3, r2, r3
 80099a4:	603b      	str	r3, [r7, #0]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	699a      	ldr	r2, [r3, #24]
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	441a      	add	r2, r3
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	7d1b      	ldrb	r3, [r3, #20]
 80099b6:	f003 0302 	and.w	r3, r3, #2
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d00b      	beq.n	80099d6 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fd ff4a 	bl	800785c <create_chain>
 80099c8:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80099ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d108      	bne.n	80099e2 <f_lseek+0x2f4>
							ofs = 0; break;
 80099d0:	2300      	movs	r3, #0
 80099d2:	603b      	str	r3, [r7, #0]
 80099d4:	e022      	b.n	8009a1c <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80099da:	4618      	mov	r0, r3
 80099dc:	f7fd fd4d 	bl	800747a <get_fat>
 80099e0:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80099e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099e8:	d104      	bne.n	80099f4 <f_lseek+0x306>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2201      	movs	r2, #1
 80099ee:	755a      	strb	r2, [r3, #21]
 80099f0:	2301      	movs	r3, #1
 80099f2:	e081      	b.n	8009af8 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80099f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	d904      	bls.n	8009a04 <f_lseek+0x316>
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	699a      	ldr	r2, [r3, #24]
 80099fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d804      	bhi.n	8009a0e <f_lseek+0x320>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2202      	movs	r2, #2
 8009a08:	755a      	strb	r2, [r3, #21]
 8009a0a:	2302      	movs	r3, #2
 8009a0c:	e074      	b.n	8009af8 <f_lseek+0x40a>
					fp->clust = clst;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a12:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8009a14:	683a      	ldr	r2, [r7, #0]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d8c0      	bhi.n	800999e <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	699a      	ldr	r2, [r3, #24]
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	441a      	add	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d012      	beq.n	8009a58 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7fd fd00 	bl	800743c <clust2sect>
 8009a3c:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8009a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d104      	bne.n	8009a4e <f_lseek+0x360>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2202      	movs	r2, #2
 8009a48:	755a      	strb	r2, [r3, #21]
 8009a4a:	2302      	movs	r3, #2
 8009a4c:	e054      	b.n	8009af8 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	0a5b      	lsrs	r3, r3, #9
 8009a52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a54:	4413      	add	r3, r2
 8009a56:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	699a      	ldr	r2, [r3, #24]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	68db      	ldr	r3, [r3, #12]
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d90a      	bls.n	8009a7a <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	699a      	ldr	r2, [r3, #24]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	7d1b      	ldrb	r3, [r3, #20]
 8009a70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a74:	b2da      	uxtb	r2, r3
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	699b      	ldr	r3, [r3, #24]
 8009a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d036      	beq.n	8009af4 <f_lseek+0x406>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a1a      	ldr	r2, [r3, #32]
 8009a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d031      	beq.n	8009af4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	7d1b      	ldrb	r3, [r3, #20]
 8009a94:	b25b      	sxtb	r3, r3
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	da18      	bge.n	8009acc <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	7858      	ldrb	r0, [r3, #1]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6a1a      	ldr	r2, [r3, #32]
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	f7fd f93d 	bl	8006d28 <disk_write>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d004      	beq.n	8009abe <f_lseek+0x3d0>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	755a      	strb	r2, [r3, #21]
 8009aba:	2301      	movs	r3, #1
 8009abc:	e01c      	b.n	8009af8 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	7d1b      	ldrb	r3, [r3, #20]
 8009ac2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ac6:	b2da      	uxtb	r2, r3
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	7858      	ldrb	r0, [r3, #1]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ada:	f7fd f905 	bl	8006ce8 <disk_read>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d004      	beq.n	8009aee <f_lseek+0x400>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	755a      	strb	r2, [r3, #21]
 8009aea:	2301      	movs	r3, #1
 8009aec:	e004      	b.n	8009af8 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009af2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8009af4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3740      	adds	r7, #64	; 0x40
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b087      	sub	sp, #28
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	60f8      	str	r0, [r7, #12]
 8009b08:	60b9      	str	r1, [r7, #8]
 8009b0a:	4613      	mov	r3, r2
 8009b0c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009b12:	2300      	movs	r3, #0
 8009b14:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009b16:	4b1f      	ldr	r3, [pc, #124]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b18:	7a5b      	ldrb	r3, [r3, #9]
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d131      	bne.n	8009b84 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009b20:	4b1c      	ldr	r3, [pc, #112]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b22:	7a5b      	ldrb	r3, [r3, #9]
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	461a      	mov	r2, r3
 8009b28:	4b1a      	ldr	r3, [pc, #104]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b2a:	2100      	movs	r1, #0
 8009b2c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009b2e:	4b19      	ldr	r3, [pc, #100]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b30:	7a5b      	ldrb	r3, [r3, #9]
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	4a17      	ldr	r2, [pc, #92]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	4413      	add	r3, r2
 8009b3a:	68fa      	ldr	r2, [r7, #12]
 8009b3c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009b3e:	4b15      	ldr	r3, [pc, #84]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b40:	7a5b      	ldrb	r3, [r3, #9]
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	461a      	mov	r2, r3
 8009b46:	4b13      	ldr	r3, [pc, #76]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b48:	4413      	add	r3, r2
 8009b4a:	79fa      	ldrb	r2, [r7, #7]
 8009b4c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009b4e:	4b11      	ldr	r3, [pc, #68]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b50:	7a5b      	ldrb	r3, [r3, #9]
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	1c5a      	adds	r2, r3, #1
 8009b56:	b2d1      	uxtb	r1, r2
 8009b58:	4a0e      	ldr	r2, [pc, #56]	; (8009b94 <FATFS_LinkDriverEx+0x94>)
 8009b5a:	7251      	strb	r1, [r2, #9]
 8009b5c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009b5e:	7dbb      	ldrb	r3, [r7, #22]
 8009b60:	3330      	adds	r3, #48	; 0x30
 8009b62:	b2da      	uxtb	r2, r3
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	3301      	adds	r3, #1
 8009b6c:	223a      	movs	r2, #58	; 0x3a
 8009b6e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	3302      	adds	r3, #2
 8009b74:	222f      	movs	r2, #47	; 0x2f
 8009b76:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	3303      	adds	r3, #3
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009b80:	2300      	movs	r3, #0
 8009b82:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009b84:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	371c      	adds	r7, #28
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b90:	4770      	bx	lr
 8009b92:	bf00      	nop
 8009b94:	200000d8 	.word	0x200000d8

08009b98 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	6839      	ldr	r1, [r7, #0]
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f7ff ffaa 	bl	8009b00 <FATFS_LinkDriverEx>
 8009bac:	4603      	mov	r3, r0
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3708      	adds	r7, #8
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
	...

08009bb8 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8009bcc:	4b15      	ldr	r3, [pc, #84]	; (8009c24 <FATFS_UnLinkDriverEx+0x6c>)
 8009bce:	7a5b      	ldrb	r3, [r3, #9]
 8009bd0:	b2db      	uxtb	r3, r3
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d01e      	beq.n	8009c14 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	3b30      	subs	r3, #48	; 0x30
 8009bdc:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 8009bde:	7bbb      	ldrb	r3, [r7, #14]
 8009be0:	4a10      	ldr	r2, [pc, #64]	; (8009c24 <FATFS_UnLinkDriverEx+0x6c>)
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	4413      	add	r3, r2
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d013      	beq.n	8009c14 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8009bec:	7bbb      	ldrb	r3, [r7, #14]
 8009bee:	4a0d      	ldr	r2, [pc, #52]	; (8009c24 <FATFS_UnLinkDriverEx+0x6c>)
 8009bf0:	009b      	lsls	r3, r3, #2
 8009bf2:	4413      	add	r3, r2
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8009bf8:	7bbb      	ldrb	r3, [r7, #14]
 8009bfa:	4a0a      	ldr	r2, [pc, #40]	; (8009c24 <FATFS_UnLinkDriverEx+0x6c>)
 8009bfc:	4413      	add	r3, r2
 8009bfe:	2200      	movs	r2, #0
 8009c00:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 8009c02:	4b08      	ldr	r3, [pc, #32]	; (8009c24 <FATFS_UnLinkDriverEx+0x6c>)
 8009c04:	7a5b      	ldrb	r3, [r3, #9]
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	3b01      	subs	r3, #1
 8009c0a:	b2da      	uxtb	r2, r3
 8009c0c:	4b05      	ldr	r3, [pc, #20]	; (8009c24 <FATFS_UnLinkDriverEx+0x6c>)
 8009c0e:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8009c10:	2300      	movs	r3, #0
 8009c12:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3714      	adds	r7, #20
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c20:	4770      	bx	lr
 8009c22:	bf00      	nop
 8009c24:	200000d8 	.word	0x200000d8

08009c28 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b082      	sub	sp, #8
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8009c30:	2100      	movs	r1, #0
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f7ff ffc0 	bl	8009bb8 <FATFS_UnLinkDriverEx>
 8009c38:	4603      	mov	r3, r0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3708      	adds	r7, #8
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
	...

08009c44 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b085      	sub	sp, #20
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	6039      	str	r1, [r7, #0]
 8009c4e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8009c50:	88fb      	ldrh	r3, [r7, #6]
 8009c52:	2b7f      	cmp	r3, #127	; 0x7f
 8009c54:	d802      	bhi.n	8009c5c <ff_convert+0x18>
		c = chr;
 8009c56:	88fb      	ldrh	r3, [r7, #6]
 8009c58:	81fb      	strh	r3, [r7, #14]
 8009c5a:	e025      	b.n	8009ca8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00b      	beq.n	8009c7a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8009c62:	88fb      	ldrh	r3, [r7, #6]
 8009c64:	2bff      	cmp	r3, #255	; 0xff
 8009c66:	d805      	bhi.n	8009c74 <ff_convert+0x30>
 8009c68:	88fb      	ldrh	r3, [r7, #6]
 8009c6a:	3b80      	subs	r3, #128	; 0x80
 8009c6c:	4a12      	ldr	r2, [pc, #72]	; (8009cb8 <ff_convert+0x74>)
 8009c6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c72:	e000      	b.n	8009c76 <ff_convert+0x32>
 8009c74:	2300      	movs	r3, #0
 8009c76:	81fb      	strh	r3, [r7, #14]
 8009c78:	e016      	b.n	8009ca8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	81fb      	strh	r3, [r7, #14]
 8009c7e:	e009      	b.n	8009c94 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8009c80:	89fb      	ldrh	r3, [r7, #14]
 8009c82:	4a0d      	ldr	r2, [pc, #52]	; (8009cb8 <ff_convert+0x74>)
 8009c84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c88:	88fa      	ldrh	r2, [r7, #6]
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d006      	beq.n	8009c9c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8009c8e:	89fb      	ldrh	r3, [r7, #14]
 8009c90:	3301      	adds	r3, #1
 8009c92:	81fb      	strh	r3, [r7, #14]
 8009c94:	89fb      	ldrh	r3, [r7, #14]
 8009c96:	2b7f      	cmp	r3, #127	; 0x7f
 8009c98:	d9f2      	bls.n	8009c80 <ff_convert+0x3c>
 8009c9a:	e000      	b.n	8009c9e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8009c9c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8009c9e:	89fb      	ldrh	r3, [r7, #14]
 8009ca0:	3380      	adds	r3, #128	; 0x80
 8009ca2:	b29b      	uxth	r3, r3
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8009ca8:	89fb      	ldrh	r3, [r7, #14]
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3714      	adds	r7, #20
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr
 8009cb6:	bf00      	nop
 8009cb8:	08011628 	.word	0x08011628

08009cbc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b087      	sub	sp, #28
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8009cc6:	88fb      	ldrh	r3, [r7, #6]
 8009cc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ccc:	d201      	bcs.n	8009cd2 <ff_wtoupper+0x16>
 8009cce:	4b3e      	ldr	r3, [pc, #248]	; (8009dc8 <ff_wtoupper+0x10c>)
 8009cd0:	e000      	b.n	8009cd4 <ff_wtoupper+0x18>
 8009cd2:	4b3e      	ldr	r3, [pc, #248]	; (8009dcc <ff_wtoupper+0x110>)
 8009cd4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	1c9a      	adds	r2, r3, #2
 8009cda:	617a      	str	r2, [r7, #20]
 8009cdc:	881b      	ldrh	r3, [r3, #0]
 8009cde:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8009ce0:	8a7b      	ldrh	r3, [r7, #18]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d068      	beq.n	8009db8 <ff_wtoupper+0xfc>
 8009ce6:	88fa      	ldrh	r2, [r7, #6]
 8009ce8:	8a7b      	ldrh	r3, [r7, #18]
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d364      	bcc.n	8009db8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	1c9a      	adds	r2, r3, #2
 8009cf2:	617a      	str	r2, [r7, #20]
 8009cf4:	881b      	ldrh	r3, [r3, #0]
 8009cf6:	823b      	strh	r3, [r7, #16]
 8009cf8:	8a3b      	ldrh	r3, [r7, #16]
 8009cfa:	0a1b      	lsrs	r3, r3, #8
 8009cfc:	81fb      	strh	r3, [r7, #14]
 8009cfe:	8a3b      	ldrh	r3, [r7, #16]
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8009d04:	88fa      	ldrh	r2, [r7, #6]
 8009d06:	8a79      	ldrh	r1, [r7, #18]
 8009d08:	8a3b      	ldrh	r3, [r7, #16]
 8009d0a:	440b      	add	r3, r1
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	da49      	bge.n	8009da4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8009d10:	89fb      	ldrh	r3, [r7, #14]
 8009d12:	2b08      	cmp	r3, #8
 8009d14:	d84f      	bhi.n	8009db6 <ff_wtoupper+0xfa>
 8009d16:	a201      	add	r2, pc, #4	; (adr r2, 8009d1c <ff_wtoupper+0x60>)
 8009d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d1c:	08009d41 	.word	0x08009d41
 8009d20:	08009d53 	.word	0x08009d53
 8009d24:	08009d69 	.word	0x08009d69
 8009d28:	08009d71 	.word	0x08009d71
 8009d2c:	08009d79 	.word	0x08009d79
 8009d30:	08009d81 	.word	0x08009d81
 8009d34:	08009d89 	.word	0x08009d89
 8009d38:	08009d91 	.word	0x08009d91
 8009d3c:	08009d99 	.word	0x08009d99
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8009d40:	88fa      	ldrh	r2, [r7, #6]
 8009d42:	8a7b      	ldrh	r3, [r7, #18]
 8009d44:	1ad3      	subs	r3, r2, r3
 8009d46:	005b      	lsls	r3, r3, #1
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	881b      	ldrh	r3, [r3, #0]
 8009d4e:	80fb      	strh	r3, [r7, #6]
 8009d50:	e027      	b.n	8009da2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8009d52:	88fa      	ldrh	r2, [r7, #6]
 8009d54:	8a7b      	ldrh	r3, [r7, #18]
 8009d56:	1ad3      	subs	r3, r2, r3
 8009d58:	b29b      	uxth	r3, r3
 8009d5a:	f003 0301 	and.w	r3, r3, #1
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	88fa      	ldrh	r2, [r7, #6]
 8009d62:	1ad3      	subs	r3, r2, r3
 8009d64:	80fb      	strh	r3, [r7, #6]
 8009d66:	e01c      	b.n	8009da2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8009d68:	88fb      	ldrh	r3, [r7, #6]
 8009d6a:	3b10      	subs	r3, #16
 8009d6c:	80fb      	strh	r3, [r7, #6]
 8009d6e:	e018      	b.n	8009da2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8009d70:	88fb      	ldrh	r3, [r7, #6]
 8009d72:	3b20      	subs	r3, #32
 8009d74:	80fb      	strh	r3, [r7, #6]
 8009d76:	e014      	b.n	8009da2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8009d78:	88fb      	ldrh	r3, [r7, #6]
 8009d7a:	3b30      	subs	r3, #48	; 0x30
 8009d7c:	80fb      	strh	r3, [r7, #6]
 8009d7e:	e010      	b.n	8009da2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8009d80:	88fb      	ldrh	r3, [r7, #6]
 8009d82:	3b1a      	subs	r3, #26
 8009d84:	80fb      	strh	r3, [r7, #6]
 8009d86:	e00c      	b.n	8009da2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8009d88:	88fb      	ldrh	r3, [r7, #6]
 8009d8a:	3308      	adds	r3, #8
 8009d8c:	80fb      	strh	r3, [r7, #6]
 8009d8e:	e008      	b.n	8009da2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8009d90:	88fb      	ldrh	r3, [r7, #6]
 8009d92:	3b50      	subs	r3, #80	; 0x50
 8009d94:	80fb      	strh	r3, [r7, #6]
 8009d96:	e004      	b.n	8009da2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8009d98:	88fb      	ldrh	r3, [r7, #6]
 8009d9a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8009d9e:	80fb      	strh	r3, [r7, #6]
 8009da0:	bf00      	nop
			}
			break;
 8009da2:	e008      	b.n	8009db6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8009da4:	89fb      	ldrh	r3, [r7, #14]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d195      	bne.n	8009cd6 <ff_wtoupper+0x1a>
 8009daa:	8a3b      	ldrh	r3, [r7, #16]
 8009dac:	005b      	lsls	r3, r3, #1
 8009dae:	697a      	ldr	r2, [r7, #20]
 8009db0:	4413      	add	r3, r2
 8009db2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8009db4:	e78f      	b.n	8009cd6 <ff_wtoupper+0x1a>
			break;
 8009db6:	bf00      	nop
	}

	return chr;
 8009db8:	88fb      	ldrh	r3, [r7, #6]
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	371c      	adds	r7, #28
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc4:	4770      	bx	lr
 8009dc6:	bf00      	nop
 8009dc8:	08011728 	.word	0x08011728
 8009dcc:	0801191c 	.word	0x0801191c

08009dd0 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f006 fe63 	bl	8010aa4 <malloc>
 8009dde:	4603      	mov	r3, r0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3708      	adds	r7, #8
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b082      	sub	sp, #8
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f006 fe5f 	bl	8010ab4 <free>
}
 8009df6:	bf00      	nop
 8009df8:	3708      	adds	r7, #8
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
	...

08009e00 <App_GetPeriod>:
/*
 * @brief  Get the current main job period.
 * @param  None.
 * @return The current main job period.
 */
uint16_t App_GetPeriod(void) {
 8009e00:	b480      	push	{r7}
 8009e02:	af00      	add	r7, sp, #0
	return winter.period;
 8009e04:	4b03      	ldr	r3, [pc, #12]	; (8009e14 <App_GetPeriod+0x14>)
 8009e06:	885b      	ldrh	r3, [r3, #2]
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e10:	4770      	bx	lr
 8009e12:	bf00      	nop
 8009e14:	20000008 	.word	0x20000008

08009e18 <App_SetPeriod>:

/*
 * @brief Set the main job period.
 * @param p The new main job period.
 */
void App_SetPeriod(uint16_t p) {
 8009e18:	b480      	push	{r7}
 8009e1a:	b083      	sub	sp, #12
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	4603      	mov	r3, r0
 8009e20:	80fb      	strh	r3, [r7, #6]
	winter.period = p;
 8009e22:	4a04      	ldr	r2, [pc, #16]	; (8009e34 <App_SetPeriod+0x1c>)
 8009e24:	88fb      	ldrh	r3, [r7, #6]
 8009e26:	8053      	strh	r3, [r2, #2]
}
 8009e28:	bf00      	nop
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr
 8009e34:	20000008 	.word	0x20000008

08009e38 <App_GetSystemState>:
/*
 * @brief  Get the current system state.
 * @param  None.
 * @return The current system state.
 */
SystemState_e App_GetSystemState(void) {
 8009e38:	b480      	push	{r7}
 8009e3a:	af00      	add	r7, sp, #0
	return winter.state;
 8009e3c:	4b03      	ldr	r3, [pc, #12]	; (8009e4c <App_GetSystemState+0x14>)
 8009e3e:	781b      	ldrb	r3, [r3, #0]
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	20000008 	.word	0x20000008

08009e50 <App_SetSystemState>:
/*
 * @brief  Set the system state.
 * @param  s The new system state.
 * @return The success of the operation.
 */
uint8_t App_SetSystemState(SystemState_e s) {
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b086      	sub	sp, #24
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	4603      	mov	r3, r0
 8009e58:	71fb      	strb	r3, [r7, #7]
	if (s != App_GetSystemState()) {
 8009e5a:	f7ff ffed 	bl	8009e38 <App_GetSystemState>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	461a      	mov	r2, r3
 8009e62:	79fb      	ldrb	r3, [r7, #7]
 8009e64:	4293      	cmp	r3, r2
 8009e66:	f000 80aa 	beq.w	8009fbe <App_SetSystemState+0x16e>
		// State exiting conditions
		switch (winter.state) {
 8009e6a:	4b5c      	ldr	r3, [pc, #368]	; (8009fdc <App_SetSystemState+0x18c>)
 8009e6c:	781b      	ldrb	r3, [r3, #0]
 8009e6e:	2b14      	cmp	r3, #20
 8009e70:	d00f      	beq.n	8009e92 <App_SetSystemState+0x42>
 8009e72:	2b14      	cmp	r3, #20
 8009e74:	dc04      	bgt.n	8009e80 <App_SetSystemState+0x30>
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d007      	beq.n	8009e8a <App_SetSystemState+0x3a>
 8009e7a:	2b10      	cmp	r3, #16
 8009e7c:	d009      	beq.n	8009e92 <App_SetSystemState+0x42>
				break;
			case SYSTEM_STATE_ERROR:
				IO_ResetLED(LED_RED);
				break;
			default:
				break;
 8009e7e:	e01c      	b.n	8009eba <App_SetSystemState+0x6a>
		switch (winter.state) {
 8009e80:	2b20      	cmp	r3, #32
 8009e82:	d012      	beq.n	8009eaa <App_SetSystemState+0x5a>
 8009e84:	2bff      	cmp	r3, #255	; 0xff
 8009e86:	d014      	beq.n	8009eb2 <App_SetSystemState+0x62>
				break;
 8009e88:	e017      	b.n	8009eba <App_SetSystemState+0x6a>
				IO_ResetLED(LED_BLUE);
 8009e8a:	2004      	movs	r0, #4
 8009e8c:	f005 f83a 	bl	800ef04 <IO_ResetLED>
				break;
 8009e90:	e013      	b.n	8009eba <App_SetSystemState+0x6a>
				if (s == SYSTEM_STATE_IDLE || s == SYSTEM_STATE_IDLE_CONNECTED)
 8009e92:	79fb      	ldrb	r3, [r7, #7]
 8009e94:	2b10      	cmp	r3, #16
 8009e96:	d002      	beq.n	8009e9e <App_SetSystemState+0x4e>
 8009e98:	79fb      	ldrb	r3, [r7, #7]
 8009e9a:	2b14      	cmp	r3, #20
 8009e9c:	d101      	bne.n	8009ea2 <App_SetSystemState+0x52>
					__NOP();
 8009e9e:	bf00      	nop
				break;
 8009ea0:	e00b      	b.n	8009eba <App_SetSystemState+0x6a>
					IO_ResetLED(LED_GREEN | LED_BLUE);
 8009ea2:	2006      	movs	r0, #6
 8009ea4:	f005 f82e 	bl	800ef04 <IO_ResetLED>
				break;
 8009ea8:	e007      	b.n	8009eba <App_SetSystemState+0x6a>
				IO_ResetLED(LED_GREEN);
 8009eaa:	2002      	movs	r0, #2
 8009eac:	f005 f82a 	bl	800ef04 <IO_ResetLED>
				break;
 8009eb0:	e003      	b.n	8009eba <App_SetSystemState+0x6a>
				IO_ResetLED(LED_RED);
 8009eb2:	2001      	movs	r0, #1
 8009eb4:	f005 f826 	bl	800ef04 <IO_ResetLED>
				break;
 8009eb8:	bf00      	nop
		}

		// State entering conditions
		switch (s) {
 8009eba:	79fb      	ldrb	r3, [r7, #7]
 8009ebc:	2b14      	cmp	r3, #20
 8009ebe:	d011      	beq.n	8009ee4 <App_SetSystemState+0x94>
 8009ec0:	2b14      	cmp	r3, #20
 8009ec2:	dc04      	bgt.n	8009ece <App_SetSystemState+0x7e>
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d009      	beq.n	8009edc <App_SetSystemState+0x8c>
 8009ec8:	2b10      	cmp	r3, #16
 8009eca:	d00b      	beq.n	8009ee4 <App_SetSystemState+0x94>
				break;
			case SYSTEM_STATE_ERROR:
				App_SetPeriod(PERIOD_ERROR);
				break;
			default:
				break;
 8009ecc:	e06b      	b.n	8009fa6 <App_SetSystemState+0x156>
		switch (s) {
 8009ece:	2b20      	cmp	r3, #32
 8009ed0:	d030      	beq.n	8009f34 <App_SetSystemState+0xe4>
 8009ed2:	2bff      	cmp	r3, #255	; 0xff
 8009ed4:	d062      	beq.n	8009f9c <App_SetSystemState+0x14c>
 8009ed6:	2b17      	cmp	r3, #23
 8009ed8:	d022      	beq.n	8009f20 <App_SetSystemState+0xd0>
				break;
 8009eda:	e064      	b.n	8009fa6 <App_SetSystemState+0x156>
				IO_SetLED(LED_BLUE);
 8009edc:	2004      	movs	r0, #4
 8009ede:	f004 ffe5 	bl	800eeac <IO_SetLED>
				break;
 8009ee2:	e060      	b.n	8009fa6 <App_SetSystemState+0x156>
				if (winter.state == SYSTEM_STATE_IDLE
 8009ee4:	4b3d      	ldr	r3, [pc, #244]	; (8009fdc <App_SetSystemState+0x18c>)
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	2b10      	cmp	r3, #16
 8009eea:	d003      	beq.n	8009ef4 <App_SetSystemState+0xa4>
						|| winter.state == SYSTEM_STATE_IDLE_CONNECTED) {
 8009eec:	4b3b      	ldr	r3, [pc, #236]	; (8009fdc <App_SetSystemState+0x18c>)
 8009eee:	781b      	ldrb	r3, [r3, #0]
 8009ef0:	2b14      	cmp	r3, #20
 8009ef2:	d101      	bne.n	8009ef8 <App_SetSystemState+0xa8>
					__NOP();
 8009ef4:	bf00      	nop
				break;
 8009ef6:	e056      	b.n	8009fa6 <App_SetSystemState+0x156>
					LSM6DSL_Enable_DoubleTapInterrupt(0);
 8009ef8:	2000      	movs	r0, #0
 8009efa:	f005 fc5d 	bl	800f7b8 <LSM6DSL_Enable_DoubleTapInterrupt>
					LSM6DSL_PowerDown_Axl(1);
 8009efe:	2001      	movs	r0, #1
 8009f00:	f005 fbac 	bl	800f65c <LSM6DSL_PowerDown_Axl>
					LSM6DSL_PowerDown_Gyro(1);
 8009f04:	2001      	movs	r0, #1
 8009f06:	f005 fbf3 	bl	800f6f0 <LSM6DSL_PowerDown_Gyro>
					if (!winter.lprEnabled) Enable_LPR_Mode();
 8009f0a:	4b34      	ldr	r3, [pc, #208]	; (8009fdc <App_SetSystemState+0x18c>)
 8009f0c:	791b      	ldrb	r3, [r3, #4]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d101      	bne.n	8009f16 <App_SetSystemState+0xc6>
 8009f12:	f001 fe13 	bl	800bb3c <Enable_LPR_Mode>
					App_SetPeriod(PERIOD_IDLE);
 8009f16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009f1a:	f7ff ff7d 	bl	8009e18 <App_SetPeriod>
				break;
 8009f1e:	e042      	b.n	8009fa6 <App_SetSystemState+0x156>
				LSM6DSL_PowerDown_Axl(0);
 8009f20:	2000      	movs	r0, #0
 8009f22:	f005 fb9b 	bl	800f65c <LSM6DSL_PowerDown_Axl>
				LSM6DSL_Set_Axl_ODR(LSM6DSL_ODR_104Hz);
 8009f26:	2040      	movs	r0, #64	; 0x40
 8009f28:	f005 fc2c 	bl	800f784 <LSM6DSL_Set_Axl_ODR>
				LSM6DSL_Enable_DoubleTapInterrupt(1);
 8009f2c:	2001      	movs	r0, #1
 8009f2e:	f005 fc43 	bl	800f7b8 <LSM6DSL_Enable_DoubleTapInterrupt>
				break;
 8009f32:	e038      	b.n	8009fa6 <App_SetSystemState+0x156>
				if (!BSP_SD_IsDetected()) return 0;
 8009f34:	f000 fc45 	bl	800a7c2 <BSP_SD_IsDetected>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d101      	bne.n	8009f42 <App_SetSystemState+0xf2>
 8009f3e:	2300      	movs	r3, #0
 8009f40:	e047      	b.n	8009fd2 <App_SetSystemState+0x182>
				RTC_GetDateTime_FormattedChar(logName);
 8009f42:	f107 0308 	add.w	r3, r7, #8
 8009f46:	4618      	mov	r0, r3
 8009f48:	f005 fe64 	bl	800fc14 <RTC_GetDateTime_FormattedChar>
				if (!Log_Create_DataFile(logName)) {
 8009f4c:	f107 0308 	add.w	r3, r7, #8
 8009f50:	4618      	mov	r0, r3
 8009f52:	f000 fecd 	bl	800acf0 <Log_Create_DataFile>
 8009f56:	4603      	mov	r3, r0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d101      	bne.n	8009f60 <App_SetSystemState+0x110>
					return 0;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	e038      	b.n	8009fd2 <App_SetSystemState+0x182>
				if ((winter.logSensors & SENS_AXL) != 0)
 8009f60:	4b1e      	ldr	r3, [pc, #120]	; (8009fdc <App_SetSystemState+0x18c>)
 8009f62:	795b      	ldrb	r3, [r3, #5]
 8009f64:	f003 0301 	and.w	r3, r3, #1
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d002      	beq.n	8009f72 <App_SetSystemState+0x122>
					LSM6DSL_PowerDown_Axl(0);
 8009f6c:	2000      	movs	r0, #0
 8009f6e:	f005 fb75 	bl	800f65c <LSM6DSL_PowerDown_Axl>
				if ((winter.logSensors & SENS_GYRO) != 0)
 8009f72:	4b1a      	ldr	r3, [pc, #104]	; (8009fdc <App_SetSystemState+0x18c>)
 8009f74:	795b      	ldrb	r3, [r3, #5]
 8009f76:	f003 0302 	and.w	r3, r3, #2
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d002      	beq.n	8009f84 <App_SetSystemState+0x134>
					LSM6DSL_PowerDown_Gyro(0);
 8009f7e:	2000      	movs	r0, #0
 8009f80:	f005 fbb6 	bl	800f6f0 <LSM6DSL_PowerDown_Gyro>
				App_SetPeriod(1000 / winter.logFrequency);
 8009f84:	4b15      	ldr	r3, [pc, #84]	; (8009fdc <App_SetSystemState+0x18c>)
 8009f86:	88db      	ldrh	r3, [r3, #6]
 8009f88:	461a      	mov	r2, r3
 8009f8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009f8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f92:	b29b      	uxth	r3, r3
 8009f94:	4618      	mov	r0, r3
 8009f96:	f7ff ff3f 	bl	8009e18 <App_SetPeriod>
				break;
 8009f9a:	e004      	b.n	8009fa6 <App_SetSystemState+0x156>
				App_SetPeriod(PERIOD_ERROR);
 8009f9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009fa0:	f7ff ff3a 	bl	8009e18 <App_SetPeriod>
				break;
 8009fa4:	bf00      	nop
		}

		// Change the state
		winter.oldState = winter.state;
 8009fa6:	4b0d      	ldr	r3, [pc, #52]	; (8009fdc <App_SetSystemState+0x18c>)
 8009fa8:	781a      	ldrb	r2, [r3, #0]
 8009faa:	4b0c      	ldr	r3, [pc, #48]	; (8009fdc <App_SetSystemState+0x18c>)
 8009fac:	705a      	strb	r2, [r3, #1]
		winter.state = s;
 8009fae:	4a0b      	ldr	r2, [pc, #44]	; (8009fdc <App_SetSystemState+0x18c>)
 8009fb0:	79fb      	ldrb	r3, [r7, #7]
 8009fb2:	7013      	strb	r3, [r2, #0]

		// Update the last activity time and reset the tick counter
		App_UpdateLastActivityTime();
 8009fb4:	f000 f826 	bl	800a004 <App_UpdateLastActivityTime>
		myTick = 0;
 8009fb8:	4b09      	ldr	r3, [pc, #36]	; (8009fe0 <App_SetSystemState+0x190>)
 8009fba:	2200      	movs	r2, #0
 8009fbc:	601a      	str	r2, [r3, #0]
	}

	return s == App_GetSystemState();
 8009fbe:	f7ff ff3b 	bl	8009e38 <App_GetSystemState>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	79fb      	ldrb	r3, [r7, #7]
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	bf0c      	ite	eq
 8009fcc:	2301      	moveq	r3, #1
 8009fce:	2300      	movne	r3, #0
 8009fd0:	b2db      	uxtb	r3, r3
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3718      	adds	r7, #24
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	20000008 	.word	0x20000008
 8009fe0:	200004dc 	.word	0x200004dc

08009fe4 <App_ScheduleOperation>:
/*
 * @brief  Schedule a new operation.
 * @param  operation The operation to be scheduled.
 * @return None.
 */
void App_ScheduleOperation(ScheduledOp_e operation) {
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	4603      	mov	r3, r0
 8009fec:	71fb      	strb	r3, [r7, #7]
	winter.scheduledOperation = operation;
 8009fee:	4a04      	ldr	r2, [pc, #16]	; (800a000 <App_ScheduleOperation+0x1c>)
 8009ff0:	79fb      	ldrb	r3, [r7, #7]
 8009ff2:	7413      	strb	r3, [r2, #16]
}
 8009ff4:	bf00      	nop
 8009ff6:	370c      	adds	r7, #12
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr
 800a000:	20000008 	.word	0x20000008

0800a004 <App_UpdateLastActivityTime>:
/*
 * @brief  Update the current time as the latest activity time.
 * @param  None.
 * @return None.
 */
void App_UpdateLastActivityTime(void) {
 800a004:	b598      	push	{r3, r4, r7, lr}
 800a006:	af00      	add	r7, sp, #0
	winter.lastActivityTime = HAL_GetTick();
 800a008:	f7f6 fb26 	bl	8000658 <HAL_GetTick>
 800a00c:	4603      	mov	r3, r0
 800a00e:	f04f 0400 	mov.w	r4, #0
 800a012:	4a02      	ldr	r2, [pc, #8]	; (800a01c <App_UpdateLastActivityTime+0x18>)
 800a014:	e9c2 3402 	strd	r3, r4, [r2, #8]
}
 800a018:	bf00      	nop
 800a01a:	bd98      	pop	{r3, r4, r7, pc}
 800a01c:	20000008 	.word	0x20000008

0800a020 <App_StartLog>:
 * @param  sensors The sensors to be logged. Each bit corresponds to a specific
 * 				   sensor, according to the masks defined in app.h.
 * @param  frequency The log frequency.
 * @return The success of the operation.
 */
uint8_t App_StartLog(uint8_t sensors, uint16_t frequency) {
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	4603      	mov	r3, r0
 800a028:	460a      	mov	r2, r1
 800a02a:	71fb      	strb	r3, [r7, #7]
 800a02c:	4613      	mov	r3, r2
 800a02e:	80bb      	strh	r3, [r7, #4]

	// Limit the log frequency to the maximum allowed
	if (frequency > MAXIMUM_LOG_FREQUENCY)
 800a030:	88bb      	ldrh	r3, [r7, #4]
 800a032:	2b64      	cmp	r3, #100	; 0x64
 800a034:	d901      	bls.n	800a03a <App_StartLog+0x1a>
		frequency = MAXIMUM_LOG_FREQUENCY;
 800a036:	2364      	movs	r3, #100	; 0x64
 800a038:	80bb      	strh	r3, [r7, #4]

	// Set the log parameters
	set_LogSensors(sensors);
 800a03a:	79fb      	ldrb	r3, [r7, #7]
 800a03c:	4618      	mov	r0, r3
 800a03e:	f000 fadb 	bl	800a5f8 <set_LogSensors>
	set_LogFrequency(frequency);
 800a042:	88bb      	ldrh	r3, [r7, #4]
 800a044:	4618      	mov	r0, r3
 800a046:	f000 faef 	bl	800a628 <set_LogFrequency>

	// Enter the log state
	if (!App_SetSystemState(SYSTEM_STATE_LOG)) {
 800a04a:	2020      	movs	r0, #32
 800a04c:	f7ff ff00 	bl	8009e50 <App_SetSystemState>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d104      	bne.n	800a060 <App_StartLog+0x40>
		App_SetSystemState(SYSTEM_STATE_ERROR);
 800a056:	20ff      	movs	r0, #255	; 0xff
 800a058:	f7ff fefa 	bl	8009e50 <App_SetSystemState>
		return 0;
 800a05c:	2300      	movs	r3, #0
 800a05e:	e000      	b.n	800a062 <App_StartLog+0x42>
	} else
		return 1;
 800a060:	2301      	movs	r3, #1
}
 800a062:	4618      	mov	r0, r3
 800a064:	3708      	adds	r7, #8
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}

0800a06a <App_StopLog>:
/*
 * @brief  Stop the current log session.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t App_StopLog() {
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b082      	sub	sp, #8
 800a06e:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800a070:	2301      	movs	r3, #1
 800a072:	71fb      	strb	r3, [r7, #7]
	result &= Log_Close_DataFile(1);
 800a074:	2001      	movs	r0, #1
 800a076:	f000 ff37 	bl	800aee8 <Log_Close_DataFile>
 800a07a:	4603      	mov	r3, r0
 800a07c:	461a      	mov	r2, r3
 800a07e:	79fb      	ldrb	r3, [r7, #7]
 800a080:	4013      	ands	r3, r2
 800a082:	71fb      	strb	r3, [r7, #7]
	result &= App_SetSystemState(SYSTEM_STATE_IDLE_CONNECTED);
 800a084:	2014      	movs	r0, #20
 800a086:	f7ff fee3 	bl	8009e50 <App_SetSystemState>
 800a08a:	4603      	mov	r3, r0
 800a08c:	461a      	mov	r2, r3
 800a08e:	79fb      	ldrb	r3, [r7, #7]
 800a090:	4013      	ands	r3, r2
 800a092:	71fb      	strb	r3, [r7, #7]
	return result;
 800a094:	79fb      	ldrb	r3, [r7, #7]
}
 800a096:	4618      	mov	r0, r3
 800a098:	3708      	adds	r7, #8
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}
	...

0800a0a0 <App_InitSystem>:
/*
 * @brief  Initialize the system.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t App_InitSystem(void) {
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	71fb      	strb	r3, [r7, #7]
	myTick = 0;
 800a0aa:	4b0c      	ldr	r3, [pc, #48]	; (800a0dc <App_InitSystem+0x3c>)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	601a      	str	r2, [r3, #0]

	// Set the state as INIT
	result &= App_SetSystemState(SYSTEM_STATE_INIT);
 800a0b0:	2001      	movs	r0, #1
 800a0b2:	f7ff fecd 	bl	8009e50 <App_SetSystemState>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	461a      	mov	r2, r3
 800a0ba:	79fb      	ldrb	r3, [r7, #7]
 800a0bc:	4013      	ands	r3, r2
 800a0be:	71fb      	strb	r3, [r7, #7]

	// Register and enable priority of the job interrupt
	HAL_NVIC_SetPriority(JOB_IRQn, JOB_IRQn_Priority, 0);
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	2104      	movs	r1, #4
 800a0c4:	2036      	movs	r0, #54	; 0x36
 800a0c6:	f7f6 fc42 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(JOB_IRQn);
 800a0ca:	2036      	movs	r0, #54	; 0x36
 800a0cc:	f7f6 fc5b 	bl	8000986 <HAL_NVIC_EnableIRQ>

	return result;
 800a0d0:	79fb      	ldrb	r3, [r7, #7]
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	3708      	adds	r7, #8
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}
 800a0da:	bf00      	nop
 800a0dc:	200004dc 	.word	0x200004dc

0800a0e0 <App_DoJob>:

/*
 * @brief  Perform the job associated to the current system state.
 * @param  None.
 */
void App_DoJob(void) {
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	af00      	add	r7, sp, #0
	switch (winter.state) {
 800a0e4:	4b0f      	ldr	r3, [pc, #60]	; (800a124 <App_DoJob+0x44>)
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	2b14      	cmp	r3, #20
 800a0ea:	d00e      	beq.n	800a10a <App_DoJob+0x2a>
 800a0ec:	2b14      	cmp	r3, #20
 800a0ee:	dc04      	bgt.n	800a0fa <App_DoJob+0x1a>
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d007      	beq.n	800a104 <App_DoJob+0x24>
 800a0f4:	2b10      	cmp	r3, #16
 800a0f6:	d008      	beq.n	800a10a <App_DoJob+0x2a>
			break;
		case SYSTEM_STATE_ERROR:
			do_ErrorJob();
			break;
		default:
			break;
 800a0f8:	e010      	b.n	800a11c <App_DoJob+0x3c>
	switch (winter.state) {
 800a0fa:	2b20      	cmp	r3, #32
 800a0fc:	d008      	beq.n	800a110 <App_DoJob+0x30>
 800a0fe:	2bff      	cmp	r3, #255	; 0xff
 800a100:	d009      	beq.n	800a116 <App_DoJob+0x36>
			break;
 800a102:	e00b      	b.n	800a11c <App_DoJob+0x3c>
			do_InitJob();
 800a104:	f000 f94a 	bl	800a39c <do_InitJob>
			break;
 800a108:	e008      	b.n	800a11c <App_DoJob+0x3c>
			do_IdleJob();
 800a10a:	f000 f9bf 	bl	800a48c <do_IdleJob>
			break;
 800a10e:	e005      	b.n	800a11c <App_DoJob+0x3c>
			do_LogJob();
 800a110:	f000 f9ea 	bl	800a4e8 <do_LogJob>
			break;
 800a114:	e002      	b.n	800a11c <App_DoJob+0x3c>
			do_ErrorJob();
 800a116:	f000 fa09 	bl	800a52c <do_ErrorJob>
			break;
 800a11a:	bf00      	nop
	}

	handle_ScheduledOperations();
 800a11c:	f000 fa0e 	bl	800a53c <handle_ScheduledOperations>
}
 800a120:	bf00      	nop
 800a122:	bd80      	pop	{r7, pc}
 800a124:	20000008 	.word	0x20000008

0800a128 <App_Handle_SysTick>:
/*
 * @brief  Handler of the SysTick event.
 * @param  None.
 * @return None.
 */
void App_Handle_SysTick(void) {
 800a128:	b598      	push	{r3, r4, r7, lr}
 800a12a:	af00      	add	r7, sp, #0
	++myTick;
 800a12c:	4b12      	ldr	r3, [pc, #72]	; (800a178 <App_Handle_SysTick+0x50>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	3301      	adds	r3, #1
 800a132:	4a11      	ldr	r2, [pc, #68]	; (800a178 <App_Handle_SysTick+0x50>)
 800a134:	6013      	str	r3, [r2, #0]

	// Schedule the main job
	if (myTick % App_GetPeriod() == 0) HAL_NVIC_SetPendingIRQ(JOB_IRQn);
 800a136:	4b10      	ldr	r3, [pc, #64]	; (800a178 <App_Handle_SysTick+0x50>)
 800a138:	681c      	ldr	r4, [r3, #0]
 800a13a:	f7ff fe61 	bl	8009e00 <App_GetPeriod>
 800a13e:	4603      	mov	r3, r0
 800a140:	fbb4 f2f3 	udiv	r2, r4, r3
 800a144:	fb03 f302 	mul.w	r3, r3, r2
 800a148:	1ae3      	subs	r3, r4, r3
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d102      	bne.n	800a154 <App_Handle_SysTick+0x2c>
 800a14e:	2036      	movs	r0, #54	; 0x36
 800a150:	f7f6 fc45 	bl	80009de <HAL_NVIC_SetPendingIRQ>

	// Schedule the Bluetooth job
	if (myTick % 100 == 0) HAL_NVIC_SetPendingIRQ(BLE_JOB_IRQn);
 800a154:	4b08      	ldr	r3, [pc, #32]	; (800a178 <App_Handle_SysTick+0x50>)
 800a156:	681a      	ldr	r2, [r3, #0]
 800a158:	4b08      	ldr	r3, [pc, #32]	; (800a17c <App_Handle_SysTick+0x54>)
 800a15a:	fba3 1302 	umull	r1, r3, r3, r2
 800a15e:	095b      	lsrs	r3, r3, #5
 800a160:	2164      	movs	r1, #100	; 0x64
 800a162:	fb01 f303 	mul.w	r3, r1, r3
 800a166:	1ad3      	subs	r3, r2, r3
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d102      	bne.n	800a172 <App_Handle_SysTick+0x4a>
 800a16c:	201c      	movs	r0, #28
 800a16e:	f7f6 fc36 	bl	80009de <HAL_NVIC_SetPendingIRQ>
}
 800a172:	bf00      	nop
 800a174:	bd98      	pop	{r3, r4, r7, pc}
 800a176:	bf00      	nop
 800a178:	200004dc 	.word	0x200004dc
 800a17c:	51eb851f 	.word	0x51eb851f

0800a180 <App_Handle_DoubleTap>:
/*
 * @brief  Handler of the double-tap event.
 * @param  None.
 * @return None.
 */
void App_Handle_DoubleTap(void) {
 800a180:	b580      	push	{r7, lr}
 800a182:	af00      	add	r7, sp, #0
	LSM6DSL_Reset_DoubleTapInterrupt();
 800a184:	f005 fb2c 	bl	800f7e0 <LSM6DSL_Reset_DoubleTapInterrupt>
}
 800a188:	bf00      	nop
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <App_Handle_BTConnected>:
/*
 * @brief  Handler of the Bluetooth connection succeeded event.
 * @param  None.
 * @return None.
 */
void App_Handle_BTConnected(void) {
 800a18c:	b580      	push	{r7, lr}
 800a18e:	af00      	add	r7, sp, #0
	if (App_GetSystemState() == SYSTEM_STATE_IDLE)
 800a190:	f7ff fe52 	bl	8009e38 <App_GetSystemState>
 800a194:	4603      	mov	r3, r0
 800a196:	2b10      	cmp	r3, #16
 800a198:	d102      	bne.n	800a1a0 <App_Handle_BTConnected+0x14>
		App_SetSystemState(SYSTEM_STATE_IDLE_CONNECTED);
 800a19a:	2014      	movs	r0, #20
 800a19c:	f7ff fe58 	bl	8009e50 <App_SetSystemState>
}
 800a1a0:	bf00      	nop
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <App_Handle_BTDisconnected>:
/*
 * @brief  Handler of the Bluetooth disconnection succeeded event.
 * @param  None.
 * @return None.
 */
void App_Handle_BTDisconnected(void) {
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	af00      	add	r7, sp, #0
	switch (App_GetSystemState()) {
 800a1a8:	f7ff fe46 	bl	8009e38 <App_GetSystemState>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	2b14      	cmp	r3, #20
 800a1b0:	d000      	beq.n	800a1b4 <App_Handle_BTDisconnected+0x10>
			// Get back to IDLE state
			App_SetSystemState(SYSTEM_STATE_IDLE);
			break;
		default:
			// Nothing to do
			break;
 800a1b2:	e003      	b.n	800a1bc <App_Handle_BTDisconnected+0x18>
			App_SetSystemState(SYSTEM_STATE_IDLE);
 800a1b4:	2010      	movs	r0, #16
 800a1b6:	f7ff fe4b 	bl	8009e50 <App_SetSystemState>
			break;
 800a1ba:	bf00      	nop
	}
}
 800a1bc:	bf00      	nop
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <App_DeinitPeripherals>:
/*
 * @brief  Deinitialize the unused peripherals.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t App_DeinitPeripherals(void) {
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b082      	sub	sp, #8
 800a1c4:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	71fb      	strb	r3, [r7, #7]
	result &= LSM6DSL_PowerDown_Gyro(1);
 800a1ca:	2001      	movs	r0, #1
 800a1cc:	f005 fa90 	bl	800f6f0 <LSM6DSL_PowerDown_Gyro>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	79fb      	ldrb	r3, [r7, #7]
 800a1d6:	4013      	ands	r3, r2
 800a1d8:	71fb      	strb	r3, [r7, #7]
	result &= HTS221_PowerDown(1);
 800a1da:	2001      	movs	r0, #1
 800a1dc:	f004 fde6 	bl	800edac <HTS221_PowerDown>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	79fb      	ldrb	r3, [r7, #7]
 800a1e6:	4013      	ands	r3, r2
 800a1e8:	71fb      	strb	r3, [r7, #7]
	result &= LPS22HH_PowerDown(1);
 800a1ea:	2001      	movs	r0, #1
 800a1ec:	f004 ff86 	bl	800f0fc <LPS22HH_PowerDown>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	79fb      	ldrb	r3, [r7, #7]
 800a1f6:	4013      	ands	r3, r2
 800a1f8:	71fb      	strb	r3, [r7, #7]
	deinit_BluetoothLowEnergy();
 800a1fa:	f000 f8ad 	bl	800a358 <deinit_BluetoothLowEnergy>
	return result;
 800a1fe:	79fb      	ldrb	r3, [r7, #7]
}
 800a200:	4618      	mov	r0, r3
 800a202:	3708      	adds	r7, #8
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <init_Winter>:

/*
 * @brief  Initialize the main structure of Winter.
 * @param  None.
 */
void init_Winter(void) {
 800a208:	b490      	push	{r4, r7}
 800a20a:	af00      	add	r7, sp, #0
// Default settings
	winter.logSensors = 0;
 800a20c:	4b0c      	ldr	r3, [pc, #48]	; (800a240 <init_Winter+0x38>)
 800a20e:	2200      	movs	r2, #0
 800a210:	715a      	strb	r2, [r3, #5]
	winter.lastActivityTime = 0;
 800a212:	4a0b      	ldr	r2, [pc, #44]	; (800a240 <init_Winter+0x38>)
 800a214:	f04f 0300 	mov.w	r3, #0
 800a218:	f04f 0400 	mov.w	r4, #0
 800a21c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	winter.scheduledOperation = OP_NONE;
 800a220:	4b07      	ldr	r3, [pc, #28]	; (800a240 <init_Winter+0x38>)
 800a222:	2200      	movs	r2, #0
 800a224:	741a      	strb	r2, [r3, #16]
	winter.cardMounted = 0;
 800a226:	4b06      	ldr	r3, [pc, #24]	; (800a240 <init_Winter+0x38>)
 800a228:	2200      	movs	r2, #0
 800a22a:	745a      	strb	r2, [r3, #17]
	winter.reachedLogBufferEnd = 0;
 800a22c:	4b04      	ldr	r3, [pc, #16]	; (800a240 <init_Winter+0x38>)
 800a22e:	2200      	movs	r2, #0
 800a230:	749a      	strb	r2, [r3, #18]
	winter.logFrequency = 0;
 800a232:	4b03      	ldr	r3, [pc, #12]	; (800a240 <init_Winter+0x38>)
 800a234:	2200      	movs	r2, #0
 800a236:	80da      	strh	r2, [r3, #6]
}
 800a238:	bf00      	nop
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bc90      	pop	{r4, r7}
 800a23e:	4770      	bx	lr
 800a240:	20000008 	.word	0x20000008

0800a244 <init_LSM6DSL>:
/*
 * @brief  Initialize LSM6DSL device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_LSM6DSL(void) {
 800a244:	b580      	push	{r7, lr}
 800a246:	b088      	sub	sp, #32
 800a248:	af00      	add	r7, sp, #0
	if (LSM6DSL_Check_WhoAmI()) {
 800a24a:	f005 fad7 	bl	800f7fc <LSM6DSL_Check_WhoAmI>
 800a24e:	4603      	mov	r3, r0
 800a250:	2b00      	cmp	r3, #0
 800a252:	d033      	beq.n	800a2bc <init_LSM6DSL+0x78>
		uint8_t result = 1;
 800a254:	2301      	movs	r3, #1
 800a256:	77fb      	strb	r3, [r7, #31]
		LSM6DSL_Init_t config;

		// Default settings
		config.axl_odr = LSM6DSL_ODR_416Hz;
 800a258:	2360      	movs	r3, #96	; 0x60
 800a25a:	703b      	strb	r3, [r7, #0]
		config.axl_fs = LSM6DSL_FS_XL_2g;
 800a25c:	2300      	movs	r3, #0
 800a25e:	707b      	strb	r3, [r7, #1]
		config.axl_mode = LSM6DSL_XL_HM_MODE_LOW_NORMAL;
 800a260:	2310      	movs	r3, #16
 800a262:	70bb      	strb	r3, [r7, #2]
		config.gyro_odr = LSM6DSL_ODR_416Hz;
 800a264:	2360      	movs	r3, #96	; 0x60
 800a266:	723b      	strb	r3, [r7, #8]
		config.gyro_fs = LSM6DSL_FS_G_250dps;
 800a268:	2300      	movs	r3, #0
 800a26a:	727b      	strb	r3, [r7, #9]
		config.gyro_mode = LSM6DSL_G_HM_MODE_LOW_NORMAL;
 800a26c:	2380      	movs	r3, #128	; 0x80
 800a26e:	72bb      	strb	r3, [r7, #10]
		config.bdu = LSM6DSL_BDU_BLOCKING;
 800a270:	2344      	movs	r3, #68	; 0x44
 800a272:	743b      	strb	r3, [r7, #16]

		// Double-tap settings
		config.int_enable = LSM6DSL_INTERRPUTS_ENABLED;
 800a274:	2380      	movs	r3, #128	; 0x80
 800a276:	747b      	strb	r3, [r7, #17]
		config.int_enabledAxis =
 800a278:	230e      	movs	r3, #14
 800a27a:	74bb      	strb	r3, [r7, #18]
				(0x07 << LSM6DSL_REG_TAP_CFG_AXIS_ENABLED_SHIFT);	// x, y, z
		config.int_lir = LSM6DSL_LIR_ENABLED;
 800a27c:	2301      	movs	r3, #1
 800a27e:	74fb      	strb	r3, [r7, #19]
		 * Threshold [5 bits]: 	x * axl_fs / 2^5
		 * Shock [2 bits]:		x != 0? x * 8 / axl_odr  : 4 / axl_odr
		 * Quiet [2 bits]:		x != 0? x * 4 / axl_odr  : 2 / axl_odr
		 * Duration [3 bits]:	x != 0? x * 32 / axl_odr : 16 / axl_odr
		 */
		config.int_tapThs = 0x0A;	// 625 mg
 800a280:	230a      	movs	r3, #10
 800a282:	753b      	strb	r3, [r7, #20]
		config.int_tapShock = 0x03;	// 57.7 ms
 800a284:	2303      	movs	r3, #3
 800a286:	757b      	strb	r3, [r7, #21]
		config.int_tapQuiet = 0x03;	// 28.8 ms
 800a288:	2303      	movs	r3, #3
 800a28a:	75bb      	strb	r3, [r7, #22]
		config.int_tapDur = 0x05;	// 384.6 ms
 800a28c:	2305      	movs	r3, #5
 800a28e:	75fb      	strb	r3, [r7, #23]
		config.int_SDTapEnable = LSM6DSL_SDTAP_ENABLED;
 800a290:	2380      	movs	r3, #128	; 0x80
 800a292:	763b      	strb	r3, [r7, #24]
		config.int1_dt = LSM6DSL_INT1_DTAP_ENABLED;
 800a294:	2308      	movs	r3, #8
 800a296:	767b      	strb	r3, [r7, #25]

		result &= LSM6DSL_Config(&config);
 800a298:	463b      	mov	r3, r7
 800a29a:	4618      	mov	r0, r3
 800a29c:	f004 ffc4 	bl	800f228 <LSM6DSL_Config>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	7ffb      	ldrb	r3, [r7, #31]
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	77fb      	strb	r3, [r7, #31]
		result &= LSM6DSL_Reset_DoubleTapInterrupt();
 800a2aa:	f005 fa99 	bl	800f7e0 <LSM6DSL_Reset_DoubleTapInterrupt>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	7ffb      	ldrb	r3, [r7, #31]
 800a2b4:	4013      	ands	r3, r2
 800a2b6:	77fb      	strb	r3, [r7, #31]

		return result;
 800a2b8:	7ffb      	ldrb	r3, [r7, #31]
 800a2ba:	e000      	b.n	800a2be <init_LSM6DSL+0x7a>

	} else
		return 0;
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3720      	adds	r7, #32
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}

0800a2c6 <init_HTS221>:
/*
 * @brief  Initialize HTS221 device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_HTS221(void) {
 800a2c6:	b580      	push	{r7, lr}
 800a2c8:	af00      	add	r7, sp, #0
	if (HTS221_Check_WhoAmI())
 800a2ca:	f004 fdb4 	bl	800ee36 <HTS221_Check_WhoAmI>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d003      	beq.n	800a2dc <init_HTS221+0x16>
		return HTS221_Config();
 800a2d4:	f004 fbb6 	bl	800ea44 <HTS221_Config>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	e000      	b.n	800a2de <init_HTS221+0x18>
	else
		return 0;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <init_LPS22HH>:
/*
 * @brief  Initialize LPS22HH device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_LPS22HH(void) {
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b082      	sub	sp, #8
 800a2e6:	af00      	add	r7, sp, #0
	if (LPS22HH_Check_WhoAmI()) {
 800a2e8:	f004 ff52 	bl	800f190 <LPS22HH_Check_WhoAmI>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d00d      	beq.n	800a30e <init_LPS22HH+0x2c>
		LPS22HH_Init_t config;

		// Default settings
		config.odr = LPS22HH_ODR_10Hz;
 800a2f2:	2320      	movs	r3, #32
 800a2f4:	713b      	strb	r3, [r7, #4]
		config.bdu = LPS22HH_BDU_BLOCKING;
 800a2f6:	2302      	movs	r3, #2
 800a2f8:	717b      	strb	r3, [r7, #5]
		config.auto_inc_en = LPS22HH_IF_ADD_INC_ENABLED;
 800a2fa:	2310      	movs	r3, #16
 800a2fc:	71bb      	strb	r3, [r7, #6]
		config.low_noise_en = LPS22HH_LOW_NOISE_DISABLED;
 800a2fe:	2300      	movs	r3, #0
 800a300:	71fb      	strb	r3, [r7, #7]

		return LPS22HH_Config(&config);
 800a302:	1d3b      	adds	r3, r7, #4
 800a304:	4618      	mov	r0, r3
 800a306:	f004 fe73 	bl	800eff0 <LPS22HH_Config>
 800a30a:	4603      	mov	r3, r0
 800a30c:	e000      	b.n	800a310 <init_LPS22HH+0x2e>
	} else
		return 0;
 800a30e:	2300      	movs	r3, #0
}
 800a310:	4618      	mov	r0, r3
 800a312:	3708      	adds	r7, #8
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}

0800a318 <init_BluetoothLowEnergy>:
/*
 * @brief  Initialize Bluetooth Low Energy module.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_BluetoothLowEnergy(void) {
 800a318:	b580      	push	{r7, lr}
 800a31a:	b086      	sub	sp, #24
 800a31c:	af00      	add	r7, sp, #0
	/*Configure GPIO pin : BLE_CS_Pin */
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800a31e:	1d3b      	adds	r3, r7, #4
 800a320:	2200      	movs	r2, #0
 800a322:	601a      	str	r2, [r3, #0]
 800a324:	605a      	str	r2, [r3, #4]
 800a326:	609a      	str	r2, [r3, #8]
 800a328:	60da      	str	r2, [r3, #12]
 800a32a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = BLE_CS_Pin;
 800a32c:	2304      	movs	r3, #4
 800a32e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a330:	2301      	movs	r3, #1
 800a332:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a334:	2301      	movs	r3, #1
 800a336:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a338:	2300      	movs	r3, #0
 800a33a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 800a33c:	1d3b      	adds	r3, r7, #4
 800a33e:	4619      	mov	r1, r3
 800a340:	4804      	ldr	r0, [pc, #16]	; (800a354 <init_BluetoothLowEnergy+0x3c>)
 800a342:	f7f6 fead 	bl	80010a0 <HAL_GPIO_Init>

	// Initialize the module
	return BLE_Init();
 800a346:	f001 fd2f 	bl	800bda8 <BLE_Init>
 800a34a:	4603      	mov	r3, r0
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3718      	adds	r7, #24
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	48000400 	.word	0x48000400

0800a358 <deinit_BluetoothLowEnergy>:
/*
 * @brief  Deinitialize Bluetooth Low Energy module.
 * @param  None.
 * @return The success of the operation.
 */
void deinit_BluetoothLowEnergy(void) {
 800a358:	b580      	push	{r7, lr}
 800a35a:	b086      	sub	sp, #24
 800a35c:	af00      	add	r7, sp, #0
	/*Configure GPIO pin : BLE_CS_Pin */
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800a35e:	1d3b      	adds	r3, r7, #4
 800a360:	2200      	movs	r2, #0
 800a362:	601a      	str	r2, [r3, #0]
 800a364:	605a      	str	r2, [r3, #4]
 800a366:	609a      	str	r2, [r3, #8]
 800a368:	60da      	str	r2, [r3, #12]
 800a36a:	611a      	str	r2, [r3, #16]
	HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_RESET);
 800a36c:	2200      	movs	r2, #0
 800a36e:	2104      	movs	r1, #4
 800a370:	4809      	ldr	r0, [pc, #36]	; (800a398 <deinit_BluetoothLowEnergy+0x40>)
 800a372:	f7f7 f949 	bl	8001608 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = BLE_CS_Pin;
 800a376:	2304      	movs	r3, #4
 800a378:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a37a:	2303      	movs	r3, #3
 800a37c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a37e:	2300      	movs	r3, #0
 800a380:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 800a382:	1d3b      	adds	r3, r7, #4
 800a384:	4619      	mov	r1, r3
 800a386:	4804      	ldr	r0, [pc, #16]	; (800a398 <deinit_BluetoothLowEnergy+0x40>)
 800a388:	f7f6 fe8a 	bl	80010a0 <HAL_GPIO_Init>

	//TODO: RESET pin to analog

	// Deinitialize the BLE module
	BLE_DeInit();
 800a38c:	f001 ff14 	bl	800c1b8 <BLE_DeInit>
}
 800a390:	bf00      	nop
 800a392:	3718      	adds	r7, #24
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	48000400 	.word	0x48000400

0800a39c <do_InitJob>:
 *			- initialize the peripherals and mount SD card;
 * 			- write the initialization status file.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t do_InitJob(void) {
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
// Initialize the Winter main structure
	init_Winter();
 800a3a2:	f7ff ff31 	bl	800a208 <init_Winter>

	// Enable the power supply to the BT module and the SD card
	IO_Enable_VCC(GPIO_PIN_SET);
 800a3a6:	2001      	movs	r0, #1
 800a3a8:	f004 fdd8 	bl	800ef5c <IO_Enable_VCC>

	// Initialize the LSM6DSL only if not dealing with a wake-up from STOP mode
	if (winter.oldState != SYSTEM_STATE_SLEEP) initStatus.LSM6DSL =
 800a3ac:	4b30      	ldr	r3, [pc, #192]	; (800a470 <do_InitJob+0xd4>)
 800a3ae:	785b      	ldrb	r3, [r3, #1]
 800a3b0:	2b17      	cmp	r3, #23
 800a3b2:	d005      	beq.n	800a3c0 <do_InitJob+0x24>
			init_LSM6DSL();
 800a3b4:	f7ff ff46 	bl	800a244 <init_LSM6DSL>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	461a      	mov	r2, r3
	if (winter.oldState != SYSTEM_STATE_SLEEP) initStatus.LSM6DSL =
 800a3bc:	4b2d      	ldr	r3, [pc, #180]	; (800a474 <do_InitJob+0xd8>)
 800a3be:	701a      	strb	r2, [r3, #0]

	// Initialize all other peripherals
	initStatus.HTS221 = init_HTS221();
 800a3c0:	f7ff ff81 	bl	800a2c6 <init_HTS221>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	4b2a      	ldr	r3, [pc, #168]	; (800a474 <do_InitJob+0xd8>)
 800a3ca:	705a      	strb	r2, [r3, #1]
	initStatus.LPS22HH = init_LPS22HH();
 800a3cc:	f7ff ff89 	bl	800a2e2 <init_LPS22HH>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	4b27      	ldr	r3, [pc, #156]	; (800a474 <do_InitJob+0xd8>)
 800a3d6:	709a      	strb	r2, [r3, #2]
	initStatus.BLE = init_BluetoothLowEnergy();
 800a3d8:	f7ff ff9e 	bl	800a318 <init_BluetoothLowEnergy>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	461a      	mov	r2, r3
 800a3e0:	4b24      	ldr	r3, [pc, #144]	; (800a474 <do_InitJob+0xd8>)
 800a3e2:	711a      	strb	r2, [r3, #4]
	initStatus.MAX17048 = MAX17048_Read_SOC(&initStatus.batteryLevel);
 800a3e4:	4824      	ldr	r0, [pc, #144]	; (800a478 <do_InitJob+0xdc>)
 800a3e6:	f005 fb55 	bl	800fa94 <MAX17048_Read_SOC>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	4b21      	ldr	r3, [pc, #132]	; (800a474 <do_InitJob+0xd8>)
 800a3f0:	70da      	strb	r2, [r3, #3]
	 return 0;
	 }
	 */

	// Try to mount SD card
	winter.cardMounted = (f_mount(&FatFsDisk, SDPath, 1) == FR_OK);
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	4921      	ldr	r1, [pc, #132]	; (800a47c <do_InitJob+0xe0>)
 800a3f6:	4822      	ldr	r0, [pc, #136]	; (800a480 <do_InitJob+0xe4>)
 800a3f8:	f7fe fd48 	bl	8008e8c <f_mount>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	bf0c      	ite	eq
 800a402:	2301      	moveq	r3, #1
 800a404:	2300      	movne	r3, #0
 800a406:	b2db      	uxtb	r3, r3
 800a408:	461a      	mov	r2, r3
 800a40a:	4b19      	ldr	r3, [pc, #100]	; (800a470 <do_InitJob+0xd4>)
 800a40c:	745a      	strb	r2, [r3, #17]
	if (!winter.cardMounted) {
 800a40e:	4b18      	ldr	r3, [pc, #96]	; (800a470 <do_InitJob+0xd4>)
 800a410:	7c5b      	ldrb	r3, [r3, #17]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d104      	bne.n	800a420 <do_InitJob+0x84>
		App_SetSystemState(SYSTEM_STATE_ERROR);
 800a416:	20ff      	movs	r0, #255	; 0xff
 800a418:	f7ff fd1a 	bl	8009e50 <App_SetSystemState>
		return 0;
 800a41c:	2300      	movs	r3, #0
 800a41e:	e022      	b.n	800a466 <do_InitJob+0xca>
	}

	// Create an init status log file
	if (!Log_Create_InitStatusFile(&initStatus)) {
 800a420:	4814      	ldr	r0, [pc, #80]	; (800a474 <do_InitJob+0xd8>)
 800a422:	f000 faad 	bl	800a980 <Log_Create_InitStatusFile>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d104      	bne.n	800a436 <do_InitJob+0x9a>
		App_SetSystemState(SYSTEM_STATE_ERROR);
 800a42c:	20ff      	movs	r0, #255	; 0xff
 800a42e:	f7ff fd0f 	bl	8009e50 <App_SetSystemState>
		return 0;
 800a432:	2300      	movs	r3, #0
 800a434:	e017      	b.n	800a466 <do_InitJob+0xca>
	}

	// Register DMA Callback for Mem2Mem DMA Transfer
	void (*funPtr)(DMA_HandleTypeDef*);
	funPtr = &MemToMemTxCplt;
 800a436:	4b13      	ldr	r3, [pc, #76]	; (800a484 <do_InitJob+0xe8>)
 800a438:	607b      	str	r3, [r7, #4]
	HAL_DMA_RegisterCallback(&hdma_memtomem_dma2_channel1,
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	2100      	movs	r1, #0
 800a43e:	4812      	ldr	r0, [pc, #72]	; (800a488 <do_InitJob+0xec>)
 800a440:	f7f6 fdb4 	bl	8000fac <HAL_DMA_RegisterCallback>
			HAL_DMA_XFER_CPLT_CB_ID, funPtr);

	// Set the state as IDLE
	App_SetSystemState(SYSTEM_STATE_IDLE);
 800a444:	2010      	movs	r0, #16
 800a446:	f7ff fd03 	bl	8009e50 <App_SetSystemState>

	return (initStatus.LSM6DSL & initStatus.HTS221 & initStatus.LPS22HH
 800a44a:	4b0a      	ldr	r3, [pc, #40]	; (800a474 <do_InitJob+0xd8>)
 800a44c:	781a      	ldrb	r2, [r3, #0]
 800a44e:	4b09      	ldr	r3, [pc, #36]	; (800a474 <do_InitJob+0xd8>)
 800a450:	785b      	ldrb	r3, [r3, #1]
			& initStatus.BLE);
 800a452:	4013      	ands	r3, r2
 800a454:	b2da      	uxtb	r2, r3
	return (initStatus.LSM6DSL & initStatus.HTS221 & initStatus.LPS22HH
 800a456:	4b07      	ldr	r3, [pc, #28]	; (800a474 <do_InitJob+0xd8>)
 800a458:	789b      	ldrb	r3, [r3, #2]
			& initStatus.BLE);
 800a45a:	4013      	ands	r3, r2
 800a45c:	b2da      	uxtb	r2, r3
 800a45e:	4b05      	ldr	r3, [pc, #20]	; (800a474 <do_InitJob+0xd8>)
 800a460:	791b      	ldrb	r3, [r3, #4]
 800a462:	4013      	ands	r3, r2
 800a464:	b2db      	uxtb	r3, r3
}
 800a466:	4618      	mov	r0, r3
 800a468:	3708      	adds	r7, #8
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	20000008 	.word	0x20000008
 800a474:	20000020 	.word	0x20000020
 800a478:	20000025 	.word	0x20000025
 800a47c:	20000718 	.word	0x20000718
 800a480:	200004e0 	.word	0x200004e0
 800a484:	0800af21 	.word	0x0800af21
 800a488:	20002384 	.word	0x20002384

0800a48c <do_IdleJob>:
 * 			- check the idle-to-sleep timeout
 * 			- blink the blue LED.
 * @param  None.
 * @return None.
 */
void do_IdleJob(void) {
 800a48c:	b580      	push	{r7, lr}
 800a48e:	af00      	add	r7, sp, #0
	// Check the idle-to-sleep timeout (only in case of SYSTEM_STATE_IDLE)
	if (myTick >= TIMEOUT_IDLE_TO_SLEEP
 800a490:	4b13      	ldr	r3, [pc, #76]	; (800a4e0 <do_IdleJob+0x54>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800a498:	4293      	cmp	r3, r2
 800a49a:	d908      	bls.n	800a4ae <do_IdleJob+0x22>
			&& App_GetSystemState() == SYSTEM_STATE_IDLE) {
 800a49c:	f7ff fccc 	bl	8009e38 <App_GetSystemState>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b10      	cmp	r3, #16
 800a4a4:	d103      	bne.n	800a4ae <do_IdleJob+0x22>
		App_SetSystemState(SYSTEM_STATE_SLEEP);
 800a4a6:	2017      	movs	r0, #23
 800a4a8:	f7ff fcd2 	bl	8009e50 <App_SetSystemState>
			IO_SetLED(LED_BLUE);
			HAL_Delay(10);
			IO_ResetLED(LED_BLUE);
		}
	}
}
 800a4ac:	e015      	b.n	800a4da <do_IdleJob+0x4e>
		if ((myTick % LED_BLINK_PERIOD_IDLE) == 0) {
 800a4ae:	4b0c      	ldr	r3, [pc, #48]	; (800a4e0 <do_IdleJob+0x54>)
 800a4b0:	681a      	ldr	r2, [r3, #0]
 800a4b2:	4b0c      	ldr	r3, [pc, #48]	; (800a4e4 <do_IdleJob+0x58>)
 800a4b4:	fba3 1302 	umull	r1, r3, r3, r2
 800a4b8:	0b5b      	lsrs	r3, r3, #13
 800a4ba:	f242 7110 	movw	r1, #10000	; 0x2710
 800a4be:	fb01 f303 	mul.w	r3, r1, r3
 800a4c2:	1ad3      	subs	r3, r2, r3
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d108      	bne.n	800a4da <do_IdleJob+0x4e>
			IO_SetLED(LED_BLUE);
 800a4c8:	2004      	movs	r0, #4
 800a4ca:	f004 fcef 	bl	800eeac <IO_SetLED>
			HAL_Delay(10);
 800a4ce:	200a      	movs	r0, #10
 800a4d0:	f7f6 f8ce 	bl	8000670 <HAL_Delay>
			IO_ResetLED(LED_BLUE);
 800a4d4:	2004      	movs	r0, #4
 800a4d6:	f004 fd15 	bl	800ef04 <IO_ResetLED>
}
 800a4da:	bf00      	nop
 800a4dc:	bd80      	pop	{r7, pc}
 800a4de:	bf00      	nop
 800a4e0:	200004dc 	.word	0x200004dc
 800a4e4:	d1b71759 	.word	0xd1b71759

0800a4e8 <do_LogJob>:
 * 			- write the current readings to the log file;
 * 			- toggle the green LED.
 * @param  None.
 * @return None.
 */
void do_LogJob(void) {
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	af00      	add	r7, sp, #0
	// Blink the LED after a certain amount of function calls
	if ((myTick % LED_BLINK_PERIOD_LOG) == 0) {
 800a4ec:	4b0d      	ldr	r3, [pc, #52]	; (800a524 <do_LogJob+0x3c>)
 800a4ee:	681a      	ldr	r2, [r3, #0]
 800a4f0:	4b0d      	ldr	r3, [pc, #52]	; (800a528 <do_LogJob+0x40>)
 800a4f2:	fba3 1302 	umull	r1, r3, r3, r2
 800a4f6:	0b1b      	lsrs	r3, r3, #12
 800a4f8:	f241 3188 	movw	r1, #5000	; 0x1388
 800a4fc:	fb01 f303 	mul.w	r3, r1, r3
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	2b00      	cmp	r3, #0
 800a504:	d108      	bne.n	800a518 <do_LogJob+0x30>
		IO_SetLED(LED_GREEN);
 800a506:	2002      	movs	r0, #2
 800a508:	f004 fcd0 	bl	800eeac <IO_SetLED>
		HAL_Delay(10);
 800a50c:	200a      	movs	r0, #10
 800a50e:	f7f6 f8af 	bl	8000670 <HAL_Delay>
		IO_ResetLED(LED_GREEN);
 800a512:	2002      	movs	r0, #2
 800a514:	f004 fcf6 	bl	800ef04 <IO_ResetLED>
	}

	updateData();
 800a518:	f000 f83c 	bl	800a594 <updateData>
	Log_Write_Data();
 800a51c:	f000 fc6e 	bl	800adfc <Log_Write_Data>
}
 800a520:	bf00      	nop
 800a522:	bd80      	pop	{r7, pc}
 800a524:	200004dc 	.word	0x200004dc
 800a528:	d1b71759 	.word	0xd1b71759

0800a52c <do_ErrorJob>:
 * @brief  Error job:
 * 			- toggle the red LED.
 * @param  None.
 * @return None.
 */
void do_ErrorJob(void) {
 800a52c:	b580      	push	{r7, lr}
 800a52e:	af00      	add	r7, sp, #0
	IO_ToggleLED(LED_RED);
 800a530:	2001      	movs	r0, #1
 800a532:	f004 fc93 	bl	800ee5c <IO_ToggleLED>
}
 800a536:	bf00      	nop
 800a538:	bd80      	pop	{r7, pc}
	...

0800a53c <handle_ScheduledOperations>:
/*
 * @brief  Handler of the scheduled operations.
 * @param  None.
 * @return None.
 */
void handle_ScheduledOperations(void) {
 800a53c:	b598      	push	{r3, r4, r7, lr}
 800a53e:	af00      	add	r7, sp, #0
	if (winter.scheduledOperation != OP_NONE)
 800a540:	4b13      	ldr	r3, [pc, #76]	; (800a590 <handle_ScheduledOperations+0x54>)
 800a542:	7c1b      	ldrb	r3, [r3, #16]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d020      	beq.n	800a58a <handle_ScheduledOperations+0x4e>
		switch (winter.scheduledOperation) {
 800a548:	4b11      	ldr	r3, [pc, #68]	; (800a590 <handle_ScheduledOperations+0x54>)
 800a54a:	7c1b      	ldrb	r3, [r3, #16]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d002      	beq.n	800a556 <handle_ScheduledOperations+0x1a>
 800a550:	2b02      	cmp	r3, #2
 800a552:	d003      	beq.n	800a55c <handle_ScheduledOperations+0x20>
						- winter.lastActivityTime>= RESTART_SHUTDOWN_DELAY) {
					HAL_NVIC_SystemReset();
				}
				break;
			default:
				break;
 800a554:	e019      	b.n	800a58a <handle_ScheduledOperations+0x4e>
				if (HAL_GetTick()
 800a556:	f7f6 f87f 	bl	8000658 <HAL_GetTick>
				break;
 800a55a:	e016      	b.n	800a58a <handle_ScheduledOperations+0x4e>
				if (HAL_GetTick()
 800a55c:	f7f6 f87c 	bl	8000658 <HAL_GetTick>
 800a560:	4603      	mov	r3, r0
 800a562:	4619      	mov	r1, r3
 800a564:	f04f 0200 	mov.w	r2, #0
						- winter.lastActivityTime>= RESTART_SHUTDOWN_DELAY) {
 800a568:	4b09      	ldr	r3, [pc, #36]	; (800a590 <handle_ScheduledOperations+0x54>)
 800a56a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800a56e:	1acb      	subs	r3, r1, r3
 800a570:	eb62 0404 	sbc.w	r4, r2, r4
				if (HAL_GetTick()
 800a574:	f240 71cf 	movw	r1, #1999	; 0x7cf
 800a578:	f04f 0200 	mov.w	r2, #0
 800a57c:	42a2      	cmp	r2, r4
 800a57e:	bf08      	it	eq
 800a580:	4299      	cmpeq	r1, r3
 800a582:	d201      	bcs.n	800a588 <handle_ScheduledOperations+0x4c>
					HAL_NVIC_SystemReset();
 800a584:	f7f6 fa1b 	bl	80009be <HAL_NVIC_SystemReset>
				break;
 800a588:	bf00      	nop
		}
}
 800a58a:	bf00      	nop
 800a58c:	bd98      	pop	{r3, r4, r7, pc}
 800a58e:	bf00      	nop
 800a590:	20000008 	.word	0x20000008

0800a594 <updateData>:
/*
 * @brief  Update the readings from accelerometer and gyroscope.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t updateData(void) {
 800a594:	b580      	push	{r7, lr}
 800a596:	b082      	sub	sp, #8
 800a598:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800a59a:	2301      	movs	r3, #1
 800a59c:	71fb      	strb	r3, [r7, #7]

	// Read from the inertial sensors only if required
	if ((winter.logSensors & SENS_AXL) != 0)
 800a59e:	4b11      	ldr	r3, [pc, #68]	; (800a5e4 <updateData+0x50>)
 800a5a0:	795b      	ldrb	r3, [r3, #5]
 800a5a2:	f003 0301 	and.w	r3, r3, #1
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d008      	beq.n	800a5bc <updateData+0x28>
		result &= LSM6DSL_Read_Axl(latestData.axlDigits_sample,
 800a5aa:	490f      	ldr	r1, [pc, #60]	; (800a5e8 <updateData+0x54>)
 800a5ac:	480f      	ldr	r0, [pc, #60]	; (800a5ec <updateData+0x58>)
 800a5ae:	f004 ff99 	bl	800f4e4 <LSM6DSL_Read_Axl>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	79fb      	ldrb	r3, [r7, #7]
 800a5b8:	4013      	ands	r3, r2
 800a5ba:	71fb      	strb	r3, [r7, #7]
				latestData.axl_sample);
	if ((winter.logSensors & SENS_GYRO) != 0)
 800a5bc:	4b09      	ldr	r3, [pc, #36]	; (800a5e4 <updateData+0x50>)
 800a5be:	795b      	ldrb	r3, [r3, #5]
 800a5c0:	f003 0302 	and.w	r3, r3, #2
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d008      	beq.n	800a5da <updateData+0x46>
		result &= LSM6DSL_Read_Gyro(latestData.gyroDigits_sample,
 800a5c8:	4909      	ldr	r1, [pc, #36]	; (800a5f0 <updateData+0x5c>)
 800a5ca:	480a      	ldr	r0, [pc, #40]	; (800a5f4 <updateData+0x60>)
 800a5cc:	f004 ffe8 	bl	800f5a0 <LSM6DSL_Read_Gyro>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	79fb      	ldrb	r3, [r7, #7]
 800a5d6:	4013      	ands	r3, r2
 800a5d8:	71fb      	strb	r3, [r7, #7]
				latestData.gyro_sample);

	return result;
 800a5da:	79fb      	ldrb	r3, [r7, #7]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3708      	adds	r7, #8
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}
 800a5e4:	20000008 	.word	0x20000008
 800a5e8:	2000049c 	.word	0x2000049c
 800a5ec:	20000494 	.word	0x20000494
 800a5f0:	200004b0 	.word	0x200004b0
 800a5f4:	200004a8 	.word	0x200004a8

0800a5f8 <set_LogSensors>:
 * @brief  Set the sensors whose data have to be logged.
 * @param  sensors The sensors to be logged. Each bit corresponds to a specific
 * 				   sensor, according to the masks defined in app.h.
 * @return None.
 */
void set_LogSensors(uint8_t sensors) {
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	4603      	mov	r3, r0
 800a600:	71fb      	strb	r3, [r7, #7]
	if (sensors != 0)
 800a602:	79fb      	ldrb	r3, [r7, #7]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d003      	beq.n	800a610 <set_LogSensors+0x18>
		winter.logSensors = sensors;
 800a608:	4a06      	ldr	r2, [pc, #24]	; (800a624 <set_LogSensors+0x2c>)
 800a60a:	79fb      	ldrb	r3, [r7, #7]
 800a60c:	7153      	strb	r3, [r2, #5]
	else
		winter.logSensors = DEFAULT_LOG_SENSORS;
}
 800a60e:	e002      	b.n	800a616 <set_LogSensors+0x1e>
		winter.logSensors = DEFAULT_LOG_SENSORS;
 800a610:	4b04      	ldr	r3, [pc, #16]	; (800a624 <set_LogSensors+0x2c>)
 800a612:	2203      	movs	r2, #3
 800a614:	715a      	strb	r2, [r3, #5]
}
 800a616:	bf00      	nop
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr
 800a622:	bf00      	nop
 800a624:	20000008 	.word	0x20000008

0800a628 <set_LogFrequency>:
/*
 * @brief  Set the frequency at which data have to be logged.
 * @param  frequency The log frequency.
 * @return None.
 */
void set_LogFrequency(uint16_t frequency) {
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	4603      	mov	r3, r0
 800a630:	80fb      	strh	r3, [r7, #6]
	if (frequency > 0)
 800a632:	88fb      	ldrh	r3, [r7, #6]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d003      	beq.n	800a640 <set_LogFrequency+0x18>
		winter.logFrequency = frequency;
 800a638:	4a06      	ldr	r2, [pc, #24]	; (800a654 <set_LogFrequency+0x2c>)
 800a63a:	88fb      	ldrh	r3, [r7, #6]
 800a63c:	80d3      	strh	r3, [r2, #6]
	else
		winter.logFrequency = DEFAULT_LOG_PERIOD;
}
 800a63e:	e002      	b.n	800a646 <set_LogFrequency+0x1e>
		winter.logFrequency = DEFAULT_LOG_PERIOD;
 800a640:	4b04      	ldr	r3, [pc, #16]	; (800a654 <set_LogFrequency+0x2c>)
 800a642:	22c8      	movs	r2, #200	; 0xc8
 800a644:	80da      	strh	r2, [r3, #6]
}
 800a646:	bf00      	nop
 800a648:	370c      	adds	r7, #12
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr
 800a652:	bf00      	nop
 800a654:	20000008 	.word	0x20000008

0800a658 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a65e:	2300      	movs	r3, #0
 800a660:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a662:	f000 f8ae 	bl	800a7c2 <BSP_SD_IsDetected>
 800a666:	4603      	mov	r3, r0
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d001      	beq.n	800a670 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800a66c:	2302      	movs	r3, #2
 800a66e:	e012      	b.n	800a696 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800a670:	480b      	ldr	r0, [pc, #44]	; (800a6a0 <BSP_SD_Init+0x48>)
 800a672:	f7f9 fbaf 	bl	8003dd4 <HAL_SD_Init>
 800a676:	4603      	mov	r3, r0
 800a678:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a67a:	79fb      	ldrb	r3, [r7, #7]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d109      	bne.n	800a694 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800a680:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a684:	4806      	ldr	r0, [pc, #24]	; (800a6a0 <BSP_SD_Init+0x48>)
 800a686:	f7fa f967 	bl	8004958 <HAL_SD_ConfigWideBusOperation>
 800a68a:	4603      	mov	r3, r0
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d001      	beq.n	800a694 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a690:	2301      	movs	r3, #1
 800a692:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a694:	79fb      	ldrb	r3, [r7, #7]
}
 800a696:	4618      	mov	r0, r3
 800a698:	3708      	adds	r7, #8
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop
 800a6a0:	20002300 	.word	0x20002300

0800a6a4 <BSP_SD_ReadBlocks_DMA>:
 * @param ReadAddr: Address from where data is to be read
 * @param NumOfBlocks: Number of SD blocks to read
 * @retval SD status
 */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr,
		uint32_t NumOfBlocks) {
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b086      	sub	sp, #24
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	607a      	str	r2, [r7, #4]
	uint8_t sd_state = MSD_OK;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	75fb      	strb	r3, [r7, #23]

	/* Invalidate the dma tx handle */
	hsd1.hdmatx = NULL;
 800a6b4:	4b0d      	ldr	r3, [pc, #52]	; (800a6ec <BSP_SD_ReadBlocks_DMA+0x48>)
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Prepare the dma channel for a read operation */
	sd_state = SD_DMAConfigRx(&hsd1);
 800a6ba:	480c      	ldr	r0, [pc, #48]	; (800a6ec <BSP_SD_ReadBlocks_DMA+0x48>)
 800a6bc:	f000 f8ac 	bl	800a818 <SD_DMAConfigRx>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	75fb      	strb	r3, [r7, #23]
	if (sd_state == HAL_OK) {
 800a6c4:	7dfb      	ldrb	r3, [r7, #23]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d10a      	bne.n	800a6e0 <BSP_SD_ReadBlocks_DMA+0x3c>
		/* Read block(s) in DMA transfer mode */
		if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *) pData, ReadAddr,
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	68ba      	ldr	r2, [r7, #8]
 800a6ce:	68f9      	ldr	r1, [r7, #12]
 800a6d0:	4806      	ldr	r0, [pc, #24]	; (800a6ec <BSP_SD_ReadBlocks_DMA+0x48>)
 800a6d2:	f7f9 fc5d 	bl	8003f90 <HAL_SD_ReadBlocks_DMA>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d001      	beq.n	800a6e0 <BSP_SD_ReadBlocks_DMA+0x3c>
				NumOfBlocks) != HAL_OK) sd_state = MSD_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	75fb      	strb	r3, [r7, #23]
	}

	return sd_state;
 800a6e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3718      	adds	r7, #24
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	20002300 	.word	0x20002300

0800a6f0 <BSP_SD_WriteBlocks_DMA>:
 * @param WriteAddr: Address from where data is to be written
 * @param NumOfBlocks: Number of SD blocks to write
 * @retval SD status
 */
uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr,
		uint32_t NumOfBlocks) {
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b086      	sub	sp, #24
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	60f8      	str	r0, [r7, #12]
 800a6f8:	60b9      	str	r1, [r7, #8]
 800a6fa:	607a      	str	r2, [r7, #4]
	uint8_t sd_state = MSD_OK;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	75fb      	strb	r3, [r7, #23]

	/* Invalidate the dma tx handle */
	hsd1.hdmarx = NULL;
 800a700:	4b0d      	ldr	r3, [pc, #52]	; (800a738 <BSP_SD_WriteBlocks_DMA+0x48>)
 800a702:	2200      	movs	r2, #0
 800a704:	641a      	str	r2, [r3, #64]	; 0x40

	/* Prepare the dma channel for a read operation */
	sd_state = SD_DMAConfigTx(&hsd1);
 800a706:	480c      	ldr	r0, [pc, #48]	; (800a738 <BSP_SD_WriteBlocks_DMA+0x48>)
 800a708:	f000 f8ca 	bl	800a8a0 <SD_DMAConfigTx>
 800a70c:	4603      	mov	r3, r0
 800a70e:	75fb      	strb	r3, [r7, #23]
	if (sd_state == HAL_OK) {
 800a710:	7dfb      	ldrb	r3, [r7, #23]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d10a      	bne.n	800a72c <BSP_SD_WriteBlocks_DMA+0x3c>
		/* Write block(s) in DMA transfer mode */
		if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *) pData, WriteAddr,
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	68ba      	ldr	r2, [r7, #8]
 800a71a:	68f9      	ldr	r1, [r7, #12]
 800a71c:	4806      	ldr	r0, [pc, #24]	; (800a738 <BSP_SD_WriteBlocks_DMA+0x48>)
 800a71e:	f7f9 fcff 	bl	8004120 <HAL_SD_WriteBlocks_DMA>
 800a722:	4603      	mov	r3, r0
 800a724:	2b00      	cmp	r3, #0
 800a726:	d001      	beq.n	800a72c <BSP_SD_WriteBlocks_DMA+0x3c>
				NumOfBlocks) != HAL_OK) sd_state = MSD_ERROR;
 800a728:	2301      	movs	r3, #1
 800a72a:	75fb      	strb	r3, [r7, #23]
	}

	return sd_state;
 800a72c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a72e:	4618      	mov	r0, r3
 800a730:	3718      	adds	r7, #24
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}
 800a736:	bf00      	nop
 800a738:	20002300 	.word	0x20002300

0800a73c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a740:	4805      	ldr	r0, [pc, #20]	; (800a758 <BSP_SD_GetCardState+0x1c>)
 800a742:	f7fa f99f 	bl	8004a84 <HAL_SD_GetCardState>
 800a746:	4603      	mov	r3, r0
 800a748:	2b04      	cmp	r3, #4
 800a74a:	bf14      	ite	ne
 800a74c:	2301      	movne	r3, #1
 800a74e:	2300      	moveq	r3, #0
 800a750:	b2db      	uxtb	r3, r3
}
 800a752:	4618      	mov	r0, r3
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	20002300 	.word	0x20002300

0800a75c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800a764:	6879      	ldr	r1, [r7, #4]
 800a766:	4803      	ldr	r0, [pc, #12]	; (800a774 <BSP_SD_GetCardInfo+0x18>)
 800a768:	f7fa f8ca 	bl	8004900 <HAL_SD_GetCardInfo>
}
 800a76c:	bf00      	nop
 800a76e:	3708      	adds	r7, #8
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}
 800a774:	20002300 	.word	0x20002300

0800a778 <BSP_SD_AbortCallback>:
/**
 * @brief BSP SD Abort callback
 * @retval None
 * @note empty (up to the user to fill it in or to remove it if useless)
 */
__weak void BSP_SD_AbortCallback(void) {
 800a778:	b480      	push	{r7}
 800a77a:	af00      	add	r7, sp, #0

}
 800a77c:	bf00      	nop
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr

0800a786 <HAL_SD_AbortCallback>:
/**
 * @brief SD Abort callbacks
 * @param hsd: SD handle
 * @retval None
 */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd) {
 800a786:	b580      	push	{r7, lr}
 800a788:	b082      	sub	sp, #8
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
	BSP_SD_AbortCallback();
 800a78e:	f7ff fff3 	bl	800a778 <BSP_SD_AbortCallback>
}
 800a792:	bf00      	nop
 800a794:	3708      	adds	r7, #8
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}

0800a79a <HAL_SD_TxCpltCallback>:
/**
 * @brief Tx Transfer completed callback
 * @param hsd: SD handle
 * @retval None
 */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd) {
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b082      	sub	sp, #8
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
	BSP_SD_WriteCpltCallback();
 800a7a2:	f005 fda3 	bl	80102ec <BSP_SD_WriteCpltCallback>
}
 800a7a6:	bf00      	nop
 800a7a8:	3708      	adds	r7, #8
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}

0800a7ae <HAL_SD_RxCpltCallback>:
/**
 * @brief Rx Transfer completed callback
 * @param hsd: SD handle
 * @retval None
 */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd) {
 800a7ae:	b580      	push	{r7, lr}
 800a7b0:	b082      	sub	sp, #8
 800a7b2:	af00      	add	r7, sp, #0
 800a7b4:	6078      	str	r0, [r7, #4]
	BSP_SD_ReadCpltCallback();
 800a7b6:	f005 fda5 	bl	8010304 <BSP_SD_ReadCpltCallback>
}
 800a7ba:	bf00      	nop
 800a7bc:	3708      	adds	r7, #8
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}

0800a7c2 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a7c2:	b580      	push	{r7, lr}
 800a7c4:	b082      	sub	sp, #8
 800a7c6:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 800a7cc:	f000 f8c4 	bl	800a958 <BSP_PlatformIsDetected>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d101      	bne.n	800a7da <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a7da:	79fb      	ldrb	r3, [r7, #7]
 800a7dc:	b2db      	uxtb	r3, r3
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3708      	adds	r7, #8
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}
	...

0800a7e8 <BSP_SD_DMA_Tx_IRQHandler>:
/* user code can be inserted here */
/**
 * @brief Handles SD DMA Tx transfer interrupt request.
 * @retval None
 */
void BSP_SD_DMA_Tx_IRQHandler(void) {
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(hsd1.hdmatx);
 800a7ec:	4b03      	ldr	r3, [pc, #12]	; (800a7fc <BSP_SD_DMA_Tx_IRQHandler+0x14>)
 800a7ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	f7f6 fb2c 	bl	8000e4e <HAL_DMA_IRQHandler>
}
 800a7f6:	bf00      	nop
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	20002300 	.word	0x20002300

0800a800 <BSP_SD_DMA_Rx_IRQHandler>:
/**
 * @brief Handles SD DMA Rx transfer interrupt request.
 * @retval None
 */
void BSP_SD_DMA_Rx_IRQHandler(void) {
 800a800:	b580      	push	{r7, lr}
 800a802:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(hsd1.hdmarx);
 800a804:	4b03      	ldr	r3, [pc, #12]	; (800a814 <BSP_SD_DMA_Rx_IRQHandler+0x14>)
 800a806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a808:	4618      	mov	r0, r3
 800a80a:	f7f6 fb20 	bl	8000e4e <HAL_DMA_IRQHandler>
}
 800a80e:	bf00      	nop
 800a810:	bd80      	pop	{r7, pc}
 800a812:	bf00      	nop
 800a814:	20002300 	.word	0x20002300

0800a818 <SD_DMAConfigRx>:

/**
 * @brief  Configure the DMA to receive data from the SD card
 * @retval HAL_ERROR or HAL_OK
 */
static HAL_StatusTypeDef SD_DMAConfigRx(SD_HandleTypeDef *hsd) {
 800a818:	b580      	push	{r7, lr}
 800a81a:	b084      	sub	sp, #16
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
	static DMA_HandleTypeDef hdma_rx;
	HAL_StatusTypeDef status = HAL_ERROR;
 800a820:	2301      	movs	r3, #1
 800a822:	73fb      	strb	r3, [r7, #15]

	/* Configure DMA Rx parameters */
	hdma_rx.Init.Request = DMA_REQUEST_7;
 800a824:	4b1c      	ldr	r3, [pc, #112]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a826:	2207      	movs	r2, #7
 800a828:	605a      	str	r2, [r3, #4]
	hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a82a:	4b1b      	ldr	r3, [pc, #108]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a82c:	2200      	movs	r2, #0
 800a82e:	609a      	str	r2, [r3, #8]
	hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a830:	4b19      	ldr	r3, [pc, #100]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a832:	2200      	movs	r2, #0
 800a834:	60da      	str	r2, [r3, #12]
	hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a836:	4b18      	ldr	r3, [pc, #96]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a838:	2280      	movs	r2, #128	; 0x80
 800a83a:	611a      	str	r2, [r3, #16]
	hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a83c:	4b16      	ldr	r3, [pc, #88]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a83e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a842:	615a      	str	r2, [r3, #20]
	hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a844:	4b14      	ldr	r3, [pc, #80]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a846:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a84a:	619a      	str	r2, [r3, #24]
	hdma_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a84c:	4b12      	ldr	r3, [pc, #72]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a84e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800a852:	621a      	str	r2, [r3, #32]
	hdma_rx.Instance = SD_DMAx_STREAM;
 800a854:	4b10      	ldr	r3, [pc, #64]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a856:	4a11      	ldr	r2, [pc, #68]	; (800a89c <SD_DMAConfigRx+0x84>)
 800a858:	601a      	str	r2, [r3, #0]

	/* Associate the DMA handle */
	__HAL_LINKDMA(hsd, hdmarx, hdma_rx);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	4a0e      	ldr	r2, [pc, #56]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a85e:	641a      	str	r2, [r3, #64]	; 0x40
 800a860:	4a0d      	ldr	r2, [pc, #52]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6293      	str	r3, [r2, #40]	; 0x28

	/* Stop any ongoing transfer and reset the state*/
	HAL_DMA_Abort(&hdma_rx);
 800a866:	480c      	ldr	r0, [pc, #48]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a868:	f7f6 fa72 	bl	8000d50 <HAL_DMA_Abort>

	/* Deinitialize the Channel for new transfer */
	HAL_DMA_DeInit(&hdma_rx);
 800a86c:	480a      	ldr	r0, [pc, #40]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a86e:	f7f6 f97d 	bl	8000b6c <HAL_DMA_DeInit>

	/* Configure the DMA Channel */
	status = HAL_DMA_Init(&hdma_rx);
 800a872:	4809      	ldr	r0, [pc, #36]	; (800a898 <SD_DMAConfigRx+0x80>)
 800a874:	f7f6 f8c2 	bl	80009fc <HAL_DMA_Init>
 800a878:	4603      	mov	r3, r0
 800a87a:	73fb      	strb	r3, [r7, #15]

	/* NVIC configuration for DMA transfer complete interrupt */
	HAL_NVIC_SetPriority(SD_DMAx_IRQn, SD_DMARx_Priority, 0);
 800a87c:	2200      	movs	r2, #0
 800a87e:	2103      	movs	r1, #3
 800a880:	203b      	movs	r0, #59	; 0x3b
 800a882:	f7f6 f864 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SD_DMAx_IRQn);
 800a886:	203b      	movs	r0, #59	; 0x3b
 800a888:	f7f6 f87d 	bl	8000986 <HAL_NVIC_EnableIRQ>

	return status;
 800a88c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a88e:	4618      	mov	r0, r3
 800a890:	3710      	adds	r7, #16
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
 800a896:	bf00      	nop
 800a898:	200000e4 	.word	0x200000e4
 800a89c:	40020444 	.word	0x40020444

0800a8a0 <SD_DMAConfigTx>:

/**
 * @brief  Configure the DMA to transmit data to the SD card
 * @retval HAL_ERROR or HAL_OK
 */
static HAL_StatusTypeDef SD_DMAConfigTx(SD_HandleTypeDef *hsd) {
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b084      	sub	sp, #16
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
	static DMA_HandleTypeDef hdma_tx;
	HAL_StatusTypeDef status;

	/* Configure DMA Tx parameters */
	hdma_tx.Init.Request = DMA_REQUEST_7;
 800a8a8:	4b1c      	ldr	r3, [pc, #112]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8aa:	2207      	movs	r2, #7
 800a8ac:	605a      	str	r2, [r3, #4]
	hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a8ae:	4b1b      	ldr	r3, [pc, #108]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8b0:	2210      	movs	r2, #16
 800a8b2:	609a      	str	r2, [r3, #8]
	hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a8b4:	4b19      	ldr	r3, [pc, #100]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	60da      	str	r2, [r3, #12]
	hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a8ba:	4b18      	ldr	r3, [pc, #96]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8bc:	2280      	movs	r2, #128	; 0x80
 800a8be:	611a      	str	r2, [r3, #16]
	hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a8c0:	4b16      	ldr	r3, [pc, #88]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a8c6:	615a      	str	r2, [r3, #20]
	hdma_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a8c8:	4b14      	ldr	r3, [pc, #80]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a8ce:	619a      	str	r2, [r3, #24]
	hdma_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a8d0:	4b12      	ldr	r3, [pc, #72]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8d2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800a8d6:	621a      	str	r2, [r3, #32]
	hdma_tx.Instance = SD_DMAx_STREAM;
 800a8d8:	4b10      	ldr	r3, [pc, #64]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8da:	4a11      	ldr	r2, [pc, #68]	; (800a920 <SD_DMAConfigTx+0x80>)
 800a8dc:	601a      	str	r2, [r3, #0]

	/* Associate the DMA handle */
	__HAL_LINKDMA(hsd, hdmatx, hdma_tx);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a0e      	ldr	r2, [pc, #56]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8e2:	63da      	str	r2, [r3, #60]	; 0x3c
 800a8e4:	4a0d      	ldr	r2, [pc, #52]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6293      	str	r3, [r2, #40]	; 0x28

	/* Stop any ongoing transfer and reset the state*/
	HAL_DMA_Abort(&hdma_tx);
 800a8ea:	480c      	ldr	r0, [pc, #48]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8ec:	f7f6 fa30 	bl	8000d50 <HAL_DMA_Abort>

	/* Deinitialize the Channel for new transfer */
	HAL_DMA_DeInit(&hdma_tx);
 800a8f0:	480a      	ldr	r0, [pc, #40]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8f2:	f7f6 f93b 	bl	8000b6c <HAL_DMA_DeInit>

	/* Configure the DMA Channel */
	status = HAL_DMA_Init(&hdma_tx);
 800a8f6:	4809      	ldr	r0, [pc, #36]	; (800a91c <SD_DMAConfigTx+0x7c>)
 800a8f8:	f7f6 f880 	bl	80009fc <HAL_DMA_Init>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	73fb      	strb	r3, [r7, #15]

	/* NVIC configuration for DMA transfer complete interrupt */
	HAL_NVIC_SetPriority(SD_DMAx_IRQn, SD_DMATx_Priority, 0);
 800a900:	2200      	movs	r2, #0
 800a902:	2103      	movs	r1, #3
 800a904:	203b      	movs	r0, #59	; 0x3b
 800a906:	f7f6 f822 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SD_DMAx_IRQn);
 800a90a:	203b      	movs	r0, #59	; 0x3b
 800a90c:	f7f6 f83b 	bl	8000986 <HAL_NVIC_EnableIRQ>

	return status;
 800a910:	7bfb      	ldrb	r3, [r7, #15]
}
 800a912:	4618      	mov	r0, r3
 800a914:	3710      	adds	r7, #16
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop
 800a91c:	2000012c 	.word	0x2000012c
 800a920:	40020444 	.word	0x40020444

0800a924 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800a924:	b580      	push	{r7, lr}
 800a926:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a928:	4904      	ldr	r1, [pc, #16]	; (800a93c <MX_FATFS_Init+0x18>)
 800a92a:	4805      	ldr	r0, [pc, #20]	; (800a940 <MX_FATFS_Init+0x1c>)
 800a92c:	f7ff f934 	bl	8009b98 <FATFS_LinkDriver>
 800a930:	4603      	mov	r3, r0
 800a932:	461a      	mov	r2, r3
 800a934:	4b03      	ldr	r3, [pc, #12]	; (800a944 <MX_FATFS_Init+0x20>)
 800a936:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
	/* additional user code for init */
  /* USER CODE END Init */
}
 800a938:	bf00      	nop
 800a93a:	bd80      	pop	{r7, pc}
 800a93c:	20000718 	.word	0x20000718
 800a940:	080221e0 	.word	0x080221e0
 800a944:	20000714 	.word	0x20000714

0800a948 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a948:	b480      	push	{r7}
 800a94a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
	return 0;
 800a94c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800a94e:	4618      	mov	r0, r3
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr

0800a958 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a958:	b580      	push	{r7, lr}
 800a95a:	b082      	sub	sp, #8
 800a95c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a95e:	2301      	movs	r3, #1
 800a960:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a962:	2102      	movs	r1, #2
 800a964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a968:	f7f6 fe36 	bl	80015d8 <HAL_GPIO_ReadPin>
 800a96c:	4603      	mov	r3, r0
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d001      	beq.n	800a976 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800a972:	2300      	movs	r3, #0
 800a974:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
	/* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 800a976:	79fb      	ldrb	r3, [r7, #7]
}  
 800a978:	4618      	mov	r0, r3
 800a97a:	3708      	adds	r7, #8
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <Log_Create_InitStatusFile>:
extern char SDPath[4];

/* Private function prototypes -----------------------------------------------*/
void appendData(uint8_t* buffer, uint16_t* index);

uint8_t Log_Create_InitStatusFile(PeripheralsInitStatus_t* status) {
 800a980:	b5b0      	push	{r4, r5, r7, lr}
 800a982:	b0a0      	sub	sp, #128	; 0x80
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
	// Check the presence of the SD card
	CHECK_SD_CARD_RETVAL;
 800a988:	f7ff ff1b 	bl	800a7c2 <BSP_SD_IsDetected>
 800a98c:	4603      	mov	r3, r0
 800a98e:	2b01      	cmp	r3, #1
 800a990:	d001      	beq.n	800a996 <Log_Create_InitStatusFile+0x16>
 800a992:	2300      	movs	r3, #0
 800a994:	e19f      	b.n	800acd6 <Log_Create_InitStatusFile+0x356>

	// Create a new status file
	char filePath[] = "status.txt";
 800a996:	4a91      	ldr	r2, [pc, #580]	; (800abdc <Log_Create_InitStatusFile+0x25c>)
 800a998:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800a99c:	ca07      	ldmia	r2, {r0, r1, r2}
 800a99e:	c303      	stmia	r3!, {r0, r1}
 800a9a0:	801a      	strh	r2, [r3, #0]
 800a9a2:	3302      	adds	r3, #2
 800a9a4:	0c12      	lsrs	r2, r2, #16
 800a9a6:	701a      	strb	r2, [r3, #0]
	retSD = f_open(&SDFile, filePath, FA_WRITE | FA_READ | FA_CREATE_ALWAYS);
 800a9a8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800a9ac:	220b      	movs	r2, #11
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	488b      	ldr	r0, [pc, #556]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800a9b2:	f7fe fab1 	bl	8008f18 <f_open>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	4b8a      	ldr	r3, [pc, #552]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800a9bc:	701a      	strb	r2, [r3, #0]

	if (retSD == FR_OK) {
 800a9be:	4b89      	ldr	r3, [pc, #548]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f040 8180 	bne.w	800acc8 <Log_Create_InitStatusFile+0x348>
		// Write the information
		unsigned int bytesWritten;
		char string[100];

		// Title
		sprintf(string, "*** INITIALIZATION STATUS ***\r\n\r\n");
 800a9c8:	f107 030c 	add.w	r3, r7, #12
 800a9cc:	4a86      	ldr	r2, [pc, #536]	; (800abe8 <Log_Create_InitStatusFile+0x268>)
 800a9ce:	461c      	mov	r4, r3
 800a9d0:	4615      	mov	r5, r2
 800a9d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a9d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a9d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a9d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a9da:	682b      	ldr	r3, [r5, #0]
 800a9dc:	8023      	strh	r3, [r4, #0]
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800a9de:	f107 030c 	add.w	r3, r7, #12
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7f5 fbf4 	bl	80001d0 <strlen>
 800a9e8:	4602      	mov	r2, r0
 800a9ea:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800a9ee:	f107 010c 	add.w	r1, r7, #12
 800a9f2:	487b      	ldr	r0, [pc, #492]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800a9f4:	f7fe fc5e 	bl	80092b4 <f_write>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	461a      	mov	r2, r3
 800a9fc:	4b79      	ldr	r3, [pc, #484]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800a9fe:	781b      	ldrb	r3, [r3, #0]
 800aa00:	4313      	orrs	r3, r2
 800aa02:	b2da      	uxtb	r2, r3
 800aa04:	4b77      	ldr	r3, [pc, #476]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800aa06:	701a      	strb	r2, [r3, #0]

		// LSM6DSL
		sprintf(string, "LSM6DSL init state:\t");
 800aa08:	f107 030c 	add.w	r3, r7, #12
 800aa0c:	4a77      	ldr	r2, [pc, #476]	; (800abec <Log_Create_InitStatusFile+0x26c>)
 800aa0e:	461c      	mov	r4, r3
 800aa10:	4615      	mov	r5, r2
 800aa12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aa14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa16:	e895 0003 	ldmia.w	r5, {r0, r1}
 800aa1a:	6020      	str	r0, [r4, #0]
 800aa1c:	3404      	adds	r4, #4
 800aa1e:	7021      	strb	r1, [r4, #0]
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800aa20:	f107 030c 	add.w	r3, r7, #12
 800aa24:	4618      	mov	r0, r3
 800aa26:	f7f5 fbd3 	bl	80001d0 <strlen>
 800aa2a:	4602      	mov	r2, r0
 800aa2c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800aa30:	f107 010c 	add.w	r1, r7, #12
 800aa34:	486a      	ldr	r0, [pc, #424]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800aa36:	f7fe fc3d 	bl	80092b4 <f_write>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	461a      	mov	r2, r3
 800aa3e:	4b69      	ldr	r3, [pc, #420]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	b2da      	uxtb	r2, r3
 800aa46:	4b67      	ldr	r3, [pc, #412]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800aa48:	701a      	strb	r2, [r3, #0]
		sprintf(string, (status->LSM6DSL ? "OK\r\n" : "ERROR\r\n"));
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d001      	beq.n	800aa56 <Log_Create_InitStatusFile+0xd6>
 800aa52:	4a67      	ldr	r2, [pc, #412]	; (800abf0 <Log_Create_InitStatusFile+0x270>)
 800aa54:	e000      	b.n	800aa58 <Log_Create_InitStatusFile+0xd8>
 800aa56:	4a67      	ldr	r2, [pc, #412]	; (800abf4 <Log_Create_InitStatusFile+0x274>)
 800aa58:	f107 030c 	add.w	r3, r7, #12
 800aa5c:	4611      	mov	r1, r2
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f006 f900 	bl	8010c64 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800aa64:	f107 030c 	add.w	r3, r7, #12
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f7f5 fbb1 	bl	80001d0 <strlen>
 800aa6e:	4602      	mov	r2, r0
 800aa70:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800aa74:	f107 010c 	add.w	r1, r7, #12
 800aa78:	4859      	ldr	r0, [pc, #356]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800aa7a:	f7fe fc1b 	bl	80092b4 <f_write>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	461a      	mov	r2, r3
 800aa82:	4b58      	ldr	r3, [pc, #352]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	4313      	orrs	r3, r2
 800aa88:	b2da      	uxtb	r2, r3
 800aa8a:	4b56      	ldr	r3, [pc, #344]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800aa8c:	701a      	strb	r2, [r3, #0]

		// HTS221
		sprintf(string, "HTS221 init state:\t");
 800aa8e:	f107 030c 	add.w	r3, r7, #12
 800aa92:	4a59      	ldr	r2, [pc, #356]	; (800abf8 <Log_Create_InitStatusFile+0x278>)
 800aa94:	461c      	mov	r4, r3
 800aa96:	4615      	mov	r5, r2
 800aa98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aa9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa9c:	682b      	ldr	r3, [r5, #0]
 800aa9e:	6023      	str	r3, [r4, #0]
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800aaa0:	f107 030c 	add.w	r3, r7, #12
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f7f5 fb93 	bl	80001d0 <strlen>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800aab0:	f107 010c 	add.w	r1, r7, #12
 800aab4:	484a      	ldr	r0, [pc, #296]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800aab6:	f7fe fbfd 	bl	80092b4 <f_write>
 800aaba:	4603      	mov	r3, r0
 800aabc:	461a      	mov	r2, r3
 800aabe:	4b49      	ldr	r3, [pc, #292]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	4313      	orrs	r3, r2
 800aac4:	b2da      	uxtb	r2, r3
 800aac6:	4b47      	ldr	r3, [pc, #284]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800aac8:	701a      	strb	r2, [r3, #0]
		sprintf(string, (status->HTS221 ? "OK\r\n" : "ERROR\r\n"));
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	785b      	ldrb	r3, [r3, #1]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d001      	beq.n	800aad6 <Log_Create_InitStatusFile+0x156>
 800aad2:	4a47      	ldr	r2, [pc, #284]	; (800abf0 <Log_Create_InitStatusFile+0x270>)
 800aad4:	e000      	b.n	800aad8 <Log_Create_InitStatusFile+0x158>
 800aad6:	4a47      	ldr	r2, [pc, #284]	; (800abf4 <Log_Create_InitStatusFile+0x274>)
 800aad8:	f107 030c 	add.w	r3, r7, #12
 800aadc:	4611      	mov	r1, r2
 800aade:	4618      	mov	r0, r3
 800aae0:	f006 f8c0 	bl	8010c64 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800aae4:	f107 030c 	add.w	r3, r7, #12
 800aae8:	4618      	mov	r0, r3
 800aaea:	f7f5 fb71 	bl	80001d0 <strlen>
 800aaee:	4602      	mov	r2, r0
 800aaf0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800aaf4:	f107 010c 	add.w	r1, r7, #12
 800aaf8:	4839      	ldr	r0, [pc, #228]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800aafa:	f7fe fbdb 	bl	80092b4 <f_write>
 800aafe:	4603      	mov	r3, r0
 800ab00:	461a      	mov	r2, r3
 800ab02:	4b38      	ldr	r3, [pc, #224]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	4313      	orrs	r3, r2
 800ab08:	b2da      	uxtb	r2, r3
 800ab0a:	4b36      	ldr	r3, [pc, #216]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800ab0c:	701a      	strb	r2, [r3, #0]

		// LPS22HH
		sprintf(string, "LPS22HH init state:\t");
 800ab0e:	f107 030c 	add.w	r3, r7, #12
 800ab12:	4a3a      	ldr	r2, [pc, #232]	; (800abfc <Log_Create_InitStatusFile+0x27c>)
 800ab14:	461c      	mov	r4, r3
 800ab16:	4615      	mov	r5, r2
 800ab18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ab1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ab1c:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ab20:	6020      	str	r0, [r4, #0]
 800ab22:	3404      	adds	r4, #4
 800ab24:	7021      	strb	r1, [r4, #0]
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ab26:	f107 030c 	add.w	r3, r7, #12
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f7f5 fb50 	bl	80001d0 <strlen>
 800ab30:	4602      	mov	r2, r0
 800ab32:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ab36:	f107 010c 	add.w	r1, r7, #12
 800ab3a:	4829      	ldr	r0, [pc, #164]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800ab3c:	f7fe fbba 	bl	80092b4 <f_write>
 800ab40:	4603      	mov	r3, r0
 800ab42:	461a      	mov	r2, r3
 800ab44:	4b27      	ldr	r3, [pc, #156]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	4313      	orrs	r3, r2
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	4b25      	ldr	r3, [pc, #148]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800ab4e:	701a      	strb	r2, [r3, #0]
		sprintf(string, (status->LPS22HH ? "OK\r\n" : "ERROR\r\n"));
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	789b      	ldrb	r3, [r3, #2]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d001      	beq.n	800ab5c <Log_Create_InitStatusFile+0x1dc>
 800ab58:	4a25      	ldr	r2, [pc, #148]	; (800abf0 <Log_Create_InitStatusFile+0x270>)
 800ab5a:	e000      	b.n	800ab5e <Log_Create_InitStatusFile+0x1de>
 800ab5c:	4a25      	ldr	r2, [pc, #148]	; (800abf4 <Log_Create_InitStatusFile+0x274>)
 800ab5e:	f107 030c 	add.w	r3, r7, #12
 800ab62:	4611      	mov	r1, r2
 800ab64:	4618      	mov	r0, r3
 800ab66:	f006 f87d 	bl	8010c64 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ab6a:	f107 030c 	add.w	r3, r7, #12
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7f5 fb2e 	bl	80001d0 <strlen>
 800ab74:	4602      	mov	r2, r0
 800ab76:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ab7a:	f107 010c 	add.w	r1, r7, #12
 800ab7e:	4818      	ldr	r0, [pc, #96]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800ab80:	f7fe fb98 	bl	80092b4 <f_write>
 800ab84:	4603      	mov	r3, r0
 800ab86:	461a      	mov	r2, r3
 800ab88:	4b16      	ldr	r3, [pc, #88]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800ab8a:	781b      	ldrb	r3, [r3, #0]
 800ab8c:	4313      	orrs	r3, r2
 800ab8e:	b2da      	uxtb	r2, r3
 800ab90:	4b14      	ldr	r3, [pc, #80]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800ab92:	701a      	strb	r2, [r3, #0]

		// BLE
		sprintf(string, "BLE init state:\t");
 800ab94:	f107 030c 	add.w	r3, r7, #12
 800ab98:	4a19      	ldr	r2, [pc, #100]	; (800ac00 <Log_Create_InitStatusFile+0x280>)
 800ab9a:	461c      	mov	r4, r3
 800ab9c:	4615      	mov	r5, r2
 800ab9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aba2:	682b      	ldr	r3, [r5, #0]
 800aba4:	7023      	strb	r3, [r4, #0]
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800aba6:	f107 030c 	add.w	r3, r7, #12
 800abaa:	4618      	mov	r0, r3
 800abac:	f7f5 fb10 	bl	80001d0 <strlen>
 800abb0:	4602      	mov	r2, r0
 800abb2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800abb6:	f107 010c 	add.w	r1, r7, #12
 800abba:	4809      	ldr	r0, [pc, #36]	; (800abe0 <Log_Create_InitStatusFile+0x260>)
 800abbc:	f7fe fb7a 	bl	80092b4 <f_write>
 800abc0:	4603      	mov	r3, r0
 800abc2:	461a      	mov	r2, r3
 800abc4:	4b07      	ldr	r3, [pc, #28]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	4313      	orrs	r3, r2
 800abca:	b2da      	uxtb	r2, r3
 800abcc:	4b05      	ldr	r3, [pc, #20]	; (800abe4 <Log_Create_InitStatusFile+0x264>)
 800abce:	701a      	strb	r2, [r3, #0]
		sprintf(string, (status->BLE ? "OK\r\n" : "ERROR\r\n"));
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	791b      	ldrb	r3, [r3, #4]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d015      	beq.n	800ac04 <Log_Create_InitStatusFile+0x284>
 800abd8:	4a05      	ldr	r2, [pc, #20]	; (800abf0 <Log_Create_InitStatusFile+0x270>)
 800abda:	e014      	b.n	800ac06 <Log_Create_InitStatusFile+0x286>
 800abdc:	080114bc 	.word	0x080114bc
 800abe0:	2000071c 	.word	0x2000071c
 800abe4:	20000714 	.word	0x20000714
 800abe8:	08011420 	.word	0x08011420
 800abec:	08011444 	.word	0x08011444
 800abf0:	0801145c 	.word	0x0801145c
 800abf4:	08011464 	.word	0x08011464
 800abf8:	0801146c 	.word	0x0801146c
 800abfc:	08011480 	.word	0x08011480
 800ac00:	08011498 	.word	0x08011498
 800ac04:	4a36      	ldr	r2, [pc, #216]	; (800ace0 <Log_Create_InitStatusFile+0x360>)
 800ac06:	f107 030c 	add.w	r3, r7, #12
 800ac0a:	4611      	mov	r1, r2
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f006 f829 	bl	8010c64 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ac12:	f107 030c 	add.w	r3, r7, #12
 800ac16:	4618      	mov	r0, r3
 800ac18:	f7f5 fada 	bl	80001d0 <strlen>
 800ac1c:	4602      	mov	r2, r0
 800ac1e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ac22:	f107 010c 	add.w	r1, r7, #12
 800ac26:	482f      	ldr	r0, [pc, #188]	; (800ace4 <Log_Create_InitStatusFile+0x364>)
 800ac28:	f7fe fb44 	bl	80092b4 <f_write>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	461a      	mov	r2, r3
 800ac30:	4b2d      	ldr	r3, [pc, #180]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	4313      	orrs	r3, r2
 800ac36:	b2da      	uxtb	r2, r3
 800ac38:	4b2b      	ldr	r3, [pc, #172]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800ac3a:	701a      	strb	r2, [r3, #0]

		// MAX17048
		sprintf(string, "Battery level:\t");
 800ac3c:	f107 030c 	add.w	r3, r7, #12
 800ac40:	4a2a      	ldr	r2, [pc, #168]	; (800acec <Log_Create_InitStatusFile+0x36c>)
 800ac42:	461c      	mov	r4, r3
 800ac44:	4613      	mov	r3, r2
 800ac46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ac48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ac4c:	f107 030c 	add.w	r3, r7, #12
 800ac50:	4618      	mov	r0, r3
 800ac52:	f7f5 fabd 	bl	80001d0 <strlen>
 800ac56:	4602      	mov	r2, r0
 800ac58:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ac5c:	f107 010c 	add.w	r1, r7, #12
 800ac60:	4820      	ldr	r0, [pc, #128]	; (800ace4 <Log_Create_InitStatusFile+0x364>)
 800ac62:	f7fe fb27 	bl	80092b4 <f_write>
 800ac66:	4603      	mov	r3, r0
 800ac68:	461a      	mov	r2, r3
 800ac6a:	4b1f      	ldr	r3, [pc, #124]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800ac6c:	781b      	ldrb	r3, [r3, #0]
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	b2da      	uxtb	r2, r3
 800ac72:	4b1d      	ldr	r3, [pc, #116]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800ac74:	701a      	strb	r2, [r3, #0]
		utoa(status->MAX17048, string, 10);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	78db      	ldrb	r3, [r3, #3]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f107 030c 	add.w	r3, r7, #12
 800ac80:	220a      	movs	r2, #10
 800ac82:	4619      	mov	r1, r3
 800ac84:	f006 f868 	bl	8010d58 <utoa>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ac88:	f107 030c 	add.w	r3, r7, #12
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7f5 fa9f 	bl	80001d0 <strlen>
 800ac92:	4602      	mov	r2, r0
 800ac94:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ac98:	f107 010c 	add.w	r1, r7, #12
 800ac9c:	4811      	ldr	r0, [pc, #68]	; (800ace4 <Log_Create_InitStatusFile+0x364>)
 800ac9e:	f7fe fb09 	bl	80092b4 <f_write>
 800aca2:	4603      	mov	r3, r0
 800aca4:	461a      	mov	r2, r3
 800aca6:	4b10      	ldr	r3, [pc, #64]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800aca8:	781b      	ldrb	r3, [r3, #0]
 800acaa:	4313      	orrs	r3, r2
 800acac:	b2da      	uxtb	r2, r3
 800acae:	4b0e      	ldr	r3, [pc, #56]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800acb0:	701a      	strb	r2, [r3, #0]

		// Close the file
		retSD |= f_close(&SDFile);
 800acb2:	480c      	ldr	r0, [pc, #48]	; (800ace4 <Log_Create_InitStatusFile+0x364>)
 800acb4:	f7fe fcf1 	bl	800969a <f_close>
 800acb8:	4603      	mov	r3, r0
 800acba:	461a      	mov	r2, r3
 800acbc:	4b0a      	ldr	r3, [pc, #40]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800acbe:	781b      	ldrb	r3, [r3, #0]
 800acc0:	4313      	orrs	r3, r2
 800acc2:	b2da      	uxtb	r2, r3
 800acc4:	4b08      	ldr	r3, [pc, #32]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800acc6:	701a      	strb	r2, [r3, #0]
	}

	return retSD == FR_OK;
 800acc8:	4b07      	ldr	r3, [pc, #28]	; (800ace8 <Log_Create_InitStatusFile+0x368>)
 800acca:	781b      	ldrb	r3, [r3, #0]
 800accc:	2b00      	cmp	r3, #0
 800acce:	bf0c      	ite	eq
 800acd0:	2301      	moveq	r3, #1
 800acd2:	2300      	movne	r3, #0
 800acd4:	b2db      	uxtb	r3, r3
}
 800acd6:	4618      	mov	r0, r3
 800acd8:	3780      	adds	r7, #128	; 0x80
 800acda:	46bd      	mov	sp, r7
 800acdc:	bdb0      	pop	{r4, r5, r7, pc}
 800acde:	bf00      	nop
 800ace0:	08011464 	.word	0x08011464
 800ace4:	2000071c 	.word	0x2000071c
 800ace8:	20000714 	.word	0x20000714
 800acec:	080114ac 	.word	0x080114ac

0800acf0 <Log_Create_DataFile>:

uint8_t Log_Create_DataFile(char* logPath) {
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b086      	sub	sp, #24
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
	// Check the presence of the SD card
	CHECK_SD_CARD_RETVAL;
 800acf8:	f7ff fd63 	bl	800a7c2 <BSP_SD_IsDetected>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d001      	beq.n	800ad06 <Log_Create_DataFile+0x16>
 800ad02:	2300      	movs	r3, #0
 800ad04:	e05f      	b.n	800adc6 <Log_Create_DataFile+0xd6>

	retSD = FR_OK;
 800ad06:	4b32      	ldr	r3, [pc, #200]	; (800add0 <Log_Create_DataFile+0xe0>)
 800ad08:	2200      	movs	r2, #0
 800ad0a:	701a      	strb	r2, [r3, #0]

	// Initialize private variables
	bufferSection = 0;
 800ad0c:	4b31      	ldr	r3, [pc, #196]	; (800add4 <Log_Create_DataFile+0xe4>)
 800ad0e:	2200      	movs	r2, #0
 800ad10:	701a      	strb	r2, [r3, #0]
	logIndex = 0;
 800ad12:	4b31      	ldr	r3, [pc, #196]	; (800add8 <Log_Create_DataFile+0xe8>)
 800ad14:	2200      	movs	r2, #0
 800ad16:	801a      	strh	r2, [r3, #0]
	bytesToWrite = 0;
 800ad18:	4b30      	ldr	r3, [pc, #192]	; (800addc <Log_Create_DataFile+0xec>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	801a      	strh	r2, [r3, #0]

	// Create a new INFO file
	sprintf(info_path, "%s_info.bin", logPath);
 800ad1e:	687a      	ldr	r2, [r7, #4]
 800ad20:	492f      	ldr	r1, [pc, #188]	; (800ade0 <Log_Create_DataFile+0xf0>)
 800ad22:	4830      	ldr	r0, [pc, #192]	; (800ade4 <Log_Create_DataFile+0xf4>)
 800ad24:	f005 ff9e 	bl	8010c64 <siprintf>
	if (f_open(&SDFile, info_path, FA_WRITE | FA_READ | FA_CREATE_ALWAYS)
 800ad28:	220b      	movs	r2, #11
 800ad2a:	492e      	ldr	r1, [pc, #184]	; (800ade4 <Log_Create_DataFile+0xf4>)
 800ad2c:	482e      	ldr	r0, [pc, #184]	; (800ade8 <Log_Create_DataFile+0xf8>)
 800ad2e:	f7fe f8f3 	bl	8008f18 <f_open>
 800ad32:	4603      	mov	r3, r0
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d12d      	bne.n	800ad94 <Log_Create_DataFile+0xa4>
			== FR_OK) {
		// Write the log session information
		uint8_t info[6];
		info[0] = 33;
 800ad38:	2321      	movs	r3, #33	; 0x21
 800ad3a:	743b      	strb	r3, [r7, #16]
		info[1] = winter.logSensors;
 800ad3c:	4b2b      	ldr	r3, [pc, #172]	; (800adec <Log_Create_DataFile+0xfc>)
 800ad3e:	795b      	ldrb	r3, [r3, #5]
 800ad40:	b2db      	uxtb	r3, r3
 800ad42:	747b      	strb	r3, [r7, #17]
		info[2] = currentAGConfig.axl_fs;
 800ad44:	4b2a      	ldr	r3, [pc, #168]	; (800adf0 <Log_Create_DataFile+0x100>)
 800ad46:	785b      	ldrb	r3, [r3, #1]
 800ad48:	74bb      	strb	r3, [r7, #18]
		info[3] = currentAGConfig.gyro_fs;
 800ad4a:	4b29      	ldr	r3, [pc, #164]	; (800adf0 <Log_Create_DataFile+0x100>)
 800ad4c:	7a5b      	ldrb	r3, [r3, #9]
 800ad4e:	74fb      	strb	r3, [r7, #19]
		info[4] = winter.logFrequency;
 800ad50:	4b26      	ldr	r3, [pc, #152]	; (800adec <Log_Create_DataFile+0xfc>)
 800ad52:	88db      	ldrh	r3, [r3, #6]
 800ad54:	b29b      	uxth	r3, r3
 800ad56:	b2db      	uxtb	r3, r3
 800ad58:	753b      	strb	r3, [r7, #20]
		info[5] = 33;
 800ad5a:	2321      	movs	r3, #33	; 0x21
 800ad5c:	757b      	strb	r3, [r7, #21]

		unsigned int bytesWritten;
		retSD |= f_write(&SDFile, info, 6, &bytesWritten);
 800ad5e:	f107 030c 	add.w	r3, r7, #12
 800ad62:	f107 0110 	add.w	r1, r7, #16
 800ad66:	2206      	movs	r2, #6
 800ad68:	481f      	ldr	r0, [pc, #124]	; (800ade8 <Log_Create_DataFile+0xf8>)
 800ad6a:	f7fe faa3 	bl	80092b4 <f_write>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	461a      	mov	r2, r3
 800ad72:	4b17      	ldr	r3, [pc, #92]	; (800add0 <Log_Create_DataFile+0xe0>)
 800ad74:	781b      	ldrb	r3, [r3, #0]
 800ad76:	4313      	orrs	r3, r2
 800ad78:	b2da      	uxtb	r2, r3
 800ad7a:	4b15      	ldr	r3, [pc, #84]	; (800add0 <Log_Create_DataFile+0xe0>)
 800ad7c:	701a      	strb	r2, [r3, #0]
		retSD |= f_close(&SDFile);
 800ad7e:	481a      	ldr	r0, [pc, #104]	; (800ade8 <Log_Create_DataFile+0xf8>)
 800ad80:	f7fe fc8b 	bl	800969a <f_close>
 800ad84:	4603      	mov	r3, r0
 800ad86:	461a      	mov	r2, r3
 800ad88:	4b11      	ldr	r3, [pc, #68]	; (800add0 <Log_Create_DataFile+0xe0>)
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	b2da      	uxtb	r2, r3
 800ad90:	4b0f      	ldr	r3, [pc, #60]	; (800add0 <Log_Create_DataFile+0xe0>)
 800ad92:	701a      	strb	r2, [r3, #0]
	}

	// Create a new log file
	sprintf(data_path, "%s_data.bin", logPath);
 800ad94:	687a      	ldr	r2, [r7, #4]
 800ad96:	4917      	ldr	r1, [pc, #92]	; (800adf4 <Log_Create_DataFile+0x104>)
 800ad98:	4817      	ldr	r0, [pc, #92]	; (800adf8 <Log_Create_DataFile+0x108>)
 800ad9a:	f005 ff63 	bl	8010c64 <siprintf>
	retSD |= f_open(&SDFile, data_path, FA_WRITE | FA_READ | FA_CREATE_ALWAYS);
 800ad9e:	220b      	movs	r2, #11
 800ada0:	4915      	ldr	r1, [pc, #84]	; (800adf8 <Log_Create_DataFile+0x108>)
 800ada2:	4811      	ldr	r0, [pc, #68]	; (800ade8 <Log_Create_DataFile+0xf8>)
 800ada4:	f7fe f8b8 	bl	8008f18 <f_open>
 800ada8:	4603      	mov	r3, r0
 800adaa:	461a      	mov	r2, r3
 800adac:	4b08      	ldr	r3, [pc, #32]	; (800add0 <Log_Create_DataFile+0xe0>)
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	4313      	orrs	r3, r2
 800adb2:	b2da      	uxtb	r2, r3
 800adb4:	4b06      	ldr	r3, [pc, #24]	; (800add0 <Log_Create_DataFile+0xe0>)
 800adb6:	701a      	strb	r2, [r3, #0]

	return retSD == FR_OK;
 800adb8:	4b05      	ldr	r3, [pc, #20]	; (800add0 <Log_Create_DataFile+0xe0>)
 800adba:	781b      	ldrb	r3, [r3, #0]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	bf0c      	ite	eq
 800adc0:	2301      	moveq	r3, #1
 800adc2:	2300      	movne	r3, #0
 800adc4:	b2db      	uxtb	r3, r3
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3718      	adds	r7, #24
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
 800adce:	bf00      	nop
 800add0:	20000714 	.word	0x20000714
 800add4:	20000b82 	.word	0x20000b82
 800add8:	2000219c 	.word	0x2000219c
 800addc:	20000b80 	.word	0x20000b80
 800ade0:	080114c8 	.word	0x080114c8
 800ade4:	20000b84 	.word	0x20000b84
 800ade8:	2000071c 	.word	0x2000071c
 800adec:	20000008 	.word	0x20000008
 800adf0:	200024c4 	.word	0x200024c4
 800adf4:	080114d4 	.word	0x080114d4
 800adf8:	200021a0 	.word	0x200021a0

0800adfc <Log_Write_Data>:

void Log_Write_Data(void) {
 800adfc:	b580      	push	{r7, lr}
 800adfe:	af00      	add	r7, sp, #0
	// Check the presence of the SD card
	CHECK_SD_CARD_RET;
 800ae00:	f7ff fcdf 	bl	800a7c2 <BSP_SD_IsDetected>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b01      	cmp	r3, #1
 800ae08:	d15e      	bne.n	800aec8 <Log_Write_Data+0xcc>

	// Add 4 bytes of fake header
	if (logIndex % 256 == 0) {
 800ae0a:	4b30      	ldr	r3, [pc, #192]	; (800aecc <Log_Write_Data+0xd0>)
 800ae0c:	881b      	ldrh	r3, [r3, #0]
 800ae0e:	b29b      	uxth	r3, r3
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	b29b      	uxth	r3, r3
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d122      	bne.n	800ae5e <Log_Write_Data+0x62>
		little[logIndex] = '!';
 800ae18:	4b2c      	ldr	r3, [pc, #176]	; (800aecc <Log_Write_Data+0xd0>)
 800ae1a:	881b      	ldrh	r3, [r3, #0]
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	461a      	mov	r2, r3
 800ae20:	4b2b      	ldr	r3, [pc, #172]	; (800aed0 <Log_Write_Data+0xd4>)
 800ae22:	2121      	movs	r1, #33	; 0x21
 800ae24:	5499      	strb	r1, [r3, r2]
		little[logIndex + 1] = '!';
 800ae26:	4b29      	ldr	r3, [pc, #164]	; (800aecc <Log_Write_Data+0xd0>)
 800ae28:	881b      	ldrh	r3, [r3, #0]
 800ae2a:	b29b      	uxth	r3, r3
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	4a28      	ldr	r2, [pc, #160]	; (800aed0 <Log_Write_Data+0xd4>)
 800ae30:	2121      	movs	r1, #33	; 0x21
 800ae32:	54d1      	strb	r1, [r2, r3]
		little[logIndex + 2] = '!';
 800ae34:	4b25      	ldr	r3, [pc, #148]	; (800aecc <Log_Write_Data+0xd0>)
 800ae36:	881b      	ldrh	r3, [r3, #0]
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	3302      	adds	r3, #2
 800ae3c:	4a24      	ldr	r2, [pc, #144]	; (800aed0 <Log_Write_Data+0xd4>)
 800ae3e:	2121      	movs	r1, #33	; 0x21
 800ae40:	54d1      	strb	r1, [r2, r3]
		little[logIndex + 3] = '!';
 800ae42:	4b22      	ldr	r3, [pc, #136]	; (800aecc <Log_Write_Data+0xd0>)
 800ae44:	881b      	ldrh	r3, [r3, #0]
 800ae46:	b29b      	uxth	r3, r3
 800ae48:	3303      	adds	r3, #3
 800ae4a:	4a21      	ldr	r2, [pc, #132]	; (800aed0 <Log_Write_Data+0xd4>)
 800ae4c:	2121      	movs	r1, #33	; 0x21
 800ae4e:	54d1      	strb	r1, [r2, r3]
		logIndex += 4;
 800ae50:	4b1e      	ldr	r3, [pc, #120]	; (800aecc <Log_Write_Data+0xd0>)
 800ae52:	881b      	ldrh	r3, [r3, #0]
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	3304      	adds	r3, #4
 800ae58:	b29a      	uxth	r2, r3
 800ae5a:	4b1c      	ldr	r3, [pc, #112]	; (800aecc <Log_Write_Data+0xd0>)
 800ae5c:	801a      	strh	r2, [r3, #0]
	}

	// Append the current data
	appendData(little, &logIndex);
 800ae5e:	491b      	ldr	r1, [pc, #108]	; (800aecc <Log_Write_Data+0xd0>)
 800ae60:	481b      	ldr	r0, [pc, #108]	; (800aed0 <Log_Write_Data+0xd4>)
 800ae62:	f000 f8ad 	bl	800afc0 <appendData>

	// Check if the "little" buffer is full
	if (logIndex >= LITTLE_SIZE) {
 800ae66:	4b19      	ldr	r3, [pc, #100]	; (800aecc <Log_Write_Data+0xd0>)
 800ae68:	881b      	ldrh	r3, [r3, #0]
 800ae6a:	b29b      	uxth	r3, r3
 800ae6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae70:	d32b      	bcc.n	800aeca <Log_Write_Data+0xce>
		bytesToWrite += LITTLE_SIZE;
 800ae72:	4b18      	ldr	r3, [pc, #96]	; (800aed4 <Log_Write_Data+0xd8>)
 800ae74:	881b      	ldrh	r3, [r3, #0]
 800ae76:	b29b      	uxth	r3, r3
 800ae78:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800ae7c:	b29a      	uxth	r2, r3
 800ae7e:	4b15      	ldr	r3, [pc, #84]	; (800aed4 <Log_Write_Data+0xd8>)
 800ae80:	801a      	strh	r2, [r3, #0]
		logIndex = 0;
 800ae82:	4b12      	ldr	r3, [pc, #72]	; (800aecc <Log_Write_Data+0xd0>)
 800ae84:	2200      	movs	r2, #0
 800ae86:	801a      	strh	r2, [r3, #0]

		// Use DMA to write the content of the "little" buffer into the "big" one
		HAL_DMA_Start_IT(&hdma_memtomem_dma2_channel1,
 800ae88:	4911      	ldr	r1, [pc, #68]	; (800aed0 <Log_Write_Data+0xd4>)
				(uint32_t) ((uint32_t*) (little)),
				(uint32_t) ((uint32_t*) (big + (bufferSection) * LITTLE_SIZE)),
 800ae8a:	4b13      	ldr	r3, [pc, #76]	; (800aed8 <Log_Write_Data+0xdc>)
 800ae8c:	781b      	ldrb	r3, [r3, #0]
 800ae8e:	025b      	lsls	r3, r3, #9
 800ae90:	461a      	mov	r2, r3
 800ae92:	4b12      	ldr	r3, [pc, #72]	; (800aedc <Log_Write_Data+0xe0>)
 800ae94:	4413      	add	r3, r2
		HAL_DMA_Start_IT(&hdma_memtomem_dma2_channel1,
 800ae96:	461a      	mov	r2, r3
 800ae98:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae9c:	4810      	ldr	r0, [pc, #64]	; (800aee0 <Log_Write_Data+0xe4>)
 800ae9e:	f7f5 fef7 	bl	8000c90 <HAL_DMA_Start_IT>
//		if(buffer_section + 2 >= BIG_BLOCKS){
//			ExitLowPowerRunMode();
//		}

// Check if the "big" buffer is full
		if (bufferSection + 1 >= BIG_BLOCKS) {
 800aea2:	4b0d      	ldr	r3, [pc, #52]	; (800aed8 <Log_Write_Data+0xdc>)
 800aea4:	781b      	ldrb	r3, [r3, #0]
 800aea6:	3301      	adds	r3, #1
 800aea8:	2b09      	cmp	r3, #9
 800aeaa:	dd06      	ble.n	800aeba <Log_Write_Data+0xbe>
			winter.reachedLogBufferEnd = 1;
 800aeac:	4b0d      	ldr	r3, [pc, #52]	; (800aee4 <Log_Write_Data+0xe8>)
 800aeae:	2201      	movs	r2, #1
 800aeb0:	749a      	strb	r2, [r3, #18]
			bufferSection = 0;
 800aeb2:	4b09      	ldr	r3, [pc, #36]	; (800aed8 <Log_Write_Data+0xdc>)
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	701a      	strb	r2, [r3, #0]
 800aeb8:	e007      	b.n	800aeca <Log_Write_Data+0xce>
		} else {
			++bufferSection;
 800aeba:	4b07      	ldr	r3, [pc, #28]	; (800aed8 <Log_Write_Data+0xdc>)
 800aebc:	781b      	ldrb	r3, [r3, #0]
 800aebe:	3301      	adds	r3, #1
 800aec0:	b2da      	uxtb	r2, r3
 800aec2:	4b05      	ldr	r3, [pc, #20]	; (800aed8 <Log_Write_Data+0xdc>)
 800aec4:	701a      	strb	r2, [r3, #0]
 800aec6:	e000      	b.n	800aeca <Log_Write_Data+0xce>
	CHECK_SD_CARD_RET;
 800aec8:	bf00      	nop
		}
	}
}
 800aeca:	bd80      	pop	{r7, pc}
 800aecc:	2000219c 	.word	0x2000219c
 800aed0:	20000b9c 	.word	0x20000b9c
 800aed4:	20000b80 	.word	0x20000b80
 800aed8:	20000b82 	.word	0x20000b82
 800aedc:	20000d9c 	.word	0x20000d9c
 800aee0:	20002384 	.word	0x20002384
 800aee4:	20000008 	.word	0x20000008

0800aee8 <Log_Close_DataFile>:

uint8_t Log_Close_DataFile(uint8_t forceWriting) {
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	4603      	mov	r3, r0
 800aef0:	71fb      	strb	r3, [r7, #7]
	// Check the presence of the SD card
	CHECK_SD_CARD_RETVAL;
 800aef2:	f7ff fc66 	bl	800a7c2 <BSP_SD_IsDetected>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	d001      	beq.n	800af00 <Log_Close_DataFile+0x18>
 800aefc:	2300      	movs	r3, #0
 800aefe:	e008      	b.n	800af12 <Log_Close_DataFile+0x2a>
//				(uint32_t) ((uint32_t*) (little)),
//				(uint32_t) ((uint32_t*) (big + (bufferSection) * LITTLE_SIZE)),
//				logIndex);
	}

	return f_close(&SDFile) == FR_OK;
 800af00:	4806      	ldr	r0, [pc, #24]	; (800af1c <Log_Close_DataFile+0x34>)
 800af02:	f7fe fbca 	bl	800969a <f_close>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	bf0c      	ite	eq
 800af0c:	2301      	moveq	r3, #1
 800af0e:	2300      	movne	r3, #0
 800af10:	b2db      	uxtb	r3, r3
}
 800af12:	4618      	mov	r0, r3
 800af14:	3708      	adds	r7, #8
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}
 800af1a:	bf00      	nop
 800af1c:	2000071c 	.word	0x2000071c

0800af20 <MemToMemTxCplt>:

void MemToMemTxCplt(DMA_HandleTypeDef *dma) {
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
	// Check if the "big" buffer has been filled with data
	if (winter.reachedLogBufferEnd) {
 800af28:	4b20      	ldr	r3, [pc, #128]	; (800afac <MemToMemTxCplt+0x8c>)
 800af2a:	7c9b      	ldrb	r3, [r3, #18]
 800af2c:	b2db      	uxtb	r3, r3
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d037      	beq.n	800afa2 <MemToMemTxCplt+0x82>
		unsigned int bytesWritten;

		// Disable LPR mode
		if (winter.lprEnabled) {
 800af32:	4b1e      	ldr	r3, [pc, #120]	; (800afac <MemToMemTxCplt+0x8c>)
 800af34:	791b      	ldrb	r3, [r3, #4]
 800af36:	b2db      	uxtb	r3, r3
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d004      	beq.n	800af46 <MemToMemTxCplt+0x26>
			Disable_LPR_Mode();
 800af3c:	f000 fe26 	bl	800bb8c <Disable_LPR_Mode>
			winter.lprEnabled = 0;
 800af40:	4b1a      	ldr	r3, [pc, #104]	; (800afac <MemToMemTxCplt+0x8c>)
 800af42:	2200      	movs	r2, #0
 800af44:	711a      	strb	r2, [r3, #4]
		}

		// Write the content of "big" buffer into the memory
		f_lseek(&SDFile, f_size(&SDFile));
 800af46:	4b1a      	ldr	r3, [pc, #104]	; (800afb0 <MemToMemTxCplt+0x90>)
 800af48:	68db      	ldr	r3, [r3, #12]
 800af4a:	4619      	mov	r1, r3
 800af4c:	4818      	ldr	r0, [pc, #96]	; (800afb0 <MemToMemTxCplt+0x90>)
 800af4e:	f7fe fbce 	bl	80096ee <f_lseek>
		retSD = f_write(&SDFile, big, bytesToWrite, &bytesWritten);
 800af52:	4b18      	ldr	r3, [pc, #96]	; (800afb4 <MemToMemTxCplt+0x94>)
 800af54:	881b      	ldrh	r3, [r3, #0]
 800af56:	b29b      	uxth	r3, r3
 800af58:	461a      	mov	r2, r3
 800af5a:	f107 030c 	add.w	r3, r7, #12
 800af5e:	4916      	ldr	r1, [pc, #88]	; (800afb8 <MemToMemTxCplt+0x98>)
 800af60:	4813      	ldr	r0, [pc, #76]	; (800afb0 <MemToMemTxCplt+0x90>)
 800af62:	f7fe f9a7 	bl	80092b4 <f_write>
 800af66:	4603      	mov	r3, r0
 800af68:	461a      	mov	r2, r3
 800af6a:	4b14      	ldr	r3, [pc, #80]	; (800afbc <MemToMemTxCplt+0x9c>)
 800af6c:	701a      	strb	r2, [r3, #0]

		if (retSD == FR_OK && bytesWritten > 0) f_sync(&SDFile);
 800af6e:	4b13      	ldr	r3, [pc, #76]	; (800afbc <MemToMemTxCplt+0x9c>)
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d105      	bne.n	800af82 <MemToMemTxCplt+0x62>
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d002      	beq.n	800af82 <MemToMemTxCplt+0x62>
 800af7c:	480c      	ldr	r0, [pc, #48]	; (800afb0 <MemToMemTxCplt+0x90>)
 800af7e:	f7fe fb0e 	bl	800959e <f_sync>
		winter.reachedLogBufferEnd = 0;
 800af82:	4b0a      	ldr	r3, [pc, #40]	; (800afac <MemToMemTxCplt+0x8c>)
 800af84:	2200      	movs	r2, #0
 800af86:	749a      	strb	r2, [r3, #18]
		bytesToWrite = 0;
 800af88:	4b0a      	ldr	r3, [pc, #40]	; (800afb4 <MemToMemTxCplt+0x94>)
 800af8a:	2200      	movs	r2, #0
 800af8c:	801a      	strh	r2, [r3, #0]

		// Enable back LPR mode
		if (!winter.lprEnabled) {
 800af8e:	4b07      	ldr	r3, [pc, #28]	; (800afac <MemToMemTxCplt+0x8c>)
 800af90:	791b      	ldrb	r3, [r3, #4]
 800af92:	b2db      	uxtb	r3, r3
 800af94:	2b00      	cmp	r3, #0
 800af96:	d104      	bne.n	800afa2 <MemToMemTxCplt+0x82>
			Enable_LPR_Mode();
 800af98:	f000 fdd0 	bl	800bb3c <Enable_LPR_Mode>
			winter.lprEnabled = 1;
 800af9c:	4b03      	ldr	r3, [pc, #12]	; (800afac <MemToMemTxCplt+0x8c>)
 800af9e:	2201      	movs	r2, #1
 800afa0:	711a      	strb	r2, [r3, #4]
		}
	}
}
 800afa2:	bf00      	nop
 800afa4:	3710      	adds	r7, #16
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	20000008 	.word	0x20000008
 800afb0:	2000071c 	.word	0x2000071c
 800afb4:	20000b80 	.word	0x20000b80
 800afb8:	20000d9c 	.word	0x20000d9c
 800afbc:	20000714 	.word	0x20000714

0800afc0 <appendData>:

void appendData(uint8_t* buffer, uint16_t* index) {
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b082      	sub	sp, #8
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
 800afc8:	6039      	str	r1, [r7, #0]
	if ((winter.logSensors & SENS_AXL) != 0) {
 800afca:	4b19      	ldr	r3, [pc, #100]	; (800b030 <appendData+0x70>)
 800afcc:	795b      	ldrb	r3, [r3, #5]
 800afce:	b2db      	uxtb	r3, r3
 800afd0:	f003 0301 	and.w	r3, r3, #1
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d00f      	beq.n	800aff8 <appendData+0x38>
		memcpy(&buffer[*index], latestData.axlDigits_sample, 6);
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	881b      	ldrh	r3, [r3, #0]
 800afdc:	461a      	mov	r2, r3
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	4413      	add	r3, r2
 800afe2:	2206      	movs	r2, #6
 800afe4:	4913      	ldr	r1, [pc, #76]	; (800b034 <appendData+0x74>)
 800afe6:	4618      	mov	r0, r3
 800afe8:	f005 fd6c 	bl	8010ac4 <memcpy>
		*(index) += 6;
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	881b      	ldrh	r3, [r3, #0]
 800aff0:	3306      	adds	r3, #6
 800aff2:	b29a      	uxth	r2, r3
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	801a      	strh	r2, [r3, #0]
	}
	if ((winter.logSensors & SENS_GYRO) != 0) {
 800aff8:	4b0d      	ldr	r3, [pc, #52]	; (800b030 <appendData+0x70>)
 800affa:	795b      	ldrb	r3, [r3, #5]
 800affc:	b2db      	uxtb	r3, r3
 800affe:	f003 0302 	and.w	r3, r3, #2
 800b002:	2b00      	cmp	r3, #0
 800b004:	d00f      	beq.n	800b026 <appendData+0x66>
		memcpy(&buffer[*index], latestData.gyroDigits_sample, 6);
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	881b      	ldrh	r3, [r3, #0]
 800b00a:	461a      	mov	r2, r3
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	4413      	add	r3, r2
 800b010:	2206      	movs	r2, #6
 800b012:	4909      	ldr	r1, [pc, #36]	; (800b038 <appendData+0x78>)
 800b014:	4618      	mov	r0, r3
 800b016:	f005 fd55 	bl	8010ac4 <memcpy>
		*(index) += 6;
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	881b      	ldrh	r3, [r3, #0]
 800b01e:	3306      	adds	r3, #6
 800b020:	b29a      	uxth	r2, r3
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	801a      	strh	r2, [r3, #0]
	}
}
 800b026:	bf00      	nop
 800b028:	3708      	adds	r7, #8
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop
 800b030:	20000008 	.word	0x20000008
 800b034:	20000494 	.word	0x20000494
 800b038:	200004a8 	.word	0x200004a8

0800b03c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800b03c:	b580      	push	{r7, lr}
 800b03e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800b040:	f7f5 faa6 	bl	8000590 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800b044:	f000 f820 	bl	800b088 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800b048:	f000 faaa 	bl	800b5a0 <MX_GPIO_Init>
	MX_DMA_Init();
 800b04c:	f000 fa5a 	bl	800b504 <MX_DMA_Init>
	MX_I2C1_Init();
 800b050:	f000 f8a0 	bl	800b194 <MX_I2C1_Init>
	MX_I2C2_Init();
 800b054:	f000 f8de 	bl	800b214 <MX_I2C2_Init>
	MX_I2C3_Init();
 800b058:	f000 f91c 	bl	800b294 <MX_I2C3_Init>
	MX_SDMMC1_SD_Init();
 800b05c:	f000 f9b6 	bl	800b3cc <MX_SDMMC1_SD_Init>
	MX_SPI1_Init();
 800b060:	f000 f9d4 	bl	800b40c <MX_SPI1_Init>
	MX_SPI2_Init();
 800b064:	f000 fa10 	bl	800b488 <MX_SPI2_Init>
	MX_RTC_Init();
 800b068:	f000 f954 	bl	800b314 <MX_RTC_Init>
	MX_FATFS_Init();
 800b06c:	f7ff fc5a 	bl	800a924 <MX_FATFS_Init>
	/* USER CODE BEGIN 2 */
	App_InitSystem();
 800b070:	f7ff f816 	bl	800a0a0 <App_InitSystem>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (App_GetSystemState() == SYSTEM_STATE_SLEEP) {
 800b074:	f7fe fee0 	bl	8009e38 <App_GetSystemState>
 800b078:	4603      	mov	r3, r0
 800b07a:	2b17      	cmp	r3, #23
 800b07c:	d1fa      	bne.n	800b074 <main+0x38>
			Enter_Stop2_Mode();
 800b07e:	f000 fe27 	bl	800bcd0 <Enter_Stop2_Mode>
			Exit_Stop2_Mode();
 800b082:	f000 fe6b 	bl	800bd5c <Exit_Stop2_Mode>
		if (App_GetSystemState() == SYSTEM_STATE_SLEEP) {
 800b086:	e7f5      	b.n	800b074 <main+0x38>

0800b088 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800b088:	b580      	push	{r7, lr}
 800b08a:	b0b8      	sub	sp, #224	; 0xe0
 800b08c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800b08e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800b092:	2244      	movs	r2, #68	; 0x44
 800b094:	2100      	movs	r1, #0
 800b096:	4618      	mov	r0, r3
 800b098:	f005 fd1f 	bl	8010ada <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800b09c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	601a      	str	r2, [r3, #0]
 800b0a4:	605a      	str	r2, [r3, #4]
 800b0a6:	609a      	str	r2, [r3, #8]
 800b0a8:	60da      	str	r2, [r3, #12]
 800b0aa:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800b0ac:	463b      	mov	r3, r7
 800b0ae:	2288      	movs	r2, #136	; 0x88
 800b0b0:	2100      	movs	r1, #0
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f005 fd11 	bl	8010ada <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800b0b8:	f7f7 f818 	bl	80020ec <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800b0bc:	4a33      	ldr	r2, [pc, #204]	; (800b18c <SystemClock_Config+0x104>)
 800b0be:	4b33      	ldr	r3, [pc, #204]	; (800b18c <SystemClock_Config+0x104>)
 800b0c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0c4:	f023 0318 	bic.w	r3, r3, #24
 800b0c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 800b0cc:	2314      	movs	r3, #20
 800b0ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 800b0e4:	2370      	movs	r3, #112	; 0x70
 800b0e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800b0f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f7f7 f8e1 	bl	80022bc <HAL_RCC_OscConfig>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d001      	beq.n	800b104 <SystemClock_Config+0x7c>
		Error_Handler();
 800b100:	f000 fe46 	bl	800bd90 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800b104:	230f      	movs	r3, #15
 800b106:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800b10a:	2300      	movs	r3, #0
 800b10c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b110:	2300      	movs	r3, #0
 800b112:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800b116:	2300      	movs	r3, #0
 800b118:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b11c:	2300      	movs	r3, #0
 800b11e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800b122:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800b126:	2100      	movs	r1, #0
 800b128:	4618      	mov	r0, r3
 800b12a:	f7f7 fcad 	bl	8002a88 <HAL_RCC_ClockConfig>
 800b12e:	4603      	mov	r3, r0
 800b130:	2b00      	cmp	r3, #0
 800b132:	d001      	beq.n	800b138 <SystemClock_Config+0xb0>
		Error_Handler();
 800b134:	f000 fe2c 	bl	800bd90 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_I2C1
 800b138:	4b15      	ldr	r3, [pc, #84]	; (800b190 <SystemClock_Config+0x108>)
 800b13a:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | RCC_PERIPHCLK_SDMMC1;
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800b13c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b140:	653b      	str	r3, [r7, #80]	; 0x50
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 800b142:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b146:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_SYSCLK;
 800b148:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b14c:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b14e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b152:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_MSI;
 800b156:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 800b15a:	673b      	str	r3, [r7, #112]	; 0x70
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800b15c:	463b      	mov	r3, r7
 800b15e:	4618      	mov	r0, r3
 800b160:	f7f7 fe5e 	bl	8002e20 <HAL_RCCEx_PeriphCLKConfig>
 800b164:	4603      	mov	r3, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d001      	beq.n	800b16e <SystemClock_Config+0xe6>
		Error_Handler();
 800b16a:	f000 fe11 	bl	800bd90 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 800b16e:	f44f 7000 	mov.w	r0, #512	; 0x200
 800b172:	f7f6 ffd9 	bl	8002128 <HAL_PWREx_ControlVoltageScaling>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d001      	beq.n	800b180 <SystemClock_Config+0xf8>
			!= HAL_OK) {
		Error_Handler();
 800b17c:	f000 fe08 	bl	800bd90 <Error_Handler>
	}
	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 800b180:	f7f8 f934 	bl	80033ec <HAL_RCCEx_EnableMSIPLLMode>
}
 800b184:	bf00      	nop
 800b186:	37e0      	adds	r7, #224	; 0xe0
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}
 800b18c:	40021000 	.word	0x40021000
 800b190:	000a01c0 	.word	0x000a01c0

0800b194 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 800b194:	b580      	push	{r7, lr}
 800b196:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800b198:	4b1b      	ldr	r3, [pc, #108]	; (800b208 <MX_I2C1_Init+0x74>)
 800b19a:	4a1c      	ldr	r2, [pc, #112]	; (800b20c <MX_I2C1_Init+0x78>)
 800b19c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 800b19e:	4b1a      	ldr	r3, [pc, #104]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1a0:	4a1b      	ldr	r2, [pc, #108]	; (800b210 <MX_I2C1_Init+0x7c>)
 800b1a2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800b1a4:	4b18      	ldr	r3, [pc, #96]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b1aa:	4b17      	ldr	r3, [pc, #92]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b1b0:	4b15      	ldr	r3, [pc, #84]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800b1b6:	4b14      	ldr	r3, [pc, #80]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b1bc:	4b12      	ldr	r3, [pc, #72]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1be:	2200      	movs	r2, #0
 800b1c0:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b1c2:	4b11      	ldr	r3, [pc, #68]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b1c8:	4b0f      	ldr	r3, [pc, #60]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800b1ce:	480e      	ldr	r0, [pc, #56]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1d0:	f7f6 fa6f 	bl	80016b2 <HAL_I2C_Init>
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d001      	beq.n	800b1de <MX_I2C1_Init+0x4a>
		Error_Handler();
 800b1da:	f000 fdd9 	bl	800bd90 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800b1de:	2100      	movs	r1, #0
 800b1e0:	4809      	ldr	r0, [pc, #36]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1e2:	f7f6 feeb 	bl	8001fbc <HAL_I2CEx_ConfigAnalogFilter>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d001      	beq.n	800b1f0 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 800b1ec:	f000 fdd0 	bl	800bd90 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800b1f0:	2100      	movs	r1, #0
 800b1f2:	4805      	ldr	r0, [pc, #20]	; (800b208 <MX_I2C1_Init+0x74>)
 800b1f4:	f7f6 ff2d 	bl	8002052 <HAL_I2CEx_ConfigDigitalFilter>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d001      	beq.n	800b202 <MX_I2C1_Init+0x6e>
		Error_Handler();
 800b1fe:	f000 fdc7 	bl	800bd90 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800b202:	bf00      	nop
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop
 800b208:	20002268 	.word	0x20002268
 800b20c:	40005400 	.word	0x40005400
 800b210:	2000090e 	.word	0x2000090e

0800b214 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 800b214:	b580      	push	{r7, lr}
 800b216:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 800b218:	4b1b      	ldr	r3, [pc, #108]	; (800b288 <MX_I2C2_Init+0x74>)
 800b21a:	4a1c      	ldr	r2, [pc, #112]	; (800b28c <MX_I2C2_Init+0x78>)
 800b21c:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x2000090E;
 800b21e:	4b1a      	ldr	r3, [pc, #104]	; (800b288 <MX_I2C2_Init+0x74>)
 800b220:	4a1b      	ldr	r2, [pc, #108]	; (800b290 <MX_I2C2_Init+0x7c>)
 800b222:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 800b224:	4b18      	ldr	r3, [pc, #96]	; (800b288 <MX_I2C2_Init+0x74>)
 800b226:	2200      	movs	r2, #0
 800b228:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b22a:	4b17      	ldr	r3, [pc, #92]	; (800b288 <MX_I2C2_Init+0x74>)
 800b22c:	2201      	movs	r2, #1
 800b22e:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b230:	4b15      	ldr	r3, [pc, #84]	; (800b288 <MX_I2C2_Init+0x74>)
 800b232:	2200      	movs	r2, #0
 800b234:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 800b236:	4b14      	ldr	r3, [pc, #80]	; (800b288 <MX_I2C2_Init+0x74>)
 800b238:	2200      	movs	r2, #0
 800b23a:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b23c:	4b12      	ldr	r3, [pc, #72]	; (800b288 <MX_I2C2_Init+0x74>)
 800b23e:	2200      	movs	r2, #0
 800b240:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b242:	4b11      	ldr	r3, [pc, #68]	; (800b288 <MX_I2C2_Init+0x74>)
 800b244:	2200      	movs	r2, #0
 800b246:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b248:	4b0f      	ldr	r3, [pc, #60]	; (800b288 <MX_I2C2_Init+0x74>)
 800b24a:	2200      	movs	r2, #0
 800b24c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 800b24e:	480e      	ldr	r0, [pc, #56]	; (800b288 <MX_I2C2_Init+0x74>)
 800b250:	f7f6 fa2f 	bl	80016b2 <HAL_I2C_Init>
 800b254:	4603      	mov	r3, r0
 800b256:	2b00      	cmp	r3, #0
 800b258:	d001      	beq.n	800b25e <MX_I2C2_Init+0x4a>
		Error_Handler();
 800b25a:	f000 fd99 	bl	800bd90 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 800b25e:	2100      	movs	r1, #0
 800b260:	4809      	ldr	r0, [pc, #36]	; (800b288 <MX_I2C2_Init+0x74>)
 800b262:	f7f6 feab 	bl	8001fbc <HAL_I2CEx_ConfigAnalogFilter>
 800b266:	4603      	mov	r3, r0
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d001      	beq.n	800b270 <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 800b26c:	f000 fd90 	bl	800bd90 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 800b270:	2100      	movs	r1, #0
 800b272:	4805      	ldr	r0, [pc, #20]	; (800b288 <MX_I2C2_Init+0x74>)
 800b274:	f7f6 feed 	bl	8002052 <HAL_I2CEx_ConfigDigitalFilter>
 800b278:	4603      	mov	r3, r0
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d001      	beq.n	800b282 <MX_I2C2_Init+0x6e>
		Error_Handler();
 800b27e:	f000 fd87 	bl	800bd90 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800b282:	bf00      	nop
 800b284:	bd80      	pop	{r7, pc}
 800b286:	bf00      	nop
 800b288:	200022b4 	.word	0x200022b4
 800b28c:	40005800 	.word	0x40005800
 800b290:	2000090e 	.word	0x2000090e

0800b294 <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 800b294:	b580      	push	{r7, lr}
 800b296:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 800b298:	4b1b      	ldr	r3, [pc, #108]	; (800b308 <MX_I2C3_Init+0x74>)
 800b29a:	4a1c      	ldr	r2, [pc, #112]	; (800b30c <MX_I2C3_Init+0x78>)
 800b29c:	601a      	str	r2, [r3, #0]
	hi2c3.Init.Timing = 0x2000090E;
 800b29e:	4b1a      	ldr	r3, [pc, #104]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2a0:	4a1b      	ldr	r2, [pc, #108]	; (800b310 <MX_I2C3_Init+0x7c>)
 800b2a2:	605a      	str	r2, [r3, #4]
	hi2c3.Init.OwnAddress1 = 0;
 800b2a4:	4b18      	ldr	r3, [pc, #96]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	609a      	str	r2, [r3, #8]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b2aa:	4b17      	ldr	r3, [pc, #92]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2ac:	2201      	movs	r2, #1
 800b2ae:	60da      	str	r2, [r3, #12]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b2b0:	4b15      	ldr	r3, [pc, #84]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	611a      	str	r2, [r3, #16]
	hi2c3.Init.OwnAddress2 = 0;
 800b2b6:	4b14      	ldr	r3, [pc, #80]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b2bc:	4b12      	ldr	r3, [pc, #72]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2be:	2200      	movs	r2, #0
 800b2c0:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b2c2:	4b11      	ldr	r3, [pc, #68]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b2c8:	4b0f      	ldr	r3, [pc, #60]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 800b2ce:	480e      	ldr	r0, [pc, #56]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2d0:	f7f6 f9ef 	bl	80016b2 <HAL_I2C_Init>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d001      	beq.n	800b2de <MX_I2C3_Init+0x4a>
		Error_Handler();
 800b2da:	f000 fd59 	bl	800bd90 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE)
 800b2de:	2100      	movs	r1, #0
 800b2e0:	4809      	ldr	r0, [pc, #36]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2e2:	f7f6 fe6b 	bl	8001fbc <HAL_I2CEx_ConfigAnalogFilter>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d001      	beq.n	800b2f0 <MX_I2C3_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 800b2ec:	f000 fd50 	bl	800bd90 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 800b2f0:	2100      	movs	r1, #0
 800b2f2:	4805      	ldr	r0, [pc, #20]	; (800b308 <MX_I2C3_Init+0x74>)
 800b2f4:	f7f6 fead 	bl	8002052 <HAL_I2CEx_ConfigDigitalFilter>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d001      	beq.n	800b302 <MX_I2C3_Init+0x6e>
		Error_Handler();
 800b2fe:	f000 fd47 	bl	800bd90 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 800b302:	bf00      	nop
 800b304:	bd80      	pop	{r7, pc}
 800b306:	bf00      	nop
 800b308:	200021b8 	.word	0x200021b8
 800b30c:	40005c00 	.word	0x40005c00
 800b310:	2000090e 	.word	0x2000090e

0800b314 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 800b314:	b580      	push	{r7, lr}
 800b316:	b086      	sub	sp, #24
 800b318:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 800b31a:	1d3b      	adds	r3, r7, #4
 800b31c:	2200      	movs	r2, #0
 800b31e:	601a      	str	r2, [r3, #0]
 800b320:	605a      	str	r2, [r3, #4]
 800b322:	609a      	str	r2, [r3, #8]
 800b324:	60da      	str	r2, [r3, #12]
 800b326:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 800b328:	2300      	movs	r3, #0
 800b32a:	603b      	str	r3, [r7, #0]
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 800b32c:	4b25      	ldr	r3, [pc, #148]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b32e:	4a26      	ldr	r2, [pc, #152]	; (800b3c8 <MX_RTC_Init+0xb4>)
 800b330:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800b332:	4b24      	ldr	r3, [pc, #144]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b334:	2200      	movs	r2, #0
 800b336:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 800b338:	4b22      	ldr	r3, [pc, #136]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b33a:	227f      	movs	r2, #127	; 0x7f
 800b33c:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 800b33e:	4b21      	ldr	r3, [pc, #132]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b340:	22ff      	movs	r2, #255	; 0xff
 800b342:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800b344:	4b1f      	ldr	r3, [pc, #124]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b346:	2200      	movs	r2, #0
 800b348:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800b34a:	4b1e      	ldr	r3, [pc, #120]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b34c:	2200      	movs	r2, #0
 800b34e:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800b350:	4b1c      	ldr	r3, [pc, #112]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b352:	2200      	movs	r2, #0
 800b354:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800b356:	4b1b      	ldr	r3, [pc, #108]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b358:	2200      	movs	r2, #0
 800b35a:	61da      	str	r2, [r3, #28]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 800b35c:	4819      	ldr	r0, [pc, #100]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b35e:	f7f8 fa1f 	bl	80037a0 <HAL_RTC_Init>
 800b362:	4603      	mov	r3, r0
 800b364:	2b00      	cmp	r3, #0
 800b366:	d001      	beq.n	800b36c <MX_RTC_Init+0x58>
		Error_Handler();
 800b368:	f000 fd12 	bl	800bd90 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x0;
 800b36c:	2300      	movs	r3, #0
 800b36e:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x0;
 800b370:	2300      	movs	r3, #0
 800b372:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 800b374:	2300      	movs	r3, #0
 800b376:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800b378:	2300      	movs	r3, #0
 800b37a:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800b37c:	2300      	movs	r3, #0
 800b37e:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 800b380:	1d3b      	adds	r3, r7, #4
 800b382:	2201      	movs	r2, #1
 800b384:	4619      	mov	r1, r3
 800b386:	480f      	ldr	r0, [pc, #60]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b388:	f7f8 fa85 	bl	8003896 <HAL_RTC_SetTime>
 800b38c:	4603      	mov	r3, r0
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d001      	beq.n	800b396 <MX_RTC_Init+0x82>
		Error_Handler();
 800b392:	f000 fcfd 	bl	800bd90 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800b396:	2301      	movs	r3, #1
 800b398:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_JANUARY;
 800b39a:	2301      	movs	r3, #1
 800b39c:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x1;
 800b39e:	2301      	movs	r3, #1
 800b3a0:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x0;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {
 800b3a6:	463b      	mov	r3, r7
 800b3a8:	2201      	movs	r2, #1
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	4805      	ldr	r0, [pc, #20]	; (800b3c4 <MX_RTC_Init+0xb0>)
 800b3ae:	f7f8 fb6b 	bl	8003a88 <HAL_RTC_SetDate>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d001      	beq.n	800b3bc <MX_RTC_Init+0xa8>
		Error_Handler();
 800b3b8:	f000 fcea 	bl	800bd90 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 800b3bc:	bf00      	nop
 800b3be:	3718      	adds	r7, #24
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}
 800b3c4:	200023cc 	.word	0x200023cc
 800b3c8:	40002800 	.word	0x40002800

0800b3cc <MX_SDMMC1_SD_Init>:
/**
 * @brief SDMMC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC1_SD_Init(void) {
 800b3cc:	b480      	push	{r7}
 800b3ce:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC1_Init 0 */

	/* USER CODE BEGIN SDMMC1_Init 1 */

	/* USER CODE END SDMMC1_Init 1 */
	hsd1.Instance = SDMMC1;
 800b3d0:	4b0c      	ldr	r3, [pc, #48]	; (800b404 <MX_SDMMC1_SD_Init+0x38>)
 800b3d2:	4a0d      	ldr	r2, [pc, #52]	; (800b408 <MX_SDMMC1_SD_Init+0x3c>)
 800b3d4:	601a      	str	r2, [r3, #0]
	hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800b3d6:	4b0b      	ldr	r3, [pc, #44]	; (800b404 <MX_SDMMC1_SD_Init+0x38>)
 800b3d8:	2200      	movs	r2, #0
 800b3da:	605a      	str	r2, [r3, #4]
	hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800b3dc:	4b09      	ldr	r3, [pc, #36]	; (800b404 <MX_SDMMC1_SD_Init+0x38>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	609a      	str	r2, [r3, #8]
	hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800b3e2:	4b08      	ldr	r3, [pc, #32]	; (800b404 <MX_SDMMC1_SD_Init+0x38>)
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	60da      	str	r2, [r3, #12]
	hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800b3e8:	4b06      	ldr	r3, [pc, #24]	; (800b404 <MX_SDMMC1_SD_Init+0x38>)
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	611a      	str	r2, [r3, #16]
	hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800b3ee:	4b05      	ldr	r3, [pc, #20]	; (800b404 <MX_SDMMC1_SD_Init+0x38>)
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	615a      	str	r2, [r3, #20]
	hsd1.Init.ClockDiv = 0;
 800b3f4:	4b03      	ldr	r3, [pc, #12]	; (800b404 <MX_SDMMC1_SD_Init+0x38>)
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDMMC1_Init 2 */

	/* USER CODE END SDMMC1_Init 2 */

}
 800b3fa:	bf00      	nop
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr
 800b404:	20002300 	.word	0x20002300
 800b408:	40012800 	.word	0x40012800

0800b40c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 800b40c:	b580      	push	{r7, lr}
 800b40e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 800b410:	4b1b      	ldr	r3, [pc, #108]	; (800b480 <MX_SPI1_Init+0x74>)
 800b412:	4a1c      	ldr	r2, [pc, #112]	; (800b484 <MX_SPI1_Init+0x78>)
 800b414:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800b416:	4b1a      	ldr	r3, [pc, #104]	; (800b480 <MX_SPI1_Init+0x74>)
 800b418:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b41c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800b41e:	4b18      	ldr	r3, [pc, #96]	; (800b480 <MX_SPI1_Init+0x74>)
 800b420:	2200      	movs	r2, #0
 800b422:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800b424:	4b16      	ldr	r3, [pc, #88]	; (800b480 <MX_SPI1_Init+0x74>)
 800b426:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800b42a:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b42c:	4b14      	ldr	r3, [pc, #80]	; (800b480 <MX_SPI1_Init+0x74>)
 800b42e:	2200      	movs	r2, #0
 800b430:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b432:	4b13      	ldr	r3, [pc, #76]	; (800b480 <MX_SPI1_Init+0x74>)
 800b434:	2200      	movs	r2, #0
 800b436:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800b438:	4b11      	ldr	r3, [pc, #68]	; (800b480 <MX_SPI1_Init+0x74>)
 800b43a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b43e:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b440:	4b0f      	ldr	r3, [pc, #60]	; (800b480 <MX_SPI1_Init+0x74>)
 800b442:	2200      	movs	r2, #0
 800b444:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b446:	4b0e      	ldr	r3, [pc, #56]	; (800b480 <MX_SPI1_Init+0x74>)
 800b448:	2200      	movs	r2, #0
 800b44a:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800b44c:	4b0c      	ldr	r3, [pc, #48]	; (800b480 <MX_SPI1_Init+0x74>)
 800b44e:	2200      	movs	r2, #0
 800b450:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b452:	4b0b      	ldr	r3, [pc, #44]	; (800b480 <MX_SPI1_Init+0x74>)
 800b454:	2200      	movs	r2, #0
 800b456:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 800b458:	4b09      	ldr	r3, [pc, #36]	; (800b480 <MX_SPI1_Init+0x74>)
 800b45a:	2207      	movs	r2, #7
 800b45c:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800b45e:	4b08      	ldr	r3, [pc, #32]	; (800b480 <MX_SPI1_Init+0x74>)
 800b460:	2200      	movs	r2, #0
 800b462:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b464:	4b06      	ldr	r3, [pc, #24]	; (800b480 <MX_SPI1_Init+0x74>)
 800b466:	2208      	movs	r2, #8
 800b468:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800b46a:	4805      	ldr	r0, [pc, #20]	; (800b480 <MX_SPI1_Init+0x74>)
 800b46c:	f7f9 ffc9 	bl	8005402 <HAL_SPI_Init>
 800b470:	4603      	mov	r3, r0
 800b472:	2b00      	cmp	r3, #0
 800b474:	d001      	beq.n	800b47a <MX_SPI1_Init+0x6e>
		Error_Handler();
 800b476:	f000 fc8b 	bl	800bd90 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800b47a:	bf00      	nop
 800b47c:	bd80      	pop	{r7, pc}
 800b47e:	bf00      	nop
 800b480:	200023f0 	.word	0x200023f0
 800b484:	40013000 	.word	0x40013000

0800b488 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 800b488:	b580      	push	{r7, lr}
 800b48a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 800b48c:	4b1b      	ldr	r3, [pc, #108]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b48e:	4a1c      	ldr	r2, [pc, #112]	; (800b500 <MX_SPI2_Init+0x78>)
 800b490:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800b492:	4b1a      	ldr	r3, [pc, #104]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b494:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b498:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800b49a:	4b18      	ldr	r3, [pc, #96]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b49c:	2200      	movs	r2, #0
 800b49e:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800b4a0:	4b16      	ldr	r3, [pc, #88]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4a2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800b4a6:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b4a8:	4b14      	ldr	r3, [pc, #80]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b4ae:	4b13      	ldr	r3, [pc, #76]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800b4b4:	4b11      	ldr	r3, [pc, #68]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b4ba:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b4bc:	4b0f      	ldr	r3, [pc, #60]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4be:	2200      	movs	r2, #0
 800b4c0:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b4c2:	4b0e      	ldr	r3, [pc, #56]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800b4c8:	4b0c      	ldr	r3, [pc, #48]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b4ce:	4b0b      	ldr	r3, [pc, #44]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 800b4d4:	4b09      	ldr	r3, [pc, #36]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4d6:	2207      	movs	r2, #7
 800b4d8:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800b4da:	4b08      	ldr	r3, [pc, #32]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4dc:	2200      	movs	r2, #0
 800b4de:	631a      	str	r2, [r3, #48]	; 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b4e0:	4b06      	ldr	r3, [pc, #24]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4e2:	2208      	movs	r2, #8
 800b4e4:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 800b4e6:	4805      	ldr	r0, [pc, #20]	; (800b4fc <MX_SPI2_Init+0x74>)
 800b4e8:	f7f9 ff8b 	bl	8005402 <HAL_SPI_Init>
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d001      	beq.n	800b4f6 <MX_SPI2_Init+0x6e>
		Error_Handler();
 800b4f2:	f000 fc4d 	bl	800bd90 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 800b4f6:	bf00      	nop
 800b4f8:	bd80      	pop	{r7, pc}
 800b4fa:	bf00      	nop
 800b4fc:	20002204 	.word	0x20002204
 800b500:	40003800 	.word	0x40003800

0800b504 <MX_DMA_Init>:
/** 
 * Enable DMA controller clock
 * Configure DMA for memory to memory transfers
 *   hdma_memtomem_dma2_channel1
 */
static void MX_DMA_Init(void) {
 800b504:	b580      	push	{r7, lr}
 800b506:	b082      	sub	sp, #8
 800b508:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE()
 800b50a:	4a22      	ldr	r2, [pc, #136]	; (800b594 <MX_DMA_Init+0x90>)
 800b50c:	4b21      	ldr	r3, [pc, #132]	; (800b594 <MX_DMA_Init+0x90>)
 800b50e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b510:	f043 0302 	orr.w	r3, r3, #2
 800b514:	6493      	str	r3, [r2, #72]	; 0x48
 800b516:	4b1f      	ldr	r3, [pc, #124]	; (800b594 <MX_DMA_Init+0x90>)
 800b518:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b51a:	f003 0302 	and.w	r3, r3, #2
 800b51e:	607b      	str	r3, [r7, #4]
 800b520:	687b      	ldr	r3, [r7, #4]
	;

	/* Configure DMA request hdma_memtomem_dma2_channel1 on DMA2_Channel1 */
	hdma_memtomem_dma2_channel1.Instance = DMA2_Channel1;
 800b522:	4b1d      	ldr	r3, [pc, #116]	; (800b598 <MX_DMA_Init+0x94>)
 800b524:	4a1d      	ldr	r2, [pc, #116]	; (800b59c <MX_DMA_Init+0x98>)
 800b526:	601a      	str	r2, [r3, #0]
	hdma_memtomem_dma2_channel1.Init.Request = DMA_REQUEST_0;
 800b528:	4b1b      	ldr	r3, [pc, #108]	; (800b598 <MX_DMA_Init+0x94>)
 800b52a:	2200      	movs	r2, #0
 800b52c:	605a      	str	r2, [r3, #4]
	hdma_memtomem_dma2_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800b52e:	4b1a      	ldr	r3, [pc, #104]	; (800b598 <MX_DMA_Init+0x94>)
 800b530:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b534:	609a      	str	r2, [r3, #8]
	hdma_memtomem_dma2_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800b536:	4b18      	ldr	r3, [pc, #96]	; (800b598 <MX_DMA_Init+0x94>)
 800b538:	2240      	movs	r2, #64	; 0x40
 800b53a:	60da      	str	r2, [r3, #12]
	hdma_memtomem_dma2_channel1.Init.MemInc = DMA_MINC_ENABLE;
 800b53c:	4b16      	ldr	r3, [pc, #88]	; (800b598 <MX_DMA_Init+0x94>)
 800b53e:	2280      	movs	r2, #128	; 0x80
 800b540:	611a      	str	r2, [r3, #16]
	hdma_memtomem_dma2_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b542:	4b15      	ldr	r3, [pc, #84]	; (800b598 <MX_DMA_Init+0x94>)
 800b544:	2200      	movs	r2, #0
 800b546:	615a      	str	r2, [r3, #20]
	hdma_memtomem_dma2_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b548:	4b13      	ldr	r3, [pc, #76]	; (800b598 <MX_DMA_Init+0x94>)
 800b54a:	2200      	movs	r2, #0
 800b54c:	619a      	str	r2, [r3, #24]
	hdma_memtomem_dma2_channel1.Init.Mode = DMA_NORMAL;
 800b54e:	4b12      	ldr	r3, [pc, #72]	; (800b598 <MX_DMA_Init+0x94>)
 800b550:	2200      	movs	r2, #0
 800b552:	61da      	str	r2, [r3, #28]
	hdma_memtomem_dma2_channel1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800b554:	4b10      	ldr	r3, [pc, #64]	; (800b598 <MX_DMA_Init+0x94>)
 800b556:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b55a:	621a      	str	r2, [r3, #32]
	if (HAL_DMA_Init(&hdma_memtomem_dma2_channel1) != HAL_OK) {
 800b55c:	480e      	ldr	r0, [pc, #56]	; (800b598 <MX_DMA_Init+0x94>)
 800b55e:	f7f5 fa4d 	bl	80009fc <HAL_DMA_Init>
 800b562:	4603      	mov	r3, r0
 800b564:	2b00      	cmp	r3, #0
 800b566:	d001      	beq.n	800b56c <MX_DMA_Init+0x68>
		Error_Handler();
 800b568:	f000 fc12 	bl	800bd90 <Error_Handler>
	}

	/* DMA interrupt init */
	/* DMA2_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 4, 0);
 800b56c:	2200      	movs	r2, #0
 800b56e:	2104      	movs	r1, #4
 800b570:	2038      	movs	r0, #56	; 0x38
 800b572:	f7f5 f9ec 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800b576:	2038      	movs	r0, #56	; 0x38
 800b578:	f7f5 fa05 	bl	8000986 <HAL_NVIC_EnableIRQ>
	/* DMA2_Channel4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 3, 0);
 800b57c:	2200      	movs	r2, #0
 800b57e:	2103      	movs	r1, #3
 800b580:	203b      	movs	r0, #59	; 0x3b
 800b582:	f7f5 f9e4 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 800b586:	203b      	movs	r0, #59	; 0x3b
 800b588:	f7f5 f9fd 	bl	8000986 <HAL_NVIC_EnableIRQ>

}
 800b58c:	bf00      	nop
 800b58e:	3708      	adds	r7, #8
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}
 800b594:	40021000 	.word	0x40021000
 800b598:	20002384 	.word	0x20002384
 800b59c:	40020408 	.word	0x40020408

0800b5a0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b08a      	sub	sp, #40	; 0x28
 800b5a4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800b5a6:	f107 0314 	add.w	r3, r7, #20
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	601a      	str	r2, [r3, #0]
 800b5ae:	605a      	str	r2, [r3, #4]
 800b5b0:	609a      	str	r2, [r3, #8]
 800b5b2:	60da      	str	r2, [r3, #12]
 800b5b4:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 800b5b6:	4a90      	ldr	r2, [pc, #576]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5b8:	4b8f      	ldr	r3, [pc, #572]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b5bc:	f043 0304 	orr.w	r3, r3, #4
 800b5c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b5c2:	4b8d      	ldr	r3, [pc, #564]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b5c6:	f003 0304 	and.w	r3, r3, #4
 800b5ca:	613b      	str	r3, [r7, #16]
 800b5cc:	693b      	ldr	r3, [r7, #16]
	;
	__HAL_RCC_GPIOH_CLK_ENABLE()
 800b5ce:	4a8a      	ldr	r2, [pc, #552]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5d0:	4b89      	ldr	r3, [pc, #548]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b5d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b5da:	4b87      	ldr	r3, [pc, #540]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b5de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5e2:	60fb      	str	r3, [r7, #12]
 800b5e4:	68fb      	ldr	r3, [r7, #12]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 800b5e6:	4a84      	ldr	r2, [pc, #528]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5e8:	4b83      	ldr	r3, [pc, #524]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b5ec:	f043 0301 	orr.w	r3, r3, #1
 800b5f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b5f2:	4b81      	ldr	r3, [pc, #516]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b5f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b5f6:	f003 0301 	and.w	r3, r3, #1
 800b5fa:	60bb      	str	r3, [r7, #8]
 800b5fc:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 800b5fe:	4a7e      	ldr	r2, [pc, #504]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b600:	4b7d      	ldr	r3, [pc, #500]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b602:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b604:	f043 0302 	orr.w	r3, r3, #2
 800b608:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b60a:	4b7b      	ldr	r3, [pc, #492]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b60c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b60e:	f003 0302 	and.w	r3, r3, #2
 800b612:	607b      	str	r3, [r7, #4]
 800b614:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 800b616:	4a78      	ldr	r2, [pc, #480]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b618:	4b77      	ldr	r3, [pc, #476]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b61a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b61c:	f043 0308 	orr.w	r3, r3, #8
 800b620:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b622:	4b75      	ldr	r3, [pc, #468]	; (800b7f8 <MX_GPIO_Init+0x258>)
 800b624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b626:	f003 0308 	and.w	r3, r3, #8
 800b62a:	603b      	str	r3, [r7, #0]
 800b62c:	683b      	ldr	r3, [r7, #0]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_SET);
 800b62e:	2201      	movs	r2, #1
 800b630:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b634:	4871      	ldr	r0, [pc, #452]	; (800b7fc <MX_GPIO_Init+0x25c>)
 800b636:	f7f5 ffe7 	bl	8001608 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_SET);
 800b63a:	2201      	movs	r2, #1
 800b63c:	2108      	movs	r1, #8
 800b63e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b642:	f7f5 ffe1 	bl	8001608 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LOAD_EN_Pin | LED_GREEN_Pin, GPIO_PIN_RESET);
 800b646:	2200      	movs	r2, #0
 800b648:	2130      	movs	r1, #48	; 0x30
 800b64a:	486c      	ldr	r0, [pc, #432]	; (800b7fc <MX_GPIO_Init+0x25c>)
 800b64c:	f7f5 ffdc 	bl	8001608 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED_RED_Pin | LED_BLUE_Pin | BLE_RST_Pin,
 800b650:	2200      	movs	r2, #0
 800b652:	f640 0103 	movw	r1, #2051	; 0x803
 800b656:	486a      	ldr	r0, [pc, #424]	; (800b800 <MX_GPIO_Init+0x260>)
 800b658:	f7f5 ffd6 	bl	8001608 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DBG_GPIO1_GPIO_Port, DBG_GPIO1_Pin, GPIO_PIN_RESET);
 800b65c:	2200      	movs	r2, #0
 800b65e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b666:	f7f5 ffcf 	bl	8001608 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : MOT_CS_Pin */
	GPIO_InitStruct.Pin = MOT_CS_Pin;
 800b66a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b66e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b670:	2301      	movs	r3, #1
 800b672:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b674:	2301      	movs	r3, #1
 800b676:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b678:	2300      	movs	r3, #0
 800b67a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(MOT_CS_GPIO_Port, &GPIO_InitStruct);
 800b67c:	f107 0314 	add.w	r3, r7, #20
 800b680:	4619      	mov	r1, r3
 800b682:	485e      	ldr	r0, [pc, #376]	; (800b7fc <MX_GPIO_Init+0x25c>)
 800b684:	f7f5 fd0c 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PH0 PH1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800b688:	2303      	movs	r3, #3
 800b68a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b68c:	2303      	movs	r3, #3
 800b68e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b690:	2300      	movs	r3, #0
 800b692:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800b694:	f107 0314 	add.w	r3, r7, #20
 800b698:	4619      	mov	r1, r3
 800b69a:	485a      	ldr	r0, [pc, #360]	; (800b804 <MX_GPIO_Init+0x264>)
 800b69c:	f7f5 fd00 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : INT_ACC_Pin BLE_IRQ_Pin */
	GPIO_InitStruct.Pin = INT_ACC_Pin | BLE_IRQ_Pin;
 800b6a0:	2305      	movs	r3, #5
 800b6a2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800b6a4:	4b58      	ldr	r3, [pc, #352]	; (800b808 <MX_GPIO_Init+0x268>)
 800b6a6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b6ac:	f107 0314 	add.w	r3, r7, #20
 800b6b0:	4619      	mov	r1, r3
 800b6b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b6b6:	f7f5 fcf3 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : SD_CD_Pin */
	GPIO_InitStruct.Pin = SD_CD_Pin;
 800b6ba:	2302      	movs	r3, #2
 800b6bc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b6be:	2300      	movs	r3, #0
 800b6c0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 800b6c6:	f107 0314 	add.w	r3, r7, #20
 800b6ca:	4619      	mov	r1, r3
 800b6cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b6d0:	f7f5 fce6 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : EXP_CS_Pin */
	GPIO_InitStruct.Pin = EXP_CS_Pin;
 800b6d4:	2308      	movs	r3, #8
 800b6d6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b6d8:	2301      	movs	r3, #1
 800b6da:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(EXP_CS_GPIO_Port, &GPIO_InitStruct);
 800b6e4:	f107 0314 	add.w	r3, r7, #20
 800b6e8:	4619      	mov	r1, r3
 800b6ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b6ee:	f7f5 fcd7 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : EXP_GPIO_Pin */
	GPIO_InitStruct.Pin = EXP_GPIO_Pin;
 800b6f2:	2310      	movs	r3, #16
 800b6f4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(EXP_GPIO_GPIO_Port, &GPIO_InitStruct);
 800b6fe:	f107 0314 	add.w	r3, r7, #20
 800b702:	4619      	mov	r1, r3
 800b704:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b708:	f7f5 fcca 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LOAD_EN_Pin LED_GREEN_Pin */
	GPIO_InitStruct.Pin = LOAD_EN_Pin | LED_GREEN_Pin;
 800b70c:	2330      	movs	r3, #48	; 0x30
 800b70e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b710:	2301      	movs	r3, #1
 800b712:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b714:	2300      	movs	r3, #0
 800b716:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b718:	2300      	movs	r3, #0
 800b71a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b71c:	f107 0314 	add.w	r3, r7, #20
 800b720:	4619      	mov	r1, r3
 800b722:	4836      	ldr	r0, [pc, #216]	; (800b7fc <MX_GPIO_Init+0x25c>)
 800b724:	f7f5 fcbc 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED_RED_Pin LED_BLUE_Pin BLE_RST_Pin */
	GPIO_InitStruct.Pin = LED_RED_Pin | LED_BLUE_Pin | BLE_RST_Pin;
 800b728:	f640 0303 	movw	r3, #2051	; 0x803
 800b72c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b72e:	2301      	movs	r3, #1
 800b730:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b732:	2300      	movs	r3, #0
 800b734:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b736:	2300      	movs	r3, #0
 800b738:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b73a:	f107 0314 	add.w	r3, r7, #20
 800b73e:	4619      	mov	r1, r3
 800b740:	482f      	ldr	r0, [pc, #188]	; (800b800 <MX_GPIO_Init+0x260>)
 800b742:	f7f5 fcad 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : BLE_CS_Pin PB15 PB5 PB8
	 PB9 */
	GPIO_InitStruct.Pin = BLE_CS_Pin | GPIO_PIN_15 | GPIO_PIN_5 | GPIO_PIN_8
 800b746:	f248 3324 	movw	r3, #33572	; 0x8324
 800b74a:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b74c:	2303      	movs	r3, #3
 800b74e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b750:	2300      	movs	r3, #0
 800b752:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b754:	f107 0314 	add.w	r3, r7, #20
 800b758:	4619      	mov	r1, r3
 800b75a:	4829      	ldr	r0, [pc, #164]	; (800b800 <MX_GPIO_Init+0x260>)
 800b75c:	f7f5 fca0 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : BATT_STAT_Pin DBG_GPIO3_Pin DBG_GPIO2_Pin */
	GPIO_InitStruct.Pin = BATT_STAT_Pin | DBG_GPIO3_Pin | DBG_GPIO2_Pin;
 800b760:	f241 0318 	movw	r3, #4120	; 0x1018
 800b764:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b766:	2300      	movs	r3, #0
 800b768:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b76a:	2300      	movs	r3, #0
 800b76c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b76e:	f107 0314 	add.w	r3, r7, #20
 800b772:	4619      	mov	r1, r3
 800b774:	4822      	ldr	r0, [pc, #136]	; (800b800 <MX_GPIO_Init+0x260>)
 800b776:	f7f5 fc93 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC6 PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800b77a:	23c0      	movs	r3, #192	; 0xc0
 800b77c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b77e:	2303      	movs	r3, #3
 800b780:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b782:	2300      	movs	r3, #0
 800b784:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b786:	f107 0314 	add.w	r3, r7, #20
 800b78a:	4619      	mov	r1, r3
 800b78c:	481b      	ldr	r0, [pc, #108]	; (800b7fc <MX_GPIO_Init+0x25c>)
 800b78e:	f7f5 fc87 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA8 PA9 PA10 PA11
	 PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11
 800b792:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800b796:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_12;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b798:	2303      	movs	r3, #3
 800b79a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b79c:	2300      	movs	r3, #0
 800b79e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b7a0:	f107 0314 	add.w	r3, r7, #20
 800b7a4:	4619      	mov	r1, r3
 800b7a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b7aa:	f7f5 fc79 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : DBG_GPIO1_Pin */
	GPIO_InitStruct.Pin = DBG_GPIO1_Pin;
 800b7ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b7b2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(DBG_GPIO1_GPIO_Port, &GPIO_InitStruct);
 800b7c0:	f107 0314 	add.w	r3, r7, #20
 800b7c4:	4619      	mov	r1, r3
 800b7c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b7ca:	f7f5 fc69 	bl	80010a0 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	2103      	movs	r1, #3
 800b7d2:	2006      	movs	r0, #6
 800b7d4:	f7f5 f8bb 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800b7d8:	2006      	movs	r0, #6
 800b7da:	f7f5 f8d4 	bl	8000986 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 800b7de:	2200      	movs	r2, #0
 800b7e0:	2103      	movs	r1, #3
 800b7e2:	2008      	movs	r0, #8
 800b7e4:	f7f5 f8b3 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800b7e8:	2008      	movs	r0, #8
 800b7ea:	f7f5 f8cc 	bl	8000986 <HAL_NVIC_EnableIRQ>

}
 800b7ee:	bf00      	nop
 800b7f0:	3728      	adds	r7, #40	; 0x28
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}
 800b7f6:	bf00      	nop
 800b7f8:	40021000 	.word	0x40021000
 800b7fc:	48000800 	.word	0x48000800
 800b800:	48000400 	.word	0x48000400
 800b804:	48001c00 	.word	0x48001c00
 800b808:	10110000 	.word	0x10110000

0800b80c <I2C_Write>:
 * @param  DevAddress Target device address.
 * @param  pData 	  Pointer to data buffer.
 * @param  Size 	  Amount of data to be sent.
 * @return HAL status.
 */
uint8_t I2C_Write(I2C_e i2c, uint8_t DevAddress, uint8_t* pData, uint8_t Size) {
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b086      	sub	sp, #24
 800b810:	af02      	add	r7, sp, #8
 800b812:	603a      	str	r2, [r7, #0]
 800b814:	461a      	mov	r2, r3
 800b816:	4603      	mov	r3, r0
 800b818:	71fb      	strb	r3, [r7, #7]
 800b81a:	460b      	mov	r3, r1
 800b81c:	71bb      	strb	r3, [r7, #6]
 800b81e:	4613      	mov	r3, r2
 800b820:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res = HAL_OK;
 800b822:	2300      	movs	r3, #0
 800b824:	73fb      	strb	r3, [r7, #15]

	switch (i2c) {
 800b826:	79fb      	ldrb	r3, [r7, #7]
 800b828:	2b02      	cmp	r3, #2
 800b82a:	d015      	beq.n	800b858 <I2C_Write+0x4c>
 800b82c:	2b03      	cmp	r3, #3
 800b82e:	d024      	beq.n	800b87a <I2C_Write+0x6e>
 800b830:	2b01      	cmp	r3, #1
 800b832:	d000      	beq.n	800b836 <I2C_Write+0x2a>
		case I2C_EXP:
			res |= HAL_I2C_Master_Transmit(&hi2c3, DevAddress, pData, Size,
					100);
			break;
		default:
			break;
 800b834:	e032      	b.n	800b89c <I2C_Write+0x90>
			res |= HAL_I2C_Master_Transmit(&hi2c1, DevAddress, pData, Size,
 800b836:	79bb      	ldrb	r3, [r7, #6]
 800b838:	b299      	uxth	r1, r3
 800b83a:	797b      	ldrb	r3, [r7, #5]
 800b83c:	b29a      	uxth	r2, r3
 800b83e:	2364      	movs	r3, #100	; 0x64
 800b840:	9300      	str	r3, [sp, #0]
 800b842:	4613      	mov	r3, r2
 800b844:	683a      	ldr	r2, [r7, #0]
 800b846:	4818      	ldr	r0, [pc, #96]	; (800b8a8 <I2C_Write+0x9c>)
 800b848:	f7f5 fff0 	bl	800182c <HAL_I2C_Master_Transmit>
 800b84c:	4603      	mov	r3, r0
 800b84e:	461a      	mov	r2, r3
 800b850:	7bfb      	ldrb	r3, [r7, #15]
 800b852:	4313      	orrs	r3, r2
 800b854:	73fb      	strb	r3, [r7, #15]
			break;
 800b856:	e021      	b.n	800b89c <I2C_Write+0x90>
			res |= HAL_I2C_Master_Transmit(&hi2c2, DevAddress, pData, Size,
 800b858:	79bb      	ldrb	r3, [r7, #6]
 800b85a:	b299      	uxth	r1, r3
 800b85c:	797b      	ldrb	r3, [r7, #5]
 800b85e:	b29a      	uxth	r2, r3
 800b860:	2364      	movs	r3, #100	; 0x64
 800b862:	9300      	str	r3, [sp, #0]
 800b864:	4613      	mov	r3, r2
 800b866:	683a      	ldr	r2, [r7, #0]
 800b868:	4810      	ldr	r0, [pc, #64]	; (800b8ac <I2C_Write+0xa0>)
 800b86a:	f7f5 ffdf 	bl	800182c <HAL_I2C_Master_Transmit>
 800b86e:	4603      	mov	r3, r0
 800b870:	461a      	mov	r2, r3
 800b872:	7bfb      	ldrb	r3, [r7, #15]
 800b874:	4313      	orrs	r3, r2
 800b876:	73fb      	strb	r3, [r7, #15]
			break;
 800b878:	e010      	b.n	800b89c <I2C_Write+0x90>
			res |= HAL_I2C_Master_Transmit(&hi2c3, DevAddress, pData, Size,
 800b87a:	79bb      	ldrb	r3, [r7, #6]
 800b87c:	b299      	uxth	r1, r3
 800b87e:	797b      	ldrb	r3, [r7, #5]
 800b880:	b29a      	uxth	r2, r3
 800b882:	2364      	movs	r3, #100	; 0x64
 800b884:	9300      	str	r3, [sp, #0]
 800b886:	4613      	mov	r3, r2
 800b888:	683a      	ldr	r2, [r7, #0]
 800b88a:	4809      	ldr	r0, [pc, #36]	; (800b8b0 <I2C_Write+0xa4>)
 800b88c:	f7f5 ffce 	bl	800182c <HAL_I2C_Master_Transmit>
 800b890:	4603      	mov	r3, r0
 800b892:	461a      	mov	r2, r3
 800b894:	7bfb      	ldrb	r3, [r7, #15]
 800b896:	4313      	orrs	r3, r2
 800b898:	73fb      	strb	r3, [r7, #15]
			break;
 800b89a:	bf00      	nop
	}

	return res;
 800b89c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3710      	adds	r7, #16
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}
 800b8a6:	bf00      	nop
 800b8a8:	20002268 	.word	0x20002268
 800b8ac:	200022b4 	.word	0x200022b4
 800b8b0:	200021b8 	.word	0x200021b8

0800b8b4 <I2C_Read>:
 * @param  pData 	  Pointer to data buffer.
 * @param  Size 	  Amount of data to be sent.
 * @return HAL status.
 */
uint8_t I2C_Read(I2C_e i2c, uint8_t DevAddress, uint8_t RegAddress,
		uint8_t* pData, uint16_t Size) {
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b086      	sub	sp, #24
 800b8b8:	af02      	add	r7, sp, #8
 800b8ba:	603b      	str	r3, [r7, #0]
 800b8bc:	4603      	mov	r3, r0
 800b8be:	71fb      	strb	r3, [r7, #7]
 800b8c0:	460b      	mov	r3, r1
 800b8c2:	71bb      	strb	r3, [r7, #6]
 800b8c4:	4613      	mov	r3, r2
 800b8c6:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res = HAL_OK;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	73fb      	strb	r3, [r7, #15]

	switch (i2c) {
 800b8cc:	79fb      	ldrb	r3, [r7, #7]
 800b8ce:	2b02      	cmp	r3, #2
 800b8d0:	d024      	beq.n	800b91c <I2C_Read+0x68>
 800b8d2:	2b03      	cmp	r3, #3
 800b8d4:	d043      	beq.n	800b95e <I2C_Read+0xaa>
 800b8d6:	2b01      	cmp	r3, #1
 800b8d8:	d162      	bne.n	800b9a0 <I2C_Read+0xec>
		case I2C_ENV:
			res |= HAL_I2C_Master_Transmit(&hi2c1, DevAddress, &RegAddress, 1,
 800b8da:	79bb      	ldrb	r3, [r7, #6]
 800b8dc:	b299      	uxth	r1, r3
 800b8de:	1d7a      	adds	r2, r7, #5
 800b8e0:	2364      	movs	r3, #100	; 0x64
 800b8e2:	9300      	str	r3, [sp, #0]
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	4835      	ldr	r0, [pc, #212]	; (800b9bc <I2C_Read+0x108>)
 800b8e8:	f7f5 ffa0 	bl	800182c <HAL_I2C_Master_Transmit>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	461a      	mov	r2, r3
 800b8f0:	7bfb      	ldrb	r3, [r7, #15]
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	73fb      	strb	r3, [r7, #15]
					100);
			if (res == HAL_OK)
 800b8f6:	7bfb      	ldrb	r3, [r7, #15]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d154      	bne.n	800b9a6 <I2C_Read+0xf2>
				res |= HAL_I2C_Master_Receive(&hi2c1, DevAddress, pData, Size,
 800b8fc:	79bb      	ldrb	r3, [r7, #6]
 800b8fe:	b299      	uxth	r1, r3
 800b900:	8b3a      	ldrh	r2, [r7, #24]
 800b902:	2364      	movs	r3, #100	; 0x64
 800b904:	9300      	str	r3, [sp, #0]
 800b906:	4613      	mov	r3, r2
 800b908:	683a      	ldr	r2, [r7, #0]
 800b90a:	482c      	ldr	r0, [pc, #176]	; (800b9bc <I2C_Read+0x108>)
 800b90c:	f7f6 f882 	bl	8001a14 <HAL_I2C_Master_Receive>
 800b910:	4603      	mov	r3, r0
 800b912:	461a      	mov	r2, r3
 800b914:	7bfb      	ldrb	r3, [r7, #15]
 800b916:	4313      	orrs	r3, r2
 800b918:	73fb      	strb	r3, [r7, #15]
						100);
			break;
 800b91a:	e044      	b.n	800b9a6 <I2C_Read+0xf2>
		case I2C_GAS:
			res |= HAL_I2C_Master_Transmit(&hi2c2, DevAddress, &RegAddress, 1,
 800b91c:	79bb      	ldrb	r3, [r7, #6]
 800b91e:	b299      	uxth	r1, r3
 800b920:	1d7a      	adds	r2, r7, #5
 800b922:	2364      	movs	r3, #100	; 0x64
 800b924:	9300      	str	r3, [sp, #0]
 800b926:	2301      	movs	r3, #1
 800b928:	4825      	ldr	r0, [pc, #148]	; (800b9c0 <I2C_Read+0x10c>)
 800b92a:	f7f5 ff7f 	bl	800182c <HAL_I2C_Master_Transmit>
 800b92e:	4603      	mov	r3, r0
 800b930:	461a      	mov	r2, r3
 800b932:	7bfb      	ldrb	r3, [r7, #15]
 800b934:	4313      	orrs	r3, r2
 800b936:	73fb      	strb	r3, [r7, #15]
					100);
			if (res == HAL_OK)
 800b938:	7bfb      	ldrb	r3, [r7, #15]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d135      	bne.n	800b9aa <I2C_Read+0xf6>
				res |= HAL_I2C_Master_Receive(&hi2c2, DevAddress, pData, Size,
 800b93e:	79bb      	ldrb	r3, [r7, #6]
 800b940:	b299      	uxth	r1, r3
 800b942:	8b3a      	ldrh	r2, [r7, #24]
 800b944:	2364      	movs	r3, #100	; 0x64
 800b946:	9300      	str	r3, [sp, #0]
 800b948:	4613      	mov	r3, r2
 800b94a:	683a      	ldr	r2, [r7, #0]
 800b94c:	481c      	ldr	r0, [pc, #112]	; (800b9c0 <I2C_Read+0x10c>)
 800b94e:	f7f6 f861 	bl	8001a14 <HAL_I2C_Master_Receive>
 800b952:	4603      	mov	r3, r0
 800b954:	461a      	mov	r2, r3
 800b956:	7bfb      	ldrb	r3, [r7, #15]
 800b958:	4313      	orrs	r3, r2
 800b95a:	73fb      	strb	r3, [r7, #15]
						100);
			break;
 800b95c:	e025      	b.n	800b9aa <I2C_Read+0xf6>
		case I2C_EXP:
			res |= HAL_I2C_Master_Transmit(&hi2c3, DevAddress, &RegAddress, 1,
 800b95e:	79bb      	ldrb	r3, [r7, #6]
 800b960:	b299      	uxth	r1, r3
 800b962:	1d7a      	adds	r2, r7, #5
 800b964:	2364      	movs	r3, #100	; 0x64
 800b966:	9300      	str	r3, [sp, #0]
 800b968:	2301      	movs	r3, #1
 800b96a:	4816      	ldr	r0, [pc, #88]	; (800b9c4 <I2C_Read+0x110>)
 800b96c:	f7f5 ff5e 	bl	800182c <HAL_I2C_Master_Transmit>
 800b970:	4603      	mov	r3, r0
 800b972:	461a      	mov	r2, r3
 800b974:	7bfb      	ldrb	r3, [r7, #15]
 800b976:	4313      	orrs	r3, r2
 800b978:	73fb      	strb	r3, [r7, #15]
					100);
			if (res == HAL_OK)
 800b97a:	7bfb      	ldrb	r3, [r7, #15]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d116      	bne.n	800b9ae <I2C_Read+0xfa>
				res |= HAL_I2C_Master_Receive(&hi2c3, DevAddress, pData, Size,
 800b980:	79bb      	ldrb	r3, [r7, #6]
 800b982:	b299      	uxth	r1, r3
 800b984:	8b3a      	ldrh	r2, [r7, #24]
 800b986:	2364      	movs	r3, #100	; 0x64
 800b988:	9300      	str	r3, [sp, #0]
 800b98a:	4613      	mov	r3, r2
 800b98c:	683a      	ldr	r2, [r7, #0]
 800b98e:	480d      	ldr	r0, [pc, #52]	; (800b9c4 <I2C_Read+0x110>)
 800b990:	f7f6 f840 	bl	8001a14 <HAL_I2C_Master_Receive>
 800b994:	4603      	mov	r3, r0
 800b996:	461a      	mov	r2, r3
 800b998:	7bfb      	ldrb	r3, [r7, #15]
 800b99a:	4313      	orrs	r3, r2
 800b99c:	73fb      	strb	r3, [r7, #15]
						100);
			break;
 800b99e:	e006      	b.n	800b9ae <I2C_Read+0xfa>
		default:
			res = HAL_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	73fb      	strb	r3, [r7, #15]
			break;
 800b9a4:	e004      	b.n	800b9b0 <I2C_Read+0xfc>
			break;
 800b9a6:	bf00      	nop
 800b9a8:	e002      	b.n	800b9b0 <I2C_Read+0xfc>
			break;
 800b9aa:	bf00      	nop
 800b9ac:	e000      	b.n	800b9b0 <I2C_Read+0xfc>
			break;
 800b9ae:	bf00      	nop
	}

	return res;
 800b9b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	3710      	adds	r7, #16
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}
 800b9ba:	bf00      	nop
 800b9bc:	20002268 	.word	0x20002268
 800b9c0:	200022b4 	.word	0x200022b4
 800b9c4:	200021b8 	.word	0x200021b8

0800b9c8 <SPI_Write>:
 * @param  spi   SPI_e enumeration value.
 * @param  pData Pointer to data buffer.
 * @param  Size  Amount of data to be sent.
 * @return HAL status.
 */
uint8_t SPI_Write(SPI_e spi, uint8_t* pData, uint16_t Size) {
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b084      	sub	sp, #16
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	6039      	str	r1, [r7, #0]
 800b9d2:	71fb      	strb	r3, [r7, #7]
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef res = HAL_OK;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	73fb      	strb	r3, [r7, #15]

	switch (spi) {
 800b9dc:	79fb      	ldrb	r3, [r7, #7]
 800b9de:	2b02      	cmp	r3, #2
 800b9e0:	d004      	beq.n	800b9ec <SPI_Write+0x24>
 800b9e2:	2b03      	cmp	r3, #3
 800b9e4:	d01a      	beq.n	800ba1c <SPI_Write+0x54>
 800b9e6:	2b01      	cmp	r3, #1
 800b9e8:	d032      	beq.n	800ba50 <SPI_Write+0x88>
 800b9ea:	e02e      	b.n	800ba4a <SPI_Write+0x82>
		case SPI_BLE:
			break;
		case SPI_MOTION:
			HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_RESET);
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b9f2:	481a      	ldr	r0, [pc, #104]	; (800ba5c <SPI_Write+0x94>)
 800b9f4:	f7f5 fe08 	bl	8001608 <HAL_GPIO_WritePin>
			res |= HAL_SPI_Transmit(&hspi2, pData, Size, 100);
 800b9f8:	88ba      	ldrh	r2, [r7, #4]
 800b9fa:	2364      	movs	r3, #100	; 0x64
 800b9fc:	6839      	ldr	r1, [r7, #0]
 800b9fe:	4818      	ldr	r0, [pc, #96]	; (800ba60 <SPI_Write+0x98>)
 800ba00:	f7f9 fdaf 	bl	8005562 <HAL_SPI_Transmit>
 800ba04:	4603      	mov	r3, r0
 800ba06:	461a      	mov	r2, r3
 800ba08:	7bfb      	ldrb	r3, [r7, #15]
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_SET);
 800ba0e:	2201      	movs	r2, #1
 800ba10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ba14:	4811      	ldr	r0, [pc, #68]	; (800ba5c <SPI_Write+0x94>)
 800ba16:	f7f5 fdf7 	bl	8001608 <HAL_GPIO_WritePin>
			break;
 800ba1a:	e01a      	b.n	800ba52 <SPI_Write+0x8a>
		case SPI_EXP:
			HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_RESET);
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	2108      	movs	r1, #8
 800ba20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ba24:	f7f5 fdf0 	bl	8001608 <HAL_GPIO_WritePin>
			res |= HAL_SPI_Transmit(&hspi2, pData, Size, 100);
 800ba28:	88ba      	ldrh	r2, [r7, #4]
 800ba2a:	2364      	movs	r3, #100	; 0x64
 800ba2c:	6839      	ldr	r1, [r7, #0]
 800ba2e:	480c      	ldr	r0, [pc, #48]	; (800ba60 <SPI_Write+0x98>)
 800ba30:	f7f9 fd97 	bl	8005562 <HAL_SPI_Transmit>
 800ba34:	4603      	mov	r3, r0
 800ba36:	461a      	mov	r2, r3
 800ba38:	7bfb      	ldrb	r3, [r7, #15]
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_SET);
 800ba3e:	2201      	movs	r2, #1
 800ba40:	2108      	movs	r1, #8
 800ba42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ba46:	f7f5 fddf 	bl	8001608 <HAL_GPIO_WritePin>
		default:
			res = HAL_ERROR;
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	73fb      	strb	r3, [r7, #15]
			break;
 800ba4e:	e000      	b.n	800ba52 <SPI_Write+0x8a>
			break;
 800ba50:	bf00      	nop
	}

	return res;
 800ba52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3710      	adds	r7, #16
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}
 800ba5c:	48000800 	.word	0x48000800
 800ba60:	20002204 	.word	0x20002204

0800ba64 <SPI_Read>:
 * @param  RegAddress Target register address.
 * @param  pData      Pointer to data buffer.
 * @param  Size       Amount of data to be sent.
 * @return HAL status.
 */
uint8_t SPI_Read(SPI_e spi, uint8_t RegAddress, uint8_t* pData, uint16_t Size) {
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	603a      	str	r2, [r7, #0]
 800ba6c:	461a      	mov	r2, r3
 800ba6e:	4603      	mov	r3, r0
 800ba70:	71fb      	strb	r3, [r7, #7]
 800ba72:	460b      	mov	r3, r1
 800ba74:	71bb      	strb	r3, [r7, #6]
 800ba76:	4613      	mov	r3, r2
 800ba78:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef res = HAL_OK;
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	73fb      	strb	r3, [r7, #15]

	switch (spi) {
 800ba7e:	79fb      	ldrb	r3, [r7, #7]
 800ba80:	2b02      	cmp	r3, #2
 800ba82:	d004      	beq.n	800ba8e <SPI_Read+0x2a>
 800ba84:	2b03      	cmp	r3, #3
 800ba86:	d028      	beq.n	800bada <SPI_Read+0x76>
 800ba88:	2b01      	cmp	r3, #1
 800ba8a:	d04c      	beq.n	800bb26 <SPI_Read+0xc2>
 800ba8c:	e048      	b.n	800bb20 <SPI_Read+0xbc>
		case SPI_BLE:
			break;
		case SPI_MOTION:
			HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_RESET);
 800ba8e:	2200      	movs	r2, #0
 800ba90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ba94:	4827      	ldr	r0, [pc, #156]	; (800bb34 <SPI_Read+0xd0>)
 800ba96:	f7f5 fdb7 	bl	8001608 <HAL_GPIO_WritePin>
			pData[0] = 0;
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	701a      	strb	r2, [r3, #0]
			res |= HAL_SPI_Transmit(&hspi2, &RegAddress, 1, 100);
 800baa0:	1db9      	adds	r1, r7, #6
 800baa2:	2364      	movs	r3, #100	; 0x64
 800baa4:	2201      	movs	r2, #1
 800baa6:	4824      	ldr	r0, [pc, #144]	; (800bb38 <SPI_Read+0xd4>)
 800baa8:	f7f9 fd5b 	bl	8005562 <HAL_SPI_Transmit>
 800baac:	4603      	mov	r3, r0
 800baae:	461a      	mov	r2, r3
 800bab0:	7bfb      	ldrb	r3, [r7, #15]
 800bab2:	4313      	orrs	r3, r2
 800bab4:	73fb      	strb	r3, [r7, #15]
			res |= HAL_SPI_Receive(&hspi2, pData, Size, 100);
 800bab6:	88ba      	ldrh	r2, [r7, #4]
 800bab8:	2364      	movs	r3, #100	; 0x64
 800baba:	6839      	ldr	r1, [r7, #0]
 800babc:	481e      	ldr	r0, [pc, #120]	; (800bb38 <SPI_Read+0xd4>)
 800babe:	f7f9 feb4 	bl	800582a <HAL_SPI_Receive>
 800bac2:	4603      	mov	r3, r0
 800bac4:	461a      	mov	r2, r3
 800bac6:	7bfb      	ldrb	r3, [r7, #15]
 800bac8:	4313      	orrs	r3, r2
 800baca:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_SET);
 800bacc:	2201      	movs	r2, #1
 800bace:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bad2:	4818      	ldr	r0, [pc, #96]	; (800bb34 <SPI_Read+0xd0>)
 800bad4:	f7f5 fd98 	bl	8001608 <HAL_GPIO_WritePin>
			break;
 800bad8:	e026      	b.n	800bb28 <SPI_Read+0xc4>
		case SPI_EXP:
			HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_RESET);
 800bada:	2200      	movs	r2, #0
 800badc:	2108      	movs	r1, #8
 800bade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bae2:	f7f5 fd91 	bl	8001608 <HAL_GPIO_WritePin>
			res |= HAL_SPI_Transmit(&hspi2, &RegAddress, 1, 100);
 800bae6:	1db9      	adds	r1, r7, #6
 800bae8:	2364      	movs	r3, #100	; 0x64
 800baea:	2201      	movs	r2, #1
 800baec:	4812      	ldr	r0, [pc, #72]	; (800bb38 <SPI_Read+0xd4>)
 800baee:	f7f9 fd38 	bl	8005562 <HAL_SPI_Transmit>
 800baf2:	4603      	mov	r3, r0
 800baf4:	461a      	mov	r2, r3
 800baf6:	7bfb      	ldrb	r3, [r7, #15]
 800baf8:	4313      	orrs	r3, r2
 800bafa:	73fb      	strb	r3, [r7, #15]
			res |= HAL_SPI_Receive(&hspi2, pData, Size, 100);
 800bafc:	88ba      	ldrh	r2, [r7, #4]
 800bafe:	2364      	movs	r3, #100	; 0x64
 800bb00:	6839      	ldr	r1, [r7, #0]
 800bb02:	480d      	ldr	r0, [pc, #52]	; (800bb38 <SPI_Read+0xd4>)
 800bb04:	f7f9 fe91 	bl	800582a <HAL_SPI_Receive>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	7bfb      	ldrb	r3, [r7, #15]
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_SET);
 800bb12:	2201      	movs	r2, #1
 800bb14:	2108      	movs	r1, #8
 800bb16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bb1a:	f7f5 fd75 	bl	8001608 <HAL_GPIO_WritePin>
			break;
 800bb1e:	e003      	b.n	800bb28 <SPI_Read+0xc4>
		default:
			res = HAL_ERROR;
 800bb20:	2301      	movs	r3, #1
 800bb22:	73fb      	strb	r3, [r7, #15]
			break;
 800bb24:	e000      	b.n	800bb28 <SPI_Read+0xc4>
			break;
 800bb26:	bf00      	nop
	}

	return res;
 800bb28:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	3710      	adds	r7, #16
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	bd80      	pop	{r7, pc}
 800bb32:	bf00      	nop
 800bb34:	48000800 	.word	0x48000800
 800bb38:	20002204 	.word	0x20002204

0800bb3c <Enable_LPR_Mode>:

void Enable_LPR_Mode(void) {
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b092      	sub	sp, #72	; 0x48
 800bb40:	af00      	add	r7, sp, #0
	 *       (+) Entry: (from main run mode)
	 *          (++) set LPR bit with HAL_PWREx_EnableLowPowerRunMode() API
	 *               after having decreased the system clock below 2 MHz.
	 */

	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800bb42:	1d3b      	adds	r3, r7, #4
 800bb44:	2244      	movs	r2, #68	; 0x44
 800bb46:	2100      	movs	r1, #0
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f004 ffc6 	bl	8010ada <memset>
//		Error_Handler();
//	}

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800bb4e:	2310      	movs	r3, #16
 800bb50:	607b      	str	r3, [r7, #4]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800bb52:	2301      	movs	r3, #1
 800bb54:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800bb56:	2300      	movs	r3, #0
 800bb58:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 800bb5a:	2340      	movs	r3, #64	; 0x40
 800bb5c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800bb62:	1d3b      	adds	r3, r7, #4
 800bb64:	4618      	mov	r0, r3
 800bb66:	f7f6 fba9 	bl	80022bc <HAL_RCC_OscConfig>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d001      	beq.n	800bb74 <Enable_LPR_Mode+0x38>
		Error_Handler();
 800bb70:	f000 f90e 	bl	800bd90 <Error_Handler>
//	 */
//	__HAL_RCC_HSI_DISABLE();

	/** Enter the Low Power Run Mode
	 */
	HAL_PWREx_EnableLowPowerRunMode();
 800bb74:	f7f6 fb2e 	bl	80021d4 <HAL_PWREx_EnableLowPowerRunMode>

	// Set the LP Mode flag
	winter.lprEnabled = 1;
 800bb78:	4b03      	ldr	r3, [pc, #12]	; (800bb88 <Enable_LPR_Mode+0x4c>)
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	711a      	strb	r2, [r3, #4]
}
 800bb7e:	bf00      	nop
 800bb80:	3748      	adds	r7, #72	; 0x48
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	20000008 	.word	0x20000008

0800bb8c <Disable_LPR_Mode>:

void Disable_LPR_Mode(void) {
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b092      	sub	sp, #72	; 0x48
 800bb90:	af00      	add	r7, sp, #0
	 * 	        (++) clear LPR bit then wait for REGLP bit to be reset with
	 * 	        	 HAL_PWREx_DisableLowPowerRunMode() API. Only then can the
	 * 	        	 system clock frequency be increased above 2 MHz.
	 */

	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800bb92:	1d3b      	adds	r3, r7, #4
 800bb94:	2244      	movs	r2, #68	; 0x44
 800bb96:	2100      	movs	r1, #0
 800bb98:	4618      	mov	r0, r3
 800bb9a:	f004 ff9e 	bl	8010ada <memset>
//	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };

	/** Exit the Low Power Run Mode
	 */
	HAL_PWREx_DisableLowPowerRunMode();
 800bb9e:	f7f6 fb29 	bl	80021f4 <HAL_PWREx_DisableLowPowerRunMode>
//	 */
//	__HAL_RCC_HSI_ENABLE();

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800bba2:	2310      	movs	r3, #16
 800bba4:	607b      	str	r3, [r7, #4]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800bba6:	2301      	movs	r3, #1
 800bba8:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 800bbae:	2370      	movs	r3, #112	; 0x70
 800bbb0:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800bbb6:	1d3b      	adds	r3, r7, #4
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f7f6 fb7f 	bl	80022bc <HAL_RCC_OscConfig>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d001      	beq.n	800bbc8 <Disable_LPR_Mode+0x3c>
		Error_Handler();
 800bbc4:	f000 f8e4 	bl	800bd90 <Error_Handler>
//	if (result != FR_OK) {
//		Error_Handler();
//	}

// Reset the LP Mode flag
	winter.lprEnabled = 0;
 800bbc8:	4b03      	ldr	r3, [pc, #12]	; (800bbd8 <Disable_LPR_Mode+0x4c>)
 800bbca:	2200      	movs	r2, #0
 800bbcc:	711a      	strb	r2, [r3, #4]
}
 800bbce:	bf00      	nop
 800bbd0:	3748      	adds	r7, #72	; 0x48
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}
 800bbd6:	bf00      	nop
 800bbd8:	20000008 	.word	0x20000008

0800bbdc <GPIO_Deinit>:

void GPIO_Deinit(void) {
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b086      	sub	sp, #24
 800bbe0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800bbe2:	1d3b      	adds	r3, r7, #4
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	601a      	str	r2, [r3, #0]
 800bbe8:	605a      	str	r2, [r3, #4]
 800bbea:	609a      	str	r2, [r3, #8]
 800bbec:	60da      	str	r2, [r3, #12]
 800bbee:	611a      	str	r2, [r3, #16]

	/* EXTI interrupt deinit*/
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 800bbf0:	2008      	movs	r0, #8
 800bbf2:	f7f4 fed6 	bl	80009a2 <HAL_NVIC_DisableIRQ>

	/*Configure GPIO pins : PA1 PA2 PA3 PA4 PA15 */
	GPIO_InitStruct.Pin = SD_CD_Pin | BLE_IRQ_Pin | EXP_CS_Pin | EXP_GPIO_Pin
 800bbf6:	f248 031e 	movw	r3, #32798	; 0x801e
 800bbfa:	607b      	str	r3, [r7, #4]
			| DBG_GPIO1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bbfc:	2303      	movs	r3, #3
 800bbfe:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc00:	2300      	movs	r3, #0
 800bc02:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc04:	1d3b      	adds	r3, r7, #4
 800bc06:	4619      	mov	r1, r3
 800bc08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bc0c:	f7f5 fa48 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB2 PB3 PB4 PB11 PB12 */
	GPIO_InitStruct.Pin = LED_RED_Pin | LED_BLUE_Pin | BLE_CS_Pin
 800bc10:	f641 031f 	movw	r3, #6175	; 0x181f
 800bc14:	607b      	str	r3, [r7, #4]
			| DBG_GPIO3_Pin | DBG_GPIO2_Pin | BLE_RST_Pin | BATT_STAT_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bc16:	2303      	movs	r3, #3
 800bc18:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bc1e:	1d3b      	adds	r3, r7, #4
 800bc20:	4619      	mov	r1, r3
 800bc22:	4827      	ldr	r0, [pc, #156]	; (800bcc0 <GPIO_Deinit+0xe4>)
 800bc24:	f7f5 fa3c 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC4 PC5 PC8 PC9 PC10 PC11 PC12 PC13 */
	GPIO_InitStruct.Pin = LOAD_EN_Pin | LED_GREEN_Pin | SD_D0_Pin | SD_D1_Pin
 800bc28:	f643 7330 	movw	r3, #16176	; 0x3f30
 800bc2c:	607b      	str	r3, [r7, #4]
			| SD_D2_Pin | SD_D3_Pin | SD_CLK_Pin | MOT_CS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bc2e:	2303      	movs	r3, #3
 800bc30:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc32:	2300      	movs	r3, #0
 800bc34:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bc36:	1d3b      	adds	r3, r7, #4
 800bc38:	4619      	mov	r1, r3
 800bc3a:	4822      	ldr	r0, [pc, #136]	; (800bcc4 <GPIO_Deinit+0xe8>)
 800bc3c:	f7f5 fa30 	bl	80010a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD2 */
	GPIO_InitStruct.Pin = SD_CMD_Pin;
 800bc40:	2304      	movs	r3, #4
 800bc42:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bc44:	2303      	movs	r3, #3
 800bc46:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc48:	2300      	movs	r3, #0
 800bc4a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800bc4c:	1d3b      	adds	r3, r7, #4
 800bc4e:	4619      	mov	r1, r3
 800bc50:	481d      	ldr	r0, [pc, #116]	; (800bcc8 <GPIO_Deinit+0xec>)
 800bc52:	f7f5 fa25 	bl	80010a0 <HAL_GPIO_Init>

	// Set SDA and SCL pins of I2C1 e I2C2 to PUSH PULL with HIGH level
	// (alternatively, OPEN DRAIN with PULL-UP)
	/*Configure GPIO pins : PD2 */
	HAL_GPIO_WritePin(GPIOB,
 800bc56:	2201      	movs	r2, #1
 800bc58:	f246 01c0 	movw	r1, #24768	; 0x60c0
 800bc5c:	4818      	ldr	r0, [pc, #96]	; (800bcc0 <GPIO_Deinit+0xe4>)
 800bc5e:	f7f5 fcd3 	bl	8001608 <HAL_GPIO_WritePin>
			ENV_SCL_Pin | ENV_SDA_Pin | GAS_SCL_Pin | GAS_SDA_Pin,
			GPIO_PIN_SET);
	GPIO_InitStruct.Pin = ENV_SCL_Pin | ENV_SDA_Pin | GAS_SCL_Pin | GAS_SDA_Pin;
 800bc62:	f246 03c0 	movw	r3, #24768	; 0x60c0
 800bc66:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bc70:	1d3b      	adds	r3, r7, #4
 800bc72:	4619      	mov	r1, r3
 800bc74:	4812      	ldr	r0, [pc, #72]	; (800bcc0 <GPIO_Deinit+0xe4>)
 800bc76:	f7f5 fa13 	bl	80010a0 <HAL_GPIO_Init>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_DISABLE();
 800bc7a:	4a14      	ldr	r2, [pc, #80]	; (800bccc <GPIO_Deinit+0xf0>)
 800bc7c:	4b13      	ldr	r3, [pc, #76]	; (800bccc <GPIO_Deinit+0xf0>)
 800bc7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc80:	f023 0301 	bic.w	r3, r3, #1
 800bc84:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOB_CLK_DISABLE();
 800bc86:	4a11      	ldr	r2, [pc, #68]	; (800bccc <GPIO_Deinit+0xf0>)
 800bc88:	4b10      	ldr	r3, [pc, #64]	; (800bccc <GPIO_Deinit+0xf0>)
 800bc8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc8c:	f023 0302 	bic.w	r3, r3, #2
 800bc90:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOC_CLK_DISABLE();
 800bc92:	4a0e      	ldr	r2, [pc, #56]	; (800bccc <GPIO_Deinit+0xf0>)
 800bc94:	4b0d      	ldr	r3, [pc, #52]	; (800bccc <GPIO_Deinit+0xf0>)
 800bc96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc98:	f023 0304 	bic.w	r3, r3, #4
 800bc9c:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOD_CLK_DISABLE();
 800bc9e:	4a0b      	ldr	r2, [pc, #44]	; (800bccc <GPIO_Deinit+0xf0>)
 800bca0:	4b0a      	ldr	r3, [pc, #40]	; (800bccc <GPIO_Deinit+0xf0>)
 800bca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bca4:	f023 0308 	bic.w	r3, r3, #8
 800bca8:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOH_CLK_DISABLE();
 800bcaa:	4a08      	ldr	r2, [pc, #32]	; (800bccc <GPIO_Deinit+0xf0>)
 800bcac:	4b07      	ldr	r3, [pc, #28]	; (800bccc <GPIO_Deinit+0xf0>)
 800bcae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bcb4:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800bcb6:	bf00      	nop
 800bcb8:	3718      	adds	r7, #24
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}
 800bcbe:	bf00      	nop
 800bcc0:	48000400 	.word	0x48000400
 800bcc4:	48000800 	.word	0x48000800
 800bcc8:	48000c00 	.word	0x48000c00
 800bccc:	40021000 	.word	0x40021000

0800bcd0 <Enter_Stop2_Mode>:

void Enter_Stop2_Mode(void) {
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	af00      	add	r7, sp, #0
	 * Stop 2 mode can only be entered from Run mode. It is not
	 * possible to enter Stop 2 mode from the Low-power run mode.
	 */

	// Check the current LPR state
	if (winter.lprEnabled) Disable_LPR_Mode();
 800bcd4:	4b19      	ldr	r3, [pc, #100]	; (800bd3c <Enter_Stop2_Mode+0x6c>)
 800bcd6:	791b      	ldrb	r3, [r3, #4]
 800bcd8:	b2db      	uxtb	r3, r3
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d001      	beq.n	800bce2 <Enter_Stop2_Mode+0x12>
 800bcde:	f7ff ff55 	bl	800bb8c <Disable_LPR_Mode>

	// Deinitialize external peripherals and user-defined IRQs
	App_DeinitPeripherals();
 800bce2:	f7fe fa6d 	bl	800a1c0 <App_DeinitPeripherals>
	HAL_NVIC_DisableIRQ(BLE_JOB_IRQn);
 800bce6:	201c      	movs	r0, #28
 800bce8:	f7f4 fe5b 	bl	80009a2 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(JOB_IRQn);
 800bcec:	2036      	movs	r0, #54	; 0x36
 800bcee:	f7f4 fe58 	bl	80009a2 <HAL_NVIC_DisableIRQ>

	// Deinitialize internal peripherals
	HAL_I2C_DeInit(&hi2c1);
 800bcf2:	4813      	ldr	r0, [pc, #76]	; (800bd40 <Enter_Stop2_Mode+0x70>)
 800bcf4:	f7f5 fd6b 	bl	80017ce <HAL_I2C_DeInit>
	HAL_I2C_DeInit(&hi2c2);
 800bcf8:	4812      	ldr	r0, [pc, #72]	; (800bd44 <Enter_Stop2_Mode+0x74>)
 800bcfa:	f7f5 fd68 	bl	80017ce <HAL_I2C_DeInit>
	HAL_I2C_DeInit(&hi2c3);
 800bcfe:	4812      	ldr	r0, [pc, #72]	; (800bd48 <Enter_Stop2_Mode+0x78>)
 800bd00:	f7f5 fd65 	bl	80017ce <HAL_I2C_DeInit>
	HAL_SPI_DeInit(&hspi1);
 800bd04:	4811      	ldr	r0, [pc, #68]	; (800bd4c <Enter_Stop2_Mode+0x7c>)
 800bd06:	f7f9 fc04 	bl	8005512 <HAL_SPI_DeInit>

	// Deinitialize the SD card and the related GPIOs
	FATFS_UnLinkDriver(SDPath);		// equivalent to a MX_FATFS_Deinit() call
 800bd0a:	4811      	ldr	r0, [pc, #68]	; (800bd50 <Enter_Stop2_Mode+0x80>)
 800bd0c:	f7fd ff8c 	bl	8009c28 <FATFS_UnLinkDriver>
	HAL_SD_DeInit(&hsd1);
 800bd10:	4810      	ldr	r0, [pc, #64]	; (800bd54 <Enter_Stop2_Mode+0x84>)
 800bd12:	f7f8 f91d 	bl	8003f50 <HAL_SD_DeInit>

	// Disable VCC
	IO_Enable_VCC(GPIO_PIN_RESET);
 800bd16:	2000      	movs	r0, #0
 800bd18:	f003 f920 	bl	800ef5c <IO_Enable_VCC>

	// Set to analog all the GPIOs
	GPIO_Deinit();
 800bd1c:	f7ff ff5e 	bl	800bbdc <GPIO_Deinit>

	// Configure the clock source used after wake up from stop
	__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 800bd20:	4a0d      	ldr	r2, [pc, #52]	; (800bd58 <Enter_Stop2_Mode+0x88>)
 800bd22:	4b0d      	ldr	r3, [pc, #52]	; (800bd58 <Enter_Stop2_Mode+0x88>)
 800bd24:	689b      	ldr	r3, [r3, #8]
 800bd26:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bd2a:	6093      	str	r3, [r2, #8]

	// Finally, suspend the SysTick to prevent its interrupts
	HAL_SuspendTick();
 800bd2c:	f7f4 fcc2 	bl	80006b4 <HAL_SuspendTick>

	// Enter Stop 2 Mode
	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800bd30:	2001      	movs	r0, #1
 800bd32:	f7f6 fa97 	bl	8002264 <HAL_PWREx_EnterSTOP2Mode>
}
 800bd36:	bf00      	nop
 800bd38:	bd80      	pop	{r7, pc}
 800bd3a:	bf00      	nop
 800bd3c:	20000008 	.word	0x20000008
 800bd40:	20002268 	.word	0x20002268
 800bd44:	200022b4 	.word	0x200022b4
 800bd48:	200021b8 	.word	0x200021b8
 800bd4c:	200023f0 	.word	0x200023f0
 800bd50:	20000718 	.word	0x20000718
 800bd54:	20002300 	.word	0x20002300
 800bd58:	40021000 	.word	0x40021000

0800bd5c <Exit_Stop2_Mode>:

void Exit_Stop2_Mode(void) {
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	af00      	add	r7, sp, #0
	// First, re-configure the system clock
	SystemClock_Config();
 800bd60:	f7ff f992 	bl	800b088 <SystemClock_Config>

	// Resume the SysTick
	HAL_ResumeTick();
 800bd64:	f7f4 fcb6 	bl	80006d4 <HAL_ResumeTick>

	// Re-initialize internal peripherals
	MX_GPIO_Init();
 800bd68:	f7ff fc1a 	bl	800b5a0 <MX_GPIO_Init>
	MX_I2C1_Init();
 800bd6c:	f7ff fa12 	bl	800b194 <MX_I2C1_Init>
	MX_I2C2_Init();
 800bd70:	f7ff fa50 	bl	800b214 <MX_I2C2_Init>
	MX_I2C3_Init();
 800bd74:	f7ff fa8e 	bl	800b294 <MX_I2C3_Init>
	MX_SDMMC1_SD_Init();
 800bd78:	f7ff fb28 	bl	800b3cc <MX_SDMMC1_SD_Init>
	MX_SPI1_Init();
 800bd7c:	f7ff fb46 	bl	800b40c <MX_SPI1_Init>
	MX_SPI2_Init();
 800bd80:	f7ff fb82 	bl	800b488 <MX_SPI2_Init>
	MX_FATFS_Init();
 800bd84:	f7fe fdce 	bl	800a924 <MX_FATFS_Init>
	//TODO Check the SD card since it wasn't working at this point
	//f_mount(&FatFsDisk, SDPath, 1);

	// Finally, re-initialize the system
	//TODO Maybe ->IDLE? Then, explicitly resume the LPR mode and BLE_Init()
	App_InitSystem();
 800bd88:	f7fe f98a 	bl	800a0a0 <App_InitSystem>
}
 800bd8c:	bf00      	nop
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800bd90:	b580      	push	{r7, lr}
 800bd92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	// Suspend tick
	HAL_SuspendTick();
 800bd94:	f7f4 fc8e 	bl	80006b4 <HAL_SuspendTick>

	// Turn ON red LED
	IO_ResetLED(LED_GREEN | LED_BLUE);
 800bd98:	2006      	movs	r0, #6
 800bd9a:	f003 f8b3 	bl	800ef04 <IO_ResetLED>
	IO_SetLED(LED_RED);
 800bd9e:	2001      	movs	r0, #1
 800bda0:	f003 f884 	bl	800eeac <IO_SetLED>

	while (1) {
 800bda4:	e7fe      	b.n	800bda4 <Error_Handler+0x14>
	...

0800bda8 <BLE_Init>:
#define IGNORE_STATUS(x) ((void)0)
#define CHECK_STATUS_RETURN(x) if (x != BLE_STATUS_SUCCESS) return
#define CHECK_STATUS_RETVAL(x) if (x != BLE_STATUS_SUCCESS) return x
#define CHECK_STATUS_RETBOOL(x) if (x != BLE_STATUS_SUCCESS) return 0

uint8_t BLE_Init(void) {
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800bdae:	2301      	movs	r3, #1
 800bdb0:	73fb      	strb	r3, [r7, #15]

	// Init the Bluetooth Communication
	HCI_Init();
 800bdb2:	f001 fb33 	bl	800d41c <HCI_Init>
	HAL_Delay(10);
 800bdb6:	200a      	movs	r0, #10
 800bdb8:	f7f4 fc5a 	bl	8000670 <HAL_Delay>
	HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_SET);
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bdc2:	4829      	ldr	r0, [pc, #164]	; (800be68 <BLE_Init+0xc0>)
 800bdc4:	f7f5 fc20 	bl	8001608 <HAL_GPIO_WritePin>
	HAL_NVIC_SetPriority(BNRG_SPI_EXTI_IRQn, BNRG_SPI_EXTI_IRQn_Priority, 0);
 800bdc8:	2200      	movs	r2, #0
 800bdca:	2102      	movs	r1, #2
 800bdcc:	2008      	movs	r0, #8
 800bdce:	f7f4 fdbe 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 800bdd2:	2008      	movs	r0, #8
 800bdd4:	f7f4 fdd7 	bl	8000986 <HAL_NVIC_EnableIRQ>
	strcpy(BLE_config.name, "Winter_23");		//FIXME: Adjust device name
 800bdd8:	4b24      	ldr	r3, [pc, #144]	; (800be6c <BLE_Init+0xc4>)
 800bdda:	4a25      	ldr	r2, [pc, #148]	; (800be70 <BLE_Init+0xc8>)
 800bddc:	ca07      	ldmia	r2, {r0, r1, r2}
 800bdde:	c303      	stmia	r3!, {r0, r1}
 800bde0:	801a      	strh	r2, [r3, #0]

	// Add Services to BTLE
	HAL_Delay(10);
 800bde2:	200a      	movs	r0, #10
 800bde4:	f7f4 fc44 	bl	8000670 <HAL_Delay>
	BlueNRG_RST(); // Reset
 800bde8:	f001 fe78 	bl	800dadc <BlueNRG_RST>
	HAL_Delay(10);
 800bdec:	200a      	movs	r0, #10
 800bdee:	f7f4 fc3f 	bl	8000670 <HAL_Delay>
	getBlueNRGVersion(&hw_version, &fw_version);
 800bdf2:	4920      	ldr	r1, [pc, #128]	; (800be74 <BLE_Init+0xcc>)
 800bdf4:	4820      	ldr	r0, [pc, #128]	; (800be78 <BLE_Init+0xd0>)
 800bdf6:	f001 facd 	bl	800d394 <getBlueNRGVersion>
	if (0 < fw_version && fw_version < 0x723) {
 800bdfa:	4b1e      	ldr	r3, [pc, #120]	; (800be74 <BLE_Init+0xcc>)
 800bdfc:	881b      	ldrh	r3, [r3, #0]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d017      	beq.n	800be32 <BLE_Init+0x8a>
 800be02:	4b1c      	ldr	r3, [pc, #112]	; (800be74 <BLE_Init+0xcc>)
 800be04:	881b      	ldrh	r3, [r3, #0]
 800be06:	f240 7222 	movw	r2, #1826	; 0x722
 800be0a:	4293      	cmp	r3, r2
 800be0c:	d811      	bhi.n	800be32 <BLE_Init+0x8a>
		int ret = program_device(fw_image, sizeof fw_image);
 800be0e:	f44f 3184 	mov.w	r1, #67584	; 0x10800
 800be12:	481a      	ldr	r0, [pc, #104]	; (800be7c <BLE_Init+0xd4>)
 800be14:	f001 f98c 	bl	800d130 <program_device>
 800be18:	60b8      	str	r0, [r7, #8]
		result &= (ret == BLE_STATUS_SUCCESS);
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	bf0c      	ite	eq
 800be20:	2301      	moveq	r3, #1
 800be22:	2300      	movne	r3, #0
 800be24:	b2db      	uxtb	r3, r3
 800be26:	b25a      	sxtb	r2, r3
 800be28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be2c:	4013      	ands	r3, r2
 800be2e:	b25b      	sxtb	r3, r3
 800be30:	73fb      	strb	r3, [r7, #15]
	}

	BLE_Services_Init();
 800be32:	f000 f82b 	bl	800be8c <BLE_Services_Init>

	uint8_t temp[6];
	aci_hal_read_config_data(0x80, 6, temp, BLE_config.bd_address);
 800be36:	463a      	mov	r2, r7
 800be38:	4b11      	ldr	r3, [pc, #68]	; (800be80 <BLE_Init+0xd8>)
 800be3a:	2106      	movs	r1, #6
 800be3c:	2080      	movs	r0, #128	; 0x80
 800be3e:	f000 ff37 	bl	800ccb0 <aci_hal_read_config_data>

	//Init
	HAL_NVIC_SetPriority(BLE_JOB_IRQn, BLE_JOB_IRQn_Priority, 0);
 800be42:	2200      	movs	r2, #0
 800be44:	2104      	movs	r1, #4
 800be46:	201c      	movs	r0, #28
 800be48:	f7f4 fd81 	bl	800094e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(BLE_JOB_IRQn);
 800be4c:	201c      	movs	r0, #28
 800be4e:	f7f4 fd9a 	bl	8000986 <HAL_NVIC_EnableIRQ>

	BLE_config.state = 1;
 800be52:	4b0c      	ldr	r3, [pc, #48]	; (800be84 <BLE_Init+0xdc>)
 800be54:	2201      	movs	r2, #1
 800be56:	71da      	strb	r2, [r3, #7]
	set_connectable = 1;
 800be58:	4b0b      	ldr	r3, [pc, #44]	; (800be88 <BLE_Init+0xe0>)
 800be5a:	2201      	movs	r2, #1
 800be5c:	701a      	strb	r2, [r3, #0]
	return result;
 800be5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be60:	4618      	mov	r0, r3
 800be62:	3710      	adds	r7, #16
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}
 800be68:	48000400 	.word	0x48000400
 800be6c:	20000180 	.word	0x20000180
 800be70:	080114e0 	.word	0x080114e0
 800be74:	20000190 	.word	0x20000190
 800be78:	2000018f 	.word	0x2000018f
 800be7c:	080119d8 	.word	0x080119d8
 800be80:	20000179 	.word	0x20000179
 800be84:	20000178 	.word	0x20000178
 800be88:	20000026 	.word	0x20000026

0800be8c <BLE_Services_Init>:

uint8_t BLE_Services_Init(void) {
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b086      	sub	sp, #24
 800be90:	af04      	add	r7, sp, #16
	tBleStatus status;

	// Init the Bluetooth
	uint8_t bdaddr[] = { 0x89, 0xD3, 0xF5, 0xE1, 0x81, 0x02 };
 800be92:	4a3f      	ldr	r2, [pc, #252]	; (800bf90 <BLE_Services_Init+0x104>)
 800be94:	463b      	mov	r3, r7
 800be96:	e892 0003 	ldmia.w	r2, {r0, r1}
 800be9a:	6018      	str	r0, [r3, #0]
 800be9c:	3304      	adds	r3, #4
 800be9e:	8019      	strh	r1, [r3, #0]
	status = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 800bea0:	463b      	mov	r3, r7
 800bea2:	461a      	mov	r2, r3
 800bea4:	2106      	movs	r1, #6
 800bea6:	2000      	movs	r0, #0
 800bea8:	f000 fe9a 	bl	800cbe0 <aci_hal_write_config_data>
 800beac:	4603      	mov	r3, r0
 800beae:	71fb      	strb	r3, [r7, #7]
	CONFIG_DATA_PUBADDR_LEN, bdaddr);
	IGNORE_STATUS(status);

	// GATT Initialization
	status = aci_gatt_init();
 800beb0:	f000 fb32 	bl	800c518 <aci_gatt_init>
 800beb4:	4603      	mov	r3, r0
 800beb6:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800beb8:	79fb      	ldrb	r3, [r7, #7]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d001      	beq.n	800bec2 <BLE_Services_Init+0x36>
 800bebe:	2300      	movs	r3, #0
 800bec0:	e062      	b.n	800bf88 <BLE_Services_Init+0xfc>
	status = aci_gap_init(GAP_PERIPHERAL_ROLE, 0x01, strlen(BLE_config.name),
 800bec2:	4834      	ldr	r0, [pc, #208]	; (800bf94 <BLE_Services_Init+0x108>)
 800bec4:	f7f4 f984 	bl	80001d0 <strlen>
 800bec8:	4603      	mov	r3, r0
 800beca:	b2da      	uxtb	r2, r3
 800becc:	4b32      	ldr	r3, [pc, #200]	; (800bf98 <BLE_Services_Init+0x10c>)
 800bece:	9301      	str	r3, [sp, #4]
 800bed0:	4b32      	ldr	r3, [pc, #200]	; (800bf9c <BLE_Services_Init+0x110>)
 800bed2:	9300      	str	r3, [sp, #0]
 800bed4:	4b32      	ldr	r3, [pc, #200]	; (800bfa0 <BLE_Services_Init+0x114>)
 800bed6:	2101      	movs	r1, #1
 800bed8:	2001      	movs	r0, #1
 800beda:	f000 f981 	bl	800c1e0 <aci_gap_init>
 800bede:	4603      	mov	r3, r0
 800bee0:	71fb      	strb	r3, [r7, #7]
			&service_handle, &devname_char_handle, &appearance_char_handle);
	CHECK_STATUS_RETBOOL(status);
 800bee2:	79fb      	ldrb	r3, [r7, #7]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d001      	beq.n	800beec <BLE_Services_Init+0x60>
 800bee8:	2300      	movs	r3, #0
 800beea:	e04d      	b.n	800bf88 <BLE_Services_Init+0xfc>

	// Set Authorization Requirement
	status = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 800beec:	2301      	movs	r3, #1
 800beee:	9303      	str	r3, [sp, #12]
 800bef0:	4b2c      	ldr	r3, [pc, #176]	; (800bfa4 <BLE_Services_Init+0x118>)
 800bef2:	9302      	str	r3, [sp, #8]
 800bef4:	2300      	movs	r3, #0
 800bef6:	9301      	str	r3, [sp, #4]
 800bef8:	2310      	movs	r3, #16
 800befa:	9300      	str	r3, [sp, #0]
 800befc:	2307      	movs	r3, #7
 800befe:	2200      	movs	r2, #0
 800bf00:	2100      	movs	r1, #0
 800bf02:	2001      	movs	r0, #1
 800bf04:	f000 fab7 	bl	800c476 <aci_gap_set_auth_requirement>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	71fb      	strb	r3, [r7, #7]
	OOB_AUTH_DATA_ABSENT, NULL, 7, 16, USE_FIXED_PIN_FOR_PAIRING, 135712,
	BONDING);
	CHECK_STATUS_RETBOOL(status);
 800bf0c:	79fb      	ldrb	r3, [r7, #7]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d001      	beq.n	800bf16 <BLE_Services_Init+0x8a>
 800bf12:	2300      	movs	r3, #0
 800bf14:	e038      	b.n	800bf88 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_DeviceInformation();
 800bf16:	f002 f95f 	bl	800e1d8 <Add_BLE_Service_DeviceInformation>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800bf1e:	79fb      	ldrb	r3, [r7, #7]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d001      	beq.n	800bf28 <BLE_Services_Init+0x9c>
 800bf24:	2300      	movs	r3, #0
 800bf26:	e02f      	b.n	800bf88 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Battery();
 800bf28:	f002 fa56 	bl	800e3d8 <Add_BLE_Service_Battery>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800bf30:	79fb      	ldrb	r3, [r7, #7]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d001      	beq.n	800bf3a <BLE_Services_Init+0xae>
 800bf36:	2300      	movs	r3, #0
 800bf38:	e026      	b.n	800bf88 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_EnvironmentalSensing();
 800bf3a:	f002 fa8f 	bl	800e45c <Add_BLE_Service_EnvironmentalSensing>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800bf42:	79fb      	ldrb	r3, [r7, #7]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d001      	beq.n	800bf4c <BLE_Services_Init+0xc0>
 800bf48:	2300      	movs	r3, #0
 800bf4a:	e01d      	b.n	800bf88 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Log();
 800bf4c:	f002 fb02 	bl	800e554 <Add_BLE_Service_Log>
 800bf50:	4603      	mov	r3, r0
 800bf52:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800bf54:	79fb      	ldrb	r3, [r7, #7]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d001      	beq.n	800bf5e <BLE_Services_Init+0xd2>
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	e014      	b.n	800bf88 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Communication();
 800bf5e:	f002 fb85 	bl	800e66c <Add_BLE_Service_Communication>
 800bf62:	4603      	mov	r3, r0
 800bf64:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800bf66:	79fb      	ldrb	r3, [r7, #7]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d001      	beq.n	800bf70 <BLE_Services_Init+0xe4>
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	e00b      	b.n	800bf88 <BLE_Services_Init+0xfc>

	// Output power
	status = aci_hal_set_tx_power_level(1, 7); // +8dBm
 800bf70:	2107      	movs	r1, #7
 800bf72:	2001      	movs	r0, #1
 800bf74:	f000 feef 	bl	800cd56 <aci_hal_set_tx_power_level>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800bf7c:	79fb      	ldrb	r3, [r7, #7]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d001      	beq.n	800bf86 <BLE_Services_Init+0xfa>
 800bf82:	2300      	movs	r3, #0
 800bf84:	e000      	b.n	800bf88 <BLE_Services_Init+0xfc>

	return 1;
 800bf86:	2301      	movs	r3, #1
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3708      	adds	r7, #8
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}
 800bf90:	080114ec 	.word	0x080114ec
 800bf94:	20000180 	.word	0x20000180
 800bf98:	20000196 	.word	0x20000196
 800bf9c:	20000194 	.word	0x20000194
 800bfa0:	20000192 	.word	0x20000192
 800bfa4:	00021220 	.word	0x00021220

0800bfa8 <BLE_SetConnectable>:

void BLE_SetConnectable(void) {
 800bfa8:	b5b0      	push	{r4, r5, r7, lr}
 800bfaa:	b08e      	sub	sp, #56	; 0x38
 800bfac:	af08      	add	r7, sp, #32
	char prefixed_name[BLE_NAME_LEN + 1] = { AD_TYPE_SHORTENED_LOCAL_NAME };
 800bfae:	1d3b      	adds	r3, r7, #4
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	601a      	str	r2, [r3, #0]
 800bfb4:	605a      	str	r2, [r3, #4]
 800bfb6:	609a      	str	r2, [r3, #8]
 800bfb8:	60da      	str	r2, [r3, #12]
 800bfba:	2308      	movs	r3, #8
 800bfbc:	713b      	strb	r3, [r7, #4]
	strncpy(prefixed_name + 1, BLE_config.name, BLE_NAME_LEN);
 800bfbe:	1d3b      	adds	r3, r7, #4
 800bfc0:	3301      	adds	r3, #1
 800bfc2:	220f      	movs	r2, #15
 800bfc4:	4925      	ldr	r1, [pc, #148]	; (800c05c <BLE_SetConnectable+0xb4>)
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f004 fe70 	bl	8010cac <strncpy>

	tBleStatus status;

	status = hci_le_set_scan_resp_data(0, NULL);
 800bfcc:	2100      	movs	r1, #0
 800bfce:	2000      	movs	r0, #0
 800bfd0:	f001 fcf8 	bl	800d9c4 <hci_le_set_scan_resp_data>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	75fb      	strb	r3, [r7, #23]
	CHECK_STATUS_RETURN(status);
 800bfd8:	7dfb      	ldrb	r3, [r7, #23]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d138      	bne.n	800c050 <BLE_SetConnectable+0xa8>

	// Advertising period multiple of 0.625 ms
	status = aci_gap_set_discoverable(ADV_IND, SCAN_P, SCAN_L,
	STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE, strlen(prefixed_name), prefixed_name,
 800bfde:	1d3b      	adds	r3, r7, #4
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f7f4 f8f5 	bl	80001d0 <strlen>
 800bfe6:	4603      	mov	r3, r0
	status = aci_gap_set_discoverable(ADV_IND, SCAN_P, SCAN_L,
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	2220      	movs	r2, #32
 800bfec:	9206      	str	r2, [sp, #24]
 800bfee:	2220      	movs	r2, #32
 800bff0:	9205      	str	r2, [sp, #20]
 800bff2:	2200      	movs	r2, #0
 800bff4:	9204      	str	r2, [sp, #16]
 800bff6:	2200      	movs	r2, #0
 800bff8:	9203      	str	r2, [sp, #12]
 800bffa:	1d3a      	adds	r2, r7, #4
 800bffc:	9202      	str	r2, [sp, #8]
 800bffe:	9301      	str	r3, [sp, #4]
 800c000:	2300      	movs	r3, #0
 800c002:	9300      	str	r3, [sp, #0]
 800c004:	2301      	movs	r3, #1
 800c006:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c00a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c00e:	2000      	movs	r0, #0
 800c010:	f000 f936 	bl	800c280 <aci_gap_set_discoverable>
 800c014:	4603      	mov	r3, r0
 800c016:	75fb      	strb	r3, [r7, #23]
			0, NULL, CONN_P1, CONN_P2);
	CHECK_STATUS_RETURN(status);
 800c018:	7dfb      	ldrb	r3, [r7, #23]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d11a      	bne.n	800c054 <BLE_SetConnectable+0xac>

	HAL_Delay(10);
 800c01e:	200a      	movs	r0, #10
 800c020:	f7f4 fb26 	bl	8000670 <HAL_Delay>

	// Change device name
	status = aci_gatt_update_char_value(service_handle, devname_char_handle, 0,
 800c024:	4b0e      	ldr	r3, [pc, #56]	; (800c060 <BLE_SetConnectable+0xb8>)
 800c026:	881c      	ldrh	r4, [r3, #0]
 800c028:	4b0e      	ldr	r3, [pc, #56]	; (800c064 <BLE_SetConnectable+0xbc>)
 800c02a:	881d      	ldrh	r5, [r3, #0]
			strlen(BLE_config.name), BLE_config.name);
 800c02c:	480b      	ldr	r0, [pc, #44]	; (800c05c <BLE_SetConnectable+0xb4>)
 800c02e:	f7f4 f8cf 	bl	80001d0 <strlen>
 800c032:	4603      	mov	r3, r0
	status = aci_gatt_update_char_value(service_handle, devname_char_handle, 0,
 800c034:	b2da      	uxtb	r2, r3
 800c036:	4b09      	ldr	r3, [pc, #36]	; (800c05c <BLE_SetConnectable+0xb4>)
 800c038:	9300      	str	r3, [sp, #0]
 800c03a:	4613      	mov	r3, r2
 800c03c:	2200      	movs	r2, #0
 800c03e:	4629      	mov	r1, r5
 800c040:	4620      	mov	r0, r4
 800c042:	f000 fd07 	bl	800ca54 <aci_gatt_update_char_value>
 800c046:	4603      	mov	r3, r0
 800c048:	75fb      	strb	r3, [r7, #23]
	CHECK_STATUS_RETURN(status);
 800c04a:	7dfb      	ldrb	r3, [r7, #23]
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	e002      	b.n	800c056 <BLE_SetConnectable+0xae>
	CHECK_STATUS_RETURN(status);
 800c050:	bf00      	nop
 800c052:	e000      	b.n	800c056 <BLE_SetConnectable+0xae>
	CHECK_STATUS_RETURN(status);
 800c054:	bf00      	nop
}
 800c056:	3718      	adds	r7, #24
 800c058:	46bd      	mov	sp, r7
 800c05a:	bdb0      	pop	{r4, r5, r7, pc}
 800c05c:	20000180 	.word	0x20000180
 800c060:	20000192 	.word	0x20000192
 800c064:	20000194 	.word	0x20000194

0800c068 <GAP_ConnectionComplete_CB>:

void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle) {
 800c068:	b580      	push	{r7, lr}
 800c06a:	b082      	sub	sp, #8
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	460b      	mov	r3, r1
 800c072:	807b      	strh	r3, [r7, #2]
	connection_handle = handle;
 800c074:	4a05      	ldr	r2, [pc, #20]	; (800c08c <GAP_ConnectionComplete_CB+0x24>)
 800c076:	887b      	ldrh	r3, [r7, #2]
 800c078:	8013      	strh	r3, [r2, #0]
	BLE_config.connected = 1;
 800c07a:	4b05      	ldr	r3, [pc, #20]	; (800c090 <GAP_ConnectionComplete_CB+0x28>)
 800c07c:	2201      	movs	r2, #1
 800c07e:	701a      	strb	r2, [r3, #0]
	App_Handle_BTConnected();
 800c080:	f7fe f884 	bl	800a18c <App_Handle_BTConnected>
//	MasterTrusted = false;
//	aci_gap_slave_security_request(handle, BONDING, MITM_PROTECTION_REQUIRED);
//	updateLastActivityTime(); TODO
}
 800c084:	bf00      	nop
 800c086:	3708      	adds	r7, #8
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}
 800c08c:	20000174 	.word	0x20000174
 800c090:	20000178 	.word	0x20000178

0800c094 <GAP_DisconnectionComplete_CB>:

void GAP_DisconnectionComplete_CB(void) {
 800c094:	b580      	push	{r7, lr}
 800c096:	af00      	add	r7, sp, #0
//	updateLastActivityTime(); TODO
	BLE_config.connected = 0;
 800c098:	4b04      	ldr	r3, [pc, #16]	; (800c0ac <GAP_DisconnectionComplete_CB+0x18>)
 800c09a:	2200      	movs	r2, #0
 800c09c:	701a      	strb	r2, [r3, #0]
	set_connectable = 1;
 800c09e:	4b04      	ldr	r3, [pc, #16]	; (800c0b0 <GAP_DisconnectionComplete_CB+0x1c>)
 800c0a0:	2201      	movs	r2, #1
 800c0a2:	701a      	strb	r2, [r3, #0]
	App_Handle_BTDisconnected();
 800c0a4:	f7fe f87e 	bl	800a1a4 <App_Handle_BTDisconnected>
}
 800c0a8:	bf00      	nop
 800c0aa:	bd80      	pop	{r7, pc}
 800c0ac:	20000178 	.word	0x20000178
 800c0b0:	20000026 	.word	0x20000026

0800c0b4 <HCI_Event_CB>:

void HCI_Event_CB(void *pckt) {
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b088      	sub	sp, #32
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
	hci_uart_pckt *hci_pckt = pckt;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	61fb      	str	r3, [r7, #28]
	if (hci_pckt->type != HCI_EVENT_PKT) return;
 800c0c0:	69fb      	ldr	r3, [r7, #28]
 800c0c2:	781b      	ldrb	r3, [r3, #0]
 800c0c4:	2b04      	cmp	r3, #4
 800c0c6:	d141      	bne.n	800c14c <HCI_Event_CB+0x98>

	hci_event_pckt *event_pckt = (hci_event_pckt*) hci_pckt->data;
 800c0c8:	69fb      	ldr	r3, [r7, #28]
 800c0ca:	3301      	adds	r3, #1
 800c0cc:	61bb      	str	r3, [r7, #24]
	switch (event_pckt->evt) {
 800c0ce:	69bb      	ldr	r3, [r7, #24]
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	2b3e      	cmp	r3, #62	; 0x3e
 800c0d4:	d006      	beq.n	800c0e4 <HCI_Event_CB+0x30>
 800c0d6:	2bff      	cmp	r3, #255	; 0xff
 800c0d8:	d01b      	beq.n	800c112 <HCI_Event_CB+0x5e>
 800c0da:	2b05      	cmp	r3, #5
 800c0dc:	d137      	bne.n	800c14e <HCI_Event_CB+0x9a>
		case EVT_DISCONN_COMPLETE:
			//  vt_disconn_complete *evt = (void*)event_pckt->data;
			GAP_DisconnectionComplete_CB();
 800c0de:	f7ff ffd9 	bl	800c094 <GAP_DisconnectionComplete_CB>
			break;
 800c0e2:	e034      	b.n	800c14e <HCI_Event_CB+0x9a>
		case EVT_LE_META_EVENT: {
			evt_le_meta_event *evt = (void*) event_pckt->data;
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	3302      	adds	r3, #2
 800c0e8:	617b      	str	r3, [r7, #20]
			switch (evt->subevent) {
 800c0ea:	697b      	ldr	r3, [r7, #20]
 800c0ec:	781b      	ldrb	r3, [r3, #0]
 800c0ee:	2b01      	cmp	r3, #1
 800c0f0:	d000      	beq.n	800c0f4 <HCI_Event_CB+0x40>
					//      }
					//  }
					break;
				}
			}
			break;
 800c0f2:	e02c      	b.n	800c14e <HCI_Event_CB+0x9a>
					evt_le_connection_complete *cc = (void*) evt->data;
 800c0f4:	697b      	ldr	r3, [r7, #20]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	613b      	str	r3, [r7, #16]
					GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 800c0fa:	693b      	ldr	r3, [r7, #16]
 800c0fc:	1d5a      	adds	r2, r3, #5
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c104:	b29b      	uxth	r3, r3
 800c106:	4619      	mov	r1, r3
 800c108:	4610      	mov	r0, r2
 800c10a:	f7ff ffad 	bl	800c068 <GAP_ConnectionComplete_CB>
					break;
 800c10e:	bf00      	nop
			break;
 800c110:	e01d      	b.n	800c14e <HCI_Event_CB+0x9a>
		}
		case EVT_VENDOR: {
			evt_blue_aci *blue_evt = (void*) event_pckt->data;
 800c112:	69bb      	ldr	r3, [r7, #24]
 800c114:	3302      	adds	r3, #2
 800c116:	60fb      	str	r3, [r7, #12]
			switch (blue_evt->ecode) {
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	881b      	ldrh	r3, [r3, #0]
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	f640 4201 	movw	r2, #3073	; 0xc01
 800c122:	4293      	cmp	r3, r2
 800c124:	d00a      	beq.n	800c13c <HCI_Event_CB+0x88>
 800c126:	f640 4214 	movw	r2, #3092	; 0xc14
 800c12a:	4293      	cmp	r3, r2
 800c12c:	d000      	beq.n	800c130 <HCI_Event_CB+0x7c>
					//      break;
					//  case EVT_BLUE_GAP_BOND_LOST:
					//      aci_gap_allow_rebond(connection_handle);
					//		break;
				default:
					break;
 800c12e:	e00b      	b.n	800c148 <HCI_Event_CB+0x94>
					Read_Request_CB((void*) blue_evt->data);
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	3302      	adds	r3, #2
 800c134:	4618      	mov	r0, r3
 800c136:	f002 fae9 	bl	800e70c <Read_Request_CB>
					break;
 800c13a:	e005      	b.n	800c148 <HCI_Event_CB+0x94>
					Attribute_Modified_CB((void*) blue_evt->data);
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	3302      	adds	r3, #2
 800c140:	4618      	mov	r0, r3
 800c142:	f002 fc09 	bl	800e958 <Attribute_Modified_CB>
					break;
 800c146:	bf00      	nop
			}
			break;
 800c148:	bf00      	nop
 800c14a:	e000      	b.n	800c14e <HCI_Event_CB+0x9a>
	if (hci_pckt->type != HCI_EVENT_PKT) return;
 800c14c:	bf00      	nop
		}
	}
}
 800c14e:	3720      	adds	r7, #32
 800c150:	46bd      	mov	sp, r7
 800c152:	bd80      	pop	{r7, pc}

0800c154 <BLE_DoJob>:

void BLE_DoJob(void) {
 800c154:	b580      	push	{r7, lr}
 800c156:	af00      	add	r7, sp, #0
	HCI_Process();
 800c158:	f001 f9a6 	bl	800d4a8 <HCI_Process>

	if (set_connectable) {
 800c15c:	4b05      	ldr	r3, [pc, #20]	; (800c174 <BLE_DoJob+0x20>)
 800c15e:	781b      	ldrb	r3, [r3, #0]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d004      	beq.n	800c16e <BLE_DoJob+0x1a>
		BLE_SetConnectable();
 800c164:	f7ff ff20 	bl	800bfa8 <BLE_SetConnectable>
		set_connectable = 0;
 800c168:	4b02      	ldr	r3, [pc, #8]	; (800c174 <BLE_DoJob+0x20>)
 800c16a:	2200      	movs	r2, #0
 800c16c:	701a      	strb	r2, [r3, #0]
	}
}
 800c16e:	bf00      	nop
 800c170:	bd80      	pop	{r7, pc}
 800c172:	bf00      	nop
 800c174:	20000026 	.word	0x20000026

0800c178 <BLE_SetIRQs>:
	BLE_config.name[i] = '\0';

	return 1;
}

void BLE_SetIRQs(uint8_t arg) {
 800c178:	b580      	push	{r7, lr}
 800c17a:	b082      	sub	sp, #8
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	4603      	mov	r3, r0
 800c180:	71fb      	strb	r3, [r7, #7]
	if (arg && BLE_config.state) {
 800c182:	79fb      	ldrb	r3, [r7, #7]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d00a      	beq.n	800c19e <BLE_SetIRQs+0x26>
 800c188:	4b0a      	ldr	r3, [pc, #40]	; (800c1b4 <BLE_SetIRQs+0x3c>)
 800c18a:	79db      	ldrb	r3, [r3, #7]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d006      	beq.n	800c19e <BLE_SetIRQs+0x26>
		HAL_NVIC_EnableIRQ(BLE_JOB_IRQn);
 800c190:	201c      	movs	r0, #28
 800c192:	f7f4 fbf8 	bl	8000986 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 800c196:	2008      	movs	r0, #8
 800c198:	f7f4 fbf5 	bl	8000986 <HAL_NVIC_EnableIRQ>
 800c19c:	e005      	b.n	800c1aa <BLE_SetIRQs+0x32>
	} else {
		HAL_NVIC_DisableIRQ(BLE_JOB_IRQn);
 800c19e:	201c      	movs	r0, #28
 800c1a0:	f7f4 fbff 	bl	80009a2 <HAL_NVIC_DisableIRQ>
		HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 800c1a4:	2008      	movs	r0, #8
 800c1a6:	f7f4 fbfc 	bl	80009a2 <HAL_NVIC_DisableIRQ>
	}
}
 800c1aa:	bf00      	nop
 800c1ac:	3708      	adds	r7, #8
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}
 800c1b2:	bf00      	nop
 800c1b4:	20000178 	.word	0x20000178

0800c1b8 <BLE_DeInit>:

void BLE_DeInit(void) {
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	af00      	add	r7, sp, #0
	BLE_SetIRQs(0);
 800c1bc:	2000      	movs	r0, #0
 800c1be:	f7ff ffdb 	bl	800c178 <BLE_SetIRQs>
	HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_RESET);
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c1c8:	4803      	ldr	r0, [pc, #12]	; (800c1d8 <BLE_DeInit+0x20>)
 800c1ca:	f7f5 fa1d 	bl	8001608 <HAL_GPIO_WritePin>
	BLE_config.state = 0;
 800c1ce:	4b03      	ldr	r3, [pc, #12]	; (800c1dc <BLE_DeInit+0x24>)
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	71da      	strb	r2, [r3, #7]
}
 800c1d4:	bf00      	nop
 800c1d6:	bd80      	pop	{r7, pc}
 800c1d8:	48000400 	.word	0x48000400
 800c1dc:	20000178 	.word	0x20000178

0800c1e0 <aci_gap_init>:
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

#if BLUENRG_MS
tBleStatus aci_gap_init(uint8_t role, uint8_t privacy_enabled,
		uint8_t device_name_char_len, uint16_t* service_handle,
		uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle) {
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b08c      	sub	sp, #48	; 0x30
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	603b      	str	r3, [r7, #0]
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	71fb      	strb	r3, [r7, #7]
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	71bb      	strb	r3, [r7, #6]
 800c1f0:	4613      	mov	r3, r2
 800c1f2:	717b      	strb	r3, [r7, #5]
	struct hci_request rq;
	gap_init_cp cp;
	gap_init_rp resp;

	cp.role = role;
 800c1f4:	79fb      	ldrb	r3, [r7, #7]
 800c1f6:	753b      	strb	r3, [r7, #20]
	cp.privacy_enabled = privacy_enabled;
 800c1f8:	79bb      	ldrb	r3, [r7, #6]
 800c1fa:	757b      	strb	r3, [r7, #21]
	cp.device_name_char_len = device_name_char_len;
 800c1fc:	797b      	ldrb	r3, [r7, #5]
 800c1fe:	75bb      	strb	r3, [r7, #22]

	Osal_MemSet(&resp, 0, sizeof(resp));
 800c200:	f107 030c 	add.w	r3, r7, #12
 800c204:	2207      	movs	r2, #7
 800c206:	2100      	movs	r1, #0
 800c208:	4618      	mov	r0, r3
 800c20a:	f001 fe91 	bl	800df30 <Osal_MemSet>

	Osal_MemSet(&rq, 0, sizeof(rq));
 800c20e:	f107 0318 	add.w	r3, r7, #24
 800c212:	2218      	movs	r2, #24
 800c214:	2100      	movs	r1, #0
 800c216:	4618      	mov	r0, r3
 800c218:	f001 fe8a 	bl	800df30 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 800c21c:	233f      	movs	r3, #63	; 0x3f
 800c21e:	833b      	strh	r3, [r7, #24]
	rq.ocf = OCF_GAP_INIT;
 800c220:	238a      	movs	r3, #138	; 0x8a
 800c222:	837b      	strh	r3, [r7, #26]
	rq.cparam = &cp;
 800c224:	f107 0314 	add.w	r3, r7, #20
 800c228:	623b      	str	r3, [r7, #32]
	rq.clen = sizeof(cp);
 800c22a:	2303      	movs	r3, #3
 800c22c:	627b      	str	r3, [r7, #36]	; 0x24
	rq.rparam = &resp;
 800c22e:	f107 030c 	add.w	r3, r7, #12
 800c232:	62bb      	str	r3, [r7, #40]	; 0x28
	rq.rlen = GAP_INIT_RP_SIZE;
 800c234:	2307      	movs	r3, #7
 800c236:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (hci_send_req(&rq, FALSE) < 0)
 800c238:	f107 0318 	add.w	r3, r7, #24
 800c23c:	2100      	movs	r1, #0
 800c23e:	4618      	mov	r0, r3
 800c240:	f001 fa42 	bl	800d6c8 <hci_send_req>
 800c244:	4603      	mov	r3, r0
 800c246:	2b00      	cmp	r3, #0
 800c248:	da01      	bge.n	800c24e <aci_gap_init+0x6e>
		return BLE_STATUS_TIMEOUT;
 800c24a:	23ff      	movs	r3, #255	; 0xff
 800c24c:	e014      	b.n	800c278 <aci_gap_init+0x98>

	if (resp.status) {
 800c24e:	7b3b      	ldrb	r3, [r7, #12]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d001      	beq.n	800c258 <aci_gap_init+0x78>
		return resp.status;
 800c254:	7b3b      	ldrb	r3, [r7, #12]
 800c256:	e00f      	b.n	800c278 <aci_gap_init+0x98>
	}

	*service_handle = btohs(resp.service_handle);
 800c258:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800c25c:	b29a      	uxth	r2, r3
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	801a      	strh	r2, [r3, #0]
	*dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800c262:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800c266:	b29a      	uxth	r2, r3
 800c268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c26a:	801a      	strh	r2, [r3, #0]
	*appearance_char_handle = btohs(resp.appearance_char_handle);
 800c26c:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800c270:	b29a      	uxth	r2, r3
 800c272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c274:	801a      	strh	r2, [r3, #0]

	return 0;
 800c276:	2300      	movs	r3, #0
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3730      	adds	r7, #48	; 0x30
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin,
		uint16_t AdvIntervMax, uint8_t OwnAddrType, uint8_t AdvFilterPolicy,
		uint8_t LocalNameLen, const char *LocalName, uint8_t ServiceUUIDLen,
		uint8_t* ServiceUUIDList, uint16_t SlaveConnIntervMin,
		uint16_t SlaveConnIntervMax) {
 800c280:	b590      	push	{r4, r7, lr}
 800c282:	b095      	sub	sp, #84	; 0x54
 800c284:	af00      	add	r7, sp, #0
 800c286:	4604      	mov	r4, r0
 800c288:	4608      	mov	r0, r1
 800c28a:	4611      	mov	r1, r2
 800c28c:	461a      	mov	r2, r3
 800c28e:	4623      	mov	r3, r4
 800c290:	71fb      	strb	r3, [r7, #7]
 800c292:	4603      	mov	r3, r0
 800c294:	80bb      	strh	r3, [r7, #4]
 800c296:	460b      	mov	r3, r1
 800c298:	807b      	strh	r3, [r7, #2]
 800c29a:	4613      	mov	r3, r2
 800c29c:	71bb      	strb	r3, [r7, #6]
	struct hci_request rq;
	uint8_t status;
	uint8_t buffer[40];
	uint8_t indx = 0;
 800c29e:	2300      	movs	r3, #0
 800c2a0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if ((LocalNameLen + ServiceUUIDLen + 14) > sizeof(buffer))
 800c2a4:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800c2a8:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800c2ac:	4413      	add	r3, r2
 800c2ae:	330e      	adds	r3, #14
 800c2b0:	2b28      	cmp	r3, #40	; 0x28
 800c2b2:	d901      	bls.n	800c2b8 <aci_gap_set_discoverable+0x38>
		return BLE_STATUS_INVALID_PARAMS;
 800c2b4:	2342      	movs	r3, #66	; 0x42
 800c2b6:	e0da      	b.n	800c46e <aci_gap_set_discoverable+0x1ee>

	buffer[indx] = AdvType;
 800c2b8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c2bc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800c2c0:	4413      	add	r3, r2
 800c2c2:	79fa      	ldrb	r2, [r7, #7]
 800c2c4:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800c2c8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c2cc:	3301      	adds	r3, #1
 800c2ce:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	AdvIntervMin = htobs(AdvIntervMin);
 800c2d2:	88bb      	ldrh	r3, [r7, #4]
 800c2d4:	80bb      	strh	r3, [r7, #4]
	Osal_MemCpy(buffer + indx, &AdvIntervMin, 2);
 800c2d6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c2da:	f107 0208 	add.w	r2, r7, #8
 800c2de:	4413      	add	r3, r2
 800c2e0:	1d39      	adds	r1, r7, #4
 800c2e2:	2202      	movs	r2, #2
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f001 fe13 	bl	800df10 <Osal_MemCpy>
	indx += 2;
 800c2ea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c2ee:	3302      	adds	r3, #2
 800c2f0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	AdvIntervMax = htobs(AdvIntervMax);
 800c2f4:	887b      	ldrh	r3, [r7, #2]
 800c2f6:	807b      	strh	r3, [r7, #2]
	Osal_MemCpy(buffer + indx, &AdvIntervMax, 2);
 800c2f8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c2fc:	f107 0208 	add.w	r2, r7, #8
 800c300:	4413      	add	r3, r2
 800c302:	1cb9      	adds	r1, r7, #2
 800c304:	2202      	movs	r2, #2
 800c306:	4618      	mov	r0, r3
 800c308:	f001 fe02 	bl	800df10 <Osal_MemCpy>
	indx += 2;
 800c30c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c310:	3302      	adds	r3, #2
 800c312:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = OwnAddrType;
 800c316:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c31a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800c31e:	4413      	add	r3, r2
 800c320:	79ba      	ldrb	r2, [r7, #6]
 800c322:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800c326:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c32a:	3301      	adds	r3, #1
 800c32c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = AdvFilterPolicy;
 800c330:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c334:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800c338:	4413      	add	r3, r2
 800c33a:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800c33e:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800c342:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c346:	3301      	adds	r3, #1
 800c348:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = LocalNameLen;
 800c34c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c350:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800c354:	4413      	add	r3, r2
 800c356:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800c35a:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800c35e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c362:	3301      	adds	r3, #1
 800c364:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemCpy(buffer + indx, LocalName, LocalNameLen);
 800c368:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c36c:	f107 0208 	add.w	r2, r7, #8
 800c370:	4413      	add	r3, r2
 800c372:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800c376:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c378:	4618      	mov	r0, r3
 800c37a:	f001 fdc9 	bl	800df10 <Osal_MemCpy>
	indx += LocalNameLen;
 800c37e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800c382:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800c386:	4413      	add	r3, r2
 800c388:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = ServiceUUIDLen;
 800c38c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c390:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800c394:	4413      	add	r3, r2
 800c396:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800c39a:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800c39e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemCpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 800c3a8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c3ac:	f107 0208 	add.w	r2, r7, #8
 800c3b0:	4413      	add	r3, r2
 800c3b2:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800c3b6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f001 fda9 	bl	800df10 <Osal_MemCpy>
	indx += ServiceUUIDLen;
 800c3be:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800c3c2:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800c3c6:	4413      	add	r3, r2
 800c3c8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800c3cc:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800c3d0:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	Osal_MemCpy(buffer + indx, &SlaveConnIntervMin, 2);
 800c3d4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c3d8:	f107 0208 	add.w	r2, r7, #8
 800c3dc:	4413      	add	r3, r2
 800c3de:	f107 0174 	add.w	r1, r7, #116	; 0x74
 800c3e2:	2202      	movs	r2, #2
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f001 fd93 	bl	800df10 <Osal_MemCpy>
	indx += 2;
 800c3ea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c3ee:	3302      	adds	r3, #2
 800c3f0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800c3f4:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800c3f8:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	Osal_MemCpy(buffer + indx, &SlaveConnIntervMax, 2);
 800c3fc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c400:	f107 0208 	add.w	r2, r7, #8
 800c404:	4413      	add	r3, r2
 800c406:	f107 0178 	add.w	r1, r7, #120	; 0x78
 800c40a:	2202      	movs	r2, #2
 800c40c:	4618      	mov	r0, r3
 800c40e:	f001 fd7f 	bl	800df10 <Osal_MemCpy>
	indx += 2;
 800c412:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c416:	3302      	adds	r3, #2
 800c418:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemSet(&rq, 0, sizeof(rq));
 800c41c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800c420:	2218      	movs	r2, #24
 800c422:	2100      	movs	r1, #0
 800c424:	4618      	mov	r0, r3
 800c426:	f001 fd83 	bl	800df30 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 800c42a:	233f      	movs	r3, #63	; 0x3f
 800c42c:	86bb      	strh	r3, [r7, #52]	; 0x34
	rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800c42e:	2383      	movs	r3, #131	; 0x83
 800c430:	86fb      	strh	r3, [r7, #54]	; 0x36
	rq.cparam = (void *) buffer;
 800c432:	f107 0308 	add.w	r3, r7, #8
 800c436:	63fb      	str	r3, [r7, #60]	; 0x3c
	rq.clen = indx;
 800c438:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c43c:	643b      	str	r3, [r7, #64]	; 0x40
	rq.rparam = &status;
 800c43e:	f107 0333 	add.w	r3, r7, #51	; 0x33
 800c442:	647b      	str	r3, [r7, #68]	; 0x44
	rq.rlen = 1;
 800c444:	2301      	movs	r3, #1
 800c446:	64bb      	str	r3, [r7, #72]	; 0x48

	if (hci_send_req(&rq, FALSE) < 0)
 800c448:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800c44c:	2100      	movs	r1, #0
 800c44e:	4618      	mov	r0, r3
 800c450:	f001 f93a 	bl	800d6c8 <hci_send_req>
 800c454:	4603      	mov	r3, r0
 800c456:	2b00      	cmp	r3, #0
 800c458:	da01      	bge.n	800c45e <aci_gap_set_discoverable+0x1de>
		return BLE_STATUS_TIMEOUT;
 800c45a:	23ff      	movs	r3, #255	; 0xff
 800c45c:	e007      	b.n	800c46e <aci_gap_set_discoverable+0x1ee>

	if (status) {
 800c45e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c462:	2b00      	cmp	r3, #0
 800c464:	d002      	beq.n	800c46c <aci_gap_set_discoverable+0x1ec>
		return status;
 800c466:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c46a:	e000      	b.n	800c46e <aci_gap_set_discoverable+0x1ee>
	}

	return 0;
 800c46c:	2300      	movs	r3, #0
}
 800c46e:	4618      	mov	r0, r3
 800c470:	3754      	adds	r7, #84	; 0x54
 800c472:	46bd      	mov	sp, r7
 800c474:	bd90      	pop	{r4, r7, pc}

0800c476 <aci_gap_set_auth_requirement>:
}

tBleStatus aci_gap_set_auth_requirement(uint8_t mitm_mode, uint8_t oob_enable,
		uint8_t oob_data[16], uint8_t min_encryption_key_size,
		uint8_t max_encryption_key_size, uint8_t use_fixed_pin,
		uint32_t fixed_pin, uint8_t bonding_mode) {
 800c476:	b580      	push	{r7, lr}
 800c478:	b090      	sub	sp, #64	; 0x40
 800c47a:	af00      	add	r7, sp, #0
 800c47c:	603a      	str	r2, [r7, #0]
 800c47e:	461a      	mov	r2, r3
 800c480:	4603      	mov	r3, r0
 800c482:	71fb      	strb	r3, [r7, #7]
 800c484:	460b      	mov	r3, r1
 800c486:	71bb      	strb	r3, [r7, #6]
 800c488:	4613      	mov	r3, r2
 800c48a:	717b      	strb	r3, [r7, #5]
	struct hci_request rq;
	gap_set_auth_requirement_cp cp;
	uint8_t status;

	cp.mitm_mode = mitm_mode;
 800c48c:	79fb      	ldrb	r3, [r7, #7]
 800c48e:	733b      	strb	r3, [r7, #12]
	cp.oob_enable = oob_enable;
 800c490:	79bb      	ldrb	r3, [r7, #6]
 800c492:	737b      	strb	r3, [r7, #13]
	Osal_MemCpy(cp.oob_data, oob_data, 16);
 800c494:	f107 030c 	add.w	r3, r7, #12
 800c498:	3302      	adds	r3, #2
 800c49a:	2210      	movs	r2, #16
 800c49c:	6839      	ldr	r1, [r7, #0]
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f001 fd36 	bl	800df10 <Osal_MemCpy>
	cp.min_encryption_key_size = min_encryption_key_size;
 800c4a4:	797b      	ldrb	r3, [r7, #5]
 800c4a6:	77bb      	strb	r3, [r7, #30]
	cp.max_encryption_key_size = max_encryption_key_size;
 800c4a8:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800c4ac:	77fb      	strb	r3, [r7, #31]
	cp.use_fixed_pin = use_fixed_pin;
 800c4ae:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800c4b2:	f887 3020 	strb.w	r3, [r7, #32]
	cp.fixed_pin = htobl(fixed_pin);
 800c4b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c4b8:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
	cp.bonding_mode = bonding_mode;
 800c4bc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800c4c0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	Osal_MemSet(&rq, 0, sizeof(rq));
 800c4c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c4c8:	2218      	movs	r2, #24
 800c4ca:	2100      	movs	r1, #0
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f001 fd2f 	bl	800df30 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 800c4d2:	233f      	movs	r3, #63	; 0x3f
 800c4d4:	853b      	strh	r3, [r7, #40]	; 0x28
	rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800c4d6:	2386      	movs	r3, #134	; 0x86
 800c4d8:	857b      	strh	r3, [r7, #42]	; 0x2a
	rq.cparam = &cp;
 800c4da:	f107 030c 	add.w	r3, r7, #12
 800c4de:	633b      	str	r3, [r7, #48]	; 0x30
	rq.clen = sizeof(cp);
 800c4e0:	231a      	movs	r3, #26
 800c4e2:	637b      	str	r3, [r7, #52]	; 0x34
	rq.rparam = &status;
 800c4e4:	f107 030b 	add.w	r3, r7, #11
 800c4e8:	63bb      	str	r3, [r7, #56]	; 0x38
	rq.rlen = 1;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	63fb      	str	r3, [r7, #60]	; 0x3c

	if (hci_send_req(&rq, FALSE) < 0)
 800c4ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c4f2:	2100      	movs	r1, #0
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	f001 f8e7 	bl	800d6c8 <hci_send_req>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	da01      	bge.n	800c504 <aci_gap_set_auth_requirement+0x8e>
		return BLE_STATUS_TIMEOUT;
 800c500:	23ff      	movs	r3, #255	; 0xff
 800c502:	e005      	b.n	800c510 <aci_gap_set_auth_requirement+0x9a>

	if (status) {
 800c504:	7afb      	ldrb	r3, [r7, #11]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d001      	beq.n	800c50e <aci_gap_set_auth_requirement+0x98>
		return status;
 800c50a:	7afb      	ldrb	r3, [r7, #11]
 800c50c:	e000      	b.n	800c510 <aci_gap_set_auth_requirement+0x9a>
	}

	return 0;
 800c50e:	2300      	movs	r3, #0
}
 800c510:	4618      	mov	r0, r3
 800c512:	3740      	adds	r7, #64	; 0x40
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b088      	sub	sp, #32
 800c51c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800c51e:	f107 0308 	add.w	r3, r7, #8
 800c522:	2218      	movs	r2, #24
 800c524:	2100      	movs	r1, #0
 800c526:	4618      	mov	r0, r3
 800c528:	f001 fd02 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800c52c:	233f      	movs	r3, #63	; 0x3f
 800c52e:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800c530:	f240 1301 	movw	r3, #257	; 0x101
 800c534:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c536:	1dfb      	adds	r3, r7, #7
 800c538:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c53a:	2301      	movs	r3, #1
 800c53c:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800c53e:	f107 0308 	add.w	r3, r7, #8
 800c542:	2100      	movs	r1, #0
 800c544:	4618      	mov	r0, r3
 800c546:	f001 f8bf 	bl	800d6c8 <hci_send_req>
 800c54a:	4603      	mov	r3, r0
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	da01      	bge.n	800c554 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800c550:	23ff      	movs	r3, #255	; 0xff
 800c552:	e000      	b.n	800c556 <aci_gatt_init+0x3e>
  
  return status;
 800c554:	79fb      	ldrb	r3, [r7, #7]
}
 800c556:	4618      	mov	r0, r3
 800c558:	3720      	adds	r7, #32
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}

0800c55e <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800c55e:	b580      	push	{r7, lr}
 800c560:	b090      	sub	sp, #64	; 0x40
 800c562:	af00      	add	r7, sp, #0
 800c564:	6039      	str	r1, [r7, #0]
 800c566:	4611      	mov	r1, r2
 800c568:	461a      	mov	r2, r3
 800c56a:	4603      	mov	r3, r0
 800c56c:	71fb      	strb	r3, [r7, #7]
 800c56e:	460b      	mov	r3, r1
 800c570:	71bb      	strb	r3, [r7, #6]
 800c572:	4613      	mov	r3, r2
 800c574:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800c576:	2300      	movs	r3, #0
 800c578:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = service_uuid_type;
 800c57c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c580:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800c584:	4413      	add	r3, r2
 800c586:	79fa      	ldrb	r2, [r7, #7]
 800c588:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800c58c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c590:	3301      	adds	r3, #1
 800c592:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  if(service_uuid_type == UUID_TYPE_16){
 800c596:	79fb      	ldrb	r3, [r7, #7]
 800c598:	2b01      	cmp	r3, #1
 800c59a:	d103      	bne.n	800c5a4 <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 800c59c:	2302      	movs	r3, #2
 800c59e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800c5a2:	e002      	b.n	800c5aa <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 800c5a4:	2310      	movs	r3, #16
 800c5a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  Osal_MemCpy(buffer + indx, service_uuid, uuid_len);
 800c5aa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c5ae:	f107 020c 	add.w	r2, r7, #12
 800c5b2:	4413      	add	r3, r2
 800c5b4:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800c5b8:	6839      	ldr	r1, [r7, #0]
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	f001 fca8 	bl	800df10 <Osal_MemCpy>
  indx +=  uuid_len;
 800c5c0:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 800c5c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c5c8:	4413      	add	r3, r2
 800c5ca:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = service_type;
 800c5ce:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c5d2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800c5d6:	4413      	add	r3, r2
 800c5d8:	79ba      	ldrb	r2, [r7, #6]
 800c5da:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800c5de:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c5e2:	3301      	adds	r3, #1
 800c5e4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = max_attr_records;
 800c5e8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c5ec:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800c5f0:	4413      	add	r3, r2
 800c5f2:	797a      	ldrb	r2, [r7, #5]
 800c5f4:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800c5f8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c5fc:	3301      	adds	r3, #1
 800c5fe:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800c602:	f107 0320 	add.w	r3, r7, #32
 800c606:	2203      	movs	r2, #3
 800c608:	2100      	movs	r1, #0
 800c60a:	4618      	mov	r0, r3
 800c60c:	f001 fc90 	bl	800df30 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800c610:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c614:	2218      	movs	r2, #24
 800c616:	2100      	movs	r1, #0
 800c618:	4618      	mov	r0, r3
 800c61a:	f001 fc89 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800c61e:	233f      	movs	r3, #63	; 0x3f
 800c620:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800c622:	f44f 7381 	mov.w	r3, #258	; 0x102
 800c626:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 800c628:	f107 030c 	add.w	r3, r7, #12
 800c62c:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 800c62e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c632:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 800c634:	f107 0320 	add.w	r3, r7, #32
 800c638:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800c63a:	2303      	movs	r3, #3
 800c63c:	63bb      	str	r3, [r7, #56]	; 0x38
  
  if (hci_send_req(&rq, FALSE) < 0)
 800c63e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c642:	2100      	movs	r1, #0
 800c644:	4618      	mov	r0, r3
 800c646:	f001 f83f 	bl	800d6c8 <hci_send_req>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	da01      	bge.n	800c654 <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 800c650:	23ff      	movs	r3, #255	; 0xff
 800c652:	e00c      	b.n	800c66e <aci_gatt_add_serv+0x110>
  
  if (resp.status) {
 800c654:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d002      	beq.n	800c662 <aci_gatt_add_serv+0x104>
    return resp.status;
 800c65c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c660:	e005      	b.n	800c66e <aci_gatt_add_serv+0x110>
  }
  
  *serviceHandle = btohs(resp.handle);
 800c662:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 800c666:	b29a      	uxth	r2, r3
 800c668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c66a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3740      	adds	r7, #64	; 0x40
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}

0800c676 <aci_gatt_add_char>:
                             uint8_t secPermissions,
                             uint8_t gattEvtMask,
                             uint8_t encryKeySize,
                             uint8_t isVariable,
                             uint16_t* charHandle)                     
{
 800c676:	b580      	push	{r7, lr}
 800c678:	b092      	sub	sp, #72	; 0x48
 800c67a:	af00      	add	r7, sp, #0
 800c67c:	603a      	str	r2, [r7, #0]
 800c67e:	461a      	mov	r2, r3
 800c680:	4603      	mov	r3, r0
 800c682:	80fb      	strh	r3, [r7, #6]
 800c684:	460b      	mov	r3, r1
 800c686:	717b      	strb	r3, [r7, #5]
 800c688:	4613      	mov	r3, r2
 800c68a:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800c68c:	2300      	movs	r3, #0
 800c68e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  serviceHandle = htobs(serviceHandle);
 800c692:	88fb      	ldrh	r3, [r7, #6]
 800c694:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 800c696:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c69a:	f107 020c 	add.w	r2, r7, #12
 800c69e:	4413      	add	r3, r2
 800c6a0:	1db9      	adds	r1, r7, #6
 800c6a2:	2202      	movs	r2, #2
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	f001 fc33 	bl	800df10 <Osal_MemCpy>
  indx += 2;
 800c6aa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c6ae:	3302      	adds	r3, #2
 800c6b0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charUuidType;
 800c6b4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c6b8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c6bc:	4413      	add	r3, r2
 800c6be:	797a      	ldrb	r2, [r7, #5]
 800c6c0:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800c6c4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c6c8:	3301      	adds	r3, #1
 800c6ca:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  if(charUuidType == UUID_TYPE_16){
 800c6ce:	797b      	ldrb	r3, [r7, #5]
 800c6d0:	2b01      	cmp	r3, #1
 800c6d2:	d103      	bne.n	800c6dc <aci_gatt_add_char+0x66>
    uuid_len = 2;
 800c6d4:	2302      	movs	r3, #2
 800c6d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800c6da:	e002      	b.n	800c6e2 <aci_gatt_add_char+0x6c>
  }
  else {
    uuid_len = 16;
 800c6dc:	2310      	movs	r3, #16
 800c6de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  Osal_MemCpy(buffer + indx, charUuid, uuid_len);
 800c6e2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c6e6:	f107 020c 	add.w	r2, r7, #12
 800c6ea:	4413      	add	r3, r2
 800c6ec:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c6f0:	6839      	ldr	r1, [r7, #0]
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f001 fc0c 	bl	800df10 <Osal_MemCpy>
  indx +=  uuid_len;
 800c6f8:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800c6fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c700:	4413      	add	r3, r2
 800c702:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charValueLen;
 800c706:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c70a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c70e:	4413      	add	r3, r2
 800c710:	793a      	ldrb	r2, [r7, #4]
 800c712:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800c716:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c71a:	3301      	adds	r3, #1
 800c71c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charProperties;
 800c720:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c724:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c728:	4413      	add	r3, r2
 800c72a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c72e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800c732:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c736:	3301      	adds	r3, #1
 800c738:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = secPermissions;
 800c73c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c740:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c744:	4413      	add	r3, r2
 800c746:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800c74a:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800c74e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c752:	3301      	adds	r3, #1
 800c754:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = gattEvtMask;
 800c758:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c75c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c760:	4413      	add	r3, r2
 800c762:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c766:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800c76a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c76e:	3301      	adds	r3, #1
 800c770:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = encryKeySize;
 800c774:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c778:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c77c:	4413      	add	r3, r2
 800c77e:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800c782:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800c786:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c78a:	3301      	adds	r3, #1
 800c78c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = isVariable;
 800c790:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c794:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c798:	4413      	add	r3, r2
 800c79a:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800c79e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800c7a2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800c7ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c7b0:	2203      	movs	r2, #3
 800c7b2:	2100      	movs	r1, #0
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f001 fbbb 	bl	800df30 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800c7ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c7be:	2218      	movs	r2, #24
 800c7c0:	2100      	movs	r1, #0
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f001 fbb4 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800c7c8:	233f      	movs	r3, #63	; 0x3f
 800c7ca:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800c7cc:	f44f 7382 	mov.w	r3, #260	; 0x104
 800c7d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 800c7d2:	f107 030c 	add.w	r3, r7, #12
 800c7d6:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 800c7d8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c7dc:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 800c7de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c7e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800c7e4:	2303      	movs	r3, #3
 800c7e6:	643b      	str	r3, [r7, #64]	; 0x40
  
  if (hci_send_req(&rq, FALSE) < 0)
 800c7e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c7ec:	2100      	movs	r1, #0
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f000 ff6a 	bl	800d6c8 <hci_send_req>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	da01      	bge.n	800c7fe <aci_gatt_add_char+0x188>
    return BLE_STATUS_TIMEOUT;
 800c7fa:	23ff      	movs	r3, #255	; 0xff
 800c7fc:	e00c      	b.n	800c818 <aci_gatt_add_char+0x1a2>
  
  if (resp.status) {
 800c7fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c802:	2b00      	cmp	r3, #0
 800c804:	d002      	beq.n	800c80c <aci_gatt_add_char+0x196>
    return resp.status;
 800c806:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c80a:	e005      	b.n	800c818 <aci_gatt_add_char+0x1a2>
  }
  
  *charHandle = btohs(resp.handle);
 800c80c:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 800c810:	b29a      	uxth	r2, r3
 800c812:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c814:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800c816:	2300      	movs	r3, #0
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3748      	adds	r7, #72	; 0x48
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}

0800c820 <aci_gatt_add_char_desc>:
                                  uint8_t accPermissions,
                                  uint8_t gattEvtMask,
                                  uint8_t encryKeySize,
                                  uint8_t isVariable,
                                  uint16_t* descHandle)                     
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b0ac      	sub	sp, #176	; 0xb0
 800c824:	af00      	add	r7, sp, #0
 800c826:	607b      	str	r3, [r7, #4]
 800c828:	4603      	mov	r3, r0
 800c82a:	81fb      	strh	r3, [r7, #14]
 800c82c:	460b      	mov	r3, r1
 800c82e:	81bb      	strh	r3, [r7, #12]
 800c830:	4613      	mov	r3, r2
 800c832:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  gatt_add_char_desc_rp resp;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800c834:	2300      	movs	r3, #0
 800c836:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  serviceHandle = htobs(serviceHandle);
 800c83a:	89fb      	ldrh	r3, [r7, #14]
 800c83c:	81fb      	strh	r3, [r7, #14]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 800c83e:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c842:	f107 0210 	add.w	r2, r7, #16
 800c846:	4413      	add	r3, r2
 800c848:	f107 010e 	add.w	r1, r7, #14
 800c84c:	2202      	movs	r2, #2
 800c84e:	4618      	mov	r0, r3
 800c850:	f001 fb5e 	bl	800df10 <Osal_MemCpy>
  indx += 2;
 800c854:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c858:	3302      	adds	r3, #2
 800c85a:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  charHandle = htobs(charHandle);
 800c85e:	89bb      	ldrh	r3, [r7, #12]
 800c860:	81bb      	strh	r3, [r7, #12]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 800c862:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c866:	f107 0210 	add.w	r2, r7, #16
 800c86a:	4413      	add	r3, r2
 800c86c:	f107 010c 	add.w	r1, r7, #12
 800c870:	2202      	movs	r2, #2
 800c872:	4618      	mov	r0, r3
 800c874:	f001 fb4c 	bl	800df10 <Osal_MemCpy>
  indx += 2;
 800c878:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c87c:	3302      	adds	r3, #2
 800c87e:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descUuidType;
 800c882:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c886:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800c88a:	4413      	add	r3, r2
 800c88c:	7afa      	ldrb	r2, [r7, #11]
 800c88e:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800c892:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c896:	3301      	adds	r3, #1
 800c898:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  if(descUuidType == UUID_TYPE_16){
 800c89c:	7afb      	ldrb	r3, [r7, #11]
 800c89e:	2b01      	cmp	r3, #1
 800c8a0:	d103      	bne.n	800c8aa <aci_gatt_add_char_desc+0x8a>
    uuid_len = 2;
 800c8a2:	2302      	movs	r3, #2
 800c8a4:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 800c8a8:	e002      	b.n	800c8b0 <aci_gatt_add_char_desc+0x90>
  }
  else {
    uuid_len = 16;
 800c8aa:	2310      	movs	r3, #16
 800c8ac:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
  }        
  Osal_MemCpy(buffer + indx, uuid, uuid_len);
 800c8b0:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c8b4:	f107 0210 	add.w	r2, r7, #16
 800c8b8:	4413      	add	r3, r2
 800c8ba:	f897 20af 	ldrb.w	r2, [r7, #175]	; 0xaf
 800c8be:	6879      	ldr	r1, [r7, #4]
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	f001 fb25 	bl	800df10 <Osal_MemCpy>
  indx +=  uuid_len;
 800c8c6:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800c8ca:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800c8ce:	4413      	add	r3, r2
 800c8d0:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descValueMaxLen;
 800c8d4:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c8d8:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800c8dc:	4413      	add	r3, r2
 800c8de:	f897 20b8 	ldrb.w	r2, [r7, #184]	; 0xb8
 800c8e2:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800c8e6:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c8ea:	3301      	adds	r3, #1
 800c8ec:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descValueLen;
 800c8f0:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c8f4:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800c8f8:	4413      	add	r3, r2
 800c8fa:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 800c8fe:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800c902:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c906:	3301      	adds	r3, #1
 800c908:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  if ((descValueLen+indx+5) > HCI_MAX_PAYLOAD_SIZE)
 800c90c:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 800c910:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c914:	4413      	add	r3, r2
 800c916:	3305      	adds	r3, #5
 800c918:	2b80      	cmp	r3, #128	; 0x80
 800c91a:	dd01      	ble.n	800c920 <aci_gatt_add_char_desc+0x100>
    return BLE_STATUS_INVALID_PARAMS;
 800c91c:	2342      	movs	r3, #66	; 0x42
 800c91e:	e095      	b.n	800ca4c <aci_gatt_add_char_desc+0x22c>
  
  Osal_MemCpy(buffer + indx, descValue, descValueLen);
 800c920:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c924:	f107 0210 	add.w	r2, r7, #16
 800c928:	4413      	add	r3, r2
 800c92a:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 800c92e:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800c932:	4618      	mov	r0, r3
 800c934:	f001 faec 	bl	800df10 <Osal_MemCpy>
  indx += descValueLen;
 800c938:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800c93c:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 800c940:	4413      	add	r3, r2
 800c942:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = secPermissions;
 800c946:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c94a:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800c94e:	4413      	add	r3, r2
 800c950:	f897 20c4 	ldrb.w	r2, [r7, #196]	; 0xc4
 800c954:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800c958:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c95c:	3301      	adds	r3, #1
 800c95e:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = accPermissions;
 800c962:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c966:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800c96a:	4413      	add	r3, r2
 800c96c:	f897 20c8 	ldrb.w	r2, [r7, #200]	; 0xc8
 800c970:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800c974:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c978:	3301      	adds	r3, #1
 800c97a:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = gattEvtMask;
 800c97e:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c982:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800c986:	4413      	add	r3, r2
 800c988:	f897 20cc 	ldrb.w	r2, [r7, #204]	; 0xcc
 800c98c:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800c990:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c994:	3301      	adds	r3, #1
 800c996:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = encryKeySize;
 800c99a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c99e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800c9a2:	4413      	add	r3, r2
 800c9a4:	f897 20d0 	ldrb.w	r2, [r7, #208]	; 0xd0
 800c9a8:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800c9ac:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c9b0:	3301      	adds	r3, #1
 800c9b2:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = isVariable;
 800c9b6:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c9ba:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800c9be:	4413      	add	r3, r2
 800c9c0:	f897 20d4 	ldrb.w	r2, [r7, #212]	; 0xd4
 800c9c4:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800c9c8:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800c9cc:	3301      	adds	r3, #1
 800c9ce:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800c9d2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800c9d6:	2203      	movs	r2, #3
 800c9d8:	2100      	movs	r1, #0
 800c9da:	4618      	mov	r0, r3
 800c9dc:	f001 faa8 	bl	800df30 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800c9e0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800c9e4:	2218      	movs	r2, #24
 800c9e6:	2100      	movs	r1, #0
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	f001 faa1 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800c9ee:	233f      	movs	r3, #63	; 0x3f
 800c9f0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
  rq.ocf = OCF_GATT_ADD_CHAR_DESC;
 800c9f4:	f240 1305 	movw	r3, #261	; 0x105
 800c9f8:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
  rq.cparam = (void *)buffer;
 800c9fc:	f107 0310 	add.w	r3, r7, #16
 800ca00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.clen = indx;
 800ca04:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800ca08:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.rparam = &resp;
 800ca0c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800ca10:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rlen = GATT_ADD_CHAR_DESC_RP_SIZE;
 800ca14:	2303      	movs	r3, #3
 800ca16:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  
  if (hci_send_req(&rq, FALSE) < 0)
 800ca1a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800ca1e:	2100      	movs	r1, #0
 800ca20:	4618      	mov	r0, r3
 800ca22:	f000 fe51 	bl	800d6c8 <hci_send_req>
 800ca26:	4603      	mov	r3, r0
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	da01      	bge.n	800ca30 <aci_gatt_add_char_desc+0x210>
    return BLE_STATUS_TIMEOUT;
 800ca2c:	23ff      	movs	r3, #255	; 0xff
 800ca2e:	e00d      	b.n	800ca4c <aci_gatt_add_char_desc+0x22c>
  
  if (resp.status) {
 800ca30:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d002      	beq.n	800ca3e <aci_gatt_add_char_desc+0x21e>
    return resp.status;
 800ca38:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 800ca3c:	e006      	b.n	800ca4c <aci_gatt_add_char_desc+0x22c>
  }
  
  *descHandle = btohs(resp.handle);
 800ca3e:	f8b7 3091 	ldrh.w	r3, [r7, #145]	; 0x91
 800ca42:	b29a      	uxth	r2, r3
 800ca44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ca48:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800ca4a:	2300      	movs	r3, #0
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	37b0      	adds	r7, #176	; 0xb0
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}

0800ca54 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
                                      uint16_t charHandle,
                                      uint8_t charValOffset,
                                      uint8_t charValueLen,   
                                      const void *charValue)
{
 800ca54:	b590      	push	{r4, r7, lr}
 800ca56:	b0ab      	sub	sp, #172	; 0xac
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	4604      	mov	r4, r0
 800ca5c:	4608      	mov	r0, r1
 800ca5e:	4611      	mov	r1, r2
 800ca60:	461a      	mov	r2, r3
 800ca62:	4623      	mov	r3, r4
 800ca64:	80fb      	strh	r3, [r7, #6]
 800ca66:	4603      	mov	r3, r0
 800ca68:	80bb      	strh	r3, [r7, #4]
 800ca6a:	460b      	mov	r3, r1
 800ca6c:	70fb      	strb	r3, [r7, #3]
 800ca6e:	4613      	mov	r3, r2
 800ca70:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800ca72:	2300      	movs	r3, #0
 800ca74:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800ca78:	78bb      	ldrb	r3, [r7, #2]
 800ca7a:	3306      	adds	r3, #6
 800ca7c:	2b80      	cmp	r3, #128	; 0x80
 800ca7e:	dd01      	ble.n	800ca84 <aci_gatt_update_char_value+0x30>
    return BLE_STATUS_INVALID_PARAMS;
 800ca80:	2342      	movs	r3, #66	; 0x42
 800ca82:	e07c      	b.n	800cb7e <aci_gatt_update_char_value+0x12a>
  
  servHandle = htobs(servHandle);
 800ca84:	88fb      	ldrh	r3, [r7, #6]
 800ca86:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &servHandle, 2);
 800ca88:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800ca8c:	f107 0208 	add.w	r2, r7, #8
 800ca90:	4413      	add	r3, r2
 800ca92:	1db9      	adds	r1, r7, #6
 800ca94:	2202      	movs	r2, #2
 800ca96:	4618      	mov	r0, r3
 800ca98:	f001 fa3a 	bl	800df10 <Osal_MemCpy>
  indx += 2;
 800ca9c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800caa0:	3302      	adds	r3, #2
 800caa2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  charHandle = htobs(charHandle);
 800caa6:	88bb      	ldrh	r3, [r7, #4]
 800caa8:	80bb      	strh	r3, [r7, #4]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 800caaa:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800caae:	f107 0208 	add.w	r2, r7, #8
 800cab2:	4413      	add	r3, r2
 800cab4:	1d39      	adds	r1, r7, #4
 800cab6:	2202      	movs	r2, #2
 800cab8:	4618      	mov	r0, r3
 800caba:	f001 fa29 	bl	800df10 <Osal_MemCpy>
  indx += 2;
 800cabe:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cac2:	3302      	adds	r3, #2
 800cac4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = charValOffset;
 800cac8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cacc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800cad0:	4413      	add	r3, r2
 800cad2:	78fa      	ldrb	r2, [r7, #3]
 800cad4:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800cad8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cadc:	3301      	adds	r3, #1
 800cade:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = charValueLen;
 800cae2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cae6:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800caea:	4413      	add	r3, r2
 800caec:	78ba      	ldrb	r2, [r7, #2]
 800caee:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800caf2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800caf6:	3301      	adds	r3, #1
 800caf8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 800cafc:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cb00:	f107 0208 	add.w	r2, r7, #8
 800cb04:	4413      	add	r3, r2
 800cb06:	78ba      	ldrb	r2, [r7, #2]
 800cb08:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	f001 f9ff 	bl	800df10 <Osal_MemCpy>
  indx +=  charValueLen;
 800cb12:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 800cb16:	78bb      	ldrb	r3, [r7, #2]
 800cb18:	4413      	add	r3, r2
 800cb1a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cb1e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800cb22:	2218      	movs	r2, #24
 800cb24:	2100      	movs	r1, #0
 800cb26:	4618      	mov	r0, r3
 800cb28:	f001 fa02 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800cb2c:	233f      	movs	r3, #63	; 0x3f
 800cb2e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800cb32:	f44f 7383 	mov.w	r3, #262	; 0x106
 800cb36:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 800cb3a:	f107 0308 	add.w	r3, r7, #8
 800cb3e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 800cb42:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cb46:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 800cb4a:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 800cb4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 800cb52:	2301      	movs	r3, #1
 800cb54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cb58:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800cb5c:	2100      	movs	r1, #0
 800cb5e:	4618      	mov	r0, r3
 800cb60:	f000 fdb2 	bl	800d6c8 <hci_send_req>
 800cb64:	4603      	mov	r3, r0
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	da01      	bge.n	800cb6e <aci_gatt_update_char_value+0x11a>
    return BLE_STATUS_TIMEOUT;
 800cb6a:	23ff      	movs	r3, #255	; 0xff
 800cb6c:	e007      	b.n	800cb7e <aci_gatt_update_char_value+0x12a>
  
  if (status) {
 800cb6e:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d002      	beq.n	800cb7c <aci_gatt_update_char_value+0x128>
    return status;
 800cb76:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800cb7a:	e000      	b.n	800cb7e <aci_gatt_update_char_value+0x12a>
  }
  
  return 0;
 800cb7c:	2300      	movs	r3, #0
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	37ac      	adds	r7, #172	; 0xac
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd90      	pop	{r4, r7, pc}

0800cb86 <aci_gatt_allow_read>:
  
  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800cb86:	b580      	push	{r7, lr}
 800cb88:	b08a      	sub	sp, #40	; 0x28
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	80fb      	strh	r3, [r7, #6]
  struct hci_request rq;
  gatt_allow_read_cp cp;
  uint8_t status;
  
  cp.conn_handle = htobs(conn_handle);
 800cb90:	88fb      	ldrh	r3, [r7, #6]
 800cb92:	81bb      	strh	r3, [r7, #12]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cb94:	f107 0310 	add.w	r3, r7, #16
 800cb98:	2218      	movs	r2, #24
 800cb9a:	2100      	movs	r1, #0
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	f001 f9c7 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800cba2:	233f      	movs	r3, #63	; 0x3f
 800cba4:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_GATT_ALLOW_READ;
 800cba6:	f240 1327 	movw	r3, #295	; 0x127
 800cbaa:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800cbac:	f107 030c 	add.w	r3, r7, #12
 800cbb0:	61bb      	str	r3, [r7, #24]
  rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800cbb2:	2302      	movs	r3, #2
 800cbb4:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800cbb6:	f107 030b 	add.w	r3, r7, #11
 800cbba:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cbc0:	f107 0310 	add.w	r3, r7, #16
 800cbc4:	2100      	movs	r1, #0
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f000 fd7e 	bl	800d6c8 <hci_send_req>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	da01      	bge.n	800cbd6 <aci_gatt_allow_read+0x50>
    return BLE_STATUS_TIMEOUT;
 800cbd2:	23ff      	movs	r3, #255	; 0xff
 800cbd4:	e000      	b.n	800cbd8 <aci_gatt_allow_read+0x52>
  
  return status;
 800cbd6:	7afb      	ldrb	r3, [r7, #11]
}
 800cbd8:	4618      	mov	r0, r3
 800cbda:	3728      	adds	r7, #40	; 0x28
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	bd80      	pop	{r7, pc}

0800cbe0 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                     uint8_t len,
                                     const uint8_t *val)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b0aa      	sub	sp, #168	; 0xa8
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	603a      	str	r2, [r7, #0]
 800cbea:	71fb      	strb	r3, [r7, #7]
 800cbec:	460b      	mov	r3, r1
 800cbee:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 800cbf6:	79bb      	ldrb	r3, [r7, #6]
 800cbf8:	3302      	adds	r3, #2
 800cbfa:	2b80      	cmp	r3, #128	; 0x80
 800cbfc:	dd01      	ble.n	800cc02 <aci_hal_write_config_data+0x22>
    return BLE_STATUS_INVALID_PARAMS;
 800cbfe:	2342      	movs	r3, #66	; 0x42
 800cc00:	e052      	b.n	800cca8 <aci_hal_write_config_data+0xc8>
  
  buffer[indx] = offset;
 800cc02:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cc06:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800cc0a:	4413      	add	r3, r2
 800cc0c:	79fa      	ldrb	r2, [r7, #7]
 800cc0e:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800cc12:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cc16:	3301      	adds	r3, #1
 800cc18:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = len;
 800cc1c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cc20:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800cc24:	4413      	add	r3, r2
 800cc26:	79ba      	ldrb	r2, [r7, #6]
 800cc28:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800cc2c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cc30:	3301      	adds	r3, #1
 800cc32:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemCpy(buffer + indx, val, len);
 800cc36:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cc3a:	f107 0208 	add.w	r2, r7, #8
 800cc3e:	4413      	add	r3, r2
 800cc40:	79ba      	ldrb	r2, [r7, #6]
 800cc42:	6839      	ldr	r1, [r7, #0]
 800cc44:	4618      	mov	r0, r3
 800cc46:	f001 f963 	bl	800df10 <Osal_MemCpy>
  indx +=  len;
 800cc4a:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 800cc4e:	79bb      	ldrb	r3, [r7, #6]
 800cc50:	4413      	add	r3, r2
 800cc52:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cc56:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800cc5a:	2218      	movs	r2, #24
 800cc5c:	2100      	movs	r1, #0
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f001 f966 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800cc64:	233f      	movs	r3, #63	; 0x3f
 800cc66:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 800cc6a:	230c      	movs	r3, #12
 800cc6c:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 800cc70:	f107 0308 	add.w	r3, r7, #8
 800cc74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 800cc78:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800cc7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 800cc80:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 800cc84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 800cc88:	2301      	movs	r3, #1
 800cc8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cc8e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800cc92:	2100      	movs	r1, #0
 800cc94:	4618      	mov	r0, r3
 800cc96:	f000 fd17 	bl	800d6c8 <hci_send_req>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	da01      	bge.n	800cca4 <aci_hal_write_config_data+0xc4>
    return BLE_STATUS_TIMEOUT;
 800cca0:	23ff      	movs	r3, #255	; 0xff
 800cca2:	e001      	b.n	800cca8 <aci_hal_write_config_data+0xc8>
  
  return status;
 800cca4:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 800cca8:	4618      	mov	r0, r3
 800ccaa:	37a8      	adds	r7, #168	; 0xa8
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}

0800ccb0 <aci_hal_read_config_data>:

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b0ac      	sub	sp, #176	; 0xb0
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	60ba      	str	r2, [r7, #8]
 800ccb8:	607b      	str	r3, [r7, #4]
 800ccba:	4603      	mov	r3, r0
 800ccbc:	73fb      	strb	r3, [r7, #15]
 800ccbe:	460b      	mov	r3, r1
 800ccc0:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 800ccc2:	7bfb      	ldrb	r3, [r7, #15]
 800ccc4:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800ccc8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800cccc:	2218      	movs	r2, #24
 800ccce:	2100      	movs	r1, #0
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f001 f92d 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800ccd6:	233f      	movs	r3, #63	; 0x3f
 800ccd8:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800ccdc:	230d      	movs	r3, #13
 800ccde:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  rq.cparam = &cp;
 800cce2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800cce6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.clen = sizeof(cp);
 800ccea:	2301      	movs	r3, #1
 800ccec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rparam = &rp;
 800ccf0:	f107 0314 	add.w	r3, r7, #20
 800ccf4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  rq.rlen = sizeof(rp);
 800ccf8:	2380      	movs	r3, #128	; 0x80
 800ccfa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800ccfe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800cd02:	2100      	movs	r1, #0
 800cd04:	4618      	mov	r0, r3
 800cd06:	f000 fcdf 	bl	800d6c8 <hci_send_req>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	da01      	bge.n	800cd14 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 800cd10:	23ff      	movs	r3, #255	; 0xff
 800cd12:	e01c      	b.n	800cd4e <aci_hal_read_config_data+0x9e>
  
  if(rp.status)
 800cd14:	7d3b      	ldrb	r3, [r7, #20]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d001      	beq.n	800cd1e <aci_hal_read_config_data+0x6e>
    return rp.status;
 800cd1a:	7d3b      	ldrb	r3, [r7, #20]
 800cd1c:	e017      	b.n	800cd4e <aci_hal_read_config_data+0x9e>
  
  *data_len_out_p = rq.rlen-1;
 800cd1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800cd22:	b2db      	uxtb	r3, r3
 800cd24:	3b01      	subs	r3, #1
 800cd26:	b2da      	uxtb	r2, r3
 800cd28:	68bb      	ldr	r3, [r7, #8]
 800cd2a:	701a      	strb	r2, [r3, #0]
  
  Osal_MemCpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	781b      	ldrb	r3, [r3, #0]
 800cd30:	b29a      	uxth	r2, r3
 800cd32:	89bb      	ldrh	r3, [r7, #12]
 800cd34:	4293      	cmp	r3, r2
 800cd36:	bf28      	it	cs
 800cd38:	4613      	movcs	r3, r2
 800cd3a:	b29b      	uxth	r3, r3
 800cd3c:	461a      	mov	r2, r3
 800cd3e:	f107 0314 	add.w	r3, r7, #20
 800cd42:	3301      	adds	r3, #1
 800cd44:	4619      	mov	r1, r3
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f001 f8e2 	bl	800df10 <Osal_MemCpy>
  
  return 0;
 800cd4c:	2300      	movs	r3, #0
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	37b0      	adds	r7, #176	; 0xb0
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}

0800cd56 <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800cd56:	b580      	push	{r7, lr}
 800cd58:	b08a      	sub	sp, #40	; 0x28
 800cd5a:	af00      	add	r7, sp, #0
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	460a      	mov	r2, r1
 800cd60:	71fb      	strb	r3, [r7, #7]
 800cd62:	4613      	mov	r3, r2
 800cd64:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
  
  cp.en_high_power = en_high_power;
 800cd66:	79fb      	ldrb	r3, [r7, #7]
 800cd68:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800cd6a:	79bb      	ldrb	r3, [r7, #6]
 800cd6c:	737b      	strb	r3, [r7, #13]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cd6e:	f107 0310 	add.w	r3, r7, #16
 800cd72:	2218      	movs	r2, #24
 800cd74:	2100      	movs	r1, #0
 800cd76:	4618      	mov	r0, r3
 800cd78:	f001 f8da 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800cd7c:	233f      	movs	r3, #63	; 0x3f
 800cd7e:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800cd80:	230f      	movs	r3, #15
 800cd82:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800cd84:	f107 030c 	add.w	r3, r7, #12
 800cd88:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800cd8a:	2302      	movs	r3, #2
 800cd8c:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800cd8e:	f107 030b 	add.w	r3, r7, #11
 800cd92:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800cd94:	2301      	movs	r3, #1
 800cd96:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cd98:	f107 0310 	add.w	r3, r7, #16
 800cd9c:	2100      	movs	r1, #0
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f000 fc92 	bl	800d6c8 <hci_send_req>
 800cda4:	4603      	mov	r3, r0
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	da01      	bge.n	800cdae <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800cdaa:	23ff      	movs	r3, #255	; 0xff
 800cdac:	e000      	b.n	800cdb0 <aci_hal_set_tx_power_level+0x5a>
  
  return status;
 800cdae:	7afb      	ldrb	r3, [r7, #11]
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3728      	adds	r7, #40	; 0x28
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	bd80      	pop	{r7, pc}

0800cdb8 <aci_get_updater_version>:
  
  return status;
}

tBleStatus aci_get_updater_version(uint8_t *version)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b08a      	sub	sp, #40	; 0x28
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  get_updater_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800cdc0:	f107 030c 	add.w	r3, r7, #12
 800cdc4:	2202      	movs	r2, #2
 800cdc6:	2100      	movs	r1, #0
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f001 f8b1 	bl	800df30 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cdce:	f107 0310 	add.w	r3, r7, #16
 800cdd2:	2218      	movs	r2, #24
 800cdd4:	2100      	movs	r1, #0
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f001 f8aa 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800cddc:	233f      	movs	r3, #63	; 0x3f
 800cdde:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_GET_UPDATER_VERSION;
 800cde0:	2322      	movs	r3, #34	; 0x22
 800cde2:	827b      	strh	r3, [r7, #18]
  rq.rparam = &resp;
 800cde4:	f107 030c 	add.w	r3, r7, #12
 800cde8:	623b      	str	r3, [r7, #32]
  rq.rlen = GET_UPDATER_VERSION_RP_SIZE;
 800cdea:	2302      	movs	r3, #2
 800cdec:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cdee:	f107 0310 	add.w	r3, r7, #16
 800cdf2:	2100      	movs	r1, #0
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	f000 fc67 	bl	800d6c8 <hci_send_req>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	da01      	bge.n	800ce04 <aci_get_updater_version+0x4c>
    return BLE_STATUS_TIMEOUT;
 800ce00:	23ff      	movs	r3, #255	; 0xff
 800ce02:	e003      	b.n	800ce0c <aci_get_updater_version+0x54>
  
  *version = resp.version;
 800ce04:	7b7a      	ldrb	r2, [r7, #13]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	701a      	strb	r2, [r3, #0]
  
  return resp.status;
 800ce0a:	7b3b      	ldrb	r3, [r7, #12]
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	3728      	adds	r7, #40	; 0x28
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}

0800ce14 <aci_erase_blue_flag>:
  
  return resp.status;
}

tBleStatus aci_erase_blue_flag(void)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b088      	sub	sp, #32
 800ce18:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800ce1a:	f107 0308 	add.w	r3, r7, #8
 800ce1e:	2218      	movs	r2, #24
 800ce20:	2100      	movs	r1, #0
 800ce22:	4618      	mov	r0, r3
 800ce24:	f001 f884 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800ce28:	233f      	movs	r3, #63	; 0x3f
 800ce2a:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_UPDATER_ERASE_BLUE_FLAG;
 800ce2c:	2324      	movs	r3, #36	; 0x24
 800ce2e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ce30:	1dfb      	adds	r3, r7, #7
 800ce32:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ce34:	2301      	movs	r3, #1
 800ce36:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800ce38:	f107 0308 	add.w	r3, r7, #8
 800ce3c:	2100      	movs	r1, #0
 800ce3e:	4618      	mov	r0, r3
 800ce40:	f000 fc42 	bl	800d6c8 <hci_send_req>
 800ce44:	4603      	mov	r3, r0
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	da01      	bge.n	800ce4e <aci_erase_blue_flag+0x3a>
    return BLE_STATUS_TIMEOUT;
 800ce4a:	23ff      	movs	r3, #255	; 0xff
 800ce4c:	e000      	b.n	800ce50 <aci_erase_blue_flag+0x3c>
  
  return status;  
 800ce4e:	79fb      	ldrb	r3, [r7, #7]
}
 800ce50:	4618      	mov	r0, r3
 800ce52:	3720      	adds	r7, #32
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd80      	pop	{r7, pc}

0800ce58 <aci_reset_blue_flag>:

tBleStatus aci_reset_blue_flag(void)
{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	b088      	sub	sp, #32
 800ce5c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800ce5e:	f107 0308 	add.w	r3, r7, #8
 800ce62:	2218      	movs	r2, #24
 800ce64:	2100      	movs	r1, #0
 800ce66:	4618      	mov	r0, r3
 800ce68:	f001 f862 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800ce6c:	233f      	movs	r3, #63	; 0x3f
 800ce6e:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_UPDATER_RESET_BLUE_FLAG;
 800ce70:	2325      	movs	r3, #37	; 0x25
 800ce72:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ce74:	1dfb      	adds	r3, r7, #7
 800ce76:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ce78:	2301      	movs	r3, #1
 800ce7a:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800ce7c:	f107 0308 	add.w	r3, r7, #8
 800ce80:	2100      	movs	r1, #0
 800ce82:	4618      	mov	r0, r3
 800ce84:	f000 fc20 	bl	800d6c8 <hci_send_req>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	da01      	bge.n	800ce92 <aci_reset_blue_flag+0x3a>
    return BLE_STATUS_TIMEOUT;
 800ce8e:	23ff      	movs	r3, #255	; 0xff
 800ce90:	e000      	b.n	800ce94 <aci_reset_blue_flag+0x3c>
  
  return status;  
 800ce92:	79fb      	ldrb	r3, [r7, #7]
}
 800ce94:	4618      	mov	r0, r3
 800ce96:	3720      	adds	r7, #32
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	bd80      	pop	{r7, pc}

0800ce9c <aci_updater_erase_sector>:

tBleStatus aci_updater_erase_sector(uint32_t address)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b08a      	sub	sp, #40	; 0x28
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  updater_erase_sector_cp cp;    
  uint8_t status;
  
  cp.address = htobl(address);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	60fb      	str	r3, [r7, #12]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cea8:	f107 0310 	add.w	r3, r7, #16
 800ceac:	2218      	movs	r2, #24
 800ceae:	2100      	movs	r1, #0
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f001 f83d 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800ceb6:	233f      	movs	r3, #63	; 0x3f
 800ceb8:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_UPDATER_ERASE_SECTOR;
 800ceba:	2326      	movs	r3, #38	; 0x26
 800cebc:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800cebe:	f107 030c 	add.w	r3, r7, #12
 800cec2:	61bb      	str	r3, [r7, #24]
  rq.clen = UPDATER_ERASE_SECTOR_CP_SIZE;
 800cec4:	2304      	movs	r3, #4
 800cec6:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800cec8:	f107 030b 	add.w	r3, r7, #11
 800cecc:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800cece:	2301      	movs	r3, #1
 800ced0:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800ced2:	f107 0310 	add.w	r3, r7, #16
 800ced6:	2100      	movs	r1, #0
 800ced8:	4618      	mov	r0, r3
 800ceda:	f000 fbf5 	bl	800d6c8 <hci_send_req>
 800cede:	4603      	mov	r3, r0
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	da01      	bge.n	800cee8 <aci_updater_erase_sector+0x4c>
    return BLE_STATUS_TIMEOUT;
 800cee4:	23ff      	movs	r3, #255	; 0xff
 800cee6:	e000      	b.n	800ceea <aci_updater_erase_sector+0x4e>
  
  return status;
 800cee8:	7afb      	ldrb	r3, [r7, #11]
}
 800ceea:	4618      	mov	r0, r3
 800ceec:	3728      	adds	r7, #40	; 0x28
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}

0800cef2 <aci_updater_program_data_block>:

tBleStatus aci_updater_program_data_block(uint32_t address, 
                                          uint16_t len,
                                          const uint8_t *data)
{
 800cef2:	b580      	push	{r7, lr}
 800cef4:	b0ac      	sub	sp, #176	; 0xb0
 800cef6:	af00      	add	r7, sp, #0
 800cef8:	60f8      	str	r0, [r7, #12]
 800cefa:	460b      	mov	r3, r1
 800cefc:	607a      	str	r2, [r7, #4]
 800cefe:	817b      	strh	r3, [r7, #10]
  struct hci_request rq;
  uint8_t status;
  updater_prog_data_block_cp cp;
  
  if( len > sizeof(cp.data))
 800cf00:	897b      	ldrh	r3, [r7, #10]
 800cf02:	2b7a      	cmp	r3, #122	; 0x7a
 800cf04:	d901      	bls.n	800cf0a <aci_updater_program_data_block+0x18>
    return BLE_STATUS_INVALID_PARAMS;
 800cf06:	2342      	movs	r3, #66	; 0x42
 800cf08:	e034      	b.n	800cf74 <aci_updater_program_data_block+0x82>
  
  cp.address = htobl(address);
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	617b      	str	r3, [r7, #20]
  cp.data_len = htobs(len);        
 800cf0e:	897b      	ldrh	r3, [r7, #10]
 800cf10:	833b      	strh	r3, [r7, #24]
  Osal_MemCpy(cp.data, data, len);
 800cf12:	897a      	ldrh	r2, [r7, #10]
 800cf14:	f107 0314 	add.w	r3, r7, #20
 800cf18:	3306      	adds	r3, #6
 800cf1a:	6879      	ldr	r1, [r7, #4]
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	f000 fff7 	bl	800df10 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cf22:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800cf26:	2218      	movs	r2, #24
 800cf28:	2100      	movs	r1, #0
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f001 f800 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800cf30:	233f      	movs	r3, #63	; 0x3f
 800cf32:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
  rq.ocf = OCF_UPDATER_PROG_DATA_BLOCK;
 800cf36:	2327      	movs	r3, #39	; 0x27
 800cf38:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  rq.cparam = &cp;
 800cf3c:	f107 0314 	add.w	r3, r7, #20
 800cf40:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.clen = UPDATER_PROG_DATA_BLOCK_CP_SIZE+len;
 800cf44:	897b      	ldrh	r3, [r7, #10]
 800cf46:	3306      	adds	r3, #6
 800cf48:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rparam = &status;
 800cf4c:	f107 0397 	add.w	r3, r7, #151	; 0x97
 800cf50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  rq.rlen = 1;
 800cf54:	2301      	movs	r3, #1
 800cf56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cf5a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800cf5e:	2100      	movs	r1, #0
 800cf60:	4618      	mov	r0, r3
 800cf62:	f000 fbb1 	bl	800d6c8 <hci_send_req>
 800cf66:	4603      	mov	r3, r0
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	da01      	bge.n	800cf70 <aci_updater_program_data_block+0x7e>
    return BLE_STATUS_TIMEOUT;
 800cf6c:	23ff      	movs	r3, #255	; 0xff
 800cf6e:	e001      	b.n	800cf74 <aci_updater_program_data_block+0x82>
  
  return status;
 800cf70:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800cf74:	4618      	mov	r0, r3
 800cf76:	37b0      	adds	r7, #176	; 0xb0
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}

0800cf7c <aci_updater_calc_crc>:
}

tBleStatus aci_updater_calc_crc(uint32_t address,
                                uint8_t num_sectors,
                                uint32_t *crc)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b08e      	sub	sp, #56	; 0x38
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	60f8      	str	r0, [r7, #12]
 800cf84:	460b      	mov	r3, r1
 800cf86:	607a      	str	r2, [r7, #4]
 800cf88:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  updater_calc_crc_cp cp;
  updater_calc_crc_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800cf8a:	f107 0310 	add.w	r3, r7, #16
 800cf8e:	2205      	movs	r2, #5
 800cf90:	2100      	movs	r1, #0
 800cf92:	4618      	mov	r0, r3
 800cf94:	f000 ffcc 	bl	800df30 <Osal_MemSet>
  
  cp.address = htobl(address);
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	61bb      	str	r3, [r7, #24]
  cp.num_sectors = num_sectors;
 800cf9c:	7afb      	ldrb	r3, [r7, #11]
 800cf9e:	773b      	strb	r3, [r7, #28]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cfa0:	f107 0320 	add.w	r3, r7, #32
 800cfa4:	2218      	movs	r2, #24
 800cfa6:	2100      	movs	r1, #0
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	f000 ffc1 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800cfae:	233f      	movs	r3, #63	; 0x3f
 800cfb0:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_UPDATER_CALC_CRC;
 800cfb2:	2329      	movs	r3, #41	; 0x29
 800cfb4:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = &cp;
 800cfb6:	f107 0318 	add.w	r3, r7, #24
 800cfba:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = UPDATER_CALC_CRC_CP_SIZE;
 800cfbc:	2305      	movs	r3, #5
 800cfbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 800cfc0:	f107 0310 	add.w	r3, r7, #16
 800cfc4:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = UPDATER_CALC_CRC_RP_SIZE;
 800cfc6:	2305      	movs	r3, #5
 800cfc8:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cfca:	f107 0320 	add.w	r3, r7, #32
 800cfce:	2100      	movs	r1, #0
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	f000 fb79 	bl	800d6c8 <hci_send_req>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	da01      	bge.n	800cfe0 <aci_updater_calc_crc+0x64>
    return BLE_STATUS_TIMEOUT;
 800cfdc:	23ff      	movs	r3, #255	; 0xff
 800cfde:	e004      	b.n	800cfea <aci_updater_calc_crc+0x6e>
  
  *crc = btohl(resp.crc);
 800cfe0:	f8d7 2011 	ldr.w	r2, [r7, #17]
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	601a      	str	r2, [r3, #0]
  
  return resp.status;
 800cfe8:	7c3b      	ldrb	r3, [r7, #16]
}
 800cfea:	4618      	mov	r0, r3
 800cfec:	3738      	adds	r7, #56	; 0x38
 800cfee:	46bd      	mov	sp, r7
 800cff0:	bd80      	pop	{r7, pc}

0800cff2 <aci_updater_hw_version>:

tBleStatus aci_updater_hw_version(uint8_t *version)
{
 800cff2:	b580      	push	{r7, lr}
 800cff4:	b08a      	sub	sp, #40	; 0x28
 800cff6:	af00      	add	r7, sp, #0
 800cff8:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  updater_hw_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800cffa:	f107 030c 	add.w	r3, r7, #12
 800cffe:	2202      	movs	r2, #2
 800d000:	2100      	movs	r1, #0
 800d002:	4618      	mov	r0, r3
 800d004:	f000 ff94 	bl	800df30 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d008:	f107 0310 	add.w	r3, r7, #16
 800d00c:	2218      	movs	r2, #24
 800d00e:	2100      	movs	r1, #0
 800d010:	4618      	mov	r0, r3
 800d012:	f000 ff8d 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d016:	233f      	movs	r3, #63	; 0x3f
 800d018:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_UPDATER_HW_VERSION;
 800d01a:	232a      	movs	r3, #42	; 0x2a
 800d01c:	827b      	strh	r3, [r7, #18]
  rq.rparam = &resp;
 800d01e:	f107 030c 	add.w	r3, r7, #12
 800d022:	623b      	str	r3, [r7, #32]
  rq.rlen = UPDATER_HW_VERSION_RP_SIZE;
 800d024:	2302      	movs	r3, #2
 800d026:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d028:	f107 0310 	add.w	r3, r7, #16
 800d02c:	2100      	movs	r1, #0
 800d02e:	4618      	mov	r0, r3
 800d030:	f000 fb4a 	bl	800d6c8 <hci_send_req>
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	da01      	bge.n	800d03e <aci_updater_hw_version+0x4c>
    return BLE_STATUS_TIMEOUT;
 800d03a:	23ff      	movs	r3, #255	; 0xff
 800d03c:	e003      	b.n	800d046 <aci_updater_hw_version+0x54>
  
  *version = resp.version;
 800d03e:	7b7a      	ldrb	r2, [r7, #13]
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	701a      	strb	r2, [r3, #0]
  
  return resp.status;
 800d044:	7b3b      	ldrb	r3, [r7, #12]
}
 800d046:	4618      	mov	r0, r3
 800d048:	3728      	adds	r7, #40	; 0x28
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}
	...

0800d050 <updater_calc_crc>:

/* This function calculates the CRC of a sector of flash, if bytes passed are less than sector size, 
   they are extended with 0xFF until sector size is reached
*/
static uint32_t updater_calc_crc(const uint8_t* data, uint16_t nr_of_bytes)
{
 800d050:	b480      	push	{r7}
 800d052:	b089      	sub	sp, #36	; 0x24
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
 800d058:	460b      	mov	r3, r1
 800d05a:	807b      	strh	r3, [r7, #2]
  uint32_t i, j, a1;
  uint32_t crc, value;
  
  crc = 0;
 800d05c:	2300      	movs	r3, #0
 800d05e:	617b      	str	r3, [r7, #20]
  for (i = 0; i < SECTOR_SIZE; i += 4) {
 800d060:	2300      	movs	r3, #0
 800d062:	61fb      	str	r3, [r7, #28]
 800d064:	e056      	b.n	800d114 <updater_calc_crc+0xc4>
    uint8_t *dataw = (uint8_t *) &value;
 800d066:	f107 0308 	add.w	r3, r7, #8
 800d06a:	613b      	str	r3, [r7, #16]
    
    dataw[0] = (i < nr_of_bytes) ? data[i] : 0xFF;
 800d06c:	887a      	ldrh	r2, [r7, #2]
 800d06e:	69fb      	ldr	r3, [r7, #28]
 800d070:	429a      	cmp	r2, r3
 800d072:	d904      	bls.n	800d07e <updater_calc_crc+0x2e>
 800d074:	687a      	ldr	r2, [r7, #4]
 800d076:	69fb      	ldr	r3, [r7, #28]
 800d078:	4413      	add	r3, r2
 800d07a:	781a      	ldrb	r2, [r3, #0]
 800d07c:	e000      	b.n	800d080 <updater_calc_crc+0x30>
 800d07e:	22ff      	movs	r2, #255	; 0xff
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	701a      	strb	r2, [r3, #0]
    dataw[1] = ((i + 1) < nr_of_bytes) ? data[i+1] : 0xFF;
 800d084:	693b      	ldr	r3, [r7, #16]
 800d086:	3301      	adds	r3, #1
 800d088:	69fa      	ldr	r2, [r7, #28]
 800d08a:	1c51      	adds	r1, r2, #1
 800d08c:	887a      	ldrh	r2, [r7, #2]
 800d08e:	4291      	cmp	r1, r2
 800d090:	d205      	bcs.n	800d09e <updater_calc_crc+0x4e>
 800d092:	69fa      	ldr	r2, [r7, #28]
 800d094:	3201      	adds	r2, #1
 800d096:	6879      	ldr	r1, [r7, #4]
 800d098:	440a      	add	r2, r1
 800d09a:	7812      	ldrb	r2, [r2, #0]
 800d09c:	e000      	b.n	800d0a0 <updater_calc_crc+0x50>
 800d09e:	22ff      	movs	r2, #255	; 0xff
 800d0a0:	701a      	strb	r2, [r3, #0]
    dataw[2] = ((i + 2) < nr_of_bytes) ? data[i+2] : 0xFF;
 800d0a2:	693b      	ldr	r3, [r7, #16]
 800d0a4:	3302      	adds	r3, #2
 800d0a6:	69fa      	ldr	r2, [r7, #28]
 800d0a8:	1c91      	adds	r1, r2, #2
 800d0aa:	887a      	ldrh	r2, [r7, #2]
 800d0ac:	4291      	cmp	r1, r2
 800d0ae:	d205      	bcs.n	800d0bc <updater_calc_crc+0x6c>
 800d0b0:	69fa      	ldr	r2, [r7, #28]
 800d0b2:	3202      	adds	r2, #2
 800d0b4:	6879      	ldr	r1, [r7, #4]
 800d0b6:	440a      	add	r2, r1
 800d0b8:	7812      	ldrb	r2, [r2, #0]
 800d0ba:	e000      	b.n	800d0be <updater_calc_crc+0x6e>
 800d0bc:	22ff      	movs	r2, #255	; 0xff
 800d0be:	701a      	strb	r2, [r3, #0]
    dataw[3] = ((i + 3) < nr_of_bytes) ? data[i+3] : 0xFF;
 800d0c0:	693b      	ldr	r3, [r7, #16]
 800d0c2:	3303      	adds	r3, #3
 800d0c4:	69fa      	ldr	r2, [r7, #28]
 800d0c6:	1cd1      	adds	r1, r2, #3
 800d0c8:	887a      	ldrh	r2, [r7, #2]
 800d0ca:	4291      	cmp	r1, r2
 800d0cc:	d205      	bcs.n	800d0da <updater_calc_crc+0x8a>
 800d0ce:	69fa      	ldr	r2, [r7, #28]
 800d0d0:	3203      	adds	r2, #3
 800d0d2:	6879      	ldr	r1, [r7, #4]
 800d0d4:	440a      	add	r2, r1
 800d0d6:	7812      	ldrb	r2, [r2, #0]
 800d0d8:	e000      	b.n	800d0dc <updater_calc_crc+0x8c>
 800d0da:	22ff      	movs	r2, #255	; 0xff
 800d0dc:	701a      	strb	r2, [r3, #0]
    
    crc = crc ^ value;
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	697a      	ldr	r2, [r7, #20]
 800d0e2:	4053      	eors	r3, r2
 800d0e4:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 32; j ++) {
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	61bb      	str	r3, [r7, #24]
 800d0ea:	e00d      	b.n	800d108 <updater_calc_crc+0xb8>
      a1 = (crc >> 31) & 0x1;
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	0fdb      	lsrs	r3, r3, #31
 800d0f0:	60fb      	str	r3, [r7, #12]
      crc = (crc << 1) ^ (a1 * CRC_POLY);
 800d0f2:	697b      	ldr	r3, [r7, #20]
 800d0f4:	005a      	lsls	r2, r3, #1
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	490c      	ldr	r1, [pc, #48]	; (800d12c <updater_calc_crc+0xdc>)
 800d0fa:	fb01 f303 	mul.w	r3, r1, r3
 800d0fe:	4053      	eors	r3, r2
 800d100:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 32; j ++) {
 800d102:	69bb      	ldr	r3, [r7, #24]
 800d104:	3301      	adds	r3, #1
 800d106:	61bb      	str	r3, [r7, #24]
 800d108:	69bb      	ldr	r3, [r7, #24]
 800d10a:	2b1f      	cmp	r3, #31
 800d10c:	d9ee      	bls.n	800d0ec <updater_calc_crc+0x9c>
  for (i = 0; i < SECTOR_SIZE; i += 4) {
 800d10e:	69fb      	ldr	r3, [r7, #28]
 800d110:	3304      	adds	r3, #4
 800d112:	61fb      	str	r3, [r7, #28]
 800d114:	69fb      	ldr	r3, [r7, #28]
 800d116:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d11a:	d3a4      	bcc.n	800d066 <updater_calc_crc+0x16>
    }
  }
  
  return crc;
 800d11c:	697b      	ldr	r3, [r7, #20]
}
 800d11e:	4618      	mov	r0, r3
 800d120:	3724      	adds	r7, #36	; 0x24
 800d122:	46bd      	mov	sp, r7
 800d124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d128:	4770      	bx	lr
 800d12a:	bf00      	nop
 800d12c:	04c11db7 	.word	0x04c11db7

0800d130 <program_device>:

int program_device(const uint8_t *fw_image, uint32_t fw_size)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b090      	sub	sp, #64	; 0x40
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
  uint8_t version, num_erase_retries, status, write_block_size;
  uint32_t address;
  uint32_t crc, crc2, crc_size;
  uint32_t fw_offset = FW_OFFSET;
 800d13a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d13e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  BlueNRG_HW_Bootloader();
 800d140:	f000 fce4 	bl	800db0c <BlueNRG_HW_Bootloader>
  HCI_Process(); // To receive the EVT_INITIALIZED
 800d144:	f000 f9b0 	bl	800d4a8 <HCI_Process>
  
  if(aci_get_updater_version(&version))
 800d148:	f107 0313 	add.w	r3, r7, #19
 800d14c:	4618      	mov	r0, r3
 800d14e:	f7ff fe33 	bl	800cdb8 <aci_get_updater_version>
 800d152:	4603      	mov	r3, r0
 800d154:	2b00      	cmp	r3, #0
 800d156:	d001      	beq.n	800d15c <program_device+0x2c>
    return BLE_UTIL_ACI_ERROR;
 800d158:	2303      	movs	r3, #3
 800d15a:	e117      	b.n	800d38c <program_device+0x25c>
  
  if(version < SUPPORTED_BOOTLOADER_VERSION_MIN || version > SUPPORTED_BOOTLOADER_VERSION_MAX)
 800d15c:	7cfb      	ldrb	r3, [r7, #19]
 800d15e:	2b02      	cmp	r3, #2
 800d160:	d902      	bls.n	800d168 <program_device+0x38>
 800d162:	7cfb      	ldrb	r3, [r7, #19]
 800d164:	2b05      	cmp	r3, #5
 800d166:	d901      	bls.n	800d16c <program_device+0x3c>
    return BLE_UTIL_UNSUPPORTED_VERSION;
 800d168:	2301      	movs	r3, #1
 800d16a:	e10f      	b.n	800d38c <program_device+0x25c>
  
  if(aci_updater_hw_version(&version))
 800d16c:	f107 0313 	add.w	r3, r7, #19
 800d170:	4618      	mov	r0, r3
 800d172:	f7ff ff3e 	bl	800cff2 <aci_updater_hw_version>
 800d176:	4603      	mov	r3, r0
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d001      	beq.n	800d180 <program_device+0x50>
    return BLE_UTIL_ACI_ERROR;
 800d17c:	2303      	movs	r3, #3
 800d17e:	e105      	b.n	800d38c <program_device+0x25c>
  
  if(version==0x31){
 800d180:	7cfb      	ldrb	r3, [r7, #19]
 800d182:	2b31      	cmp	r3, #49	; 0x31
 800d184:	d101      	bne.n	800d18a <program_device+0x5a>
    // It does not contain bootloader inside first sector. It may contain code.
    fw_offset = FW_OFFSET_MS;
 800d186:	2300      	movs	r3, #0
 800d188:	63bb      	str	r3, [r7, #56]	; 0x38
  }
  
  if (fw_size != FULL_STACK_SIZE)
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	f5b3 3f84 	cmp.w	r3, #67584	; 0x10800
 800d190:	d001      	beq.n	800d196 <program_device+0x66>
    return BLE_UTIL_WRONG_IMAGE_SIZE;
 800d192:	2302      	movs	r3, #2
 800d194:	e0fa      	b.n	800d38c <program_device+0x25c>
  
  if (fw_size % MIN_WRITE_BLOCK_SIZE)
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	f003 0303 	and.w	r3, r3, #3
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d001      	beq.n	800d1a4 <program_device+0x74>
    return BLE_UTIL_WRONG_IMAGE_SIZE;
 800d1a0:	2302      	movs	r3, #2
 800d1a2:	e0f3      	b.n	800d38c <program_device+0x25c>
  
  /***********************************************************************
  * Erase BLUE flag
  ************************************************************************/
  RETRY_COMMAND(aci_erase_blue_flag(), MAX_WRITE_RETRIES, status);
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800d1b0:	e00b      	b.n	800d1ca <program_device+0x9a>
 800d1b2:	f7ff fe2f 	bl	800ce14 <aci_erase_blue_flag>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d00e      	beq.n	800d1da <program_device+0xaa>
 800d1bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d1c0:	2b02      	cmp	r3, #2
 800d1c2:	d102      	bne.n	800d1ca <program_device+0x9a>
 800d1c4:	2303      	movs	r3, #3
 800d1c6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800d1ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d1ce:	1c5a      	adds	r2, r3, #1
 800d1d0:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 800d1d4:	2b01      	cmp	r3, #1
 800d1d6:	d9ec      	bls.n	800d1b2 <program_device+0x82>
 800d1d8:	e000      	b.n	800d1dc <program_device+0xac>
 800d1da:	bf00      	nop
  if (status != BLE_STATUS_SUCCESS)
 800d1dc:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d002      	beq.n	800d1ea <program_device+0xba>
    return status;  
 800d1e4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d1e8:	e0d0      	b.n	800d38c <program_device+0x25c>
  
  /***********************************************************************
  * Erase and Program sectors
  ************************************************************************/  
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE) {
 800d1ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1ec:	633b      	str	r3, [r7, #48]	; 0x30
 800d1ee:	e06b      	b.n	800d2c8 <program_device+0x198>
    num_erase_retries = 0;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    while (num_erase_retries++ < MAX_ERASE_RETRIES) {
 800d1f6:	e054      	b.n	800d2a2 <program_device+0x172>
      
      aci_updater_erase_sector(BASE_ADDRESS + i);
 800d1f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1fa:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800d1fe:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800d202:	4618      	mov	r0, r3
 800d204:	f7ff fe4a 	bl	800ce9c <aci_updater_erase_sector>
      
      for (int j=i; ((j<i+SECTOR_SIZE)&&(j<fw_size)); j += write_block_size) {
 800d208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d20a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d20c:	e039      	b.n	800d282 <program_device+0x152>
        
        write_block_size = MIN(fw_size-j, MAX_WRITE_BLOCK_SIZE);	
 800d20e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d210:	683a      	ldr	r2, [r7, #0]
 800d212:	1ad3      	subs	r3, r2, r3
 800d214:	2b40      	cmp	r3, #64	; 0x40
 800d216:	bf28      	it	cs
 800d218:	2340      	movcs	r3, #64	; 0x40
 800d21a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        
        RETRY_COMMAND(aci_updater_program_data_block(BASE_ADDRESS+j, write_block_size, fw_image+j), MAX_WRITE_RETRIES, status);
 800d21e:	2300      	movs	r3, #0
 800d220:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800d224:	2300      	movs	r3, #0
 800d226:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800d22a:	e018      	b.n	800d25e <program_device+0x12e>
 800d22c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d22e:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800d232:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800d236:	4618      	mov	r0, r3
 800d238:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800d23c:	b299      	uxth	r1, r3
 800d23e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d240:	687a      	ldr	r2, [r7, #4]
 800d242:	4413      	add	r3, r2
 800d244:	461a      	mov	r2, r3
 800d246:	f7ff fe54 	bl	800cef2 <aci_updater_program_data_block>
 800d24a:	4603      	mov	r3, r0
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d00e      	beq.n	800d26e <program_device+0x13e>
 800d250:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d254:	2b02      	cmp	r3, #2
 800d256:	d102      	bne.n	800d25e <program_device+0x12e>
 800d258:	2303      	movs	r3, #3
 800d25a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800d25e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d262:	1c5a      	adds	r2, r3, #1
 800d264:	f887 202b 	strb.w	r2, [r7, #43]	; 0x2b
 800d268:	2b01      	cmp	r3, #1
 800d26a:	d9df      	bls.n	800d22c <program_device+0xfc>
 800d26c:	e000      	b.n	800d270 <program_device+0x140>
 800d26e:	bf00      	nop
        if (status != BLE_STATUS_SUCCESS)
 800d270:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d274:	2b00      	cmp	r3, #0
 800d276:	d10f      	bne.n	800d298 <program_device+0x168>
      for (int j=i; ((j<i+SECTOR_SIZE)&&(j<fw_size)); j += write_block_size) {
 800d278:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800d27c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d27e:	4413      	add	r3, r2
 800d280:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d284:	f503 6200 	add.w	r2, r3, #2048	; 0x800
 800d288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d28a:	429a      	cmp	r2, r3
 800d28c:	dd05      	ble.n	800d29a <program_device+0x16a>
 800d28e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	429a      	cmp	r2, r3
 800d294:	d3bb      	bcc.n	800d20e <program_device+0xde>
 800d296:	e000      	b.n	800d29a <program_device+0x16a>
          break;
 800d298:	bf00      	nop
      }
      if (status == BLE_STATUS_SUCCESS)
 800d29a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d007      	beq.n	800d2b2 <program_device+0x182>
    while (num_erase_retries++ < MAX_ERASE_RETRIES) {
 800d2a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d2a6:	1c5a      	adds	r2, r3, #1
 800d2a8:	f887 203f 	strb.w	r2, [r7, #63]	; 0x3f
 800d2ac:	2b01      	cmp	r3, #1
 800d2ae:	d9a3      	bls.n	800d1f8 <program_device+0xc8>
 800d2b0:	e000      	b.n	800d2b4 <program_device+0x184>
        break;
 800d2b2:	bf00      	nop
    }
    if (num_erase_retries == MAX_ERASE_RETRIES)
 800d2b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d2b8:	2b02      	cmp	r3, #2
 800d2ba:	d101      	bne.n	800d2c0 <program_device+0x190>
      return BLE_UTIL_ACI_ERROR;
 800d2bc:	2303      	movs	r3, #3
 800d2be:	e065      	b.n	800d38c <program_device+0x25c>
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE) {
 800d2c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2c6:	633b      	str	r3, [r7, #48]	; 0x30
 800d2c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	429a      	cmp	r2, r3
 800d2ce:	d38f      	bcc.n	800d1f0 <program_device+0xc0>
  }
  
  /***********************************************************************
  * Verify firmware
  ************************************************************************/
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE){
 800d2d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2d2:	627b      	str	r3, [r7, #36]	; 0x24
 800d2d4:	e02e      	b.n	800d334 <program_device+0x204>
    address = BASE_ADDRESS + i;
 800d2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2d8:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800d2dc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800d2e0:	61fb      	str	r3, [r7, #28]
    if(aci_updater_calc_crc(address, 1, &crc))
 800d2e2:	f107 030c 	add.w	r3, r7, #12
 800d2e6:	461a      	mov	r2, r3
 800d2e8:	2101      	movs	r1, #1
 800d2ea:	69f8      	ldr	r0, [r7, #28]
 800d2ec:	f7ff fe46 	bl	800cf7c <aci_updater_calc_crc>
 800d2f0:	4603      	mov	r3, r0
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d001      	beq.n	800d2fa <program_device+0x1ca>
      return BLE_UTIL_ACI_ERROR;
 800d2f6:	2303      	movs	r3, #3
 800d2f8:	e048      	b.n	800d38c <program_device+0x25c>
    
    crc_size = MIN(fw_size-i,SECTOR_SIZE);
 800d2fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2fc:	683a      	ldr	r2, [r7, #0]
 800d2fe:	1ad3      	subs	r3, r2, r3
 800d300:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d304:	bf28      	it	cs
 800d306:	f44f 6300 	movcs.w	r3, #2048	; 0x800
 800d30a:	61bb      	str	r3, [r7, #24]
    
    crc2 = updater_calc_crc(fw_image+i,crc_size);
 800d30c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d30e:	687a      	ldr	r2, [r7, #4]
 800d310:	4413      	add	r3, r2
 800d312:	69ba      	ldr	r2, [r7, #24]
 800d314:	b292      	uxth	r2, r2
 800d316:	4611      	mov	r1, r2
 800d318:	4618      	mov	r0, r3
 800d31a:	f7ff fe99 	bl	800d050 <updater_calc_crc>
 800d31e:	6178      	str	r0, [r7, #20]
    if(crc!=crc2)
 800d320:	68fa      	ldr	r2, [r7, #12]
 800d322:	697b      	ldr	r3, [r7, #20]
 800d324:	429a      	cmp	r2, r3
 800d326:	d001      	beq.n	800d32c <program_device+0x1fc>
      return BLE_UTIL_CRC_ERROR;
 800d328:	2304      	movs	r3, #4
 800d32a:	e02f      	b.n	800d38c <program_device+0x25c>
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE){
 800d32c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d32e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d332:	627b      	str	r3, [r7, #36]	; 0x24
 800d334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	429a      	cmp	r2, r3
 800d33a:	d3cc      	bcc.n	800d2d6 <program_device+0x1a6>
  }
  
  /***********************************************************************
  * Write BLUE flag
  ************************************************************************/
  RETRY_COMMAND(aci_reset_blue_flag(), MAX_WRITE_RETRIES, status);
 800d33c:	2300      	movs	r3, #0
 800d33e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d342:	2300      	movs	r3, #0
 800d344:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800d348:	e00b      	b.n	800d362 <program_device+0x232>
 800d34a:	f7ff fd85 	bl	800ce58 <aci_reset_blue_flag>
 800d34e:	4603      	mov	r3, r0
 800d350:	2b00      	cmp	r3, #0
 800d352:	d00e      	beq.n	800d372 <program_device+0x242>
 800d354:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d358:	2b02      	cmp	r3, #2
 800d35a:	d102      	bne.n	800d362 <program_device+0x232>
 800d35c:	2303      	movs	r3, #3
 800d35e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800d362:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d366:	1c5a      	adds	r2, r3, #1
 800d368:	f887 2023 	strb.w	r2, [r7, #35]	; 0x23
 800d36c:	2b01      	cmp	r3, #1
 800d36e:	d9ec      	bls.n	800d34a <program_device+0x21a>
 800d370:	e000      	b.n	800d374 <program_device+0x244>
 800d372:	bf00      	nop
  if (status != BLE_STATUS_SUCCESS)
 800d374:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d002      	beq.n	800d382 <program_device+0x252>
    return status;
 800d37c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d380:	e004      	b.n	800d38c <program_device+0x25c>
  
  BlueNRG_RST();
 800d382:	f000 fbab 	bl	800dadc <BlueNRG_RST>
  HCI_Process(); // To receive the EVT_INITIALIZED
 800d386:	f000 f88f 	bl	800d4a8 <HCI_Process>
  
  return BLE_STATUS_SUCCESS;
 800d38a:	2300      	movs	r3, #0
}
 800d38c:	4618      	mov	r0, r3
 800d38e:	3740      	adds	r7, #64	; 0x40
 800d390:	46bd      	mov	sp, r7
 800d392:	bd80      	pop	{r7, pc}

0800d394 <getBlueNRGVersion>:
  
  return ret;
}

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800d394:	b590      	push	{r4, r7, lr}
 800d396:	b089      	sub	sp, #36	; 0x24
 800d398:	af02      	add	r7, sp, #8
 800d39a:	6078      	str	r0, [r7, #4]
 800d39c:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;
  
  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800d39e:	f107 0410 	add.w	r4, r7, #16
 800d3a2:	f107 0215 	add.w	r2, r7, #21
 800d3a6:	f107 0112 	add.w	r1, r7, #18
 800d3aa:	f107 0016 	add.w	r0, r7, #22
 800d3ae:	f107 030e 	add.w	r3, r7, #14
 800d3b2:	9300      	str	r3, [sp, #0]
 800d3b4:	4623      	mov	r3, r4
 800d3b6:	f000 fabb 	bl	800d930 <hci_le_read_local_version>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);
  
  if (status == BLE_STATUS_SUCCESS) {
 800d3be:	7dfb      	ldrb	r3, [r7, #23]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d126      	bne.n	800d412 <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 800d3c4:	8a7b      	ldrh	r3, [r7, #18]
 800d3c6:	0a1b      	lsrs	r3, r3, #8
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	b2da      	uxtb	r2, r3
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800d3d0:	8a7b      	ldrh	r3, [r7, #18]
 800d3d2:	021b      	lsls	r3, r3, #8
 800d3d4:	b29a      	uxth	r2, r3
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	881b      	ldrh	r3, [r3, #0]
 800d3de:	b21a      	sxth	r2, r3
 800d3e0:	89fb      	ldrh	r3, [r7, #14]
 800d3e2:	091b      	lsrs	r3, r3, #4
 800d3e4:	b29b      	uxth	r3, r3
 800d3e6:	011b      	lsls	r3, r3, #4
 800d3e8:	b21b      	sxth	r3, r3
 800d3ea:	b2db      	uxtb	r3, r3
 800d3ec:	b21b      	sxth	r3, r3
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	b21b      	sxth	r3, r3
 800d3f2:	b29a      	uxth	r2, r3
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	881b      	ldrh	r3, [r3, #0]
 800d3fc:	b21a      	sxth	r2, r3
 800d3fe:	89fb      	ldrh	r3, [r7, #14]
 800d400:	b21b      	sxth	r3, r3
 800d402:	f003 030f 	and.w	r3, r3, #15
 800d406:	b21b      	sxth	r3, r3
 800d408:	4313      	orrs	r3, r2
 800d40a:	b21b      	sxth	r3, r3
 800d40c:	b29a      	uxth	r2, r3
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	801a      	strh	r2, [r3, #0]
  }
  
  return status;
 800d412:	7dfb      	ldrb	r3, [r7, #23]
}
 800d414:	4618      	mov	r0, r3
 800d416:	371c      	adds	r7, #28
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd90      	pop	{r4, r7, pc}

0800d41c <HCI_Init>:
tListNode hciReadPktRxQueue;
/* pool of hci read packets */
static tHciDataPacket     hciReadPacketBuffer[HCI_READ_PACKET_NUM_MAX];

void HCI_Init(void)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b082      	sub	sp, #8
 800d420:	af00      	add	r7, sp, #0
  uint8_t index;
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head (&hciReadPktPool);
 800d422:	480e      	ldr	r0, [pc, #56]	; (800d45c <HCI_Init+0x40>)
 800d424:	f000 fcbd 	bl	800dda2 <list_init_head>
  list_init_head (&hciReadPktRxQueue);
 800d428:	480d      	ldr	r0, [pc, #52]	; (800d460 <HCI_Init+0x44>)
 800d42a:	f000 fcba 	bl	800dda2 <list_init_head>
  
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800d42e:	2300      	movs	r3, #0
 800d430:	71fb      	strb	r3, [r7, #7]
 800d432:	e00c      	b.n	800d44e <HCI_Init+0x32>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800d434:	79fb      	ldrb	r3, [r7, #7]
 800d436:	228c      	movs	r2, #140	; 0x8c
 800d438:	fb02 f303 	mul.w	r3, r2, r3
 800d43c:	4a09      	ldr	r2, [pc, #36]	; (800d464 <HCI_Init+0x48>)
 800d43e:	4413      	add	r3, r2
 800d440:	4619      	mov	r1, r3
 800d442:	4806      	ldr	r0, [pc, #24]	; (800d45c <HCI_Init+0x40>)
 800d444:	f000 fce8 	bl	800de18 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800d448:	79fb      	ldrb	r3, [r7, #7]
 800d44a:	3301      	adds	r3, #1
 800d44c:	71fb      	strb	r3, [r7, #7]
 800d44e:	79fb      	ldrb	r3, [r7, #7]
 800d450:	2b04      	cmp	r3, #4
 800d452:	d9ef      	bls.n	800d434 <HCI_Init+0x18>
  }
}
 800d454:	bf00      	nop
 800d456:	3708      	adds	r7, #8
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}
 800d45c:	2000249c 	.word	0x2000249c
 800d460:	200024a4 	.word	0x200024a4
 800d464:	20000198 	.word	0x20000198

0800d468 <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 800d468:	b480      	push	{r7}
 800d46a:	b085      	sub	sp, #20
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	3308      	adds	r3, #8
 800d474:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	781b      	ldrb	r3, [r3, #0]
 800d47a:	2b04      	cmp	r3, #4
 800d47c:	d001      	beq.n	800d482 <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 800d47e:	2301      	movs	r3, #1
 800d480:	e00c      	b.n	800d49c <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	3302      	adds	r3, #2
 800d486:	781b      	ldrb	r3, [r3, #0]
 800d488:	461a      	mov	r2, r3
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800d490:	3b03      	subs	r3, #3
 800d492:	429a      	cmp	r2, r3
 800d494:	d001      	beq.n	800d49a <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 800d496:	2302      	movs	r3, #2
 800d498:	e000      	b.n	800d49c <HCI_verify+0x34>
  
  return 0;      
 800d49a:	2300      	movs	r3, #0
}
 800d49c:	4618      	mov	r0, r3
 800d49e:	3714      	adds	r7, #20
 800d4a0:	46bd      	mov	sp, r7
 800d4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a6:	4770      	bx	lr

0800d4a8 <HCI_Process>:

void HCI_Process(void)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b082      	sub	sp, #8
 800d4ac:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	603b      	str	r3, [r7, #0]
  
  Disable_SPI_IRQ();
 800d4b2:	f000 fc3a 	bl	800dd2a <Disable_SPI_IRQ>
  uint8_t list_empty = list_is_empty(&hciReadPktRxQueue);        
 800d4b6:	4814      	ldr	r0, [pc, #80]	; (800d508 <HCI_Process+0x60>)
 800d4b8:	f000 fc83 	bl	800ddc2 <list_is_empty>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	71fb      	strb	r3, [r7, #7]
  /* process any pending events read */
  while(list_empty == FALSE)
 800d4c0:	e017      	b.n	800d4f2 <HCI_Process+0x4a>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800d4c2:	463b      	mov	r3, r7
 800d4c4:	4619      	mov	r1, r3
 800d4c6:	4810      	ldr	r0, [pc, #64]	; (800d508 <HCI_Process+0x60>)
 800d4c8:	f000 fcd3 	bl	800de72 <list_remove_head>
    Enable_SPI_IRQ();
 800d4cc:	f000 fc26 	bl	800dd1c <Enable_SPI_IRQ>
    HCI_Event_CB(hciReadPacket->dataBuff);
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	3308      	adds	r3, #8
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f7fe fded 	bl	800c0b4 <HCI_Event_CB>
    Disable_SPI_IRQ();
 800d4da:	f000 fc26 	bl	800dd2a <Disable_SPI_IRQ>
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	4619      	mov	r1, r3
 800d4e2:	480a      	ldr	r0, [pc, #40]	; (800d50c <HCI_Process+0x64>)
 800d4e4:	f000 fc98 	bl	800de18 <list_insert_tail>
    list_empty = list_is_empty(&hciReadPktRxQueue);
 800d4e8:	4807      	ldr	r0, [pc, #28]	; (800d508 <HCI_Process+0x60>)
 800d4ea:	f000 fc6a 	bl	800ddc2 <list_is_empty>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	71fb      	strb	r3, [r7, #7]
  while(list_empty == FALSE)
 800d4f2:	79fb      	ldrb	r3, [r7, #7]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d0e4      	beq.n	800d4c2 <HCI_Process+0x1a>
  }
  /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
  BlueNRG. */
  HCI_Isr(); 
 800d4f8:	f000 f814 	bl	800d524 <HCI_Isr>
  Enable_SPI_IRQ();
 800d4fc:	f000 fc0e 	bl	800dd1c <Enable_SPI_IRQ>
  
}
 800d500:	bf00      	nop
 800d502:	3708      	adds	r7, #8
 800d504:	46bd      	mov	sp, r7
 800d506:	bd80      	pop	{r7, pc}
 800d508:	200024a4 	.word	0x200024a4
 800d50c:	2000249c 	.word	0x2000249c

0800d510 <HCI_Queue_Empty>:

BOOL HCI_Queue_Empty(void)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	af00      	add	r7, sp, #0
  return list_is_empty(&hciReadPktRxQueue);
 800d514:	4802      	ldr	r0, [pc, #8]	; (800d520 <HCI_Queue_Empty+0x10>)
 800d516:	f000 fc54 	bl	800ddc2 <list_is_empty>
 800d51a:	4603      	mov	r3, r0
}
 800d51c:	4618      	mov	r0, r3
 800d51e:	bd80      	pop	{r7, pc}
 800d520:	200024a4 	.word	0x200024a4

0800d524 <HCI_Isr>:

void HCI_Isr(void)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b082      	sub	sp, #8
 800d528:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800d52a:	2300      	movs	r3, #0
 800d52c:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 800d52e:	f000 fc03 	bl	800dd38 <Clear_SPI_EXTI_Flag>
  while(HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET){
 800d532:	e037      	b.n	800d5a4 <HCI_Isr+0x80>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 800d534:	4821      	ldr	r0, [pc, #132]	; (800d5bc <HCI_Isr+0x98>)
 800d536:	f000 fc44 	bl	800ddc2 <list_is_empty>
 800d53a:	4603      	mov	r3, r0
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d12c      	bne.n	800d59a <HCI_Isr+0x76>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800d540:	463b      	mov	r3, r7
 800d542:	4619      	mov	r1, r3
 800d544:	481d      	ldr	r0, [pc, #116]	; (800d5bc <HCI_Isr+0x98>)
 800d546:	f000 fc94 	bl	800de72 <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(hciReadPacket->dataBuff,HCI_READ_PACKET_SIZE);
 800d54a:	683b      	ldr	r3, [r7, #0]
 800d54c:	3308      	adds	r3, #8
 800d54e:	2180      	movs	r1, #128	; 0x80
 800d550:	4618      	mov	r0, r3
 800d552:	f000 fae9 	bl	800db28 <BlueNRG_SPI_Read_All>
 800d556:	4603      	mov	r3, r0
 800d558:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 800d55a:	79fb      	ldrb	r3, [r7, #7]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d016      	beq.n	800d58e <HCI_Isr+0x6a>
        hciReadPacket->data_len = data_len;
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	79fa      	ldrb	r2, [r7, #7]
 800d564:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if(HCI_verify(hciReadPacket) == 0)
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	4618      	mov	r0, r3
 800d56c:	f7ff ff7c 	bl	800d468 <HCI_verify>
 800d570:	4603      	mov	r3, r0
 800d572:	2b00      	cmp	r3, #0
 800d574:	d105      	bne.n	800d582 <HCI_Isr+0x5e>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	4619      	mov	r1, r3
 800d57a:	4811      	ldr	r0, [pc, #68]	; (800d5c0 <HCI_Isr+0x9c>)
 800d57c:	f000 fc4c 	bl	800de18 <list_insert_tail>
 800d580:	e00e      	b.n	800d5a0 <HCI_Isr+0x7c>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800d582:	683b      	ldr	r3, [r7, #0]
 800d584:	4619      	mov	r1, r3
 800d586:	480d      	ldr	r0, [pc, #52]	; (800d5bc <HCI_Isr+0x98>)
 800d588:	f000 fc2d 	bl	800dde6 <list_insert_head>
 800d58c:	e008      	b.n	800d5a0 <HCI_Isr+0x7c>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	4619      	mov	r1, r3
 800d592:	480a      	ldr	r0, [pc, #40]	; (800d5bc <HCI_Isr+0x98>)
 800d594:	f000 fc27 	bl	800dde6 <list_insert_head>
 800d598:	e002      	b.n	800d5a0 <HCI_Isr+0x7c>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 800d59a:	f000 fbcd 	bl	800dd38 <Clear_SPI_EXTI_Flag>
 800d59e:	e009      	b.n	800d5b4 <HCI_Isr+0x90>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 800d5a0:	f000 fbca 	bl	800dd38 <Clear_SPI_EXTI_Flag>
  while(HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET){
 800d5a4:	2104      	movs	r1, #4
 800d5a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d5aa:	f7f4 f815 	bl	80015d8 <HAL_GPIO_ReadPin>
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	2b01      	cmp	r3, #1
 800d5b2:	d0bf      	beq.n	800d534 <HCI_Isr+0x10>
  }
}
 800d5b4:	3708      	adds	r7, #8
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd80      	pop	{r7, pc}
 800d5ba:	bf00      	nop
 800d5bc:	2000249c 	.word	0x2000249c
 800d5c0:	200024a4 	.word	0x200024a4

0800d5c4 <hci_write>:

void hci_write(const void* data1, const void* data2, uint8_t n_bytes1, uint8_t n_bytes2){
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b084      	sub	sp, #16
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	60f8      	str	r0, [r7, #12]
 800d5cc:	60b9      	str	r1, [r7, #8]
 800d5ce:	4611      	mov	r1, r2
 800d5d0:	461a      	mov	r2, r3
 800d5d2:	460b      	mov	r3, r1
 800d5d4:	71fb      	strb	r3, [r7, #7]
 800d5d6:	4613      	mov	r3, r2
 800d5d8:	71bb      	strb	r3, [r7, #6]
  for(int i=0; i < n_bytes2; i++)
    PRINTF("%02X ", *((uint8_t*)data2 + i));
  PRINTF("\n");    
#endif
  
  Hal_Write_Serial(data1, data2, n_bytes1, n_bytes2);
 800d5da:	79fb      	ldrb	r3, [r7, #7]
 800d5dc:	b29a      	uxth	r2, r3
 800d5de:	79bb      	ldrb	r3, [r7, #6]
 800d5e0:	b29b      	uxth	r3, r3
 800d5e2:	68b9      	ldr	r1, [r7, #8]
 800d5e4:	68f8      	ldr	r0, [r7, #12]
 800d5e6:	f000 fa2f 	bl	800da48 <Hal_Write_Serial>
}
 800d5ea:	bf00      	nop
 800d5ec:	3710      	adds	r7, #16
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	bd80      	pop	{r7, pc}

0800d5f2 <hci_send_cmd>:

void hci_send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800d5f2:	b580      	push	{r7, lr}
 800d5f4:	b086      	sub	sp, #24
 800d5f6:	af00      	add	r7, sp, #0
 800d5f8:	607b      	str	r3, [r7, #4]
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	81fb      	strh	r3, [r7, #14]
 800d5fe:	460b      	mov	r3, r1
 800d600:	81bb      	strh	r3, [r7, #12]
 800d602:	4613      	mov	r3, r2
 800d604:	72fb      	strb	r3, [r7, #11]
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800d606:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d60a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d60e:	b21a      	sxth	r2, r3
 800d610:	89fb      	ldrh	r3, [r7, #14]
 800d612:	029b      	lsls	r3, r3, #10
 800d614:	b21b      	sxth	r3, r3
 800d616:	4313      	orrs	r3, r2
 800d618:	b21b      	sxth	r3, r3
 800d61a:	b29b      	uxth	r3, r3
 800d61c:	82bb      	strh	r3, [r7, #20]
  hc.plen= plen;
 800d61e:	7afb      	ldrb	r3, [r7, #11]
 800d620:	75bb      	strb	r3, [r7, #22]
  
  uint8_t header[HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE];
  header[0] = HCI_COMMAND_PKT;
 800d622:	2301      	movs	r3, #1
 800d624:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(header+1, &hc, sizeof(hc));
 800d626:	f107 0310 	add.w	r3, r7, #16
 800d62a:	3301      	adds	r3, #1
 800d62c:	f107 0114 	add.w	r1, r7, #20
 800d630:	2203      	movs	r2, #3
 800d632:	4618      	mov	r0, r3
 800d634:	f000 fc6c 	bl	800df10 <Osal_MemCpy>
  
  hci_write(header, param, sizeof(header), plen);
 800d638:	7afb      	ldrb	r3, [r7, #11]
 800d63a:	f107 0010 	add.w	r0, r7, #16
 800d63e:	2204      	movs	r2, #4
 800d640:	6879      	ldr	r1, [r7, #4]
 800d642:	f7ff ffbf 	bl	800d5c4 <hci_write>
}
 800d646:	bf00      	nop
 800d648:	3718      	adds	r7, #24
 800d64a:	46bd      	mov	sp, r7
 800d64c:	bd80      	pop	{r7, pc}

0800d64e <move_list>:

static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800d64e:	b580      	push	{r7, lr}
 800d650:	b084      	sub	sp, #16
 800d652:	af00      	add	r7, sp, #0
 800d654:	6078      	str	r0, [r7, #4]
 800d656:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while(!list_is_empty(src_list)){
 800d658:	e00a      	b.n	800d670 <move_list+0x22>
    list_remove_tail(src_list, &tmp_node);
 800d65a:	f107 030c 	add.w	r3, r7, #12
 800d65e:	4619      	mov	r1, r3
 800d660:	6838      	ldr	r0, [r7, #0]
 800d662:	f000 fc20 	bl	800dea6 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	4619      	mov	r1, r3
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f000 fbbb 	bl	800dde6 <list_insert_head>
  while(!list_is_empty(src_list)){
 800d670:	6838      	ldr	r0, [r7, #0]
 800d672:	f000 fba6 	bl	800ddc2 <list_is_empty>
 800d676:	4603      	mov	r3, r0
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d0ee      	beq.n	800d65a <move_list+0xc>
  }
}
 800d67c:	bf00      	nop
 800d67e:	3710      	adds	r7, #16
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}

0800d684 <free_event_list>:

 /* It ensures that we have at least half of the free buffers in the pool. */
static void free_event_list(void)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b082      	sub	sp, #8
 800d688:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;
    
  Disable_SPI_IRQ();
 800d68a:	f000 fb4e 	bl	800dd2a <Disable_SPI_IRQ>
  
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800d68e:	e00b      	b.n	800d6a8 <free_event_list+0x24>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800d690:	1d3b      	adds	r3, r7, #4
 800d692:	4619      	mov	r1, r3
 800d694:	480a      	ldr	r0, [pc, #40]	; (800d6c0 <free_event_list+0x3c>)
 800d696:	f000 fbec 	bl	800de72 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	4619      	mov	r1, r3
 800d69e:	4809      	ldr	r0, [pc, #36]	; (800d6c4 <free_event_list+0x40>)
 800d6a0:	f000 fbba 	bl	800de18 <list_insert_tail>
    /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
    BlueNRG */
    HCI_Isr();
 800d6a4:	f7ff ff3e 	bl	800d524 <HCI_Isr>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800d6a8:	4806      	ldr	r0, [pc, #24]	; (800d6c4 <free_event_list+0x40>)
 800d6aa:	f000 fc16 	bl	800deda <list_get_size>
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	dded      	ble.n	800d690 <free_event_list+0xc>
  }
  
  Enable_SPI_IRQ();
 800d6b4:	f000 fb32 	bl	800dd1c <Enable_SPI_IRQ>
}
 800d6b8:	bf00      	nop
 800d6ba:	3708      	adds	r7, #8
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	bd80      	pop	{r7, pc}
 800d6c0:	200024a4 	.word	0x200024a4
 800d6c4:	2000249c 	.word	0x2000249c

0800d6c8 <hci_send_req>:

int hci_send_req(struct hci_request *r, BOOL async)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b090      	sub	sp, #64	; 0x40
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
 800d6d0:	460b      	mov	r3, r1
 800d6d2:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	885b      	ldrh	r3, [r3, #2]
 800d6d8:	b21b      	sxth	r3, r3
 800d6da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d6de:	b21a      	sxth	r2, r3
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	881b      	ldrh	r3, [r3, #0]
 800d6e4:	029b      	lsls	r3, r3, #10
 800d6e6:	b21b      	sxth	r3, r3
 800d6e8:	4313      	orrs	r3, r2
 800d6ea:	b21b      	sxth	r3, r3
 800d6ec:	877b      	strh	r3, [r7, #58]	; 0x3a
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;
  int to = DEFAULT_TIMEOUT;
 800d6ee:	4b8c      	ldr	r3, [pc, #560]	; (800d920 <hci_send_req+0x258>)
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	4a8c      	ldr	r2, [pc, #560]	; (800d924 <hci_send_req+0x25c>)
 800d6f4:	fba2 2303 	umull	r2, r3, r2, r3
 800d6f8:	08db      	lsrs	r3, r3, #3
 800d6fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  struct timer t;
  tHciDataPacket * hciReadPacket = NULL;
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800d700:	f107 0308 	add.w	r3, r7, #8
 800d704:	4618      	mov	r0, r3
 800d706:	f000 fb4c 	bl	800dda2 <list_init_head>
  
  free_event_list();
 800d70a:	f7ff ffbb 	bl	800d684 <free_event_list>
  
  hci_send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	8818      	ldrh	r0, [r3, #0]
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	8859      	ldrh	r1, [r3, #2]
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	68db      	ldr	r3, [r3, #12]
 800d71a:	b2da      	uxtb	r2, r3
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	689b      	ldr	r3, [r3, #8]
 800d720:	f7ff ff67 	bl	800d5f2 <hci_send_cmd>
  
  if(async){
 800d724:	78fb      	ldrb	r3, [r7, #3]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d001      	beq.n	800d72e <hci_send_req+0x66>
    return 0;
 800d72a:	2300      	movs	r3, #0
 800d72c:	e0f3      	b.n	800d916 <hci_send_req+0x24e>
  }
  
  /* Minimum timeout is 1. */
  if(to == 0)
 800d72e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d730:	2b00      	cmp	r3, #0
 800d732:	d101      	bne.n	800d738 <hci_send_req+0x70>
    to = 1;
 800d734:	2301      	movs	r3, #1
 800d736:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  Timer_Set(&t, to);
 800d738:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d73a:	f107 0314 	add.w	r3, r7, #20
 800d73e:	4611      	mov	r1, r2
 800d740:	4618      	mov	r0, r3
 800d742:	f000 fb05 	bl	800dd50 <Timer_Set>
      Enter_Sleep_Mode();
      ATOMIC_SECTION_END();
    }
#else
    while(1){
      if(Timer_Expired(&t)){
 800d746:	f107 0314 	add.w	r3, r7, #20
 800d74a:	4618      	mov	r0, r3
 800d74c:	f000 fb11 	bl	800dd72 <Timer_Expired>
 800d750:	4603      	mov	r3, r0
 800d752:	2b00      	cmp	r3, #0
 800d754:	f040 80b7 	bne.w	800d8c6 <hci_send_req+0x1fe>
        goto failed;
      }
      if(!HCI_Queue_Empty()){
 800d758:	f7ff feda 	bl	800d510 <HCI_Queue_Empty>
 800d75c:	4603      	mov	r3, r0
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d000      	beq.n	800d764 <hci_send_req+0x9c>
      if(Timer_Expired(&t)){
 800d762:	e7f0      	b.n	800d746 <hci_send_req+0x7e>
        break;
 800d764:	bf00      	nop
      }
    }
#endif
    
    /* Extract packet from HCI event queue. */
    Disable_SPI_IRQ();
 800d766:	f000 fae0 	bl	800dd2a <Disable_SPI_IRQ>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800d76a:	f107 0310 	add.w	r3, r7, #16
 800d76e:	4619      	mov	r1, r3
 800d770:	486d      	ldr	r0, [pc, #436]	; (800d928 <hci_send_req+0x260>)
 800d772:	f000 fb7e 	bl	800de72 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	3308      	adds	r3, #8
 800d77a:	637b      	str	r3, [r7, #52]	; 0x34
    
    if(hci_hdr->type == HCI_EVENT_PKT){
 800d77c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d77e:	781b      	ldrb	r3, [r3, #0]
 800d780:	2b04      	cmp	r3, #4
 800d782:	d17e      	bne.n	800d882 <hci_send_req+0x1ba>
    
      event_pckt = (void *) (hci_hdr->data);
 800d784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d786:	3301      	adds	r3, #1
 800d788:	633b      	str	r3, [r7, #48]	; 0x30
      
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800d78a:	693b      	ldr	r3, [r7, #16]
 800d78c:	3308      	adds	r3, #8
 800d78e:	3303      	adds	r3, #3
 800d790:	62fb      	str	r3, [r7, #44]	; 0x2c
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800d798:	3b03      	subs	r3, #3
 800d79a:	62bb      	str	r3, [r7, #40]	; 0x28
      
      switch (event_pckt->evt) {
 800d79c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d79e:	781b      	ldrb	r3, [r3, #0]
 800d7a0:	2b0f      	cmp	r3, #15
 800d7a2:	d00a      	beq.n	800d7ba <hci_send_req+0xf2>
 800d7a4:	2b0f      	cmp	r3, #15
 800d7a6:	dc02      	bgt.n	800d7ae <hci_send_req+0xe6>
 800d7a8:	2b0e      	cmp	r3, #14
 800d7aa:	d029      	beq.n	800d800 <hci_send_req+0x138>
        
      case EVT_HARDWARE_ERROR:            
        goto failed;
        
      default:      
        break;
 800d7ac:	e069      	b.n	800d882 <hci_send_req+0x1ba>
      switch (event_pckt->evt) {
 800d7ae:	2b10      	cmp	r3, #16
 800d7b0:	f000 808b 	beq.w	800d8ca <hci_send_req+0x202>
 800d7b4:	2b3e      	cmp	r3, #62	; 0x3e
 800d7b6:	d043      	beq.n	800d840 <hci_send_req+0x178>
        break;
 800d7b8:	e063      	b.n	800d882 <hci_send_req+0x1ba>
        cs = (void *) ptr;
 800d7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7bc:	627b      	str	r3, [r7, #36]	; 0x24
        if (cs->opcode != opcode)
 800d7be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c0:	885b      	ldrh	r3, [r3, #2]
 800d7c2:	b29b      	uxth	r3, r3
 800d7c4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800d7c6:	429a      	cmp	r2, r3
 800d7c8:	f040 8081 	bne.w	800d8ce <hci_send_req+0x206>
        if (r->event != EVT_CMD_STATUS) {
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	685b      	ldr	r3, [r3, #4]
 800d7d0:	2b0f      	cmp	r3, #15
 800d7d2:	d004      	beq.n	800d7de <hci_send_req+0x116>
          if (cs->status) {
 800d7d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7d6:	781b      	ldrb	r3, [r3, #0]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d04f      	beq.n	800d87c <hci_send_req+0x1b4>
            goto failed;
 800d7dc:	e07a      	b.n	800d8d4 <hci_send_req+0x20c>
        r->rlen = MIN(len, r->rlen);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	695a      	ldr	r2, [r3, #20]
 800d7e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7e4:	429a      	cmp	r2, r3
 800d7e6:	bfa8      	it	ge
 800d7e8:	461a      	movge	r2, r3
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, ptr, r->rlen);
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	6918      	ldr	r0, [r3, #16]
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	695b      	ldr	r3, [r3, #20]
 800d7f6:	461a      	mov	r2, r3
 800d7f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d7fa:	f000 fb89 	bl	800df10 <Osal_MemCpy>
        goto done;
 800d7fe:	e07c      	b.n	800d8fa <hci_send_req+0x232>
        cc = (void *) ptr;
 800d800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d802:	61fb      	str	r3, [r7, #28]
        if (cc->opcode != opcode)
 800d804:	69fb      	ldr	r3, [r7, #28]
 800d806:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d80a:	b29b      	uxth	r3, r3
 800d80c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800d80e:	429a      	cmp	r2, r3
 800d810:	d15f      	bne.n	800d8d2 <hci_send_req+0x20a>
        ptr += EVT_CMD_COMPLETE_SIZE;
 800d812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d814:	3303      	adds	r3, #3
 800d816:	62fb      	str	r3, [r7, #44]	; 0x2c
        len -= EVT_CMD_COMPLETE_SIZE;
 800d818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d81a:	3b03      	subs	r3, #3
 800d81c:	62bb      	str	r3, [r7, #40]	; 0x28
        r->rlen = MIN(len, r->rlen);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	695a      	ldr	r2, [r3, #20]
 800d822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d824:	429a      	cmp	r2, r3
 800d826:	bfa8      	it	ge
 800d828:	461a      	movge	r2, r3
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, ptr, r->rlen);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6918      	ldr	r0, [r3, #16]
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	695b      	ldr	r3, [r3, #20]
 800d836:	461a      	mov	r2, r3
 800d838:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d83a:	f000 fb69 	bl	800df10 <Osal_MemCpy>
        goto done;
 800d83e:	e05c      	b.n	800d8fa <hci_send_req+0x232>
        me = (void *) ptr;
 800d840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d842:	623b      	str	r3, [r7, #32]
        if (me->subevent != r->event)
 800d844:	6a3b      	ldr	r3, [r7, #32]
 800d846:	781b      	ldrb	r3, [r3, #0]
 800d848:	461a      	mov	r2, r3
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	685b      	ldr	r3, [r3, #4]
 800d84e:	429a      	cmp	r2, r3
 800d850:	d116      	bne.n	800d880 <hci_send_req+0x1b8>
        len -= 1;
 800d852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d854:	3b01      	subs	r3, #1
 800d856:	62bb      	str	r3, [r7, #40]	; 0x28
        r->rlen = MIN(len, r->rlen);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	695a      	ldr	r2, [r3, #20]
 800d85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d85e:	429a      	cmp	r2, r3
 800d860:	bfa8      	it	ge
 800d862:	461a      	movge	r2, r3
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, me->data, r->rlen);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	6918      	ldr	r0, [r3, #16]
 800d86c:	6a3b      	ldr	r3, [r7, #32]
 800d86e:	1c59      	adds	r1, r3, #1
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	695b      	ldr	r3, [r3, #20]
 800d874:	461a      	mov	r2, r3
 800d876:	f000 fb4b 	bl	800df10 <Osal_MemCpy>
        goto done;
 800d87a:	e03e      	b.n	800d8fa <hci_send_req+0x232>
          break;
 800d87c:	bf00      	nop
 800d87e:	e000      	b.n	800d882 <hci_send_req+0x1ba>
          break;
 800d880:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if(list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)){
 800d882:	482a      	ldr	r0, [pc, #168]	; (800d92c <hci_send_req+0x264>)
 800d884:	f000 fa9d 	bl	800ddc2 <list_is_empty>
 800d888:	4603      	mov	r3, r0
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d00d      	beq.n	800d8aa <hci_send_req+0x1e2>
 800d88e:	4826      	ldr	r0, [pc, #152]	; (800d928 <hci_send_req+0x260>)
 800d890:	f000 fa97 	bl	800ddc2 <list_is_empty>
 800d894:	4603      	mov	r3, r0
 800d896:	2b00      	cmp	r3, #0
 800d898:	d007      	beq.n	800d8aa <hci_send_req+0x1e2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800d89a:	693b      	ldr	r3, [r7, #16]
 800d89c:	4619      	mov	r1, r3
 800d89e:	4823      	ldr	r0, [pc, #140]	; (800d92c <hci_send_req+0x264>)
 800d8a0:	f000 faba 	bl	800de18 <list_insert_tail>
      hciReadPacket=NULL;
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	613b      	str	r3, [r7, #16]
 800d8a8:	e008      	b.n	800d8bc <hci_send_req+0x1f4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
      */
      list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800d8aa:	693a      	ldr	r2, [r7, #16]
 800d8ac:	f107 0308 	add.w	r3, r7, #8
 800d8b0:	4611      	mov	r1, r2
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f000 fab0 	bl	800de18 <list_insert_tail>
      hciReadPacket=NULL;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	613b      	str	r3, [r7, #16]
    }
    
    HCI_Isr();
 800d8bc:	f7ff fe32 	bl	800d524 <HCI_Isr>
    
    Enable_SPI_IRQ();
 800d8c0:	f000 fa2c 	bl	800dd1c <Enable_SPI_IRQ>
  while(1) {
 800d8c4:	e73f      	b.n	800d746 <hci_send_req+0x7e>
        goto failed;
 800d8c6:	bf00      	nop
 800d8c8:	e004      	b.n	800d8d4 <hci_send_req+0x20c>
        goto failed;
 800d8ca:	bf00      	nop
 800d8cc:	e002      	b.n	800d8d4 <hci_send_req+0x20c>
          goto failed;
 800d8ce:	bf00      	nop
 800d8d0:	e000      	b.n	800d8d4 <hci_send_req+0x20c>
          goto failed;
 800d8d2:	bf00      	nop
    
  }
  
failed:
  if(hciReadPacket!=NULL){
 800d8d4:	693b      	ldr	r3, [r7, #16]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d004      	beq.n	800d8e4 <hci_send_req+0x21c>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800d8da:	693b      	ldr	r3, [r7, #16]
 800d8dc:	4619      	mov	r1, r3
 800d8de:	4813      	ldr	r0, [pc, #76]	; (800d92c <hci_send_req+0x264>)
 800d8e0:	f000 fa81 	bl	800dde6 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800d8e4:	f107 0308 	add.w	r3, r7, #8
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	480f      	ldr	r0, [pc, #60]	; (800d928 <hci_send_req+0x260>)
 800d8ec:	f7ff feaf 	bl	800d64e <move_list>
  
  Enable_SPI_IRQ();
 800d8f0:	f000 fa14 	bl	800dd1c <Enable_SPI_IRQ>
  return -1;
 800d8f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d8f8:	e00d      	b.n	800d916 <hci_send_req+0x24e>
  
done:
  // Insert the packet back into the pool.
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	4619      	mov	r1, r3
 800d8fe:	480b      	ldr	r0, [pc, #44]	; (800d92c <hci_send_req+0x264>)
 800d900:	f000 fa71 	bl	800dde6 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800d904:	f107 0308 	add.w	r3, r7, #8
 800d908:	4619      	mov	r1, r3
 800d90a:	4807      	ldr	r0, [pc, #28]	; (800d928 <hci_send_req+0x260>)
 800d90c:	f7ff fe9f 	bl	800d64e <move_list>
  
  Enable_SPI_IRQ();
 800d910:	f000 fa04 	bl	800dd1c <Enable_SPI_IRQ>
  return 0;
 800d914:	2300      	movs	r3, #0
}
 800d916:	4618      	mov	r0, r3
 800d918:	3740      	adds	r7, #64	; 0x40
 800d91a:	46bd      	mov	sp, r7
 800d91c:	bd80      	pop	{r7, pc}
 800d91e:	bf00      	nop
 800d920:	080221dc 	.word	0x080221dc
 800d924:	cccccccd 	.word	0xcccccccd
 800d928:	200024a4 	.word	0x200024a4
 800d92c:	2000249c 	.word	0x2000249c

0800d930 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800d930:	b580      	push	{r7, lr}
 800d932:	b08e      	sub	sp, #56	; 0x38
 800d934:	af00      	add	r7, sp, #0
 800d936:	60f8      	str	r0, [r7, #12]
 800d938:	60b9      	str	r1, [r7, #8]
 800d93a:	607a      	str	r2, [r7, #4]
 800d93c:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800d93e:	f107 0314 	add.w	r3, r7, #20
 800d942:	2209      	movs	r2, #9
 800d944:	2100      	movs	r1, #0
 800d946:	4618      	mov	r0, r3
 800d948:	f000 faf2 	bl	800df30 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d94c:	f107 0320 	add.w	r3, r7, #32
 800d950:	2218      	movs	r2, #24
 800d952:	2100      	movs	r1, #0
 800d954:	4618      	mov	r0, r3
 800d956:	f000 faeb 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_INFO_PARAM;
 800d95a:	2304      	movs	r3, #4
 800d95c:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800d95e:	2301      	movs	r3, #1
 800d960:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 800d962:	2300      	movs	r3, #0
 800d964:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 800d966:	2300      	movs	r3, #0
 800d968:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 800d96a:	f107 0314 	add.w	r3, r7, #20
 800d96e:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800d970:	2309      	movs	r3, #9
 800d972:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d974:	f107 0320 	add.w	r3, r7, #32
 800d978:	2100      	movs	r1, #0
 800d97a:	4618      	mov	r0, r3
 800d97c:	f7ff fea4 	bl	800d6c8 <hci_send_req>
 800d980:	4603      	mov	r3, r0
 800d982:	2b00      	cmp	r3, #0
 800d984:	da01      	bge.n	800d98a <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800d986:	23ff      	movs	r3, #255	; 0xff
 800d988:	e018      	b.n	800d9bc <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800d98a:	7d3b      	ldrb	r3, [r7, #20]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d001      	beq.n	800d994 <hci_le_read_local_version+0x64>
    return resp.status;
 800d990:	7d3b      	ldrb	r3, [r7, #20]
 800d992:	e013      	b.n	800d9bc <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800d994:	7d7a      	ldrb	r2, [r7, #21]
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800d99a:	8afa      	ldrh	r2, [r7, #22]
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800d9a0:	7e3a      	ldrb	r2, [r7, #24]
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800d9a6:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800d9aa:	b29a      	uxth	r2, r3
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800d9b0:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800d9b4:	b29a      	uxth	r2, r3
 800d9b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9b8:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800d9ba:	2300      	movs	r3, #0
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	3738      	adds	r7, #56	; 0x38
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}

0800d9c4 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b092      	sub	sp, #72	; 0x48
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	6039      	str	r1, [r7, #0]
 800d9ce:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  Osal_MemSet(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800d9d0:	f107 0310 	add.w	r3, r7, #16
 800d9d4:	2220      	movs	r2, #32
 800d9d6:	2100      	movs	r1, #0
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f000 faa9 	bl	800df30 <Osal_MemSet>
  scan_resp_cp.length = length;
 800d9de:	79fb      	ldrb	r3, [r7, #7]
 800d9e0:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(scan_resp_cp.data, data, MIN(31,length));
 800d9e2:	79fb      	ldrb	r3, [r7, #7]
 800d9e4:	2b1f      	cmp	r3, #31
 800d9e6:	d801      	bhi.n	800d9ec <hci_le_set_scan_resp_data+0x28>
 800d9e8:	79fa      	ldrb	r2, [r7, #7]
 800d9ea:	e000      	b.n	800d9ee <hci_le_set_scan_resp_data+0x2a>
 800d9ec:	221f      	movs	r2, #31
 800d9ee:	f107 0310 	add.w	r3, r7, #16
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	6839      	ldr	r1, [r7, #0]
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f000 fa8a 	bl	800df10 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d9fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800da00:	2218      	movs	r2, #24
 800da02:	2100      	movs	r1, #0
 800da04:	4618      	mov	r0, r3
 800da06:	f000 fa93 	bl	800df30 <Osal_MemSet>
  rq.ogf = OGF_LE_CTL;
 800da0a:	2308      	movs	r3, #8
 800da0c:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800da0e:	2309      	movs	r3, #9
 800da10:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 800da12:	f107 0310 	add.w	r3, r7, #16
 800da16:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800da18:	2320      	movs	r3, #32
 800da1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 800da1c:	f107 030f 	add.w	r3, r7, #15
 800da20:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 800da22:	2301      	movs	r3, #1
 800da24:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800da26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800da2a:	2100      	movs	r1, #0
 800da2c:	4618      	mov	r0, r3
 800da2e:	f7ff fe4b 	bl	800d6c8 <hci_send_req>
 800da32:	4603      	mov	r3, r0
 800da34:	2b00      	cmp	r3, #0
 800da36:	da01      	bge.n	800da3c <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800da38:	23ff      	movs	r3, #255	; 0xff
 800da3a:	e000      	b.n	800da3e <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800da3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3748      	adds	r7, #72	; 0x48
 800da42:	46bd      	mov	sp, r7
 800da44:	bd80      	pop	{r7, pc}
	...

0800da48 <Hal_Write_Serial>:
 * @param  n_bytes1: number of bytes in 1st buffer
 * @param  n_bytes2: number of bytes in 2nd buffer
 * @retval None
 */
void Hal_Write_Serial(const void* data1, const void* data2, int32_t n_bytes1,
		int32_t n_bytes2) {
 800da48:	b580      	push	{r7, lr}
 800da4a:	b088      	sub	sp, #32
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	60f8      	str	r0, [r7, #12]
 800da50:	60b9      	str	r1, [r7, #8]
 800da52:	607a      	str	r2, [r7, #4]
 800da54:	603b      	str	r3, [r7, #0]
	struct timer t;
	int ret;
	uint8_t data2_offset = 0;
 800da56:	2300      	movs	r3, #0
 800da58:	77fb      	strb	r3, [r7, #31]

	Timer_Set(&t, CLOCK_SECOND / 10);
 800da5a:	4b1e      	ldr	r3, [pc, #120]	; (800dad4 <Hal_Write_Serial+0x8c>)
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	4a1e      	ldr	r2, [pc, #120]	; (800dad8 <Hal_Write_Serial+0x90>)
 800da60:	fba2 2303 	umull	r2, r3, r2, r3
 800da64:	08da      	lsrs	r2, r3, #3
 800da66:	f107 0310 	add.w	r3, r7, #16
 800da6a:	4611      	mov	r1, r2
 800da6c:	4618      	mov	r0, r3
 800da6e:	f000 f96f 	bl	800dd50 <Timer_Set>

	Disable_SPI_IRQ();
 800da72:	f000 f95a 	bl	800dd2a <Disable_SPI_IRQ>
#if ENABLE_SPI_FIX
	BlueNRG_IRQ_High();
#endif

	while (1) {
		ret = BlueNRG_SPI_Write((uint8_t *) data1,
 800da76:	7ffb      	ldrb	r3, [r7, #31]
 800da78:	68ba      	ldr	r2, [r7, #8]
 800da7a:	18d1      	adds	r1, r2, r3
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	b2da      	uxtb	r2, r3
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	b2db      	uxtb	r3, r3
 800da84:	68f8      	ldr	r0, [r7, #12]
 800da86:	f000 f89d 	bl	800dbc4 <BlueNRG_SPI_Write>
 800da8a:	61b8      	str	r0, [r7, #24]
				(uint8_t *) data2 + data2_offset, n_bytes1, n_bytes2);

		if (ret >= 0) {
 800da8c:	69bb      	ldr	r3, [r7, #24]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	db0d      	blt.n	800daae <Hal_Write_Serial+0x66>
			n_bytes1 = 0;
 800da92:	2300      	movs	r3, #0
 800da94:	607b      	str	r3, [r7, #4]
			n_bytes2 -= ret;
 800da96:	683a      	ldr	r2, [r7, #0]
 800da98:	69bb      	ldr	r3, [r7, #24]
 800da9a:	1ad3      	subs	r3, r2, r3
 800da9c:	603b      	str	r3, [r7, #0]
			data2_offset += ret;
 800da9e:	69bb      	ldr	r3, [r7, #24]
 800daa0:	b2da      	uxtb	r2, r3
 800daa2:	7ffb      	ldrb	r3, [r7, #31]
 800daa4:	4413      	add	r3, r2
 800daa6:	77fb      	strb	r3, [r7, #31]
			if (n_bytes2 == 0)
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d008      	beq.n	800dac0 <Hal_Write_Serial+0x78>
				break;
		}

		if (Timer_Expired(&t)) {
 800daae:	f107 0310 	add.w	r3, r7, #16
 800dab2:	4618      	mov	r0, r3
 800dab4:	f000 f95d 	bl	800dd72 <Timer_Expired>
 800dab8:	4603      	mov	r3, r0
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d102      	bne.n	800dac4 <Hal_Write_Serial+0x7c>
		ret = BlueNRG_SPI_Write((uint8_t *) data1,
 800dabe:	e7da      	b.n	800da76 <Hal_Write_Serial+0x2e>
				break;
 800dac0:	bf00      	nop
 800dac2:	e000      	b.n	800dac6 <Hal_Write_Serial+0x7e>
			break;
 800dac4:	bf00      	nop
	}
#if ENABLE_SPI_FIX
	BlueNRG_Release_IRQ();
#endif

	Enable_SPI_IRQ();
 800dac6:	f000 f929 	bl	800dd1c <Enable_SPI_IRQ>
}
 800daca:	bf00      	nop
 800dacc:	3720      	adds	r7, #32
 800dace:	46bd      	mov	sp, r7
 800dad0:	bd80      	pop	{r7, pc}
 800dad2:	bf00      	nop
 800dad4:	080221dc 	.word	0x080221dc
 800dad8:	cccccccd 	.word	0xcccccccd

0800dadc <BlueNRG_RST>:
/**
 * @brief  Resets the BlueNRG.
 * @param  None
 * @retval None
 */
void BlueNRG_RST(void) {
 800dadc:	b580      	push	{r7, lr}
 800dade:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 800dae0:	2200      	movs	r2, #0
 800dae2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800dae6:	4808      	ldr	r0, [pc, #32]	; (800db08 <BlueNRG_RST+0x2c>)
 800dae8:	f7f3 fd8e 	bl	8001608 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800daec:	2005      	movs	r0, #5
 800daee:	f7f2 fdbf 	bl	8000670 <HAL_Delay>
	HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_SET);
 800daf2:	2201      	movs	r2, #1
 800daf4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800daf8:	4803      	ldr	r0, [pc, #12]	; (800db08 <BlueNRG_RST+0x2c>)
 800dafa:	f7f3 fd85 	bl	8001608 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800dafe:	2005      	movs	r0, #5
 800db00:	f7f2 fdb6 	bl	8000670 <HAL_Delay>
}
 800db04:	bf00      	nop
 800db06:	bd80      	pop	{r7, pc}
 800db08:	48000400 	.word	0x48000400

0800db0c <BlueNRG_HW_Bootloader>:
/**
 * @brief  Activate internal bootloader using pin.
 * @param  None
 * @retval None
 */
void BlueNRG_HW_Bootloader(void) {
 800db0c:	b580      	push	{r7, lr}
 800db0e:	af00      	add	r7, sp, #0
	Disable_SPI_IRQ();
 800db10:	f000 f90b 	bl	800dd2a <Disable_SPI_IRQ>
	set_irq_as_output();
 800db14:	f000 f8c4 	bl	800dca0 <set_irq_as_output>
	BlueNRG_RST();
 800db18:	f7ff ffe0 	bl	800dadc <BlueNRG_RST>
	set_irq_as_input();
 800db1c:	f000 f8dc 	bl	800dcd8 <set_irq_as_input>
	Enable_SPI_IRQ();
 800db20:	f000 f8fc 	bl	800dd1c <Enable_SPI_IRQ>
}
 800db24:	bf00      	nop
 800db26:	bd80      	pop	{r7, pc}

0800db28 <BlueNRG_SPI_Read_All>:
 * @param  hspi     : Handle of the STM32Cube HAL SPI interface
 * @param  buffer   : Buffer where data from SPI are stored
 * @param  buff_size: Buffer size
 * @retval int32_t  : Number of read bytes
 */
int32_t BlueNRG_SPI_Read_All(uint8_t *buffer, uint8_t buff_size) {
 800db28:	b580      	push	{r7, lr}
 800db2a:	b088      	sub	sp, #32
 800db2c:	af02      	add	r7, sp, #8
 800db2e:	6078      	str	r0, [r7, #4]
 800db30:	460b      	mov	r3, r1
 800db32:	70fb      	strb	r3, [r7, #3]
	uint16_t byte_count;
	uint8_t len = 0;
 800db34:	2300      	movs	r3, #0
 800db36:	757b      	strb	r3, [r7, #21]

	const uint8_t header_master[5] = { 0x0b, 0x00, 0x00, 0x00, 0x00 };
 800db38:	230b      	movs	r3, #11
 800db3a:	743b      	strb	r3, [r7, #16]
 800db3c:	2300      	movs	r3, #0
 800db3e:	747b      	strb	r3, [r7, #17]
 800db40:	2300      	movs	r3, #0
 800db42:	74bb      	strb	r3, [r7, #18]
 800db44:	2300      	movs	r3, #0
 800db46:	74fb      	strb	r3, [r7, #19]
 800db48:	2300      	movs	r3, #0
 800db4a:	753b      	strb	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800db4c:	b672      	cpsid	i
	uint8_t header_slave[5];

	__disable_irq();

	/* CS reset */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800db4e:	2200      	movs	r2, #0
 800db50:	2104      	movs	r1, #4
 800db52:	481a      	ldr	r0, [pc, #104]	; (800dbbc <BlueNRG_SPI_Read_All+0x94>)
 800db54:	f7f3 fd58 	bl	8001608 <HAL_GPIO_WritePin>

	/* Read the header */
	HAL_SPI_TransmitReceive(&hspi1, header_master, header_slave, HEADER_SIZE,
 800db58:	f107 0208 	add.w	r2, r7, #8
 800db5c:	f107 0110 	add.w	r1, r7, #16
 800db60:	230f      	movs	r3, #15
 800db62:	9300      	str	r3, [sp, #0]
 800db64:	2305      	movs	r3, #5
 800db66:	4816      	ldr	r0, [pc, #88]	; (800dbc0 <BlueNRG_SPI_Read_All+0x98>)
 800db68:	f7f7 ff84 	bl	8005a74 <HAL_SPI_TransmitReceive>
			TIMEOUT_DURATION);

	if (header_slave[0] == 0x02) {
 800db6c:	7a3b      	ldrb	r3, [r7, #8]
 800db6e:	2b02      	cmp	r3, #2
 800db70:	d119      	bne.n	800dba6 <BlueNRG_SPI_Read_All+0x7e>
		// device is ready

		byte_count = (header_slave[4] << 8) | header_slave[3];
 800db72:	7b3b      	ldrb	r3, [r7, #12]
 800db74:	021b      	lsls	r3, r3, #8
 800db76:	b21a      	sxth	r2, r3
 800db78:	7afb      	ldrb	r3, [r7, #11]
 800db7a:	b21b      	sxth	r3, r3
 800db7c:	4313      	orrs	r3, r2
 800db7e:	b21b      	sxth	r3, r3
 800db80:	82fb      	strh	r3, [r7, #22]

		if (byte_count > 0) {
 800db82:	8afb      	ldrh	r3, [r7, #22]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d00e      	beq.n	800dba6 <BlueNRG_SPI_Read_All+0x7e>

			// avoid to read more data that size of the buffer
			if (byte_count > buff_size)
 800db88:	78fb      	ldrb	r3, [r7, #3]
 800db8a:	b29b      	uxth	r3, r3
 800db8c:	8afa      	ldrh	r2, [r7, #22]
 800db8e:	429a      	cmp	r2, r3
 800db90:	d901      	bls.n	800db96 <BlueNRG_SPI_Read_All+0x6e>
				byte_count = buff_size;
 800db92:	78fb      	ldrb	r3, [r7, #3]
 800db94:	82fb      	strh	r3, [r7, #22]

			HAL_SPI_Receive(&hspi1, buffer, byte_count, TIMEOUT_DURATION);
 800db96:	8afa      	ldrh	r2, [r7, #22]
 800db98:	230f      	movs	r3, #15
 800db9a:	6879      	ldr	r1, [r7, #4]
 800db9c:	4808      	ldr	r0, [pc, #32]	; (800dbc0 <BlueNRG_SPI_Read_All+0x98>)
 800db9e:	f7f7 fe44 	bl	800582a <HAL_SPI_Receive>

			len = byte_count;
 800dba2:	8afb      	ldrh	r3, [r7, #22]
 800dba4:	757b      	strb	r3, [r7, #21]
		}
	}
	/* Release CS line */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800dba6:	2201      	movs	r2, #1
 800dba8:	2104      	movs	r1, #4
 800dbaa:	4804      	ldr	r0, [pc, #16]	; (800dbbc <BlueNRG_SPI_Read_All+0x94>)
 800dbac:	f7f3 fd2c 	bl	8001608 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 800dbb0:	b662      	cpsie	i

	__enable_irq();

	return len;
 800dbb2:	7d7b      	ldrb	r3, [r7, #21]
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	3718      	adds	r7, #24
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}
 800dbbc:	48000400 	.word	0x48000400
 800dbc0:	200023f0 	.word	0x200023f0

0800dbc4 <BlueNRG_SPI_Write>:
 * @param  Nb_bytes1: Size of first data buffer to be written
 * @param  Nb_bytes2: Size of second data buffer to be written
 * @retval Number of read bytes
 */
int32_t BlueNRG_SPI_Write(uint8_t* data1, uint8_t* data2, uint8_t Nb_bytes1,
		uint8_t Nb_bytes2) {
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b08c      	sub	sp, #48	; 0x30
 800dbc8:	af02      	add	r7, sp, #8
 800dbca:	60f8      	str	r0, [r7, #12]
 800dbcc:	60b9      	str	r1, [r7, #8]
 800dbce:	4611      	mov	r1, r2
 800dbd0:	461a      	mov	r2, r3
 800dbd2:	460b      	mov	r3, r1
 800dbd4:	71fb      	strb	r3, [r7, #7]
 800dbd6:	4613      	mov	r3, r2
 800dbd8:	71bb      	strb	r3, [r7, #6]
	int16_t result = 0;
 800dbda:	2300      	movs	r3, #0
 800dbdc:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t tx_bytes;
	uint8_t rx_bytes;

	const uint8_t header_master[5] = { 0x0a, 0x00, 0x00, 0x00, 0x00 };
 800dbde:	230a      	movs	r3, #10
 800dbe0:	773b      	strb	r3, [r7, #28]
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	777b      	strb	r3, [r7, #29]
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	77bb      	strb	r3, [r7, #30]
 800dbea:	2300      	movs	r3, #0
 800dbec:	77fb      	strb	r3, [r7, #31]
 800dbee:	2300      	movs	r3, #0
 800dbf0:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t header_slave[5] = { 0x00 };
 800dbf4:	f107 0314 	add.w	r3, r7, #20
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	601a      	str	r2, [r3, #0]
 800dbfc:	711a      	strb	r2, [r3, #4]

	/* CS reset */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800dbfe:	2200      	movs	r2, #0
 800dc00:	2104      	movs	r1, #4
 800dc02:	4825      	ldr	r0, [pc, #148]	; (800dc98 <BlueNRG_SPI_Write+0xd4>)
 800dc04:	f7f3 fd00 	bl	8001608 <HAL_GPIO_WritePin>

	/* Exchange header */
	HAL_SPI_TransmitReceive(&hspi1, header_master, header_slave, HEADER_SIZE,
 800dc08:	f107 0214 	add.w	r2, r7, #20
 800dc0c:	f107 011c 	add.w	r1, r7, #28
 800dc10:	230f      	movs	r3, #15
 800dc12:	9300      	str	r3, [sp, #0]
 800dc14:	2305      	movs	r3, #5
 800dc16:	4821      	ldr	r0, [pc, #132]	; (800dc9c <BlueNRG_SPI_Write+0xd8>)
 800dc18:	f7f7 ff2c 	bl	8005a74 <HAL_SPI_TransmitReceive>
			TIMEOUT_DURATION);

	if (header_slave[0] != 0x02) {
 800dc1c:	7d3b      	ldrb	r3, [r7, #20]
 800dc1e:	2b02      	cmp	r3, #2
 800dc20:	d003      	beq.n	800dc2a <BlueNRG_SPI_Write+0x66>
		result = -1;
 800dc22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dc26:	84fb      	strh	r3, [r7, #38]	; 0x26
		goto failed;
 800dc28:	e02b      	b.n	800dc82 <BlueNRG_SPI_Write+0xbe>
		// BlueNRG not awake.
	}

	rx_bytes = header_slave[1];
 800dc2a:	7d7b      	ldrb	r3, [r7, #21]
 800dc2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if (rx_bytes < Nb_bytes1) {
 800dc30:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800dc34:	79fb      	ldrb	r3, [r7, #7]
 800dc36:	429a      	cmp	r2, r3
 800dc38:	d203      	bcs.n	800dc42 <BlueNRG_SPI_Write+0x7e>
		result = -2;
 800dc3a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800dc3e:	84fb      	strh	r3, [r7, #38]	; 0x26
		goto failed;
 800dc40:	e01f      	b.n	800dc82 <BlueNRG_SPI_Write+0xbe>
		// BlueNRG .
	}

	HAL_SPI_Transmit(&hspi1, data1, Nb_bytes1, TIMEOUT_DURATION);
 800dc42:	79fb      	ldrb	r3, [r7, #7]
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	230f      	movs	r3, #15
 800dc48:	68f9      	ldr	r1, [r7, #12]
 800dc4a:	4814      	ldr	r0, [pc, #80]	; (800dc9c <BlueNRG_SPI_Write+0xd8>)
 800dc4c:	f7f7 fc89 	bl	8005562 <HAL_SPI_Transmit>

	rx_bytes -= Nb_bytes1;
 800dc50:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800dc54:	79fb      	ldrb	r3, [r7, #7]
 800dc56:	1ad3      	subs	r3, r2, r3
 800dc58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if (Nb_bytes2 > rx_bytes) {
 800dc5c:	79ba      	ldrb	r2, [r7, #6]
 800dc5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dc62:	429a      	cmp	r2, r3
 800dc64:	d903      	bls.n	800dc6e <BlueNRG_SPI_Write+0xaa>
		tx_bytes = rx_bytes;
 800dc66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dc6a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800dc6c:	e001      	b.n	800dc72 <BlueNRG_SPI_Write+0xae>
	} else {
		tx_bytes = Nb_bytes2;
 800dc6e:	79bb      	ldrb	r3, [r7, #6]
 800dc70:	84bb      	strh	r3, [r7, #36]	; 0x24
	}

	HAL_SPI_Transmit(&hspi1, data2, tx_bytes, TIMEOUT_DURATION);
 800dc72:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800dc74:	230f      	movs	r3, #15
 800dc76:	68b9      	ldr	r1, [r7, #8]
 800dc78:	4808      	ldr	r0, [pc, #32]	; (800dc9c <BlueNRG_SPI_Write+0xd8>)
 800dc7a:	f7f7 fc72 	bl	8005562 <HAL_SPI_Transmit>

	result = tx_bytes;
 800dc7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc80:	84fb      	strh	r3, [r7, #38]	; 0x26

	failed:

	/* Release CS line */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800dc82:	2201      	movs	r2, #1
 800dc84:	2104      	movs	r1, #4
 800dc86:	4804      	ldr	r0, [pc, #16]	; (800dc98 <BlueNRG_SPI_Write+0xd4>)
 800dc88:	f7f3 fcbe 	bl	8001608 <HAL_GPIO_WritePin>

	return result;
 800dc8c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	3728      	adds	r7, #40	; 0x28
 800dc94:	46bd      	mov	sp, r7
 800dc96:	bd80      	pop	{r7, pc}
 800dc98:	48000400 	.word	0x48000400
 800dc9c:	200023f0 	.word	0x200023f0

0800dca0 <set_irq_as_output>:
/**
 * @brief  Set in Output mode the IRQ.
 * @param  None
 * @retval None
 */
void set_irq_as_output() {
 800dca0:	b580      	push	{r7, lr}
 800dca2:	b086      	sub	sp, #24
 800dca4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Pull IRQ high */
	GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 800dca6:	2304      	movs	r3, #4
 800dca8:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800dcaa:	2301      	movs	r3, #1
 800dcac:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 800dcae:	2303      	movs	r3, #3
 800dcb0:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800dcb6:	1d3b      	adds	r3, r7, #4
 800dcb8:	4619      	mov	r1, r3
 800dcba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dcbe:	f7f3 f9ef 	bl	80010a0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN, GPIO_PIN_SET);
 800dcc2:	2201      	movs	r2, #1
 800dcc4:	2104      	movs	r1, #4
 800dcc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dcca:	f7f3 fc9d 	bl	8001608 <HAL_GPIO_WritePin>
}
 800dcce:	bf00      	nop
 800dcd0:	3718      	adds	r7, #24
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}
	...

0800dcd8 <set_irq_as_input>:
/**
 * @brief  Set the IRQ in input mode.
 * @param  None
 * @retval None
 */
void set_irq_as_input() {
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b086      	sub	sp, #24
 800dcdc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* IRQ input */
	GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 800dcde:	2304      	movs	r3, #4
 800dce0:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = BNRG_SPI_IRQ_MODE;
 800dce2:	4b0d      	ldr	r3, [pc, #52]	; (800dd18 <set_irq_as_input+0x40>)
 800dce4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 800dce6:	2302      	movs	r3, #2
 800dce8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 800dcea:	2303      	movs	r3, #3
 800dcec:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Alternate = BNRG_SPI_IRQ_ALTERNATE;
 800dcee:	2300      	movs	r3, #0
 800dcf0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800dcf2:	1d3b      	adds	r3, r7, #4
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dcfa:	f7f3 f9d1 	bl	80010a0 <HAL_GPIO_Init>

	GPIO_InitStructure.Pull = BNRG_SPI_IRQ_PULL;
 800dcfe:	2300      	movs	r3, #0
 800dd00:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800dd02:	1d3b      	adds	r3, r7, #4
 800dd04:	4619      	mov	r1, r3
 800dd06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dd0a:	f7f3 f9c9 	bl	80010a0 <HAL_GPIO_Init>
}
 800dd0e:	bf00      	nop
 800dd10:	3718      	adds	r7, #24
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}
 800dd16:	bf00      	nop
 800dd18:	10110000 	.word	0x10110000

0800dd1c <Enable_SPI_IRQ>:
/**
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
void Enable_SPI_IRQ(void) {
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	af00      	add	r7, sp, #0
	HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 800dd20:	2008      	movs	r0, #8
 800dd22:	f7f2 fe30 	bl	8000986 <HAL_NVIC_EnableIRQ>
}
 800dd26:	bf00      	nop
 800dd28:	bd80      	pop	{r7, pc}

0800dd2a <Disable_SPI_IRQ>:
/**
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
void Disable_SPI_IRQ(void) {
 800dd2a:	b580      	push	{r7, lr}
 800dd2c:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 800dd2e:	2008      	movs	r0, #8
 800dd30:	f7f2 fe37 	bl	80009a2 <HAL_NVIC_DisableIRQ>
}
 800dd34:	bf00      	nop
 800dd36:	bd80      	pop	{r7, pc}

0800dd38 <Clear_SPI_EXTI_Flag>:
/**
 * @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
 * @param  None
 * @retval None
 */
void Clear_SPI_EXTI_Flag(void) {
 800dd38:	b480      	push	{r7}
 800dd3a:	af00      	add	r7, sp, #0
	__HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);
 800dd3c:	4b03      	ldr	r3, [pc, #12]	; (800dd4c <Clear_SPI_EXTI_Flag+0x14>)
 800dd3e:	2204      	movs	r2, #4
 800dd40:	615a      	str	r2, [r3, #20]
}
 800dd42:	bf00      	nop
 800dd44:	46bd      	mov	sp, r7
 800dd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4a:	4770      	bx	lr
 800dd4c:	40010400 	.word	0x40010400

0800dd50 <Timer_Set>:
 * @param[in] interval  The interval before the timer expires.
 *
 */
void
Timer_Set(struct timer *t, tClockTime interval)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b082      	sub	sp, #8
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
 800dd58:	6039      	str	r1, [r7, #0]
  t->interval = interval;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	683a      	ldr	r2, [r7, #0]
 800dd5e:	605a      	str	r2, [r3, #4]
  t->start = Clock_Time();
 800dd60:	f001 fed0 	bl	800fb04 <Clock_Time>
 800dd64:	4602      	mov	r2, r0
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	601a      	str	r2, [r3, #0]
}
 800dd6a:	bf00      	nop
 800dd6c:	3708      	adds	r7, #8
 800dd6e:	46bd      	mov	sp, r7
 800dd70:	bd80      	pop	{r7, pc}

0800dd72 <Timer_Expired>:
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int
Timer_Expired(struct timer *t)
{
 800dd72:	b580      	push	{r7, lr}
 800dd74:	b084      	sub	sp, #16
 800dd76:	af00      	add	r7, sp, #0
 800dd78:	6078      	str	r0, [r7, #4]
  /* Note: Can not return diff >= t->interval so we add 1 to diff and return
     t->interval < diff - required to avoid an internal error in mspgcc. */
  tClockTime diff = (Clock_Time() - t->start) + 1;
 800dd7a:	f001 fec3 	bl	800fb04 <Clock_Time>
 800dd7e:	4602      	mov	r2, r0
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	1ad3      	subs	r3, r2, r3
 800dd86:	3301      	adds	r3, #1
 800dd88:	60fb      	str	r3, [r7, #12]
  return t->interval < diff;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	685a      	ldr	r2, [r3, #4]
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	429a      	cmp	r2, r3
 800dd92:	bf34      	ite	cc
 800dd94:	2301      	movcc	r3, #1
 800dd96:	2300      	movcs	r3, #0
 800dd98:	b2db      	uxtb	r3, r3

}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3710      	adds	r7, #16
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}

0800dda2 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800dda2:	b480      	push	{r7}
 800dda4:	b083      	sub	sp, #12
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	687a      	ldr	r2, [r7, #4]
 800ddae:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	687a      	ldr	r2, [r7, #4]
 800ddb4:	605a      	str	r2, [r3, #4]
}
 800ddb6:	bf00      	nop
 800ddb8:	370c      	adds	r7, #12
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc0:	4770      	bx	lr

0800ddc2 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800ddc2:	b480      	push	{r7}
 800ddc4:	b083      	sub	sp, #12
 800ddc6:	af00      	add	r7, sp, #0
 800ddc8:	6078      	str	r0, [r7, #4]
  return ((listHead->next == listHead)? TRUE:FALSE);
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	681a      	ldr	r2, [r3, #0]
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	429a      	cmp	r2, r3
 800ddd2:	bf0c      	ite	eq
 800ddd4:	2301      	moveq	r3, #1
 800ddd6:	2300      	movne	r3, #0
 800ddd8:	b2db      	uxtb	r3, r3
}
 800ddda:	4618      	mov	r0, r3
 800dddc:	370c      	adds	r7, #12
 800ddde:	46bd      	mov	sp, r7
 800dde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde4:	4770      	bx	lr

0800dde6 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800dde6:	b480      	push	{r7}
 800dde8:	b083      	sub	sp, #12
 800ddea:	af00      	add	r7, sp, #0
 800ddec:	6078      	str	r0, [r7, #4]
 800ddee:	6039      	str	r1, [r7, #0]
  node->next = listHead->next;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681a      	ldr	r2, [r3, #0]
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	687a      	ldr	r2, [r7, #4]
 800ddfc:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	683a      	ldr	r2, [r7, #0]
 800de02:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	683a      	ldr	r2, [r7, #0]
 800de0a:	605a      	str	r2, [r3, #4]
}
 800de0c:	bf00      	nop
 800de0e:	370c      	adds	r7, #12
 800de10:	46bd      	mov	sp, r7
 800de12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de16:	4770      	bx	lr

0800de18 <list_insert_tail>:


void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800de18:	b480      	push	{r7}
 800de1a:	b083      	sub	sp, #12
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	6078      	str	r0, [r7, #4]
 800de20:	6039      	str	r1, [r7, #0]
  node->next = listHead;
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	687a      	ldr	r2, [r7, #4]
 800de26:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	685a      	ldr	r2, [r3, #4]
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	683a      	ldr	r2, [r7, #0]
 800de34:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	685b      	ldr	r3, [r3, #4]
 800de3a:	683a      	ldr	r2, [r7, #0]
 800de3c:	601a      	str	r2, [r3, #0]
}
 800de3e:	bf00      	nop
 800de40:	370c      	adds	r7, #12
 800de42:	46bd      	mov	sp, r7
 800de44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de48:	4770      	bx	lr

0800de4a <list_remove_node>:


void list_remove_node (tListNode * node)
{
 800de4a:	b480      	push	{r7}
 800de4c:	b083      	sub	sp, #12
 800de4e:	af00      	add	r7, sp, #0
 800de50:	6078      	str	r0, [r7, #4]
  (node->prev)->next = node->next;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	685b      	ldr	r3, [r3, #4]
 800de56:	687a      	ldr	r2, [r7, #4]
 800de58:	6812      	ldr	r2, [r2, #0]
 800de5a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	687a      	ldr	r2, [r7, #4]
 800de62:	6852      	ldr	r2, [r2, #4]
 800de64:	605a      	str	r2, [r3, #4]
}
 800de66:	bf00      	nop
 800de68:	370c      	adds	r7, #12
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr

0800de72 <list_remove_head>:


void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800de72:	b580      	push	{r7, lr}
 800de74:	b082      	sub	sp, #8
 800de76:	af00      	add	r7, sp, #0
 800de78:	6078      	str	r0, [r7, #4]
 800de7a:	6039      	str	r1, [r7, #0]
  *node = listHead->next;
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681a      	ldr	r2, [r3, #0]
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	4618      	mov	r0, r3
 800de8a:	f7ff ffde 	bl	800de4a <list_remove_node>
  (*node)->next = NULL;
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	2200      	movs	r2, #0
 800de94:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	2200      	movs	r2, #0
 800de9c:	605a      	str	r2, [r3, #4]
}
 800de9e:	bf00      	nop
 800dea0:	3708      	adds	r7, #8
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd80      	pop	{r7, pc}

0800dea6 <list_remove_tail>:


void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800dea6:	b580      	push	{r7, lr}
 800dea8:	b082      	sub	sp, #8
 800deaa:	af00      	add	r7, sp, #0
 800deac:	6078      	str	r0, [r7, #4]
 800deae:	6039      	str	r1, [r7, #0]
  *node = listHead->prev;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	685a      	ldr	r2, [r3, #4]
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	685b      	ldr	r3, [r3, #4]
 800debc:	4618      	mov	r0, r3
 800debe:	f7ff ffc4 	bl	800de4a <list_remove_node>
  (*node)->next = NULL;
 800dec2:	683b      	ldr	r3, [r7, #0]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	2200      	movs	r2, #0
 800dec8:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800deca:	683b      	ldr	r3, [r7, #0]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	2200      	movs	r2, #0
 800ded0:	605a      	str	r2, [r3, #4]
}
 800ded2:	bf00      	nop
 800ded4:	3708      	adds	r7, #8
 800ded6:	46bd      	mov	sp, r7
 800ded8:	bd80      	pop	{r7, pc}

0800deda <list_get_size>:
  (node->prev)->next = node;
}


int list_get_size (tListNode * listHead)
{
 800deda:	b480      	push	{r7}
 800dedc:	b085      	sub	sp, #20
 800dede:	af00      	add	r7, sp, #0
 800dee0:	6078      	str	r0, [r7, #4]
  int size = 0;
 800dee2:	2300      	movs	r3, #0
 800dee4:	60fb      	str	r3, [r7, #12]
  tListNode * temp = listHead->next;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	60bb      	str	r3, [r7, #8]
  while (temp != listHead)
 800deec:	e005      	b.n	800defa <list_get_size+0x20>
  {
    size++;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	3301      	adds	r3, #1
 800def2:	60fb      	str	r3, [r7, #12]
    temp = temp->next;		
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	60bb      	str	r3, [r7, #8]
  while (temp != listHead)
 800defa:	68ba      	ldr	r2, [r7, #8]
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	429a      	cmp	r2, r3
 800df00:	d1f5      	bne.n	800deee <list_get_size+0x14>
  }
  return (size);
 800df02:	68fb      	ldr	r3, [r7, #12]
}
 800df04:	4618      	mov	r0, r3
 800df06:	3714      	adds	r7, #20
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy(void *dest,const void *src,unsigned int size)
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b084      	sub	sp, #16
 800df14:	af00      	add	r7, sp, #0
 800df16:	60f8      	str	r0, [r7, #12]
 800df18:	60b9      	str	r1, [r7, #8]
 800df1a:	607a      	str	r2, [r7, #4]
  return(memcpy(dest,src,size)); 
 800df1c:	687a      	ldr	r2, [r7, #4]
 800df1e:	68b9      	ldr	r1, [r7, #8]
 800df20:	68f8      	ldr	r0, [r7, #12]
 800df22:	f002 fdcf 	bl	8010ac4 <memcpy>
 800df26:	4603      	mov	r3, r0
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3710      	adds	r7, #16
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}

0800df30 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */

void* Osal_MemSet(void *ptr, int value,unsigned int size)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b084      	sub	sp, #16
 800df34:	af00      	add	r7, sp, #0
 800df36:	60f8      	str	r0, [r7, #12]
 800df38:	60b9      	str	r1, [r7, #8]
 800df3a:	607a      	str	r2, [r7, #4]
  return(memset(ptr,value,size));
 800df3c:	687a      	ldr	r2, [r7, #4]
 800df3e:	68b9      	ldr	r1, [r7, #8]
 800df40:	68f8      	ldr	r0, [r7, #12]
 800df42:	f002 fdca 	bl	8010ada <memset>
 800df46:	4603      	mov	r3, r0
}
 800df48:	4618      	mov	r0, r3
 800df4a:	3710      	adds	r7, #16
 800df4c:	46bd      	mov	sp, r7
 800df4e:	bd80      	pop	{r7, pc}

0800df50 <Evaluate_Command>:
 *    Value:  Variable-sized series of bytes which contains data for this part
 * 			  of the message (N Bytes).
 */

uint8_t Evaluate_Command(uint8_t *cmdData, uint8_t dataLen,
		uint8_t* cmdResponse, uint8_t* responseLen) {
 800df50:	b590      	push	{r4, r7, lr}
 800df52:	b089      	sub	sp, #36	; 0x24
 800df54:	af00      	add	r7, sp, #0
 800df56:	60f8      	str	r0, [r7, #12]
 800df58:	607a      	str	r2, [r7, #4]
 800df5a:	603b      	str	r3, [r7, #0]
 800df5c:	460b      	mov	r3, r1
 800df5e:	72fb      	strb	r3, [r7, #11]

	uint8_t read = cmdData[0] & 0x80;
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	781b      	ldrb	r3, [r3, #0]
 800df64:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800df68:	77fb      	strb	r3, [r7, #31]
	uint8_t payloadLen = cmdData[1];
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	785b      	ldrb	r3, [r3, #1]
 800df6e:	77bb      	strb	r3, [r7, #30]

	uint8_t updateValue = 1;
 800df70:	2301      	movs	r3, #1
 800df72:	777b      	strb	r3, [r7, #29]

	*responseLen = 4;
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	2204      	movs	r2, #4
 800df78:	701a      	strb	r2, [r3, #0]
	cmdResponse[0] = CMD_ACK;		// Response type
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	2200      	movs	r2, #0
 800df7e:	701a      	strb	r2, [r3, #0]
	cmdResponse[1] = 2;				// Payload length (default: 2)
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	3301      	adds	r3, #1
 800df84:	2202      	movs	r2, #2
 800df86:	701a      	strb	r2, [r3, #0]
	cmdResponse[2] = cmdData[0];	// Requested command
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	3302      	adds	r3, #2
 800df8c:	68fa      	ldr	r2, [r7, #12]
 800df8e:	7812      	ldrb	r2, [r2, #0]
 800df90:	701a      	strb	r2, [r3, #0]
	cmdResponse[3] = ACK_ERROR;		// Response
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	3303      	adds	r3, #3
 800df96:	2201      	movs	r2, #1
 800df98:	701a      	strb	r2, [r3, #0]

	switch (cmdData[0] & 0x7F) {
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	781b      	ldrb	r3, [r3, #0]
 800df9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dfa2:	3b01      	subs	r3, #1
 800dfa4:	2b05      	cmp	r3, #5
 800dfa6:	f200 8107 	bhi.w	800e1b8 <Evaluate_Command+0x268>
 800dfaa:	a201      	add	r2, pc, #4	; (adr r2, 800dfb0 <Evaluate_Command+0x60>)
 800dfac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfb0:	0800e1b9 	.word	0x0800e1b9
 800dfb4:	0800dfc9 	.word	0x0800dfc9
 800dfb8:	0800e021 	.word	0x0800e021
 800dfbc:	0800e045 	.word	0x0800e045
 800dfc0:	0800e119 	.word	0x0800e119
 800dfc4:	0800e185 	.word	0x0800e185
		case CMD_SHUTDOWN:
			break;
		case CMD_STATE:
			if (!read) {
 800dfc8:	7ffb      	ldrb	r3, [r7, #31]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d112      	bne.n	800dff4 <Evaluate_Command+0xa4>
				// Set state
				if (payloadLen == 1) {
 800dfce:	7fbb      	ldrb	r3, [r7, #30]
 800dfd0:	2b01      	cmp	r3, #1
 800dfd2:	f040 80f3 	bne.w	800e1bc <Evaluate_Command+0x26c>
					if (App_SetSystemState(cmdData[2])) {
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	3302      	adds	r3, #2
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f7fb ff37 	bl	8009e50 <App_SetSystemState>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	f000 80e9 	beq.w	800e1bc <Evaluate_Command+0x26c>
						cmdResponse[3] = ACK_SUCCESS;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	3303      	adds	r3, #3
 800dfee:	2200      	movs	r2, #0
 800dff0:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 3;
					cmdResponse[3] = ACK_SUCCESS;
					cmdResponse[4] = App_GetSystemState();
				}
			}
			break;
 800dff2:	e0e3      	b.n	800e1bc <Evaluate_Command+0x26c>
				if (payloadLen == 0) {
 800dff4:	7fbb      	ldrb	r3, [r7, #30]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	f040 80e0 	bne.w	800e1bc <Evaluate_Command+0x26c>
					*responseLen = 5;
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	2205      	movs	r2, #5
 800e000:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 3;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	3301      	adds	r3, #1
 800e006:	2203      	movs	r2, #3
 800e008:	701a      	strb	r2, [r3, #0]
					cmdResponse[3] = ACK_SUCCESS;
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	3303      	adds	r3, #3
 800e00e:	2200      	movs	r2, #0
 800e010:	701a      	strb	r2, [r3, #0]
					cmdResponse[4] = App_GetSystemState();
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	1d1c      	adds	r4, r3, #4
 800e016:	f7fb ff0f 	bl	8009e38 <App_GetSystemState>
 800e01a:	4603      	mov	r3, r0
 800e01c:	7023      	strb	r3, [r4, #0]
			break;
 800e01e:	e0cd      	b.n	800e1bc <Evaluate_Command+0x26c>
		case CMD_RESTART:
			if (!read) {
 800e020:	7ffb      	ldrb	r3, [r7, #31]
 800e022:	2b00      	cmp	r3, #0
 800e024:	f040 80cc 	bne.w	800e1c0 <Evaluate_Command+0x270>
				if (payloadLen == 0) {
 800e028:	7fbb      	ldrb	r3, [r7, #30]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	f040 80c8 	bne.w	800e1c0 <Evaluate_Command+0x270>
					App_UpdateLastActivityTime();
 800e030:	f7fb ffe8 	bl	800a004 <App_UpdateLastActivityTime>
					App_ScheduleOperation(OP_RESTART);
 800e034:	2002      	movs	r0, #2
 800e036:	f7fb ffd5 	bl	8009fe4 <App_ScheduleOperation>
					cmdResponse[3] = ACK_SUCCESS;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	3303      	adds	r3, #3
 800e03e:	2200      	movs	r2, #0
 800e040:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 800e042:	e0bd      	b.n	800e1c0 <Evaluate_Command+0x270>
		case CMD_DATE:
			if (!read) {
 800e044:	7ffb      	ldrb	r3, [r7, #31]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d122      	bne.n	800e090 <Evaluate_Command+0x140>
				// Set date
				if (payloadLen == 4) {
 800e04a:	7fbb      	ldrb	r3, [r7, #30]
 800e04c:	2b04      	cmp	r3, #4
 800e04e:	f040 80b9 	bne.w	800e1c4 <Evaluate_Command+0x274>
					uint32_t epoch = ((uint32_t) cmdData[2]) << 24
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	3302      	adds	r3, #2
 800e056:	781b      	ldrb	r3, [r3, #0]
 800e058:	061a      	lsls	r2, r3, #24
							| ((uint32_t) cmdData[3]) << 16
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	3303      	adds	r3, #3
 800e05e:	781b      	ldrb	r3, [r3, #0]
 800e060:	041b      	lsls	r3, r3, #16
 800e062:	431a      	orrs	r2, r3
							| ((uint32_t) cmdData[4]) << 8
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	3304      	adds	r3, #4
 800e068:	781b      	ldrb	r3, [r3, #0]
 800e06a:	021b      	lsls	r3, r3, #8
 800e06c:	4313      	orrs	r3, r2
							| ((uint32_t) cmdData[5]);
 800e06e:	68fa      	ldr	r2, [r7, #12]
 800e070:	3205      	adds	r2, #5
 800e072:	7812      	ldrb	r2, [r2, #0]
					uint32_t epoch = ((uint32_t) cmdData[2]) << 24
 800e074:	4313      	orrs	r3, r2
 800e076:	61bb      	str	r3, [r7, #24]
					if (RTC_SetDateTime_Epoch(epoch)) {
 800e078:	69b8      	ldr	r0, [r7, #24]
 800e07a:	f001 fd73 	bl	800fb64 <RTC_SetDateTime_Epoch>
 800e07e:	4603      	mov	r3, r0
 800e080:	2b00      	cmp	r3, #0
 800e082:	f000 809f 	beq.w	800e1c4 <Evaluate_Command+0x274>
						cmdResponse[3] = ACK_SUCCESS;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	3303      	adds	r3, #3
 800e08a:	2200      	movs	r2, #0
 800e08c:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = 0;
						cmdResponse[7] = 0;
					}
				}
			}
			break;
 800e08e:	e099      	b.n	800e1c4 <Evaluate_Command+0x274>
				if (payloadLen == 0) {
 800e090:	7fbb      	ldrb	r3, [r7, #30]
 800e092:	2b00      	cmp	r3, #0
 800e094:	f040 8096 	bne.w	800e1c4 <Evaluate_Command+0x274>
					*responseLen = 8;
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	2208      	movs	r2, #8
 800e09c:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 6;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	2206      	movs	r2, #6
 800e0a4:	701a      	strb	r2, [r3, #0]
					if (RTC_GetDateTime_Epoch(&epoch)) {
 800e0a6:	f107 0310 	add.w	r3, r7, #16
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f001 fd98 	bl	800fbe0 <RTC_GetDateTime_Epoch>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d01b      	beq.n	800e0ee <Evaluate_Command+0x19e>
						cmdResponse[3] = ACK_SUCCESS;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	3303      	adds	r3, #3
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	701a      	strb	r2, [r3, #0]
						cmdResponse[4] = (uint8_t) ((epoch & 0xFF000000) >> 24);
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	3304      	adds	r3, #4
 800e0c2:	693a      	ldr	r2, [r7, #16]
 800e0c4:	0e12      	lsrs	r2, r2, #24
 800e0c6:	b2d2      	uxtb	r2, r2
 800e0c8:	701a      	strb	r2, [r3, #0]
						cmdResponse[5] = (uint8_t) ((epoch & 0xFF0000) >> 16);
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	3305      	adds	r3, #5
 800e0ce:	693a      	ldr	r2, [r7, #16]
 800e0d0:	0c12      	lsrs	r2, r2, #16
 800e0d2:	b2d2      	uxtb	r2, r2
 800e0d4:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = (uint8_t) ((epoch & 0xFF00) >> 8);
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	3306      	adds	r3, #6
 800e0da:	693a      	ldr	r2, [r7, #16]
 800e0dc:	0a12      	lsrs	r2, r2, #8
 800e0de:	b2d2      	uxtb	r2, r2
 800e0e0:	701a      	strb	r2, [r3, #0]
						cmdResponse[7] = (uint8_t) (epoch & 0xFF);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	3307      	adds	r3, #7
 800e0e6:	693a      	ldr	r2, [r7, #16]
 800e0e8:	b2d2      	uxtb	r2, r2
 800e0ea:	701a      	strb	r2, [r3, #0]
			break;
 800e0ec:	e06a      	b.n	800e1c4 <Evaluate_Command+0x274>
						cmdResponse[3] = ACK_ERROR;
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	3303      	adds	r3, #3
 800e0f2:	2201      	movs	r2, #1
 800e0f4:	701a      	strb	r2, [r3, #0]
						cmdResponse[4] = 0;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	3304      	adds	r3, #4
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	701a      	strb	r2, [r3, #0]
						cmdResponse[5] = 0;
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	3305      	adds	r3, #5
 800e102:	2200      	movs	r2, #0
 800e104:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = 0;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	3306      	adds	r3, #6
 800e10a:	2200      	movs	r2, #0
 800e10c:	701a      	strb	r2, [r3, #0]
						cmdResponse[7] = 0;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	3307      	adds	r3, #7
 800e112:	2200      	movs	r2, #0
 800e114:	701a      	strb	r2, [r3, #0]
			break;
 800e116:	e055      	b.n	800e1c4 <Evaluate_Command+0x274>
		case CMD_START_LOG:
			if (!read) {
 800e118:	7ffb      	ldrb	r3, [r7, #31]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d154      	bne.n	800e1c8 <Evaluate_Command+0x278>
				if (payloadLen == 3)
 800e11e:	7fbb      	ldrb	r3, [r7, #30]
 800e120:	2b03      	cmp	r3, #3
 800e122:	d151      	bne.n	800e1c8 <Evaluate_Command+0x278>
					if (cmdData[2] != 0
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	3302      	adds	r3, #2
 800e128:	781b      	ldrb	r3, [r3, #0]
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d04c      	beq.n	800e1c8 <Evaluate_Command+0x278>
							&& (cmdData[3] != 0 || cmdData[4] != 0)) {
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	3303      	adds	r3, #3
 800e132:	781b      	ldrb	r3, [r3, #0]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d104      	bne.n	800e142 <Evaluate_Command+0x1f2>
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	3304      	adds	r3, #4
 800e13c:	781b      	ldrb	r3, [r3, #0]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d042      	beq.n	800e1c8 <Evaluate_Command+0x278>
						// Check the current state
						if (App_GetSystemState() == SYSTEM_STATE_IDLE_CONNECTED) {
 800e142:	f7fb fe79 	bl	8009e38 <App_GetSystemState>
 800e146:	4603      	mov	r3, r0
 800e148:	2b14      	cmp	r3, #20
 800e14a:	d13d      	bne.n	800e1c8 <Evaluate_Command+0x278>
							// Get the log frequency
							uint16_t freq = ((uint16_t) cmdData[3]) << 8
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	3303      	adds	r3, #3
 800e150:	781b      	ldrb	r3, [r3, #0]
 800e152:	021b      	lsls	r3, r3, #8
									| (uint16_t) cmdData[4];
 800e154:	b21a      	sxth	r2, r3
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	3304      	adds	r3, #4
 800e15a:	781b      	ldrb	r3, [r3, #0]
 800e15c:	b21b      	sxth	r3, r3
 800e15e:	4313      	orrs	r3, r2
 800e160:	b21b      	sxth	r3, r3
							uint16_t freq = ((uint16_t) cmdData[3]) << 8
 800e162:	82fb      	strh	r3, [r7, #22]

							// Start the log of data
							if (App_StartLog(cmdData[2], freq)) {
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	3302      	adds	r3, #2
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	8afa      	ldrh	r2, [r7, #22]
 800e16c:	4611      	mov	r1, r2
 800e16e:	4618      	mov	r0, r3
 800e170:	f7fb ff56 	bl	800a020 <App_StartLog>
 800e174:	4603      	mov	r3, r0
 800e176:	2b00      	cmp	r3, #0
 800e178:	d026      	beq.n	800e1c8 <Evaluate_Command+0x278>
								cmdResponse[3] = ACK_SUCCESS;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	3303      	adds	r3, #3
 800e17e:	2200      	movs	r2, #0
 800e180:	701a      	strb	r2, [r3, #0]
							}
						}
					}
			}
			break;
 800e182:	e021      	b.n	800e1c8 <Evaluate_Command+0x278>
		case CMD_STOP_LOG:
			if (!read) {
 800e184:	7ffb      	ldrb	r3, [r7, #31]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d120      	bne.n	800e1cc <Evaluate_Command+0x27c>
				if (payloadLen == 0) {
 800e18a:	7fbb      	ldrb	r3, [r7, #30]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d11d      	bne.n	800e1cc <Evaluate_Command+0x27c>
					// Check the current state
					if (App_GetSystemState() != SYSTEM_STATE_LOG) {
 800e190:	f7fb fe52 	bl	8009e38 <App_GetSystemState>
 800e194:	4603      	mov	r3, r0
 800e196:	2b20      	cmp	r3, #32
 800e198:	d004      	beq.n	800e1a4 <Evaluate_Command+0x254>
						cmdResponse[3] = ACK_SUCCESS;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	3303      	adds	r3, #3
 800e19e:	2200      	movs	r2, #0
 800e1a0:	701a      	strb	r2, [r3, #0]
							cmdResponse[3] = ACK_SUCCESS;
						}
					}
				}
			}
			break;
 800e1a2:	e013      	b.n	800e1cc <Evaluate_Command+0x27c>
						if (App_StopLog()) {
 800e1a4:	f7fb ff61 	bl	800a06a <App_StopLog>
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d00e      	beq.n	800e1cc <Evaluate_Command+0x27c>
							cmdResponse[3] = ACK_SUCCESS;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	3303      	adds	r3, #3
 800e1b2:	2200      	movs	r2, #0
 800e1b4:	701a      	strb	r2, [r3, #0]
			break;
 800e1b6:	e009      	b.n	800e1cc <Evaluate_Command+0x27c>
		default:
			break;
 800e1b8:	bf00      	nop
 800e1ba:	e008      	b.n	800e1ce <Evaluate_Command+0x27e>
			break;
 800e1bc:	bf00      	nop
 800e1be:	e006      	b.n	800e1ce <Evaluate_Command+0x27e>
			break;
 800e1c0:	bf00      	nop
 800e1c2:	e004      	b.n	800e1ce <Evaluate_Command+0x27e>
			break;
 800e1c4:	bf00      	nop
 800e1c6:	e002      	b.n	800e1ce <Evaluate_Command+0x27e>
			break;
 800e1c8:	bf00      	nop
 800e1ca:	e000      	b.n	800e1ce <Evaluate_Command+0x27e>
			break;
 800e1cc:	bf00      	nop
	}

	return updateValue;
 800e1ce:	7f7b      	ldrb	r3, [r7, #29]
}
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	3724      	adds	r7, #36	; 0x24
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	bd90      	pop	{r4, r7, pc}

0800e1d8 <Add_BLE_Service_DeviceInformation>:
static uint16_t handle_log_status;

static uint16_t handle_comm_serv; //servizio di comunicazione comandi
static uint16_t handle_comm_value;

tBleStatus Add_BLE_Service_DeviceInformation(void) {
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b094      	sub	sp, #80	; 0x50
 800e1dc:	af06      	add	r7, sp, #24
	// TODO Consider adding a "Serial Number String" (0x2925)

	uint8_t const max_attr_records = 7;
 800e1de:	2307      	movs	r3, #7
 800e1e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	// Device Information
	//   Manufacturer Name String + Value
	//   Hardware Revision String + Value
	//   Firmware Revision String + Value

	uint8_t const uuid_serv[2] = { 0x0A, 0x18 };
 800e1e4:	4b75      	ldr	r3, [pc, #468]	; (800e3bc <Add_BLE_Service_DeviceInformation+0x1e4>)
 800e1e6:	881b      	ldrh	r3, [r3, #0]
 800e1e8:	863b      	strh	r3, [r7, #48]	; 0x30
	uint8_t const uuid_manufacturer[2] = { 0x29, 0x2A };
 800e1ea:	4b75      	ldr	r3, [pc, #468]	; (800e3c0 <Add_BLE_Service_DeviceInformation+0x1e8>)
 800e1ec:	881b      	ldrh	r3, [r3, #0]
 800e1ee:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t const uuid_hwrevision[2] = { 0x27, 0x2A };
 800e1f0:	4b74      	ldr	r3, [pc, #464]	; (800e3c4 <Add_BLE_Service_DeviceInformation+0x1ec>)
 800e1f2:	881b      	ldrh	r3, [r3, #0]
 800e1f4:	853b      	strh	r3, [r7, #40]	; 0x28
	uint8_t const uuid_fwrevision[2] = { 0x26, 0x2A };
 800e1f6:	4b74      	ldr	r3, [pc, #464]	; (800e3c8 <Add_BLE_Service_DeviceInformation+0x1f0>)
 800e1f8:	881b      	ldrh	r3, [r3, #0]
 800e1fa:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t handle_serv;
	uint16_t handle_manufacturer;
	uint16_t handle_hwrevision;
	uint16_t handle_fwrevision;

	char const manufacturer[] = "MicroLab";
 800e1fc:	4a73      	ldr	r2, [pc, #460]	; (800e3cc <Add_BLE_Service_DeviceInformation+0x1f4>)
 800e1fe:	f107 0310 	add.w	r3, r7, #16
 800e202:	ca07      	ldmia	r2, {r0, r1, r2}
 800e204:	c303      	stmia	r3!, {r0, r1}
 800e206:	701a      	strb	r2, [r3, #0]
	uint8_t const manufacturer_len = strlen(manufacturer);
 800e208:	f107 0310 	add.w	r3, r7, #16
 800e20c:	4618      	mov	r0, r3
 800e20e:	f7f1 ffdf 	bl	80001d0 <strlen>
 800e212:	4603      	mov	r3, r0
 800e214:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	char const hwrevision[] = "1.0";
 800e218:	4b6d      	ldr	r3, [pc, #436]	; (800e3d0 <Add_BLE_Service_DeviceInformation+0x1f8>)
 800e21a:	60fb      	str	r3, [r7, #12]
	uint8_t const hwrevision_len = strlen(hwrevision);
 800e21c:	f107 030c 	add.w	r3, r7, #12
 800e220:	4618      	mov	r0, r3
 800e222:	f7f1 ffd5 	bl	80001d0 <strlen>
 800e226:	4603      	mov	r3, r0
 800e228:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

	char const fwrevision[] = "1.0.0";
 800e22c:	4a69      	ldr	r2, [pc, #420]	; (800e3d4 <Add_BLE_Service_DeviceInformation+0x1fc>)
 800e22e:	1d3b      	adds	r3, r7, #4
 800e230:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e234:	6018      	str	r0, [r3, #0]
 800e236:	3304      	adds	r3, #4
 800e238:	8019      	strh	r1, [r3, #0]
	uint8_t const fwrevision_len = strlen(fwrevision);
 800e23a:	1d3b      	adds	r3, r7, #4
 800e23c:	4618      	mov	r0, r3
 800e23e:	f7f1 ffc7 	bl	80001d0 <strlen>
 800e242:	4603      	mov	r3, r0
 800e244:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_serv, PRIMARY_SERVICE,
 800e248:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800e24c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800e250:	f107 0322 	add.w	r3, r7, #34	; 0x22
 800e254:	9300      	str	r3, [sp, #0]
 800e256:	4613      	mov	r3, r2
 800e258:	2201      	movs	r2, #1
 800e25a:	2001      	movs	r0, #1
 800e25c:	f7fe f97f 	bl	800c55e <aci_gatt_add_serv>
 800e260:	4603      	mov	r3, r0
 800e262:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			max_attr_records, &handle_serv);
	CHECK_STATUS_RETVAL(status);
 800e266:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d002      	beq.n	800e274 <Add_BLE_Service_DeviceInformation+0x9c>
 800e26e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e272:	e09e      	b.n	800e3b2 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_manufacturer,
 800e274:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800e276:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800e27a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800e27e:	f107 0320 	add.w	r3, r7, #32
 800e282:	9305      	str	r3, [sp, #20]
 800e284:	2300      	movs	r3, #0
 800e286:	9304      	str	r3, [sp, #16]
 800e288:	2310      	movs	r3, #16
 800e28a:	9303      	str	r3, [sp, #12]
 800e28c:	2300      	movs	r3, #0
 800e28e:	9302      	str	r3, [sp, #8]
 800e290:	2300      	movs	r3, #0
 800e292:	9301      	str	r3, [sp, #4]
 800e294:	2302      	movs	r3, #2
 800e296:	9300      	str	r3, [sp, #0]
 800e298:	460b      	mov	r3, r1
 800e29a:	2101      	movs	r1, #1
 800e29c:	f7fe f9eb 	bl	800c676 <aci_gatt_add_char>
 800e2a0:	4603      	mov	r3, r0
 800e2a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			manufacturer_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_manufacturer);

	CHECK_STATUS_RETVAL(status);
 800e2a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d002      	beq.n	800e2b4 <Add_BLE_Service_DeviceInformation+0xdc>
 800e2ae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e2b2:	e07e      	b.n	800e3b2 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_hwrevision,
 800e2b4:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800e2b6:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 800e2ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800e2be:	f107 031e 	add.w	r3, r7, #30
 800e2c2:	9305      	str	r3, [sp, #20]
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	9304      	str	r3, [sp, #16]
 800e2c8:	2310      	movs	r3, #16
 800e2ca:	9303      	str	r3, [sp, #12]
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	9302      	str	r3, [sp, #8]
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	9301      	str	r3, [sp, #4]
 800e2d4:	2302      	movs	r3, #2
 800e2d6:	9300      	str	r3, [sp, #0]
 800e2d8:	460b      	mov	r3, r1
 800e2da:	2101      	movs	r1, #1
 800e2dc:	f7fe f9cb 	bl	800c676 <aci_gatt_add_char>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			hwrevision_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_hwrevision);

	CHECK_STATUS_RETVAL(status);
 800e2e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d002      	beq.n	800e2f4 <Add_BLE_Service_DeviceInformation+0x11c>
 800e2ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e2f2:	e05e      	b.n	800e3b2 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_fwrevision,
 800e2f4:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800e2f6:	f897 1034 	ldrb.w	r1, [r7, #52]	; 0x34
 800e2fa:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800e2fe:	f107 031c 	add.w	r3, r7, #28
 800e302:	9305      	str	r3, [sp, #20]
 800e304:	2300      	movs	r3, #0
 800e306:	9304      	str	r3, [sp, #16]
 800e308:	2310      	movs	r3, #16
 800e30a:	9303      	str	r3, [sp, #12]
 800e30c:	2300      	movs	r3, #0
 800e30e:	9302      	str	r3, [sp, #8]
 800e310:	2300      	movs	r3, #0
 800e312:	9301      	str	r3, [sp, #4]
 800e314:	2302      	movs	r3, #2
 800e316:	9300      	str	r3, [sp, #0]
 800e318:	460b      	mov	r3, r1
 800e31a:	2101      	movs	r1, #1
 800e31c:	f7fe f9ab 	bl	800c676 <aci_gatt_add_char>
 800e320:	4603      	mov	r3, r0
 800e322:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			fwrevision_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_fwrevision);

	CHECK_STATUS_RETVAL(status);
 800e326:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d002      	beq.n	800e334 <Add_BLE_Service_DeviceInformation+0x15c>
 800e32e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e332:	e03e      	b.n	800e3b2 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_update_char_value(handle_serv, handle_manufacturer, 0,
 800e334:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800e336:	8c39      	ldrh	r1, [r7, #32]
 800e338:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800e33c:	f107 0310 	add.w	r3, r7, #16
 800e340:	9300      	str	r3, [sp, #0]
 800e342:	4613      	mov	r3, r2
 800e344:	2200      	movs	r2, #0
 800e346:	f7fe fb85 	bl	800ca54 <aci_gatt_update_char_value>
 800e34a:	4603      	mov	r3, r0
 800e34c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			manufacturer_len, manufacturer);
	CHECK_STATUS_RETVAL(status);
 800e350:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e354:	2b00      	cmp	r3, #0
 800e356:	d002      	beq.n	800e35e <Add_BLE_Service_DeviceInformation+0x186>
 800e358:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e35c:	e029      	b.n	800e3b2 <Add_BLE_Service_DeviceInformation+0x1da>
	status = aci_gatt_update_char_value(handle_serv, handle_hwrevision, 0,
 800e35e:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800e360:	8bf9      	ldrh	r1, [r7, #30]
 800e362:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800e366:	f107 030c 	add.w	r3, r7, #12
 800e36a:	9300      	str	r3, [sp, #0]
 800e36c:	4613      	mov	r3, r2
 800e36e:	2200      	movs	r2, #0
 800e370:	f7fe fb70 	bl	800ca54 <aci_gatt_update_char_value>
 800e374:	4603      	mov	r3, r0
 800e376:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			hwrevision_len, hwrevision);
	CHECK_STATUS_RETVAL(status);
 800e37a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d002      	beq.n	800e388 <Add_BLE_Service_DeviceInformation+0x1b0>
 800e382:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e386:	e014      	b.n	800e3b2 <Add_BLE_Service_DeviceInformation+0x1da>
	status = aci_gatt_update_char_value(handle_serv, handle_fwrevision, 0,
 800e388:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800e38a:	8bb9      	ldrh	r1, [r7, #28]
 800e38c:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800e390:	1d3b      	adds	r3, r7, #4
 800e392:	9300      	str	r3, [sp, #0]
 800e394:	4613      	mov	r3, r2
 800e396:	2200      	movs	r2, #0
 800e398:	f7fe fb5c 	bl	800ca54 <aci_gatt_update_char_value>
 800e39c:	4603      	mov	r3, r0
 800e39e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			fwrevision_len, fwrevision);
	CHECK_STATUS_RETVAL(status);
 800e3a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d002      	beq.n	800e3b0 <Add_BLE_Service_DeviceInformation+0x1d8>
 800e3aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e3ae:	e000      	b.n	800e3b2 <Add_BLE_Service_DeviceInformation+0x1da>

	return BLE_STATUS_SUCCESS;
 800e3b0:	2300      	movs	r3, #0
}
 800e3b2:	4618      	mov	r0, r3
 800e3b4:	3738      	adds	r7, #56	; 0x38
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}
 800e3ba:	bf00      	nop
 800e3bc:	080114f4 	.word	0x080114f4
 800e3c0:	080114f8 	.word	0x080114f8
 800e3c4:	080114fc 	.word	0x080114fc
 800e3c8:	08011500 	.word	0x08011500
 800e3cc:	08011504 	.word	0x08011504
 800e3d0:	00302e31 	.word	0x00302e31
 800e3d4:	08011510 	.word	0x08011510

0800e3d8 <Add_BLE_Service_Battery>:

tBleStatus Add_BLE_Service_Battery(void) {
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b088      	sub	sp, #32
 800e3dc:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 4;
 800e3de:	2304      	movs	r3, #4
 800e3e0:	71fb      	strb	r3, [r7, #7]
	// Battery Service
	//   Battery Level + Value
	//     Client Characteristic Configuration

	uint8_t const uuid_batt_serv[2] = { 0x0F, 0x18 };
 800e3e2:	4b1a      	ldr	r3, [pc, #104]	; (800e44c <Add_BLE_Service_Battery+0x74>)
 800e3e4:	881b      	ldrh	r3, [r3, #0]
 800e3e6:	80bb      	strh	r3, [r7, #4]
	uint8_t const uuid_batt_level[2] = { 0x19, 0x2A };
 800e3e8:	4b19      	ldr	r3, [pc, #100]	; (800e450 <Add_BLE_Service_Battery+0x78>)
 800e3ea:	881b      	ldrh	r3, [r3, #0]
 800e3ec:	803b      	strh	r3, [r7, #0]

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_batt_serv, PRIMARY_SERVICE,
 800e3ee:	79fa      	ldrb	r2, [r7, #7]
 800e3f0:	1d39      	adds	r1, r7, #4
 800e3f2:	4b18      	ldr	r3, [pc, #96]	; (800e454 <Add_BLE_Service_Battery+0x7c>)
 800e3f4:	9300      	str	r3, [sp, #0]
 800e3f6:	4613      	mov	r3, r2
 800e3f8:	2201      	movs	r2, #1
 800e3fa:	2001      	movs	r0, #1
 800e3fc:	f7fe f8af 	bl	800c55e <aci_gatt_add_serv>
 800e400:	4603      	mov	r3, r0
 800e402:	71bb      	strb	r3, [r7, #6]
			max_attr_records, &handle_batt_serv);
	CHECK_STATUS_RETVAL(status);
 800e404:	79bb      	ldrb	r3, [r7, #6]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d001      	beq.n	800e40e <Add_BLE_Service_Battery+0x36>
 800e40a:	79bb      	ldrb	r3, [r7, #6]
 800e40c:	e01a      	b.n	800e444 <Add_BLE_Service_Battery+0x6c>

	// TODO How should notification be implemented?
	status = aci_gatt_add_char(handle_batt_serv, UUID_TYPE_16, uuid_batt_level,
 800e40e:	4b11      	ldr	r3, [pc, #68]	; (800e454 <Add_BLE_Service_Battery+0x7c>)
 800e410:	8818      	ldrh	r0, [r3, #0]
 800e412:	463a      	mov	r2, r7
 800e414:	4b10      	ldr	r3, [pc, #64]	; (800e458 <Add_BLE_Service_Battery+0x80>)
 800e416:	9305      	str	r3, [sp, #20]
 800e418:	2300      	movs	r3, #0
 800e41a:	9304      	str	r3, [sp, #16]
 800e41c:	2310      	movs	r3, #16
 800e41e:	9303      	str	r3, [sp, #12]
 800e420:	2304      	movs	r3, #4
 800e422:	9302      	str	r3, [sp, #8]
 800e424:	2300      	movs	r3, #0
 800e426:	9301      	str	r3, [sp, #4]
 800e428:	2312      	movs	r3, #18
 800e42a:	9300      	str	r3, [sp, #0]
 800e42c:	2301      	movs	r3, #1
 800e42e:	2101      	movs	r1, #1
 800e430:	f7fe f921 	bl	800c676 <aci_gatt_add_char>
 800e434:	4603      	mov	r3, r0
 800e436:	71bb      	strb	r3, [r7, #6]
			1,
			CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
			GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_batt_level);

	CHECK_STATUS_RETVAL(status);
 800e438:	79bb      	ldrb	r3, [r7, #6]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d001      	beq.n	800e442 <Add_BLE_Service_Battery+0x6a>
 800e43e:	79bb      	ldrb	r3, [r7, #6]
 800e440:	e000      	b.n	800e444 <Add_BLE_Service_Battery+0x6c>

	return BLE_STATUS_SUCCESS;
 800e442:	2300      	movs	r3, #0
}
 800e444:	4618      	mov	r0, r3
 800e446:	3708      	adds	r7, #8
 800e448:	46bd      	mov	sp, r7
 800e44a:	bd80      	pop	{r7, pc}
 800e44c:	08011518 	.word	0x08011518
 800e450:	0801151c 	.word	0x0801151c
 800e454:	20000454 	.word	0x20000454
 800e458:	20000456 	.word	0x20000456

0800e45c <Add_BLE_Service_EnvironmentalSensing>:

tBleStatus Add_BLE_Service_EnvironmentalSensing(void) {
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b08a      	sub	sp, #40	; 0x28
 800e460:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 12;
 800e462:	230c      	movs	r3, #12
 800e464:	73fb      	strb	r3, [r7, #15]
	// Environmental Sensing Service
	// Temperature + Value
	// Humidity + Value
	// Pressure + Value

	uint8_t const uuid_ess[2] = { 0x1A, 0x18 };
 800e466:	4b33      	ldr	r3, [pc, #204]	; (800e534 <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 800e468:	881b      	ldrh	r3, [r3, #0]
 800e46a:	81bb      	strh	r3, [r7, #12]
	uint8_t const uuid_temperature[2] = { 0x6E, 0x2A };
 800e46c:	4b32      	ldr	r3, [pc, #200]	; (800e538 <Add_BLE_Service_EnvironmentalSensing+0xdc>)
 800e46e:	881b      	ldrh	r3, [r3, #0]
 800e470:	813b      	strh	r3, [r7, #8]
	uint8_t const uuid_humidity[2] = { 0x6F, 0x2A };
 800e472:	4b32      	ldr	r3, [pc, #200]	; (800e53c <Add_BLE_Service_EnvironmentalSensing+0xe0>)
 800e474:	881b      	ldrh	r3, [r3, #0]
 800e476:	80bb      	strh	r3, [r7, #4]
	uint8_t const uuid_pressure[2] = { 0x6D, 0x2A };
 800e478:	4b31      	ldr	r3, [pc, #196]	; (800e540 <Add_BLE_Service_EnvironmentalSensing+0xe4>)
 800e47a:	881b      	ldrh	r3, [r3, #0]
 800e47c:	803b      	strh	r3, [r7, #0]
	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_ess, PRIMARY_SERVICE,
 800e47e:	7bfa      	ldrb	r2, [r7, #15]
 800e480:	f107 010c 	add.w	r1, r7, #12
 800e484:	4b2f      	ldr	r3, [pc, #188]	; (800e544 <Add_BLE_Service_EnvironmentalSensing+0xe8>)
 800e486:	9300      	str	r3, [sp, #0]
 800e488:	4613      	mov	r3, r2
 800e48a:	2201      	movs	r2, #1
 800e48c:	2001      	movs	r0, #1
 800e48e:	f7fe f866 	bl	800c55e <aci_gatt_add_serv>
 800e492:	4603      	mov	r3, r0
 800e494:	73bb      	strb	r3, [r7, #14]
			max_attr_records, &handle_ess);
	CHECK_STATUS_RETVAL(status);
 800e496:	7bbb      	ldrb	r3, [r7, #14]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d001      	beq.n	800e4a0 <Add_BLE_Service_EnvironmentalSensing+0x44>
 800e49c:	7bbb      	ldrb	r3, [r7, #14]
 800e49e:	e045      	b.n	800e52c <Add_BLE_Service_EnvironmentalSensing+0xd0>

	// TODO How should notification be implemented?
	status = aci_gatt_add_char(handle_ess,
 800e4a0:	4b28      	ldr	r3, [pc, #160]	; (800e544 <Add_BLE_Service_EnvironmentalSensing+0xe8>)
 800e4a2:	8818      	ldrh	r0, [r3, #0]
 800e4a4:	f107 0208 	add.w	r2, r7, #8
 800e4a8:	4b27      	ldr	r3, [pc, #156]	; (800e548 <Add_BLE_Service_EnvironmentalSensing+0xec>)
 800e4aa:	9305      	str	r3, [sp, #20]
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	9304      	str	r3, [sp, #16]
 800e4b0:	2310      	movs	r3, #16
 800e4b2:	9303      	str	r3, [sp, #12]
 800e4b4:	2304      	movs	r3, #4
 800e4b6:	9302      	str	r3, [sp, #8]
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	9301      	str	r3, [sp, #4]
 800e4bc:	2312      	movs	r3, #18
 800e4be:	9300      	str	r3, [sp, #0]
 800e4c0:	2302      	movs	r3, #2
 800e4c2:	2101      	movs	r1, #1
 800e4c4:	f7fe f8d7 	bl	800c676 <aci_gatt_add_char>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_temperature);

	status = aci_gatt_add_char(handle_ess, UUID_TYPE_16, uuid_humidity, 2,
 800e4cc:	4b1d      	ldr	r3, [pc, #116]	; (800e544 <Add_BLE_Service_EnvironmentalSensing+0xe8>)
 800e4ce:	8818      	ldrh	r0, [r3, #0]
 800e4d0:	1d3a      	adds	r2, r7, #4
 800e4d2:	4b1e      	ldr	r3, [pc, #120]	; (800e54c <Add_BLE_Service_EnvironmentalSensing+0xf0>)
 800e4d4:	9305      	str	r3, [sp, #20]
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	9304      	str	r3, [sp, #16]
 800e4da:	2310      	movs	r3, #16
 800e4dc:	9303      	str	r3, [sp, #12]
 800e4de:	2304      	movs	r3, #4
 800e4e0:	9302      	str	r3, [sp, #8]
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	9301      	str	r3, [sp, #4]
 800e4e6:	2312      	movs	r3, #18
 800e4e8:	9300      	str	r3, [sp, #0]
 800e4ea:	2302      	movs	r3, #2
 800e4ec:	2101      	movs	r1, #1
 800e4ee:	f7fe f8c2 	bl	800c676 <aci_gatt_add_char>
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_humidity);

	status = aci_gatt_add_char(handle_ess, UUID_TYPE_16, uuid_pressure, 4,
 800e4f6:	4b13      	ldr	r3, [pc, #76]	; (800e544 <Add_BLE_Service_EnvironmentalSensing+0xe8>)
 800e4f8:	8818      	ldrh	r0, [r3, #0]
 800e4fa:	463a      	mov	r2, r7
 800e4fc:	4b14      	ldr	r3, [pc, #80]	; (800e550 <Add_BLE_Service_EnvironmentalSensing+0xf4>)
 800e4fe:	9305      	str	r3, [sp, #20]
 800e500:	2300      	movs	r3, #0
 800e502:	9304      	str	r3, [sp, #16]
 800e504:	2310      	movs	r3, #16
 800e506:	9303      	str	r3, [sp, #12]
 800e508:	2304      	movs	r3, #4
 800e50a:	9302      	str	r3, [sp, #8]
 800e50c:	2300      	movs	r3, #0
 800e50e:	9301      	str	r3, [sp, #4]
 800e510:	2312      	movs	r3, #18
 800e512:	9300      	str	r3, [sp, #0]
 800e514:	2304      	movs	r3, #4
 800e516:	2101      	movs	r1, #1
 800e518:	f7fe f8ad 	bl	800c676 <aci_gatt_add_char>
 800e51c:	4603      	mov	r3, r0
 800e51e:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_pressure);

	CHECK_STATUS_RETVAL(status);
 800e520:	7bbb      	ldrb	r3, [r7, #14]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d001      	beq.n	800e52a <Add_BLE_Service_EnvironmentalSensing+0xce>
 800e526:	7bbb      	ldrb	r3, [r7, #14]
 800e528:	e000      	b.n	800e52c <Add_BLE_Service_EnvironmentalSensing+0xd0>

	return BLE_STATUS_SUCCESS;
 800e52a:	2300      	movs	r3, #0
}
 800e52c:	4618      	mov	r0, r3
 800e52e:	3710      	adds	r7, #16
 800e530:	46bd      	mov	sp, r7
 800e532:	bd80      	pop	{r7, pc}
 800e534:	08011520 	.word	0x08011520
 800e538:	08011524 	.word	0x08011524
 800e53c:	08011528 	.word	0x08011528
 800e540:	0801152c 	.word	0x0801152c
 800e544:	20000458 	.word	0x20000458
 800e548:	2000045a 	.word	0x2000045a
 800e54c:	2000045c 	.word	0x2000045c
 800e550:	2000045e 	.word	0x2000045e

0800e554 <Add_BLE_Service_Log>:
tBleStatus Add_BLE_Service_Log(void) {
 800e554:	b590      	push	{r4, r7, lr}
 800e556:	b099      	sub	sp, #100	; 0x64
 800e558:	af0a      	add	r7, sp, #40	; 0x28
	uint8_t const max_attr_records = 4;
 800e55a:	2304      	movs	r3, #4
 800e55c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	// Custom Service (Log)
	//   Custom Characteristic (Log Status) + Value
	//     Characteristic User Description

	uint8_t const uuid_log_serv[16] = { 0xD1, 0x9F, 0x1B, 0x1F, 0x80, 0xF2,
 800e560:	4b3c      	ldr	r3, [pc, #240]	; (800e654 <Add_BLE_Service_Log+0x100>)
 800e562:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800e566:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e568:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x32, 0x9F, 0xE8, 0x11, 0x69, 0xE6, 0x94, 0xCC, 0xAB, 0x31, };

	uint8_t const uuid_log_status[16] = { 0xD1, 0x9F, 0x1B, 0x1F, 0x80, 0xF2,
 800e56c:	4b3a      	ldr	r3, [pc, #232]	; (800e658 <Add_BLE_Service_Log+0x104>)
 800e56e:	f107 0414 	add.w	r4, r7, #20
 800e572:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e574:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x32, 0x9F, 0xE8, 0x11, 0x69, 0xE6, 0xBE, 0xD1, 0x8C, 0x6C, };

	uint16_t handle_log_status_userdesc;
	char const log_status_userdesc[] = "Log Status";
 800e578:	4a38      	ldr	r2, [pc, #224]	; (800e65c <Add_BLE_Service_Log+0x108>)
 800e57a:	1d3b      	adds	r3, r7, #4
 800e57c:	ca07      	ldmia	r2, {r0, r1, r2}
 800e57e:	c303      	stmia	r3!, {r0, r1}
 800e580:	801a      	strh	r2, [r3, #0]
 800e582:	3302      	adds	r3, #2
 800e584:	0c12      	lsrs	r2, r2, #16
 800e586:	701a      	strb	r2, [r3, #0]
	uint8_t const log_status_userdesc_len = strlen(log_status_userdesc);
 800e588:	1d3b      	adds	r3, r7, #4
 800e58a:	4618      	mov	r0, r3
 800e58c:	f7f1 fe20 	bl	80001d0 <strlen>
 800e590:	4603      	mov	r3, r0
 800e592:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_128, uuid_log_serv, PRIMARY_SERVICE,
 800e596:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800e59a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800e59e:	4b30      	ldr	r3, [pc, #192]	; (800e660 <Add_BLE_Service_Log+0x10c>)
 800e5a0:	9300      	str	r3, [sp, #0]
 800e5a2:	4613      	mov	r3, r2
 800e5a4:	2201      	movs	r2, #1
 800e5a6:	2002      	movs	r0, #2
 800e5a8:	f7fd ffd9 	bl	800c55e <aci_gatt_add_serv>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			max_attr_records, &handle_log_serv);

	CHECK_STATUS_RETVAL(status);
 800e5b2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d002      	beq.n	800e5c0 <Add_BLE_Service_Log+0x6c>
 800e5ba:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800e5be:	e045      	b.n	800e64c <Add_BLE_Service_Log+0xf8>

	status = aci_gatt_add_char(handle_log_serv, UUID_TYPE_128, uuid_log_status,
 800e5c0:	4b27      	ldr	r3, [pc, #156]	; (800e660 <Add_BLE_Service_Log+0x10c>)
 800e5c2:	8818      	ldrh	r0, [r3, #0]
 800e5c4:	f107 0214 	add.w	r2, r7, #20
 800e5c8:	4b26      	ldr	r3, [pc, #152]	; (800e664 <Add_BLE_Service_Log+0x110>)
 800e5ca:	9305      	str	r3, [sp, #20]
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	9304      	str	r3, [sp, #16]
 800e5d0:	2310      	movs	r3, #16
 800e5d2:	9303      	str	r3, [sp, #12]
 800e5d4:	2305      	movs	r3, #5
 800e5d6:	9302      	str	r3, [sp, #8]
 800e5d8:	2300      	movs	r3, #0
 800e5da:	9301      	str	r3, [sp, #4]
 800e5dc:	230a      	movs	r3, #10
 800e5de:	9300      	str	r3, [sp, #0]
 800e5e0:	2301      	movs	r3, #1
 800e5e2:	2102      	movs	r1, #2
 800e5e4:	f7fe f847 	bl	800c676 <aci_gatt_add_char>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			CHAR_PROP_READ | CHAR_PROP_WRITE, ATTR_PERMISSION_NONE,
			GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP
					| GATT_NOTIFY_ATTRIBUTE_WRITE, 16, CHAR_VALUE_LEN_CONSTANT,
			&handle_log_status);

	CHECK_STATUS_RETVAL(status);
 800e5ee:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d002      	beq.n	800e5fc <Add_BLE_Service_Log+0xa8>
 800e5f6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800e5fa:	e027      	b.n	800e64c <Add_BLE_Service_Log+0xf8>

	status = aci_gatt_add_char_desc(handle_log_serv, handle_log_status,
 800e5fc:	4b18      	ldr	r3, [pc, #96]	; (800e660 <Add_BLE_Service_Log+0x10c>)
 800e5fe:	8818      	ldrh	r0, [r3, #0]
 800e600:	4b18      	ldr	r3, [pc, #96]	; (800e664 <Add_BLE_Service_Log+0x110>)
 800e602:	8819      	ldrh	r1, [r3, #0]
 800e604:	f107 0312 	add.w	r3, r7, #18
 800e608:	9308      	str	r3, [sp, #32]
 800e60a:	2300      	movs	r3, #0
 800e60c:	9307      	str	r3, [sp, #28]
 800e60e:	2310      	movs	r3, #16
 800e610:	9306      	str	r3, [sp, #24]
 800e612:	2300      	movs	r3, #0
 800e614:	9305      	str	r3, [sp, #20]
 800e616:	2301      	movs	r3, #1
 800e618:	9304      	str	r3, [sp, #16]
 800e61a:	2300      	movs	r3, #0
 800e61c:	9303      	str	r3, [sp, #12]
 800e61e:	1d3b      	adds	r3, r7, #4
 800e620:	9302      	str	r3, [sp, #8]
 800e622:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800e626:	9301      	str	r3, [sp, #4]
 800e628:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800e62c:	9300      	str	r3, [sp, #0]
 800e62e:	4b0e      	ldr	r3, [pc, #56]	; (800e668 <Add_BLE_Service_Log+0x114>)
 800e630:	2201      	movs	r2, #1
 800e632:	f7fe f8f5 	bl	800c820 <aci_gatt_add_char_desc>
 800e636:	4603      	mov	r3, r0
 800e638:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			ATTR_PERMISSION_NONE,
			ATTR_ACCESS_READ_ONLY,
			GATT_DONT_NOTIFY_EVENTS, 16, CHAR_VALUE_LEN_CONSTANT,
			&handle_log_status_userdesc);

	CHECK_STATUS_RETVAL(status);
 800e63c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800e640:	2b00      	cmp	r3, #0
 800e642:	d002      	beq.n	800e64a <Add_BLE_Service_Log+0xf6>
 800e644:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800e648:	e000      	b.n	800e64c <Add_BLE_Service_Log+0xf8>

	return BLE_STATUS_SUCCESS;
 800e64a:	2300      	movs	r3, #0
}
 800e64c:	4618      	mov	r0, r3
 800e64e:	373c      	adds	r7, #60	; 0x3c
 800e650:	46bd      	mov	sp, r7
 800e652:	bd90      	pop	{r4, r7, pc}
 800e654:	08011530 	.word	0x08011530
 800e658:	08011540 	.word	0x08011540
 800e65c:	08011550 	.word	0x08011550
 800e660:	20000460 	.word	0x20000460
 800e664:	20000462 	.word	0x20000462
 800e668:	080221d8 	.word	0x080221d8

0800e66c <Add_BLE_Service_Communication>:

tBleStatus Add_BLE_Service_Communication(void) {
 800e66c:	b590      	push	{r4, r7, lr}
 800e66e:	b091      	sub	sp, #68	; 0x44
 800e670:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 4;
 800e672:	2304      	movs	r3, #4
 800e674:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	// Communication Service
	//   Accelerometer + Value
	//     Client Characteristic Configuration

	uint8_t const uuid_comm_serv[16] = { 0x21, 0x45, 0xF7, 0xA0, 0x6B, 0x50,
 800e678:	4b20      	ldr	r3, [pc, #128]	; (800e6fc <Add_BLE_Service_Communication+0x90>)
 800e67a:	f107 0414 	add.w	r4, r7, #20
 800e67e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e680:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x11, 0xE9, 0xB4, 0x75, 0x08, 0x00, 0x20, 0x0C, 0x9A, 0x66 };

	uint8_t const uuid_comm_value[16] = { 0xE1, 0xAB, 0x9E, 0x10, 0x71, 0x94,
 800e684:	4b1e      	ldr	r3, [pc, #120]	; (800e700 <Add_BLE_Service_Communication+0x94>)
 800e686:	1d3c      	adds	r4, r7, #4
 800e688:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e68a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x11, 0xE9, 0xB4, 0x75, 0x08, 0x00, 0x20, 0x0C, 0x9A, 0x66 };

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_128, uuid_comm_serv, PRIMARY_SERVICE,
 800e68e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e692:	f107 0114 	add.w	r1, r7, #20
 800e696:	4b1b      	ldr	r3, [pc, #108]	; (800e704 <Add_BLE_Service_Communication+0x98>)
 800e698:	9300      	str	r3, [sp, #0]
 800e69a:	4613      	mov	r3, r2
 800e69c:	2201      	movs	r2, #1
 800e69e:	2002      	movs	r0, #2
 800e6a0:	f7fd ff5d 	bl	800c55e <aci_gatt_add_serv>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			max_attr_records, &handle_comm_serv);
	CHECK_STATUS_RETVAL(status);
 800e6aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d002      	beq.n	800e6b8 <Add_BLE_Service_Communication+0x4c>
 800e6b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e6b6:	e01d      	b.n	800e6f4 <Add_BLE_Service_Communication+0x88>

	status = aci_gatt_add_char(handle_comm_serv, UUID_TYPE_128, uuid_comm_value,
 800e6b8:	4b12      	ldr	r3, [pc, #72]	; (800e704 <Add_BLE_Service_Communication+0x98>)
 800e6ba:	8818      	ldrh	r0, [r3, #0]
 800e6bc:	1d3a      	adds	r2, r7, #4
 800e6be:	4b12      	ldr	r3, [pc, #72]	; (800e708 <Add_BLE_Service_Communication+0x9c>)
 800e6c0:	9305      	str	r3, [sp, #20]
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	9304      	str	r3, [sp, #16]
 800e6c6:	2310      	movs	r3, #16
 800e6c8:	9303      	str	r3, [sp, #12]
 800e6ca:	2305      	movs	r3, #5
 800e6cc:	9302      	str	r3, [sp, #8]
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	9301      	str	r3, [sp, #4]
 800e6d2:	230a      	movs	r3, #10
 800e6d4:	9300      	str	r3, [sp, #0]
 800e6d6:	2310      	movs	r3, #16
 800e6d8:	2102      	movs	r1, #2
 800e6da:	f7fd ffcc 	bl	800c676 <aci_gatt_add_char>
 800e6de:	4603      	mov	r3, r0
 800e6e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	CHAR_PROP_READ | CHAR_PROP_WRITE, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP | GATT_NOTIFY_ATTRIBUTE_WRITE,
			16,
			CHAR_VALUE_LEN_CONSTANT, &handle_comm_value);

	CHECK_STATUS_RETVAL(status);
 800e6e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d002      	beq.n	800e6f2 <Add_BLE_Service_Communication+0x86>
 800e6ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e6f0:	e000      	b.n	800e6f4 <Add_BLE_Service_Communication+0x88>

	return BLE_STATUS_SUCCESS;
 800e6f2:	2300      	movs	r3, #0
}
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	372c      	adds	r7, #44	; 0x2c
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	bd90      	pop	{r4, r7, pc}
 800e6fc:	0801155c 	.word	0x0801155c
 800e700:	0801156c 	.word	0x0801156c
 800e704:	20000464 	.word	0x20000464
 800e708:	20000466 	.word	0x20000466

0800e70c <Read_Request_CB>:

void Read_Request_CB(evt_gatt_read_permit_req const *evt) {
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b090      	sub	sp, #64	; 0x40
 800e710:	af02      	add	r7, sp, #8
 800e712:	6078      	str	r0, [r7, #4]
	tBleStatus status;

	if (evt->attr_handle == handle_batt_level + 1) {
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	885b      	ldrh	r3, [r3, #2]
 800e718:	b29b      	uxth	r3, r3
 800e71a:	461a      	mov	r2, r3
 800e71c:	4b82      	ldr	r3, [pc, #520]	; (800e928 <Read_Request_CB+0x21c>)
 800e71e:	881b      	ldrh	r3, [r3, #0]
 800e720:	3301      	adds	r3, #1
 800e722:	429a      	cmp	r2, r3
 800e724:	d113      	bne.n	800e74e <Read_Request_CB+0x42>
		// Battery level (SOC)
		uint8_t value;
		MAX17048_Read_SOC(&value);
 800e726:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800e72a:	4618      	mov	r0, r3
 800e72c:	f001 f9b2 	bl	800fa94 <MAX17048_Read_SOC>
		status = aci_gatt_update_char_value(handle_batt_serv, handle_batt_level,
 800e730:	4b7e      	ldr	r3, [pc, #504]	; (800e92c <Read_Request_CB+0x220>)
 800e732:	8818      	ldrh	r0, [r3, #0]
 800e734:	4b7c      	ldr	r3, [pc, #496]	; (800e928 <Read_Request_CB+0x21c>)
 800e736:	8819      	ldrh	r1, [r3, #0]
 800e738:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800e73c:	9300      	str	r3, [sp, #0]
 800e73e:	2301      	movs	r3, #1
 800e740:	2200      	movs	r2, #0
 800e742:	f7fe f987 	bl	800ca54 <aci_gatt_update_char_value>
 800e746:	4603      	mov	r3, r0
 800e748:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e74c:	e0d7      	b.n	800e8fe <Read_Request_CB+0x1f2>
				0, 1, &value);
	} else if (evt->attr_handle == handle_temperature + 1) {
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	885b      	ldrh	r3, [r3, #2]
 800e752:	b29b      	uxth	r3, r3
 800e754:	461a      	mov	r2, r3
 800e756:	4b76      	ldr	r3, [pc, #472]	; (800e930 <Read_Request_CB+0x224>)
 800e758:	881b      	ldrh	r3, [r3, #0]
 800e75a:	3301      	adds	r3, #1
 800e75c:	429a      	cmp	r2, r3
 800e75e:	d12a      	bne.n	800e7b6 <Read_Request_CB+0xaa>
		// Temperature (0.01 C)
		float temperature;
		HTS221_Read_Temperature(&temperature);			// C
 800e760:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e764:	4618      	mov	r0, r3
 800e766:	f000 faa5 	bl	800ecb4 <HTS221_Read_Temperature>
		int16_t temp = (int16_t) (temperature * 100);	// from C to 0.01 C
 800e76a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800e76e:	ed9f 7a71 	vldr	s14, [pc, #452]	; 800e934 <Read_Request_CB+0x228>
 800e772:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e776:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e77a:	edc7 7a00 	vstr	s15, [r7]
 800e77e:	883b      	ldrh	r3, [r7, #0]
 800e780:	86bb      	strh	r3, [r7, #52]	; 0x34
		int8_t value[2];
		value[1] = (uint8_t) (temp & 0xFF);
 800e782:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800e784:	b25b      	sxtb	r3, r3
 800e786:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		value[0] = (uint8_t) ((temp >> 8) & 0xFF);
 800e78a:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800e78e:	121b      	asrs	r3, r3, #8
 800e790:	b21b      	sxth	r3, r3
 800e792:	b25b      	sxtb	r3, r3
 800e794:	f887 3020 	strb.w	r3, [r7, #32]
		status = aci_gatt_update_char_value(handle_ess, handle_temperature, 0,
 800e798:	4b67      	ldr	r3, [pc, #412]	; (800e938 <Read_Request_CB+0x22c>)
 800e79a:	8818      	ldrh	r0, [r3, #0]
 800e79c:	4b64      	ldr	r3, [pc, #400]	; (800e930 <Read_Request_CB+0x224>)
 800e79e:	8819      	ldrh	r1, [r3, #0]
 800e7a0:	f107 0320 	add.w	r3, r7, #32
 800e7a4:	9300      	str	r3, [sp, #0]
 800e7a6:	2302      	movs	r3, #2
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	f7fe f953 	bl	800ca54 <aci_gatt_update_char_value>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e7b4:	e0a3      	b.n	800e8fe <Read_Request_CB+0x1f2>
				2, value);
	} else if (evt->attr_handle == handle_humidity + 1) {
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	885b      	ldrh	r3, [r3, #2]
 800e7ba:	b29b      	uxth	r3, r3
 800e7bc:	461a      	mov	r2, r3
 800e7be:	4b5f      	ldr	r3, [pc, #380]	; (800e93c <Read_Request_CB+0x230>)
 800e7c0:	881b      	ldrh	r3, [r3, #0]
 800e7c2:	3301      	adds	r3, #1
 800e7c4:	429a      	cmp	r2, r3
 800e7c6:	d127      	bne.n	800e818 <Read_Request_CB+0x10c>
		// Humidity (0.01% rH)
		float humidity;
		HTS221_Read_Humidity(&humidity);				// %
 800e7c8:	f107 031c 	add.w	r3, r7, #28
 800e7cc:	4618      	mov	r0, r3
 800e7ce:	f000 faa7 	bl	800ed20 <HTS221_Read_Humidity>
		uint16_t hum = (uint16_t) (humidity * 100);		// from % to 0.01%
 800e7d2:	edd7 7a07 	vldr	s15, [r7, #28]
 800e7d6:	ed9f 7a57 	vldr	s14, [pc, #348]	; 800e934 <Read_Request_CB+0x228>
 800e7da:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e7de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e7e2:	edc7 7a00 	vstr	s15, [r7]
 800e7e6:	883b      	ldrh	r3, [r7, #0]
 800e7e8:	867b      	strh	r3, [r7, #50]	; 0x32
		uint8_t value[2];
		value[1] = (uint8_t) (hum & 0xFF);
 800e7ea:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800e7ec:	b2db      	uxtb	r3, r3
 800e7ee:	767b      	strb	r3, [r7, #25]
		value[0] = (uint8_t) ((hum >> 8) & 0xFF);
 800e7f0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800e7f2:	0a1b      	lsrs	r3, r3, #8
 800e7f4:	b29b      	uxth	r3, r3
 800e7f6:	b2db      	uxtb	r3, r3
 800e7f8:	763b      	strb	r3, [r7, #24]
		status = aci_gatt_update_char_value(handle_ess, handle_humidity, 0, 2,
 800e7fa:	4b4f      	ldr	r3, [pc, #316]	; (800e938 <Read_Request_CB+0x22c>)
 800e7fc:	8818      	ldrh	r0, [r3, #0]
 800e7fe:	4b4f      	ldr	r3, [pc, #316]	; (800e93c <Read_Request_CB+0x230>)
 800e800:	8819      	ldrh	r1, [r3, #0]
 800e802:	f107 0318 	add.w	r3, r7, #24
 800e806:	9300      	str	r3, [sp, #0]
 800e808:	2302      	movs	r3, #2
 800e80a:	2200      	movs	r2, #0
 800e80c:	f7fe f922 	bl	800ca54 <aci_gatt_update_char_value>
 800e810:	4603      	mov	r3, r0
 800e812:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e816:	e072      	b.n	800e8fe <Read_Request_CB+0x1f2>
				value);
	} else if (evt->attr_handle == handle_pressure + 1) {
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	885b      	ldrh	r3, [r3, #2]
 800e81c:	b29b      	uxth	r3, r3
 800e81e:	461a      	mov	r2, r3
 800e820:	4b47      	ldr	r3, [pc, #284]	; (800e940 <Read_Request_CB+0x234>)
 800e822:	881b      	ldrh	r3, [r3, #0]
 800e824:	3301      	adds	r3, #1
 800e826:	429a      	cmp	r2, r3
 800e828:	d12d      	bne.n	800e886 <Read_Request_CB+0x17a>
		// Pressure (0.1 Pa)
		float pressure;
		LPS22HH_Read_Pressure(&pressure);				// hPa
 800e82a:	f107 0314 	add.w	r3, r7, #20
 800e82e:	4618      	mov	r0, r3
 800e830:	f000 fc36 	bl	800f0a0 <LPS22HH_Read_Pressure>
		uint32_t press = (uint32_t) (pressure * 1000);	// from hPa to dPa
 800e834:	edd7 7a05 	vldr	s15, [r7, #20]
 800e838:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800e944 <Read_Request_CB+0x238>
 800e83c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e840:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e844:	ee17 3a90 	vmov	r3, s15
 800e848:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint8_t value[4];
		value[3] = (uint8_t) (press & 0xFF);
 800e84a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e84c:	b2db      	uxtb	r3, r3
 800e84e:	74fb      	strb	r3, [r7, #19]
		value[2] = (uint8_t) ((press >> 8) & 0xFF);
 800e850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e852:	0a1b      	lsrs	r3, r3, #8
 800e854:	b2db      	uxtb	r3, r3
 800e856:	74bb      	strb	r3, [r7, #18]
		value[1] = (uint8_t) ((press >> 16) & 0xFF);
 800e858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e85a:	0c1b      	lsrs	r3, r3, #16
 800e85c:	b2db      	uxtb	r3, r3
 800e85e:	747b      	strb	r3, [r7, #17]
		value[0] = (uint8_t) ((press >> 24) & 0xFF);
 800e860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e862:	0e1b      	lsrs	r3, r3, #24
 800e864:	b2db      	uxtb	r3, r3
 800e866:	743b      	strb	r3, [r7, #16]
		status = aci_gatt_update_char_value(handle_ess, handle_pressure, 0, 4,
 800e868:	4b33      	ldr	r3, [pc, #204]	; (800e938 <Read_Request_CB+0x22c>)
 800e86a:	8818      	ldrh	r0, [r3, #0]
 800e86c:	4b34      	ldr	r3, [pc, #208]	; (800e940 <Read_Request_CB+0x234>)
 800e86e:	8819      	ldrh	r1, [r3, #0]
 800e870:	f107 0310 	add.w	r3, r7, #16
 800e874:	9300      	str	r3, [sp, #0]
 800e876:	2304      	movs	r3, #4
 800e878:	2200      	movs	r2, #0
 800e87a:	f7fe f8eb 	bl	800ca54 <aci_gatt_update_char_value>
 800e87e:	4603      	mov	r3, r0
 800e880:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e884:	e03b      	b.n	800e8fe <Read_Request_CB+0x1f2>
				&value);
	} else if (evt->attr_handle == handle_log_status + 1) {
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	885b      	ldrh	r3, [r3, #2]
 800e88a:	b29b      	uxth	r3, r3
 800e88c:	461a      	mov	r2, r3
 800e88e:	4b2e      	ldr	r3, [pc, #184]	; (800e948 <Read_Request_CB+0x23c>)
 800e890:	881b      	ldrh	r3, [r3, #0]
 800e892:	3301      	adds	r3, #1
 800e894:	429a      	cmp	r2, r3
 800e896:	d117      	bne.n	800e8c8 <Read_Request_CB+0x1bc>
		// Log status
		uint8_t value = App_GetSystemState() == SYSTEM_STATE_LOG;
 800e898:	f7fb face 	bl	8009e38 <App_GetSystemState>
 800e89c:	4603      	mov	r3, r0
 800e89e:	2b20      	cmp	r3, #32
 800e8a0:	bf0c      	ite	eq
 800e8a2:	2301      	moveq	r3, #1
 800e8a4:	2300      	movne	r3, #0
 800e8a6:	b2db      	uxtb	r3, r3
 800e8a8:	73fb      	strb	r3, [r7, #15]
		status = aci_gatt_update_char_value(handle_log_serv, handle_log_status,
 800e8aa:	4b28      	ldr	r3, [pc, #160]	; (800e94c <Read_Request_CB+0x240>)
 800e8ac:	8818      	ldrh	r0, [r3, #0]
 800e8ae:	4b26      	ldr	r3, [pc, #152]	; (800e948 <Read_Request_CB+0x23c>)
 800e8b0:	8819      	ldrh	r1, [r3, #0]
 800e8b2:	f107 030f 	add.w	r3, r7, #15
 800e8b6:	9300      	str	r3, [sp, #0]
 800e8b8:	2301      	movs	r3, #1
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	f7fe f8ca 	bl	800ca54 <aci_gatt_update_char_value>
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e8c6:	e01a      	b.n	800e8fe <Read_Request_CB+0x1f2>
				0, 1, &value);
	} else if (evt->attr_handle == handle_comm_value + 1) {
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	885b      	ldrh	r3, [r3, #2]
 800e8cc:	b29b      	uxth	r3, r3
 800e8ce:	461a      	mov	r2, r3
 800e8d0:	4b1f      	ldr	r3, [pc, #124]	; (800e950 <Read_Request_CB+0x244>)
 800e8d2:	881b      	ldrh	r3, [r3, #0]
 800e8d4:	3301      	adds	r3, #1
 800e8d6:	429a      	cmp	r2, r3
 800e8d8:	d111      	bne.n	800e8fe <Read_Request_CB+0x1f2>
		// Communication (?)
		uint8_t value = App_GetSystemState();
 800e8da:	f7fb faad 	bl	8009e38 <App_GetSystemState>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	73bb      	strb	r3, [r7, #14]
		status = aci_gatt_update_char_value(handle_comm_serv, handle_comm_value,
 800e8e2:	4b1c      	ldr	r3, [pc, #112]	; (800e954 <Read_Request_CB+0x248>)
 800e8e4:	8818      	ldrh	r0, [r3, #0]
 800e8e6:	4b1a      	ldr	r3, [pc, #104]	; (800e950 <Read_Request_CB+0x244>)
 800e8e8:	8819      	ldrh	r1, [r3, #0]
 800e8ea:	f107 030e 	add.w	r3, r7, #14
 800e8ee:	9300      	str	r3, [sp, #0]
 800e8f0:	2301      	movs	r3, #1
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	f7fe f8ae 	bl	800ca54 <aci_gatt_update_char_value>
 800e8f8:	4603      	mov	r3, r0
 800e8fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				0, 1, &value);
	}

	CHECK_STATUS_RETURN(status);
 800e8fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e902:	2b00      	cmp	r3, #0
 800e904:	d10c      	bne.n	800e920 <Read_Request_CB+0x214>
	status = aci_gatt_allow_read(evt->conn_handle);
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	881b      	ldrh	r3, [r3, #0]
 800e90a:	b29b      	uxth	r3, r3
 800e90c:	4618      	mov	r0, r3
 800e90e:	f7fe f93a 	bl	800cb86 <aci_gatt_allow_read>
 800e912:	4603      	mov	r3, r0
 800e914:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	CHECK_STATUS_RETURN(status);
 800e918:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	e000      	b.n	800e922 <Read_Request_CB+0x216>
	CHECK_STATUS_RETURN(status);
 800e920:	bf00      	nop
}
 800e922:	3738      	adds	r7, #56	; 0x38
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}
 800e928:	20000456 	.word	0x20000456
 800e92c:	20000454 	.word	0x20000454
 800e930:	2000045a 	.word	0x2000045a
 800e934:	42c80000 	.word	0x42c80000
 800e938:	20000458 	.word	0x20000458
 800e93c:	2000045c 	.word	0x2000045c
 800e940:	2000045e 	.word	0x2000045e
 800e944:	447a0000 	.word	0x447a0000
 800e948:	20000462 	.word	0x20000462
 800e94c:	20000460 	.word	0x20000460
 800e950:	20000466 	.word	0x20000466
 800e954:	20000464 	.word	0x20000464

0800e958 <Attribute_Modified_CB>:

void Attribute_Modified_CB(evt_gatt_attr_modified const *evt) {
 800e958:	b580      	push	{r7, lr}
 800e95a:	b084      	sub	sp, #16
 800e95c:	af02      	add	r7, sp, #8
 800e95e:	6078      	str	r0, [r7, #4]

	if (evt->attr_handle == handle_comm_value + 1) {
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	885b      	ldrh	r3, [r3, #2]
 800e964:	b29b      	uxth	r3, r3
 800e966:	461a      	mov	r2, r3
 800e968:	4b12      	ldr	r3, [pc, #72]	; (800e9b4 <Attribute_Modified_CB+0x5c>)
 800e96a:	881b      	ldrh	r3, [r3, #0]
 800e96c:	3301      	adds	r3, #1
 800e96e:	429a      	cmp	r2, r3
 800e970:	d11b      	bne.n	800e9aa <Attribute_Modified_CB+0x52>
		ble_config.updateChar = Evaluate_Command(evt->att_data,
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	1dd8      	adds	r0, r3, #7
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	7919      	ldrb	r1, [r3, #4]
 800e97a:	4b0f      	ldr	r3, [pc, #60]	; (800e9b8 <Attribute_Modified_CB+0x60>)
 800e97c:	4a0f      	ldr	r2, [pc, #60]	; (800e9bc <Attribute_Modified_CB+0x64>)
 800e97e:	f7ff fae7 	bl	800df50 <Evaluate_Command>
 800e982:	4603      	mov	r3, r0
 800e984:	461a      	mov	r2, r3
 800e986:	4b0e      	ldr	r3, [pc, #56]	; (800e9c0 <Attribute_Modified_CB+0x68>)
 800e988:	701a      	strb	r2, [r3, #0]
				evt->data_length, ble_config.respValue, &(ble_config.respLen));

		if (ble_config.updateChar) {
 800e98a:	4b0d      	ldr	r3, [pc, #52]	; (800e9c0 <Attribute_Modified_CB+0x68>)
 800e98c:	781b      	ldrb	r3, [r3, #0]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d00b      	beq.n	800e9aa <Attribute_Modified_CB+0x52>
			aci_gatt_update_char_value(handle_comm_serv, handle_comm_value, 0,
 800e992:	4b0c      	ldr	r3, [pc, #48]	; (800e9c4 <Attribute_Modified_CB+0x6c>)
 800e994:	8818      	ldrh	r0, [r3, #0]
 800e996:	4b07      	ldr	r3, [pc, #28]	; (800e9b4 <Attribute_Modified_CB+0x5c>)
 800e998:	8819      	ldrh	r1, [r3, #0]
 800e99a:	4b09      	ldr	r3, [pc, #36]	; (800e9c0 <Attribute_Modified_CB+0x68>)
 800e99c:	7c5a      	ldrb	r2, [r3, #17]
 800e99e:	4b07      	ldr	r3, [pc, #28]	; (800e9bc <Attribute_Modified_CB+0x64>)
 800e9a0:	9300      	str	r3, [sp, #0]
 800e9a2:	4613      	mov	r3, r2
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	f7fe f855 	bl	800ca54 <aci_gatt_update_char_value>
					ble_config.respLen, ble_config.respValue);
		}
	}
}
 800e9aa:	bf00      	nop
 800e9ac:	3708      	adds	r7, #8
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bd80      	pop	{r7, pc}
 800e9b2:	bf00      	nop
 800e9b4:	20000466 	.word	0x20000466
 800e9b8:	200024bd 	.word	0x200024bd
 800e9bc:	200024ad 	.word	0x200024ad
 800e9c0:	200024ac 	.word	0x200024ac
 800e9c4:	20000464 	.word	0x20000464

0800e9c8 <HTS221_Read_Reg>:
 * @param[in]  Register The first register to read from.
 * @param[out] ReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t HTS221_Read_Reg(uint8_t Register, uint8_t* ReadByte, uint16_t Size) {
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b084      	sub	sp, #16
 800e9cc:	af02      	add	r7, sp, #8
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	6039      	str	r1, [r7, #0]
 800e9d2:	71fb      	strb	r3, [r7, #7]
 800e9d4:	4613      	mov	r3, r2
 800e9d6:	80bb      	strh	r3, [r7, #4]
	if (Size > 1)
 800e9d8:	88bb      	ldrh	r3, [r7, #4]
 800e9da:	2b01      	cmp	r3, #1
 800e9dc:	d903      	bls.n	800e9e6 <HTS221_Read_Reg+0x1e>
		Register |= 0x80;
 800e9de:	79fb      	ldrb	r3, [r7, #7]
 800e9e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e9e4:	71fb      	strb	r3, [r7, #7]
	return I2C_Read(I2C_ENV, HTS221_ADDRESS, Register, ReadByte, Size) == HAL_OK;
 800e9e6:	79fa      	ldrb	r2, [r7, #7]
 800e9e8:	88bb      	ldrh	r3, [r7, #4]
 800e9ea:	9300      	str	r3, [sp, #0]
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	21be      	movs	r1, #190	; 0xbe
 800e9f0:	2001      	movs	r0, #1
 800e9f2:	f7fc ff5f 	bl	800b8b4 <I2C_Read>
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	bf0c      	ite	eq
 800e9fc:	2301      	moveq	r3, #1
 800e9fe:	2300      	movne	r3, #0
 800ea00:	b2db      	uxtb	r3, r3
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	3708      	adds	r7, #8
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}

0800ea0a <HTS221_Write_Reg>:
 * @brief     Write the specified value into the specified register of HTS221.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t HTS221_Write_Reg(uint8_t Register, uint8_t Value) {
 800ea0a:	b580      	push	{r7, lr}
 800ea0c:	b084      	sub	sp, #16
 800ea0e:	af00      	add	r7, sp, #0
 800ea10:	4603      	mov	r3, r0
 800ea12:	460a      	mov	r2, r1
 800ea14:	71fb      	strb	r3, [r7, #7]
 800ea16:	4613      	mov	r3, r2
 800ea18:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register;
 800ea1a:	79fb      	ldrb	r3, [r7, #7]
 800ea1c:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 800ea1e:	79bb      	ldrb	r3, [r7, #6]
 800ea20:	737b      	strb	r3, [r7, #13]
	return I2C_Write(I2C_ENV, HTS221_ADDRESS, temp, 2) == HAL_OK;
 800ea22:	f107 020c 	add.w	r2, r7, #12
 800ea26:	2302      	movs	r3, #2
 800ea28:	21be      	movs	r1, #190	; 0xbe
 800ea2a:	2001      	movs	r0, #1
 800ea2c:	f7fc feee 	bl	800b80c <I2C_Write>
 800ea30:	4603      	mov	r3, r0
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	bf0c      	ite	eq
 800ea36:	2301      	moveq	r3, #1
 800ea38:	2300      	movne	r3, #0
 800ea3a:	b2db      	uxtb	r3, r3
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	3710      	adds	r7, #16
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bd80      	pop	{r7, pc}

0800ea44 <HTS221_Config>:
/*
 * @brief  Configure the device.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t HTS221_Config(void) {
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b08c      	sub	sp, #48	; 0x30
 800ea48:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t buffer[4];

	// AV_CONF
	buffer[0] = 0x3F;	// (AVGT: 256, AVGH: 512)
 800ea50:	233f      	movs	r3, #63	; 0x3f
 800ea52:	743b      	strb	r3, [r7, #16]
	result &= HTS221_Write_Reg(HTS221_REG_AV_CONF, buffer[0]);
 800ea54:	7c3b      	ldrb	r3, [r7, #16]
 800ea56:	4619      	mov	r1, r3
 800ea58:	2010      	movs	r0, #16
 800ea5a:	f7ff ffd6 	bl	800ea0a <HTS221_Write_Reg>
 800ea5e:	4603      	mov	r3, r0
 800ea60:	461a      	mov	r2, r3
 800ea62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ea66:	4013      	ands	r3, r2
 800ea68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// CTRL_REG1:
	// 		PD = 0x80 (active mode)
	// 		BDU = 0x04 (non-continuous update)
	// 		ODR = 0x03 (T: 12.5Hz, H: 12.5Hz)
	buffer[0] = 0x80 | 0x04 | 0x03;
 800ea6c:	2387      	movs	r3, #135	; 0x87
 800ea6e:	743b      	strb	r3, [r7, #16]
	result &= HTS221_Write_Reg(HTS221_REG_CTRL1, buffer[0]);
 800ea70:	7c3b      	ldrb	r3, [r7, #16]
 800ea72:	4619      	mov	r1, r3
 800ea74:	2020      	movs	r0, #32
 800ea76:	f7ff ffc8 	bl	800ea0a <HTS221_Write_Reg>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	461a      	mov	r2, r3
 800ea7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ea82:	4013      	ands	r3, r2
 800ea84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	float t0_degC, t1_degC;
	uint16_t t0_out_U, t1_out_U;
	int16_t t0_out, t1_out;

	// Read T0_degC and T1_degC coefficients (absolute value)
	result &= HTS221_Read_Reg(HTS221_REG_T0_degC_x8, buffer, 2);
 800ea88:	f107 0310 	add.w	r3, r7, #16
 800ea8c:	2202      	movs	r2, #2
 800ea8e:	4619      	mov	r1, r3
 800ea90:	2032      	movs	r0, #50	; 0x32
 800ea92:	f7ff ff99 	bl	800e9c8 <HTS221_Read_Reg>
 800ea96:	4603      	mov	r3, r0
 800ea98:	461a      	mov	r2, r3
 800ea9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ea9e:	4013      	ands	r3, r2
 800eaa0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// Read the MSB bits of T0_degC and T1_degC
	result &= HTS221_Read_Reg(HTS221_REG_T1_T0_msb, &tmp, 1);
 800eaa4:	f107 030f 	add.w	r3, r7, #15
 800eaa8:	2201      	movs	r2, #1
 800eaaa:	4619      	mov	r1, r3
 800eaac:	2035      	movs	r0, #53	; 0x35
 800eaae:	f7ff ff8b 	bl	800e9c8 <HTS221_Read_Reg>
 800eab2:	4603      	mov	r3, r0
 800eab4:	461a      	mov	r2, r3
 800eab6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eaba:	4013      	ands	r3, r2
 800eabc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// Calculate the T0_degC and T1_degC values
	t0_degC = ((((uint16_t) (tmp & 0x03)) << 8) | ((uint16_t) buffer[0])) >> 3;
 800eac0:	7bfb      	ldrb	r3, [r7, #15]
 800eac2:	021b      	lsls	r3, r3, #8
 800eac4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800eac8:	7c3a      	ldrb	r2, [r7, #16]
 800eaca:	4313      	orrs	r3, r2
 800eacc:	10db      	asrs	r3, r3, #3
 800eace:	ee07 3a90 	vmov	s15, r3
 800ead2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ead6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	t1_degC = ((((uint16_t) (tmp & 0x0C)) << 6) | ((uint16_t) buffer[1])) >> 3;
 800eada:	7bfb      	ldrb	r3, [r7, #15]
 800eadc:	019b      	lsls	r3, r3, #6
 800eade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800eae2:	7c7a      	ldrb	r2, [r7, #17]
 800eae4:	4313      	orrs	r3, r2
 800eae6:	10db      	asrs	r3, r3, #3
 800eae8:	ee07 3a90 	vmov	s15, r3
 800eaec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eaf0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	// Read T0_OUT and T1_OUT
	result &= HTS221_Read_Reg(HTS221_REG_T0_OUT_L, buffer, 4);
 800eaf4:	f107 0310 	add.w	r3, r7, #16
 800eaf8:	2204      	movs	r2, #4
 800eafa:	4619      	mov	r1, r3
 800eafc:	203c      	movs	r0, #60	; 0x3c
 800eafe:	f7ff ff63 	bl	800e9c8 <HTS221_Read_Reg>
 800eb02:	4603      	mov	r3, r0
 800eb04:	461a      	mov	r2, r3
 800eb06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eb0a:	4013      	ands	r3, r2
 800eb0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800eb10:	7c7b      	ldrb	r3, [r7, #17]
 800eb12:	021b      	lsls	r3, r3, #8
 800eb14:	b21a      	sxth	r2, r3
 800eb16:	7c3b      	ldrb	r3, [r7, #16]
 800eb18:	b21b      	sxth	r3, r3
 800eb1a:	4313      	orrs	r3, r2
 800eb1c:	b21b      	sxth	r3, r3
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	81bb      	strh	r3, [r7, #12]
	t1_out_U = (((uint16_t) buffer[3]) << 8) | (uint16_t) buffer[2];
 800eb22:	7cfb      	ldrb	r3, [r7, #19]
 800eb24:	021b      	lsls	r3, r3, #8
 800eb26:	b21a      	sxth	r2, r3
 800eb28:	7cbb      	ldrb	r3, [r7, #18]
 800eb2a:	b21b      	sxth	r3, r3
 800eb2c:	4313      	orrs	r3, r2
 800eb2e:	b21b      	sxth	r3, r3
 800eb30:	b29b      	uxth	r3, r3
 800eb32:	817b      	strh	r3, [r7, #10]
	t0_out = *((int16_t*) (&t0_out_U));
 800eb34:	f107 030c 	add.w	r3, r7, #12
 800eb38:	881b      	ldrh	r3, [r3, #0]
 800eb3a:	847b      	strh	r3, [r7, #34]	; 0x22
	t1_out = *((int16_t*) (&t1_out_U));
 800eb3c:	f107 030a 	add.w	r3, r7, #10
 800eb40:	881b      	ldrh	r3, [r3, #0]
 800eb42:	843b      	strh	r3, [r7, #32]

	if (result) {
 800eb44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d025      	beq.n	800eb98 <HTS221_Config+0x154>
		HTS221_T_slope = (t1_degC - t0_degC) / (t1_out - t0_out);
 800eb4c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800eb50:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800eb54:	ee77 6a67 	vsub.f32	s13, s14, s15
 800eb58:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800eb5c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800eb60:	1ad3      	subs	r3, r2, r3
 800eb62:	ee07 3a90 	vmov	s15, r3
 800eb66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eb6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eb6e:	4b4d      	ldr	r3, [pc, #308]	; (800eca4 <HTS221_Config+0x260>)
 800eb70:	edc3 7a00 	vstr	s15, [r3]
		HTS221_T_offset = t0_degC - t0_out * HTS221_T_slope;
 800eb74:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800eb78:	ee07 3a90 	vmov	s15, r3
 800eb7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eb80:	4b48      	ldr	r3, [pc, #288]	; (800eca4 <HTS221_Config+0x260>)
 800eb82:	edd3 7a00 	vldr	s15, [r3]
 800eb86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb8a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800eb8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb92:	4b45      	ldr	r3, [pc, #276]	; (800eca8 <HTS221_Config+0x264>)
 800eb94:	edc3 7a00 	vstr	s15, [r3]
	float h0_rh, h1_rh;
	uint16_t h0_t0_out_U, h1_t0_out_U;
	int16_t h0_t0_out, h1_t0_out;

	// Read H0_rH and H1_rH coefficients
	result &= HTS221_Read_Reg(HTS221_REG_H0_rH_x2, buffer, 2);
 800eb98:	f107 0310 	add.w	r3, r7, #16
 800eb9c:	2202      	movs	r2, #2
 800eb9e:	4619      	mov	r1, r3
 800eba0:	2030      	movs	r0, #48	; 0x30
 800eba2:	f7ff ff11 	bl	800e9c8 <HTS221_Read_Reg>
 800eba6:	4603      	mov	r3, r0
 800eba8:	461a      	mov	r2, r3
 800ebaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ebae:	4013      	ands	r3, r2
 800ebb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h0_rh = buffer[0] >> 1;		// divide by 2
 800ebb4:	7c3b      	ldrb	r3, [r7, #16]
 800ebb6:	085b      	lsrs	r3, r3, #1
 800ebb8:	b2db      	uxtb	r3, r3
 800ebba:	ee07 3a90 	vmov	s15, r3
 800ebbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebc2:	edc7 7a07 	vstr	s15, [r7, #28]
	h1_rh = buffer[1] >> 1;		// divide by 2
 800ebc6:	7c7b      	ldrb	r3, [r7, #17]
 800ebc8:	085b      	lsrs	r3, r3, #1
 800ebca:	b2db      	uxtb	r3, r3
 800ebcc:	ee07 3a90 	vmov	s15, r3
 800ebd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebd4:	edc7 7a06 	vstr	s15, [r7, #24]

	// Read H0_T0_OUT
	result &= HTS221_Read_Reg(HTS221_REG_H0_T0_OUT_L, buffer, 2);
 800ebd8:	f107 0310 	add.w	r3, r7, #16
 800ebdc:	2202      	movs	r2, #2
 800ebde:	4619      	mov	r1, r3
 800ebe0:	2036      	movs	r0, #54	; 0x36
 800ebe2:	f7ff fef1 	bl	800e9c8 <HTS221_Read_Reg>
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	461a      	mov	r2, r3
 800ebea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ebee:	4013      	ands	r3, r2
 800ebf0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h0_t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800ebf4:	7c7b      	ldrb	r3, [r7, #17]
 800ebf6:	021b      	lsls	r3, r3, #8
 800ebf8:	b21a      	sxth	r2, r3
 800ebfa:	7c3b      	ldrb	r3, [r7, #16]
 800ebfc:	b21b      	sxth	r3, r3
 800ebfe:	4313      	orrs	r3, r2
 800ec00:	b21b      	sxth	r3, r3
 800ec02:	b29b      	uxth	r3, r3
 800ec04:	813b      	strh	r3, [r7, #8]
	h0_t0_out = *((int16_t*) (&h0_t0_out_U));
 800ec06:	f107 0308 	add.w	r3, r7, #8
 800ec0a:	881b      	ldrh	r3, [r3, #0]
 800ec0c:	82fb      	strh	r3, [r7, #22]

	// Read H1_T0_OUT
	result &= HTS221_Read_Reg(HTS221_REG_H1_T0_OUT_L, buffer, 2);
 800ec0e:	f107 0310 	add.w	r3, r7, #16
 800ec12:	2202      	movs	r2, #2
 800ec14:	4619      	mov	r1, r3
 800ec16:	203a      	movs	r0, #58	; 0x3a
 800ec18:	f7ff fed6 	bl	800e9c8 <HTS221_Read_Reg>
 800ec1c:	4603      	mov	r3, r0
 800ec1e:	461a      	mov	r2, r3
 800ec20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ec24:	4013      	ands	r3, r2
 800ec26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h1_t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800ec2a:	7c7b      	ldrb	r3, [r7, #17]
 800ec2c:	021b      	lsls	r3, r3, #8
 800ec2e:	b21a      	sxth	r2, r3
 800ec30:	7c3b      	ldrb	r3, [r7, #16]
 800ec32:	b21b      	sxth	r3, r3
 800ec34:	4313      	orrs	r3, r2
 800ec36:	b21b      	sxth	r3, r3
 800ec38:	b29b      	uxth	r3, r3
 800ec3a:	80fb      	strh	r3, [r7, #6]
	h1_t0_out = *((int16_t*) (&h1_t0_out_U));
 800ec3c:	1dbb      	adds	r3, r7, #6
 800ec3e:	881b      	ldrh	r3, [r3, #0]
 800ec40:	82bb      	strh	r3, [r7, #20]

	// Define the slope and the offset
	if (result) {
 800ec42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d025      	beq.n	800ec96 <HTS221_Config+0x252>
		HTS221_H_slope = (h1_rh - h0_rh) / (h1_t0_out - h0_t0_out);
 800ec4a:	ed97 7a06 	vldr	s14, [r7, #24]
 800ec4e:	edd7 7a07 	vldr	s15, [r7, #28]
 800ec52:	ee77 6a67 	vsub.f32	s13, s14, s15
 800ec56:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800ec5a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ec5e:	1ad3      	subs	r3, r2, r3
 800ec60:	ee07 3a90 	vmov	s15, r3
 800ec64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ec68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ec6c:	4b0f      	ldr	r3, [pc, #60]	; (800ecac <HTS221_Config+0x268>)
 800ec6e:	edc3 7a00 	vstr	s15, [r3]
		HTS221_H_offset = h0_rh - h0_t0_out * HTS221_H_slope;
 800ec72:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ec76:	ee07 3a90 	vmov	s15, r3
 800ec7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ec7e:	4b0b      	ldr	r3, [pc, #44]	; (800ecac <HTS221_Config+0x268>)
 800ec80:	edd3 7a00 	vldr	s15, [r3]
 800ec84:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec88:	ed97 7a07 	vldr	s14, [r7, #28]
 800ec8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ec90:	4b07      	ldr	r3, [pc, #28]	; (800ecb0 <HTS221_Config+0x26c>)
 800ec92:	edc3 7a00 	vstr	s15, [r3]
	}

	return result;
 800ec96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	3730      	adds	r7, #48	; 0x30
 800ec9e:	46bd      	mov	sp, r7
 800eca0:	bd80      	pop	{r7, pc}
 800eca2:	bf00      	nop
 800eca4:	20000468 	.word	0x20000468
 800eca8:	20000470 	.word	0x20000470
 800ecac:	2000046c 	.word	0x2000046c
 800ecb0:	20000474 	.word	0x20000474

0800ecb4 <HTS221_Read_Temperature>:
/*
 * @brief  Read the current measured temperature value.
 * @param  temperature The temperature value expressed in C.
 * @return The success of the operation.
 */
uint8_t HTS221_Read_Temperature(float* temperature) {
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b084      	sub	sp, #16
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];
	int16_t temp;

	result &= HTS221_Read_Reg(HTS221_REG_TEMP_OUT_L, buffer, 2);
 800ecc0:	f107 0308 	add.w	r3, r7, #8
 800ecc4:	2202      	movs	r2, #2
 800ecc6:	4619      	mov	r1, r3
 800ecc8:	202a      	movs	r0, #42	; 0x2a
 800ecca:	f7ff fe7d 	bl	800e9c8 <HTS221_Read_Reg>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	461a      	mov	r2, r3
 800ecd2:	7bfb      	ldrb	r3, [r7, #15]
 800ecd4:	4013      	ands	r3, r2
 800ecd6:	73fb      	strb	r3, [r7, #15]
	temp = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800ecd8:	7a7b      	ldrb	r3, [r7, #9]
 800ecda:	021b      	lsls	r3, r3, #8
 800ecdc:	b21a      	sxth	r2, r3
 800ecde:	7a3b      	ldrb	r3, [r7, #8]
 800ece0:	b21b      	sxth	r3, r3
 800ece2:	4313      	orrs	r3, r2
 800ece4:	81bb      	strh	r3, [r7, #12]
	*temperature = temp * HTS221_T_slope + HTS221_T_offset;
 800ece6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ecea:	ee07 3a90 	vmov	s15, r3
 800ecee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ecf2:	4b09      	ldr	r3, [pc, #36]	; (800ed18 <HTS221_Read_Temperature+0x64>)
 800ecf4:	edd3 7a00 	vldr	s15, [r3]
 800ecf8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ecfc:	4b07      	ldr	r3, [pc, #28]	; (800ed1c <HTS221_Read_Temperature+0x68>)
 800ecfe:	edd3 7a00 	vldr	s15, [r3]
 800ed02:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	edc3 7a00 	vstr	s15, [r3]

	return result;
 800ed0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3710      	adds	r7, #16
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}
 800ed16:	bf00      	nop
 800ed18:	20000468 	.word	0x20000468
 800ed1c:	20000470 	.word	0x20000470

0800ed20 <HTS221_Read_Humidity>:
/*
 * @brief  Read the current measured humidity value.
 * @param  humidity The humidity value expressed in rH %.
 * @return The success of the operation.
 */
uint8_t HTS221_Read_Humidity(float* humidity) {
 800ed20:	b580      	push	{r7, lr}
 800ed22:	b084      	sub	sp, #16
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800ed28:	2301      	movs	r3, #1
 800ed2a:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];
	int16_t temp;

	result &= HTS221_Read_Reg(HTS221_REG_HUM_OUT_L, buffer, 2);
 800ed2c:	f107 0308 	add.w	r3, r7, #8
 800ed30:	2202      	movs	r2, #2
 800ed32:	4619      	mov	r1, r3
 800ed34:	2028      	movs	r0, #40	; 0x28
 800ed36:	f7ff fe47 	bl	800e9c8 <HTS221_Read_Reg>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	461a      	mov	r2, r3
 800ed3e:	7bfb      	ldrb	r3, [r7, #15]
 800ed40:	4013      	ands	r3, r2
 800ed42:	73fb      	strb	r3, [r7, #15]
	temp = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800ed44:	7a7b      	ldrb	r3, [r7, #9]
 800ed46:	021b      	lsls	r3, r3, #8
 800ed48:	b21a      	sxth	r2, r3
 800ed4a:	7a3b      	ldrb	r3, [r7, #8]
 800ed4c:	b21b      	sxth	r3, r3
 800ed4e:	4313      	orrs	r3, r2
 800ed50:	81bb      	strh	r3, [r7, #12]
	*humidity = temp * HTS221_H_slope + HTS221_H_offset;
 800ed52:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ed56:	ee07 3a90 	vmov	s15, r3
 800ed5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ed5e:	4b0f      	ldr	r3, [pc, #60]	; (800ed9c <HTS221_Read_Humidity+0x7c>)
 800ed60:	edd3 7a00 	vldr	s15, [r3]
 800ed64:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ed68:	4b0d      	ldr	r3, [pc, #52]	; (800eda0 <HTS221_Read_Humidity+0x80>)
 800ed6a:	edd3 7a00 	vldr	s15, [r3]
 800ed6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	edc3 7a00 	vstr	s15, [r3]

	// Check saturation condition
	if (*humidity > 100) *humidity = 100;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	edd3 7a00 	vldr	s15, [r3]
 800ed7e:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800eda4 <HTS221_Read_Humidity+0x84>
 800ed82:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ed86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed8a:	dd02      	ble.n	800ed92 <HTS221_Read_Humidity+0x72>
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	4a06      	ldr	r2, [pc, #24]	; (800eda8 <HTS221_Read_Humidity+0x88>)
 800ed90:	601a      	str	r2, [r3, #0]

	return result;
 800ed92:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed94:	4618      	mov	r0, r3
 800ed96:	3710      	adds	r7, #16
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	bd80      	pop	{r7, pc}
 800ed9c:	2000046c 	.word	0x2000046c
 800eda0:	20000474 	.word	0x20000474
 800eda4:	42c80000 	.word	0x42c80000
 800eda8:	42c80000 	.word	0x42c80000

0800edac <HTS221_PowerDown>:
 * 			   This parameter can be one of the following values:
 *             @arg 0: turn on the device (in case it was powered off)
 *             @arg 1: turn off the device (in case it was powered on)
 * @return The success of the operation.
 */
uint8_t HTS221_PowerDown(uint8_t arg) {
 800edac:	b580      	push	{r7, lr}
 800edae:	b084      	sub	sp, #16
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	4603      	mov	r3, r0
 800edb4:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 1;
 800edb6:	2301      	movs	r3, #1
 800edb8:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// Read the register content
	result &= HTS221_Read_Reg(HTS221_REG_CTRL1, &temp, 1);
 800edba:	f107 030e 	add.w	r3, r7, #14
 800edbe:	2201      	movs	r2, #1
 800edc0:	4619      	mov	r1, r3
 800edc2:	2020      	movs	r0, #32
 800edc4:	f7ff fe00 	bl	800e9c8 <HTS221_Read_Reg>
 800edc8:	4603      	mov	r3, r0
 800edca:	461a      	mov	r2, r3
 800edcc:	7bfb      	ldrb	r3, [r7, #15]
 800edce:	4013      	ands	r3, r2
 800edd0:	73fb      	strb	r3, [r7, #15]

	// Check if accelerometer has already been configured by reading the ODR
	if (arg && (temp & 0x80)) {
 800edd2:	79fb      	ldrb	r3, [r7, #7]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d013      	beq.n	800ee00 <HTS221_PowerDown+0x54>
 800edd8:	7bbb      	ldrb	r3, [r7, #14]
 800edda:	b25b      	sxtb	r3, r3
 800eddc:	2b00      	cmp	r3, #0
 800edde:	da0f      	bge.n	800ee00 <HTS221_PowerDown+0x54>
		// Device is on: turn it off
		temp &= 0x7F;
 800ede0:	7bbb      	ldrb	r3, [r7, #14]
 800ede2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ede6:	b2db      	uxtb	r3, r3
 800ede8:	73bb      	strb	r3, [r7, #14]
		result &= HTS221_Write_Reg(HTS221_REG_CTRL1, temp);
 800edea:	7bbb      	ldrb	r3, [r7, #14]
 800edec:	4619      	mov	r1, r3
 800edee:	2020      	movs	r0, #32
 800edf0:	f7ff fe0b 	bl	800ea0a <HTS221_Write_Reg>
 800edf4:	4603      	mov	r3, r0
 800edf6:	461a      	mov	r2, r3
 800edf8:	7bfb      	ldrb	r3, [r7, #15]
 800edfa:	4013      	ands	r3, r2
 800edfc:	73fb      	strb	r3, [r7, #15]
 800edfe:	e015      	b.n	800ee2c <HTS221_PowerDown+0x80>
	} else if (!arg && !((temp & 0x80))) {
 800ee00:	79fb      	ldrb	r3, [r7, #7]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d112      	bne.n	800ee2c <HTS221_PowerDown+0x80>
 800ee06:	7bbb      	ldrb	r3, [r7, #14]
 800ee08:	b25b      	sxtb	r3, r3
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	db0e      	blt.n	800ee2c <HTS221_PowerDown+0x80>
		// Device is in power down: turn it on
		temp |= 0x80;
 800ee0e:	7bbb      	ldrb	r3, [r7, #14]
 800ee10:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ee14:	b2db      	uxtb	r3, r3
 800ee16:	73bb      	strb	r3, [r7, #14]
		result &= HTS221_Write_Reg(HTS221_REG_CTRL1, temp);
 800ee18:	7bbb      	ldrb	r3, [r7, #14]
 800ee1a:	4619      	mov	r1, r3
 800ee1c:	2020      	movs	r0, #32
 800ee1e:	f7ff fdf4 	bl	800ea0a <HTS221_Write_Reg>
 800ee22:	4603      	mov	r3, r0
 800ee24:	461a      	mov	r2, r3
 800ee26:	7bfb      	ldrb	r3, [r7, #15]
 800ee28:	4013      	ands	r3, r2
 800ee2a:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 800ee2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee2e:	4618      	mov	r0, r3
 800ee30:	3710      	adds	r7, #16
 800ee32:	46bd      	mov	sp, r7
 800ee34:	bd80      	pop	{r7, pc}

0800ee36 <HTS221_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of HTS221.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t HTS221_Check_WhoAmI(void) {
 800ee36:	b580      	push	{r7, lr}
 800ee38:	b082      	sub	sp, #8
 800ee3a:	af00      	add	r7, sp, #0
	uint8_t temp;
	HTS221_Read_Reg(HTS221_REG_WHO_AM_I, &temp, 1);
 800ee3c:	1dfb      	adds	r3, r7, #7
 800ee3e:	2201      	movs	r2, #1
 800ee40:	4619      	mov	r1, r3
 800ee42:	200f      	movs	r0, #15
 800ee44:	f7ff fdc0 	bl	800e9c8 <HTS221_Read_Reg>
	return temp == HTS221_WHO_AM_I_CONTENT;
 800ee48:	79fb      	ldrb	r3, [r7, #7]
 800ee4a:	2bbc      	cmp	r3, #188	; 0xbc
 800ee4c:	bf0c      	ite	eq
 800ee4e:	2301      	moveq	r3, #1
 800ee50:	2300      	movne	r3, #0
 800ee52:	b2db      	uxtb	r3, r3
}
 800ee54:	4618      	mov	r0, r3
 800ee56:	3708      	adds	r7, #8
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	bd80      	pop	{r7, pc}

0800ee5c <IO_ToggleLED>:

/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "IO.h"

void IO_ToggleLED(uint8_t led) {
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b082      	sub	sp, #8
 800ee60:	af00      	add	r7, sp, #0
 800ee62:	4603      	mov	r3, r0
 800ee64:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED) HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 800ee66:	79fb      	ldrb	r3, [r7, #7]
 800ee68:	f003 0301 	and.w	r3, r3, #1
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d003      	beq.n	800ee78 <IO_ToggleLED+0x1c>
 800ee70:	2101      	movs	r1, #1
 800ee72:	480c      	ldr	r0, [pc, #48]	; (800eea4 <IO_ToggleLED+0x48>)
 800ee74:	f7f2 fbe0 	bl	8001638 <HAL_GPIO_TogglePin>

	if (led & LED_GREEN) HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 800ee78:	79fb      	ldrb	r3, [r7, #7]
 800ee7a:	f003 0302 	and.w	r3, r3, #2
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d003      	beq.n	800ee8a <IO_ToggleLED+0x2e>
 800ee82:	2120      	movs	r1, #32
 800ee84:	4808      	ldr	r0, [pc, #32]	; (800eea8 <IO_ToggleLED+0x4c>)
 800ee86:	f7f2 fbd7 	bl	8001638 <HAL_GPIO_TogglePin>

	if (led & LED_BLUE) HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 800ee8a:	79fb      	ldrb	r3, [r7, #7]
 800ee8c:	f003 0304 	and.w	r3, r3, #4
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d003      	beq.n	800ee9c <IO_ToggleLED+0x40>
 800ee94:	2102      	movs	r1, #2
 800ee96:	4803      	ldr	r0, [pc, #12]	; (800eea4 <IO_ToggleLED+0x48>)
 800ee98:	f7f2 fbce 	bl	8001638 <HAL_GPIO_TogglePin>
}
 800ee9c:	bf00      	nop
 800ee9e:	3708      	adds	r7, #8
 800eea0:	46bd      	mov	sp, r7
 800eea2:	bd80      	pop	{r7, pc}
 800eea4:	48000400 	.word	0x48000400
 800eea8:	48000800 	.word	0x48000800

0800eeac <IO_SetLED>:

void IO_SetLED(uint8_t led) {
 800eeac:	b580      	push	{r7, lr}
 800eeae:	b082      	sub	sp, #8
 800eeb0:	af00      	add	r7, sp, #0
 800eeb2:	4603      	mov	r3, r0
 800eeb4:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED)
 800eeb6:	79fb      	ldrb	r3, [r7, #7]
 800eeb8:	f003 0301 	and.w	r3, r3, #1
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d004      	beq.n	800eeca <IO_SetLED+0x1e>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800eec0:	2201      	movs	r2, #1
 800eec2:	2101      	movs	r1, #1
 800eec4:	480d      	ldr	r0, [pc, #52]	; (800eefc <IO_SetLED+0x50>)
 800eec6:	f7f2 fb9f 	bl	8001608 <HAL_GPIO_WritePin>

	if (led & LED_GREEN)
 800eeca:	79fb      	ldrb	r3, [r7, #7]
 800eecc:	f003 0302 	and.w	r3, r3, #2
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d004      	beq.n	800eede <IO_SetLED+0x32>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800eed4:	2201      	movs	r2, #1
 800eed6:	2120      	movs	r1, #32
 800eed8:	4809      	ldr	r0, [pc, #36]	; (800ef00 <IO_SetLED+0x54>)
 800eeda:	f7f2 fb95 	bl	8001608 <HAL_GPIO_WritePin>

	if (led & LED_BLUE)
 800eede:	79fb      	ldrb	r3, [r7, #7]
 800eee0:	f003 0304 	and.w	r3, r3, #4
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d004      	beq.n	800eef2 <IO_SetLED+0x46>
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 800eee8:	2201      	movs	r2, #1
 800eeea:	2102      	movs	r1, #2
 800eeec:	4803      	ldr	r0, [pc, #12]	; (800eefc <IO_SetLED+0x50>)
 800eeee:	f7f2 fb8b 	bl	8001608 <HAL_GPIO_WritePin>
}
 800eef2:	bf00      	nop
 800eef4:	3708      	adds	r7, #8
 800eef6:	46bd      	mov	sp, r7
 800eef8:	bd80      	pop	{r7, pc}
 800eefa:	bf00      	nop
 800eefc:	48000400 	.word	0x48000400
 800ef00:	48000800 	.word	0x48000800

0800ef04 <IO_ResetLED>:

void IO_ResetLED(uint8_t led) {
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b082      	sub	sp, #8
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED)
 800ef0e:	79fb      	ldrb	r3, [r7, #7]
 800ef10:	f003 0301 	and.w	r3, r3, #1
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d004      	beq.n	800ef22 <IO_ResetLED+0x1e>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800ef18:	2200      	movs	r2, #0
 800ef1a:	2101      	movs	r1, #1
 800ef1c:	480d      	ldr	r0, [pc, #52]	; (800ef54 <IO_ResetLED+0x50>)
 800ef1e:	f7f2 fb73 	bl	8001608 <HAL_GPIO_WritePin>

	if (led & LED_GREEN)
 800ef22:	79fb      	ldrb	r3, [r7, #7]
 800ef24:	f003 0302 	and.w	r3, r3, #2
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d004      	beq.n	800ef36 <IO_ResetLED+0x32>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	2120      	movs	r1, #32
 800ef30:	4809      	ldr	r0, [pc, #36]	; (800ef58 <IO_ResetLED+0x54>)
 800ef32:	f7f2 fb69 	bl	8001608 <HAL_GPIO_WritePin>

	if (led & LED_BLUE)
 800ef36:	79fb      	ldrb	r3, [r7, #7]
 800ef38:	f003 0304 	and.w	r3, r3, #4
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d004      	beq.n	800ef4a <IO_ResetLED+0x46>
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800ef40:	2200      	movs	r2, #0
 800ef42:	2102      	movs	r1, #2
 800ef44:	4803      	ldr	r0, [pc, #12]	; (800ef54 <IO_ResetLED+0x50>)
 800ef46:	f7f2 fb5f 	bl	8001608 <HAL_GPIO_WritePin>
}
 800ef4a:	bf00      	nop
 800ef4c:	3708      	adds	r7, #8
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	bd80      	pop	{r7, pc}
 800ef52:	bf00      	nop
 800ef54:	48000400 	.word	0x48000400
 800ef58:	48000800 	.word	0x48000800

0800ef5c <IO_Enable_VCC>:

void IO_Enable_VCC(GPIO_PinState state) {
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b082      	sub	sp, #8
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	4603      	mov	r3, r0
 800ef64:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LOAD_EN_GPIO_Port, LOAD_EN_Pin, state);
 800ef66:	79fb      	ldrb	r3, [r7, #7]
 800ef68:	461a      	mov	r2, r3
 800ef6a:	2110      	movs	r1, #16
 800ef6c:	4803      	ldr	r0, [pc, #12]	; (800ef7c <IO_Enable_VCC+0x20>)
 800ef6e:	f7f2 fb4b 	bl	8001608 <HAL_GPIO_WritePin>
}
 800ef72:	bf00      	nop
 800ef74:	3708      	adds	r7, #8
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}
 800ef7a:	bf00      	nop
 800ef7c:	48000800 	.word	0x48000800

0800ef80 <LPS22HH_Read_Reg>:
 * @param[in]  Register The first register to read from.
 * @param[out] pReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t LPS22HH_Read_Reg(uint8_t Register, uint8_t* pReadByte, uint16_t Size) {
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b084      	sub	sp, #16
 800ef84:	af02      	add	r7, sp, #8
 800ef86:	4603      	mov	r3, r0
 800ef88:	6039      	str	r1, [r7, #0]
 800ef8a:	71fb      	strb	r3, [r7, #7]
 800ef8c:	4613      	mov	r3, r2
 800ef8e:	80bb      	strh	r3, [r7, #4]
	return I2C_Read(I2C_ENV, LPS22HH_ADDRESS, Register, pReadByte, Size)
 800ef90:	79fa      	ldrb	r2, [r7, #7]
 800ef92:	88bb      	ldrh	r3, [r7, #4]
 800ef94:	9300      	str	r3, [sp, #0]
 800ef96:	683b      	ldr	r3, [r7, #0]
 800ef98:	21b8      	movs	r1, #184	; 0xb8
 800ef9a:	2001      	movs	r0, #1
 800ef9c:	f7fc fc8a 	bl	800b8b4 <I2C_Read>
 800efa0:	4603      	mov	r3, r0
			== HAL_OK;
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	bf0c      	ite	eq
 800efa6:	2301      	moveq	r3, #1
 800efa8:	2300      	movne	r3, #0
 800efaa:	b2db      	uxtb	r3, r3
}
 800efac:	4618      	mov	r0, r3
 800efae:	3708      	adds	r7, #8
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}

0800efb4 <LPS22HH_Write_Reg>:
 * @brief     Write the specified value into the specified register of LPS22HH.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t LPS22HH_Write_Reg(uint8_t Register, uint8_t Value) {
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b084      	sub	sp, #16
 800efb8:	af00      	add	r7, sp, #0
 800efba:	4603      	mov	r3, r0
 800efbc:	460a      	mov	r2, r1
 800efbe:	71fb      	strb	r3, [r7, #7]
 800efc0:	4613      	mov	r3, r2
 800efc2:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register;
 800efc4:	79fb      	ldrb	r3, [r7, #7]
 800efc6:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 800efc8:	79bb      	ldrb	r3, [r7, #6]
 800efca:	737b      	strb	r3, [r7, #13]
	return I2C_Write(I2C_ENV, LPS22HH_ADDRESS, temp, 2) == HAL_OK;
 800efcc:	f107 020c 	add.w	r2, r7, #12
 800efd0:	2302      	movs	r3, #2
 800efd2:	21b8      	movs	r1, #184	; 0xb8
 800efd4:	2001      	movs	r0, #1
 800efd6:	f7fc fc19 	bl	800b80c <I2C_Write>
 800efda:	4603      	mov	r3, r0
 800efdc:	2b00      	cmp	r3, #0
 800efde:	bf0c      	ite	eq
 800efe0:	2301      	moveq	r3, #1
 800efe2:	2300      	movne	r3, #0
 800efe4:	b2db      	uxtb	r3, r3

}
 800efe6:	4618      	mov	r0, r3
 800efe8:	3710      	adds	r7, #16
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}
	...

0800eff0 <LPS22HH_Config>:
 * @brief  Configure the device according to the input structure.
 * @param  pNewConfig Pointer to a LPS22HH_Init_t structure that contains
 *                    the configuration information for the specified device.
 * @return The success of the operation.
 */
uint8_t LPS22HH_Config(LPS22HH_Init_t* pNewConfig) {
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b084      	sub	sp, #16
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800eff8:	2301      	movs	r3, #1
 800effa:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// CTRL_REG1
	temp = pNewConfig->odr | pNewConfig->bdu;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	781a      	ldrb	r2, [r3, #0]
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	785b      	ldrb	r3, [r3, #1]
 800f004:	4313      	orrs	r3, r2
 800f006:	73bb      	strb	r3, [r7, #14]
	result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG1, temp);
 800f008:	7bbb      	ldrb	r3, [r7, #14]
 800f00a:	4619      	mov	r1, r3
 800f00c:	2010      	movs	r0, #16
 800f00e:	f7ff ffd1 	bl	800efb4 <LPS22HH_Write_Reg>
 800f012:	4603      	mov	r3, r0
 800f014:	461a      	mov	r2, r3
 800f016:	7bfb      	ldrb	r3, [r7, #15]
 800f018:	4013      	ands	r3, r2
 800f01a:	73fb      	strb	r3, [r7, #15]

	// CTRL2_XL
	temp = pNewConfig->auto_inc_en | pNewConfig->low_noise_en;
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	789a      	ldrb	r2, [r3, #2]
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	78db      	ldrb	r3, [r3, #3]
 800f024:	4313      	orrs	r3, r2
 800f026:	73bb      	strb	r3, [r7, #14]
	result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG2, temp);
 800f028:	7bbb      	ldrb	r3, [r7, #14]
 800f02a:	4619      	mov	r1, r3
 800f02c:	2011      	movs	r0, #17
 800f02e:	f7ff ffc1 	bl	800efb4 <LPS22HH_Write_Reg>
 800f032:	4603      	mov	r3, r0
 800f034:	461a      	mov	r2, r3
 800f036:	7bfb      	ldrb	r3, [r7, #15]
 800f038:	4013      	ands	r3, r2
 800f03a:	73fb      	strb	r3, [r7, #15]

	// Check the configuration
	uint8_t check[3];
	LPS22HH_Read_Reg(LPS22HH_REG_CTRL_REG1, check, 2);
 800f03c:	f107 0308 	add.w	r3, r7, #8
 800f040:	2202      	movs	r2, #2
 800f042:	4619      	mov	r1, r3
 800f044:	2010      	movs	r0, #16
 800f046:	f7ff ff9b 	bl	800ef80 <LPS22HH_Read_Reg>
	result &= check[0] == (pNewConfig->odr | pNewConfig->bdu)
 800f04a:	7a3a      	ldrb	r2, [r7, #8]
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	7819      	ldrb	r1, [r3, #0]
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	785b      	ldrb	r3, [r3, #1]
 800f054:	430b      	orrs	r3, r1
 800f056:	b2db      	uxtb	r3, r3
			&& check[1] == (pNewConfig->auto_inc_en | pNewConfig->low_noise_en);
 800f058:	429a      	cmp	r2, r3
 800f05a:	d10a      	bne.n	800f072 <LPS22HH_Config+0x82>
 800f05c:	7a7a      	ldrb	r2, [r7, #9]
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	7899      	ldrb	r1, [r3, #2]
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	78db      	ldrb	r3, [r3, #3]
 800f066:	430b      	orrs	r3, r1
 800f068:	b2db      	uxtb	r3, r3
 800f06a:	429a      	cmp	r2, r3
 800f06c:	d101      	bne.n	800f072 <LPS22HH_Config+0x82>
 800f06e:	2301      	movs	r3, #1
 800f070:	e000      	b.n	800f074 <LPS22HH_Config+0x84>
 800f072:	2300      	movs	r3, #0
	result &= check[0] == (pNewConfig->odr | pNewConfig->bdu)
 800f074:	b25a      	sxtb	r2, r3
 800f076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f07a:	4013      	ands	r3, r2
 800f07c:	b25b      	sxtb	r3, r3
 800f07e:	73fb      	strb	r3, [r7, #15]

	if (result) {
 800f080:	7bfb      	ldrb	r3, [r7, #15]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d004      	beq.n	800f090 <LPS22HH_Config+0xa0>
		// Store configuration parameters
		memcpy((uint8_t*) &currentConfig, (uint8_t*) pNewConfig,
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	461a      	mov	r2, r3
 800f08c:	4b03      	ldr	r3, [pc, #12]	; (800f09c <LPS22HH_Config+0xac>)
 800f08e:	601a      	str	r2, [r3, #0]
				sizeof(LPS22HH_Init_t));
	}

	return result;
 800f090:	7bfb      	ldrb	r3, [r7, #15]
}
 800f092:	4618      	mov	r0, r3
 800f094:	3710      	adds	r7, #16
 800f096:	46bd      	mov	sp, r7
 800f098:	bd80      	pop	{r7, pc}
 800f09a:	bf00      	nop
 800f09c:	200024c0 	.word	0x200024c0

0800f0a0 <LPS22HH_Read_Pressure>:
/*
 * @brief      Read the current measured pressure.
 * @param[out] pPressure The pressure expressed in hPa.
 * @return     The success of the operation.
 */
uint8_t LPS22HH_Read_Pressure(float* pPressure) {
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b086      	sub	sp, #24
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800f0a8:	2301      	movs	r3, #1
 800f0aa:	75fb      	strb	r3, [r7, #23]
	uint8_t buffer[3];
	int32_t temp;

	result &= LPS22HH_Read_Reg(LPS22HH_REG_PRESS_OUT_XL, buffer, 3);
 800f0ac:	f107 030c 	add.w	r3, r7, #12
 800f0b0:	2203      	movs	r2, #3
 800f0b2:	4619      	mov	r1, r3
 800f0b4:	2028      	movs	r0, #40	; 0x28
 800f0b6:	f7ff ff63 	bl	800ef80 <LPS22HH_Read_Reg>
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	461a      	mov	r2, r3
 800f0be:	7dfb      	ldrb	r3, [r7, #23]
 800f0c0:	4013      	ands	r3, r2
 800f0c2:	75fb      	strb	r3, [r7, #23]
	temp = (((uint16_t) buffer[2]) << 16) | (((uint16_t) buffer[1]) << 8)
 800f0c4:	7bbb      	ldrb	r3, [r7, #14]
 800f0c6:	041a      	lsls	r2, r3, #16
 800f0c8:	7b7b      	ldrb	r3, [r7, #13]
 800f0ca:	021b      	lsls	r3, r3, #8
 800f0cc:	4313      	orrs	r3, r2
			| (uint16_t) buffer[0];
 800f0ce:	7b3a      	ldrb	r2, [r7, #12]
	temp = (((uint16_t) buffer[2]) << 16) | (((uint16_t) buffer[1]) << 8)
 800f0d0:	4313      	orrs	r3, r2
 800f0d2:	613b      	str	r3, [r7, #16]
	*pPressure = (float) temp / LPS22HH_PRESS_SENSITIVITY;
 800f0d4:	693b      	ldr	r3, [r7, #16]
 800f0d6:	ee07 3a90 	vmov	s15, r3
 800f0da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f0de:	eddf 6a06 	vldr	s13, [pc, #24]	; 800f0f8 <LPS22HH_Read_Pressure+0x58>
 800f0e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	edc3 7a00 	vstr	s15, [r3]

	return result;
 800f0ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3718      	adds	r7, #24
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}
 800f0f6:	bf00      	nop
 800f0f8:	45800000 	.word	0x45800000

0800f0fc <LPS22HH_PowerDown>:
 * 			   This parameter can be one of the following values:
 *             @arg 0: turn on the device (in case it was powered off)
 *             @arg 1: turn off the device (in case it was powered on)
 * @return The success of the operation.
 */
uint8_t LPS22HH_PowerDown(uint8_t arg) {
 800f0fc:	b580      	push	{r7, lr}
 800f0fe:	b084      	sub	sp, #16
 800f100:	af00      	add	r7, sp, #0
 800f102:	4603      	mov	r3, r0
 800f104:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 1;
 800f106:	2301      	movs	r3, #1
 800f108:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// Read the register content
	result &= LPS22HH_Read_Reg(LPS22HH_REG_CTRL_REG1, &temp, 1);
 800f10a:	f107 030e 	add.w	r3, r7, #14
 800f10e:	2201      	movs	r2, #1
 800f110:	4619      	mov	r1, r3
 800f112:	2010      	movs	r0, #16
 800f114:	f7ff ff34 	bl	800ef80 <LPS22HH_Read_Reg>
 800f118:	4603      	mov	r3, r0
 800f11a:	461a      	mov	r2, r3
 800f11c:	7bfb      	ldrb	r3, [r7, #15]
 800f11e:	4013      	ands	r3, r2
 800f120:	73fb      	strb	r3, [r7, #15]

	// Check if accelerometer has already been configured by reading the ODR
	if (arg && (temp & 0x70)) {
 800f122:	79fb      	ldrb	r3, [r7, #7]
 800f124:	2b00      	cmp	r3, #0
 800f126:	d014      	beq.n	800f152 <LPS22HH_PowerDown+0x56>
 800f128:	7bbb      	ldrb	r3, [r7, #14]
 800f12a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d00f      	beq.n	800f152 <LPS22HH_PowerDown+0x56>
		// Device is on: turn it off
		temp &= 0x80;
 800f132:	7bbb      	ldrb	r3, [r7, #14]
 800f134:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f138:	b2db      	uxtb	r3, r3
 800f13a:	73bb      	strb	r3, [r7, #14]
		result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG1, temp);
 800f13c:	7bbb      	ldrb	r3, [r7, #14]
 800f13e:	4619      	mov	r1, r3
 800f140:	2010      	movs	r0, #16
 800f142:	f7ff ff37 	bl	800efb4 <LPS22HH_Write_Reg>
 800f146:	4603      	mov	r3, r0
 800f148:	461a      	mov	r2, r3
 800f14a:	7bfb      	ldrb	r3, [r7, #15]
 800f14c:	4013      	ands	r3, r2
 800f14e:	73fb      	strb	r3, [r7, #15]
 800f150:	e017      	b.n	800f182 <LPS22HH_PowerDown+0x86>
	} else if (!arg && !((temp & 0x70))) {
 800f152:	79fb      	ldrb	r3, [r7, #7]
 800f154:	2b00      	cmp	r3, #0
 800f156:	d114      	bne.n	800f182 <LPS22HH_PowerDown+0x86>
 800f158:	7bbb      	ldrb	r3, [r7, #14]
 800f15a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d10f      	bne.n	800f182 <LPS22HH_PowerDown+0x86>
		// Device is in power down: turn it on
		temp |= currentConfig.odr;
 800f162:	4b0a      	ldr	r3, [pc, #40]	; (800f18c <LPS22HH_PowerDown+0x90>)
 800f164:	781a      	ldrb	r2, [r3, #0]
 800f166:	7bbb      	ldrb	r3, [r7, #14]
 800f168:	4313      	orrs	r3, r2
 800f16a:	b2db      	uxtb	r3, r3
 800f16c:	73bb      	strb	r3, [r7, #14]
		result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG1, temp);
 800f16e:	7bbb      	ldrb	r3, [r7, #14]
 800f170:	4619      	mov	r1, r3
 800f172:	2010      	movs	r0, #16
 800f174:	f7ff ff1e 	bl	800efb4 <LPS22HH_Write_Reg>
 800f178:	4603      	mov	r3, r0
 800f17a:	461a      	mov	r2, r3
 800f17c:	7bfb      	ldrb	r3, [r7, #15]
 800f17e:	4013      	ands	r3, r2
 800f180:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 800f182:	7bfb      	ldrb	r3, [r7, #15]
}
 800f184:	4618      	mov	r0, r3
 800f186:	3710      	adds	r7, #16
 800f188:	46bd      	mov	sp, r7
 800f18a:	bd80      	pop	{r7, pc}
 800f18c:	200024c0 	.word	0x200024c0

0800f190 <LPS22HH_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of LSM6DSL.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t LPS22HH_Check_WhoAmI(void) {
 800f190:	b580      	push	{r7, lr}
 800f192:	b082      	sub	sp, #8
 800f194:	af00      	add	r7, sp, #0
	uint8_t temp;
	LPS22HH_Read_Reg(LPS22HH_REG_WHO_AM_I, &temp, 1);
 800f196:	1dfb      	adds	r3, r7, #7
 800f198:	2201      	movs	r2, #1
 800f19a:	4619      	mov	r1, r3
 800f19c:	200f      	movs	r0, #15
 800f19e:	f7ff feef 	bl	800ef80 <LPS22HH_Read_Reg>
	return temp == LPS22HH_WHO_AM_I_CONTENT;
 800f1a2:	79fb      	ldrb	r3, [r7, #7]
 800f1a4:	2bb3      	cmp	r3, #179	; 0xb3
 800f1a6:	bf0c      	ite	eq
 800f1a8:	2301      	moveq	r3, #1
 800f1aa:	2300      	movne	r3, #0
 800f1ac:	b2db      	uxtb	r3, r3
}
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	3708      	adds	r7, #8
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	bd80      	pop	{r7, pc}

0800f1b6 <LSM6DSL_Read_Reg>:
 * @param[in]  Register  The first register to read from.
 * @param[out] pReadByte The content of the registers read.
 * @param[in]  Size      The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t LSM6DSL_Read_Reg(uint8_t Register, uint8_t* pReadByte, uint16_t Size) {
 800f1b6:	b580      	push	{r7, lr}
 800f1b8:	b084      	sub	sp, #16
 800f1ba:	af00      	add	r7, sp, #0
 800f1bc:	4603      	mov	r3, r0
 800f1be:	6039      	str	r1, [r7, #0]
 800f1c0:	71fb      	strb	r3, [r7, #7]
 800f1c2:	4613      	mov	r3, r2
 800f1c4:	80bb      	strh	r3, [r7, #4]
	uint8_t reg = Register | 0x80;	// OR with READ bit (1)
 800f1c6:	79fb      	ldrb	r3, [r7, #7]
 800f1c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f1cc:	73fb      	strb	r3, [r7, #15]
	return SPI_Read(SPI_MOTION, reg, pReadByte, Size) == HAL_OK;
 800f1ce:	88bb      	ldrh	r3, [r7, #4]
 800f1d0:	7bf9      	ldrb	r1, [r7, #15]
 800f1d2:	683a      	ldr	r2, [r7, #0]
 800f1d4:	2002      	movs	r0, #2
 800f1d6:	f7fc fc45 	bl	800ba64 <SPI_Read>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	bf0c      	ite	eq
 800f1e0:	2301      	moveq	r3, #1
 800f1e2:	2300      	movne	r3, #0
 800f1e4:	b2db      	uxtb	r3, r3
}
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	3710      	adds	r7, #16
 800f1ea:	46bd      	mov	sp, r7
 800f1ec:	bd80      	pop	{r7, pc}

0800f1ee <LSM6DSL_Write_Reg>:
 * @brief     Write the specified value into the specified register of LSM6DSL.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t LSM6DSL_Write_Reg(uint8_t Register, uint8_t Value) {
 800f1ee:	b580      	push	{r7, lr}
 800f1f0:	b084      	sub	sp, #16
 800f1f2:	af00      	add	r7, sp, #0
 800f1f4:	4603      	mov	r3, r0
 800f1f6:	460a      	mov	r2, r1
 800f1f8:	71fb      	strb	r3, [r7, #7]
 800f1fa:	4613      	mov	r3, r2
 800f1fc:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register | 0x00;	// OR with WRITE bit (0)
 800f1fe:	79fb      	ldrb	r3, [r7, #7]
 800f200:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 800f202:	79bb      	ldrb	r3, [r7, #6]
 800f204:	737b      	strb	r3, [r7, #13]
	return SPI_Write(SPI_MOTION, temp, 2) == HAL_OK;
 800f206:	f107 030c 	add.w	r3, r7, #12
 800f20a:	2202      	movs	r2, #2
 800f20c:	4619      	mov	r1, r3
 800f20e:	2002      	movs	r0, #2
 800f210:	f7fc fbda 	bl	800b9c8 <SPI_Write>
 800f214:	4603      	mov	r3, r0
 800f216:	2b00      	cmp	r3, #0
 800f218:	bf0c      	ite	eq
 800f21a:	2301      	moveq	r3, #1
 800f21c:	2300      	movne	r3, #0
 800f21e:	b2db      	uxtb	r3, r3
}
 800f220:	4618      	mov	r0, r3
 800f222:	3710      	adds	r7, #16
 800f224:	46bd      	mov	sp, r7
 800f226:	bd80      	pop	{r7, pc}

0800f228 <LSM6DSL_Config>:
 * @brief  Configure the device according to the input structure.
 * @param  pNewConfig Pointer to a LSM6DSL_Init_t structure that contains
 *                    the configuration information for the specified device.
 * @return The success of the operation.
 */
uint8_t LSM6DSL_Config(LSM6DSL_Init_t* pNewConfig) {
 800f228:	b580      	push	{r7, lr}
 800f22a:	b084      	sub	sp, #16
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800f230:	2301      	movs	r3, #1
 800f232:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// CTRL1_XL
	temp = pNewConfig->axl_odr | pNewConfig->axl_fs;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	781a      	ldrb	r2, [r3, #0]
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	785b      	ldrb	r3, [r3, #1]
 800f23c:	4313      	orrs	r3, r2
 800f23e:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL1_XL, temp);
 800f240:	7bbb      	ldrb	r3, [r7, #14]
 800f242:	4619      	mov	r1, r3
 800f244:	2010      	movs	r0, #16
 800f246:	f7ff ffd2 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f24a:	4603      	mov	r3, r0
 800f24c:	461a      	mov	r2, r3
 800f24e:	7bfb      	ldrb	r3, [r7, #15]
 800f250:	4013      	ands	r3, r2
 800f252:	73fb      	strb	r3, [r7, #15]

	// CTRL2_G
	temp = pNewConfig->gyro_odr | pNewConfig->gyro_fs;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	7a1a      	ldrb	r2, [r3, #8]
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	7a5b      	ldrb	r3, [r3, #9]
 800f25c:	4313      	orrs	r3, r2
 800f25e:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL2_G, temp);
 800f260:	7bbb      	ldrb	r3, [r7, #14]
 800f262:	4619      	mov	r1, r3
 800f264:	2011      	movs	r0, #17
 800f266:	f7ff ffc2 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f26a:	4603      	mov	r3, r0
 800f26c:	461a      	mov	r2, r3
 800f26e:	7bfb      	ldrb	r3, [r7, #15]
 800f270:	4013      	ands	r3, r2
 800f272:	73fb      	strb	r3, [r7, #15]

	// CTRL3_C
	temp = pNewConfig->bdu;
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	7c1b      	ldrb	r3, [r3, #16]
 800f278:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL3_C, temp);
 800f27a:	7bbb      	ldrb	r3, [r7, #14]
 800f27c:	4619      	mov	r1, r3
 800f27e:	2012      	movs	r0, #18
 800f280:	f7ff ffb5 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f284:	4603      	mov	r3, r0
 800f286:	461a      	mov	r2, r3
 800f288:	7bfb      	ldrb	r3, [r7, #15]
 800f28a:	4013      	ands	r3, r2
 800f28c:	73fb      	strb	r3, [r7, #15]

	// CTRL6_C
	temp = pNewConfig->axl_mode;
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	789b      	ldrb	r3, [r3, #2]
 800f292:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL6_C, temp);
 800f294:	7bbb      	ldrb	r3, [r7, #14]
 800f296:	4619      	mov	r1, r3
 800f298:	2015      	movs	r0, #21
 800f29a:	f7ff ffa8 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	461a      	mov	r2, r3
 800f2a2:	7bfb      	ldrb	r3, [r7, #15]
 800f2a4:	4013      	ands	r3, r2
 800f2a6:	73fb      	strb	r3, [r7, #15]

	// CTRL7_C
	temp = pNewConfig->gyro_mode;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	7a9b      	ldrb	r3, [r3, #10]
 800f2ac:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL7_C, temp);
 800f2ae:	7bbb      	ldrb	r3, [r7, #14]
 800f2b0:	4619      	mov	r1, r3
 800f2b2:	2016      	movs	r0, #22
 800f2b4:	f7ff ff9b 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	461a      	mov	r2, r3
 800f2bc:	7bfb      	ldrb	r3, [r7, #15]
 800f2be:	4013      	ands	r3, r2
 800f2c0:	73fb      	strb	r3, [r7, #15]

	// TAP_CFG
	temp = pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	7c5a      	ldrb	r2, [r3, #17]
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	7c9b      	ldrb	r3, [r3, #18]
 800f2ca:	4313      	orrs	r3, r2
 800f2cc:	b2da      	uxtb	r2, r3
			| pNewConfig->int_lir;
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	7cdb      	ldrb	r3, [r3, #19]
	temp = pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800f2d2:	4313      	orrs	r3, r2
 800f2d4:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_TAP_CFG, temp);
 800f2d6:	7bbb      	ldrb	r3, [r7, #14]
 800f2d8:	4619      	mov	r1, r3
 800f2da:	2058      	movs	r0, #88	; 0x58
 800f2dc:	f7ff ff87 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f2e0:	4603      	mov	r3, r0
 800f2e2:	461a      	mov	r2, r3
 800f2e4:	7bfb      	ldrb	r3, [r7, #15]
 800f2e6:	4013      	ands	r3, r2
 800f2e8:	73fb      	strb	r3, [r7, #15]

	// TAP_THS_6D
	temp = (pNewConfig->int_tapThs & 0x1F) | 0x80;	// disable 4D detection
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	7d1b      	ldrb	r3, [r3, #20]
 800f2ee:	b25b      	sxtb	r3, r3
 800f2f0:	f003 031f 	and.w	r3, r3, #31
 800f2f4:	b25b      	sxtb	r3, r3
 800f2f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f2fa:	b25b      	sxtb	r3, r3
 800f2fc:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_TAP_THS_6D, temp);
 800f2fe:	7bbb      	ldrb	r3, [r7, #14]
 800f300:	4619      	mov	r1, r3
 800f302:	2059      	movs	r0, #89	; 0x59
 800f304:	f7ff ff73 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f308:	4603      	mov	r3, r0
 800f30a:	461a      	mov	r2, r3
 800f30c:	7bfb      	ldrb	r3, [r7, #15]
 800f30e:	4013      	ands	r3, r2
 800f310:	73fb      	strb	r3, [r7, #15]

	// INT_DUR2
	temp = ((pNewConfig->int_tapDur & 0x0F) << LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	7ddb      	ldrb	r3, [r3, #23]
 800f316:	011b      	lsls	r3, r3, #4
			| ((pNewConfig->int_tapQuiet & 0x03)
 800f318:	b25a      	sxtb	r2, r3
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	7d9b      	ldrb	r3, [r3, #22]
					<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
 800f31e:	009b      	lsls	r3, r3, #2
 800f320:	b25b      	sxtb	r3, r3
 800f322:	f003 030c 	and.w	r3, r3, #12
 800f326:	b25b      	sxtb	r3, r3
			| ((pNewConfig->int_tapQuiet & 0x03)
 800f328:	4313      	orrs	r3, r2
 800f32a:	b25a      	sxtb	r2, r3
			| ((pNewConfig->int_tapShock & 0x03)
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	7d5b      	ldrb	r3, [r3, #21]
 800f330:	b25b      	sxtb	r3, r3
					<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT);
 800f332:	f003 0303 	and.w	r3, r3, #3
 800f336:	b25b      	sxtb	r3, r3
			| ((pNewConfig->int_tapShock & 0x03)
 800f338:	4313      	orrs	r3, r2
 800f33a:	b25b      	sxtb	r3, r3
	temp = ((pNewConfig->int_tapDur & 0x0F) << LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 800f33c:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_INT_DUR2, temp);
 800f33e:	7bbb      	ldrb	r3, [r7, #14]
 800f340:	4619      	mov	r1, r3
 800f342:	205a      	movs	r0, #90	; 0x5a
 800f344:	f7ff ff53 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f348:	4603      	mov	r3, r0
 800f34a:	461a      	mov	r2, r3
 800f34c:	7bfb      	ldrb	r3, [r7, #15]
 800f34e:	4013      	ands	r3, r2
 800f350:	73fb      	strb	r3, [r7, #15]

	// WAKE_UP_THS
	temp = pNewConfig->int_SDTapEnable;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	7e1b      	ldrb	r3, [r3, #24]
 800f356:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_WAKE_UP_THS, temp);
 800f358:	7bbb      	ldrb	r3, [r7, #14]
 800f35a:	4619      	mov	r1, r3
 800f35c:	205b      	movs	r0, #91	; 0x5b
 800f35e:	f7ff ff46 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f362:	4603      	mov	r3, r0
 800f364:	461a      	mov	r2, r3
 800f366:	7bfb      	ldrb	r3, [r7, #15]
 800f368:	4013      	ands	r3, r2
 800f36a:	73fb      	strb	r3, [r7, #15]

	// MD1_CFG
	temp = pNewConfig->int1_dt;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	7e5b      	ldrb	r3, [r3, #25]
 800f370:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_MD1_CFG, temp);
 800f372:	7bbb      	ldrb	r3, [r7, #14]
 800f374:	4619      	mov	r1, r3
 800f376:	205e      	movs	r0, #94	; 0x5e
 800f378:	f7ff ff39 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f37c:	4603      	mov	r3, r0
 800f37e:	461a      	mov	r2, r3
 800f380:	7bfb      	ldrb	r3, [r7, #15]
 800f382:	4013      	ands	r3, r2
 800f384:	73fb      	strb	r3, [r7, #15]

	// Check the configuration
	uint8_t check[4];
	LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL1_XL, check, 3);
 800f386:	f107 0308 	add.w	r3, r7, #8
 800f38a:	2203      	movs	r2, #3
 800f38c:	4619      	mov	r1, r3
 800f38e:	2010      	movs	r0, #16
 800f390:	f7ff ff11 	bl	800f1b6 <LSM6DSL_Read_Reg>
	result &= check[0] == (pNewConfig->axl_odr | pNewConfig->axl_fs)
 800f394:	7a3a      	ldrb	r2, [r7, #8]
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	7819      	ldrb	r1, [r3, #0]
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	785b      	ldrb	r3, [r3, #1]
 800f39e:	430b      	orrs	r3, r1
 800f3a0:	b2db      	uxtb	r3, r3
			&& check[1] == (pNewConfig->gyro_odr | pNewConfig->gyro_fs)
			&& check[2] == pNewConfig->bdu;
 800f3a2:	429a      	cmp	r2, r3
 800f3a4:	d10f      	bne.n	800f3c6 <LSM6DSL_Config+0x19e>
			&& check[1] == (pNewConfig->gyro_odr | pNewConfig->gyro_fs)
 800f3a6:	7a7a      	ldrb	r2, [r7, #9]
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	7a19      	ldrb	r1, [r3, #8]
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	7a5b      	ldrb	r3, [r3, #9]
 800f3b0:	430b      	orrs	r3, r1
 800f3b2:	b2db      	uxtb	r3, r3
 800f3b4:	429a      	cmp	r2, r3
 800f3b6:	d106      	bne.n	800f3c6 <LSM6DSL_Config+0x19e>
			&& check[2] == pNewConfig->bdu;
 800f3b8:	7aba      	ldrb	r2, [r7, #10]
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	7c1b      	ldrb	r3, [r3, #16]
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d101      	bne.n	800f3c6 <LSM6DSL_Config+0x19e>
 800f3c2:	2301      	movs	r3, #1
 800f3c4:	e000      	b.n	800f3c8 <LSM6DSL_Config+0x1a0>
 800f3c6:	2300      	movs	r3, #0
	result &= check[0] == (pNewConfig->axl_odr | pNewConfig->axl_fs)
 800f3c8:	b25a      	sxtb	r2, r3
 800f3ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f3ce:	4013      	ands	r3, r2
 800f3d0:	b25b      	sxtb	r3, r3
 800f3d2:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL6_C, check, 2);
 800f3d4:	f107 0308 	add.w	r3, r7, #8
 800f3d8:	2202      	movs	r2, #2
 800f3da:	4619      	mov	r1, r3
 800f3dc:	2015      	movs	r0, #21
 800f3de:	f7ff feea 	bl	800f1b6 <LSM6DSL_Read_Reg>
	result &= check[0] == pNewConfig->axl_mode
 800f3e2:	7a3a      	ldrb	r2, [r7, #8]
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	789b      	ldrb	r3, [r3, #2]
			&& check[1] == pNewConfig->gyro_mode;
 800f3e8:	429a      	cmp	r2, r3
 800f3ea:	d106      	bne.n	800f3fa <LSM6DSL_Config+0x1d2>
 800f3ec:	7a7a      	ldrb	r2, [r7, #9]
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	7a9b      	ldrb	r3, [r3, #10]
 800f3f2:	429a      	cmp	r2, r3
 800f3f4:	d101      	bne.n	800f3fa <LSM6DSL_Config+0x1d2>
 800f3f6:	2301      	movs	r3, #1
 800f3f8:	e000      	b.n	800f3fc <LSM6DSL_Config+0x1d4>
 800f3fa:	2300      	movs	r3, #0
	result &= check[0] == pNewConfig->axl_mode
 800f3fc:	b25a      	sxtb	r2, r3
 800f3fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f402:	4013      	ands	r3, r2
 800f404:	b25b      	sxtb	r3, r3
 800f406:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_TAP_CFG, check, 4);
 800f408:	f107 0308 	add.w	r3, r7, #8
 800f40c:	2204      	movs	r2, #4
 800f40e:	4619      	mov	r1, r3
 800f410:	2058      	movs	r0, #88	; 0x58
 800f412:	f7ff fed0 	bl	800f1b6 <LSM6DSL_Read_Reg>
	result &= check[0]
 800f416:	7a3a      	ldrb	r2, [r7, #8]
			== (pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	7c59      	ldrb	r1, [r3, #17]
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	7c9b      	ldrb	r3, [r3, #18]
 800f420:	430b      	orrs	r3, r1
 800f422:	b2d9      	uxtb	r1, r3
					| pNewConfig->int_lir)
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	7cdb      	ldrb	r3, [r3, #19]
			== (pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800f428:	430b      	orrs	r3, r1
 800f42a:	b2db      	uxtb	r3, r3
							<< LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
							| ((pNewConfig->int_tapQuiet & 0x03)
									<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
							| ((pNewConfig->int_tapShock & 0x03)
									<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT))
			&& check[3] == pNewConfig->int_SDTapEnable;
 800f42c:	429a      	cmp	r2, r3
 800f42e:	d123      	bne.n	800f478 <LSM6DSL_Config+0x250>
			&& check[1] == ((pNewConfig->int_tapThs & 0x1F) | 0x80)
 800f430:	7a7b      	ldrb	r3, [r7, #9]
 800f432:	461a      	mov	r2, r3
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	7d1b      	ldrb	r3, [r3, #20]
 800f438:	f003 031f 	and.w	r3, r3, #31
 800f43c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f440:	429a      	cmp	r2, r3
 800f442:	d119      	bne.n	800f478 <LSM6DSL_Config+0x250>
			&& check[2]
 800f444:	7abb      	ldrb	r3, [r7, #10]
 800f446:	4619      	mov	r1, r3
					== (((pNewConfig->int_tapDur & 0x0F)
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	7ddb      	ldrb	r3, [r3, #23]
							<< LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 800f44c:	011b      	lsls	r3, r3, #4
 800f44e:	b2da      	uxtb	r2, r3
							| ((pNewConfig->int_tapQuiet & 0x03)
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	7d9b      	ldrb	r3, [r3, #22]
									<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
 800f454:	009b      	lsls	r3, r3, #2
 800f456:	f003 030c 	and.w	r3, r3, #12
							| ((pNewConfig->int_tapQuiet & 0x03)
 800f45a:	431a      	orrs	r2, r3
							| ((pNewConfig->int_tapShock & 0x03)
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	7d5b      	ldrb	r3, [r3, #21]
									<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT))
 800f460:	f003 0303 	and.w	r3, r3, #3
							| ((pNewConfig->int_tapShock & 0x03)
 800f464:	4313      	orrs	r3, r2
			&& check[2]
 800f466:	4299      	cmp	r1, r3
 800f468:	d106      	bne.n	800f478 <LSM6DSL_Config+0x250>
			&& check[3] == pNewConfig->int_SDTapEnable;
 800f46a:	7afa      	ldrb	r2, [r7, #11]
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	7e1b      	ldrb	r3, [r3, #24]
 800f470:	429a      	cmp	r2, r3
 800f472:	d101      	bne.n	800f478 <LSM6DSL_Config+0x250>
 800f474:	2301      	movs	r3, #1
 800f476:	e000      	b.n	800f47a <LSM6DSL_Config+0x252>
 800f478:	2300      	movs	r3, #0
	result &= check[0]
 800f47a:	b25a      	sxtb	r2, r3
 800f47c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f480:	4013      	ands	r3, r2
 800f482:	b25b      	sxtb	r3, r3
 800f484:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_MD1_CFG, check, 1);
 800f486:	f107 0308 	add.w	r3, r7, #8
 800f48a:	2201      	movs	r2, #1
 800f48c:	4619      	mov	r1, r3
 800f48e:	205e      	movs	r0, #94	; 0x5e
 800f490:	f7ff fe91 	bl	800f1b6 <LSM6DSL_Read_Reg>
	result &= check[0] == pNewConfig->int1_dt;
 800f494:	7a3a      	ldrb	r2, [r7, #8]
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	7e5b      	ldrb	r3, [r3, #25]
 800f49a:	429a      	cmp	r2, r3
 800f49c:	bf0c      	ite	eq
 800f49e:	2301      	moveq	r3, #1
 800f4a0:	2300      	movne	r3, #0
 800f4a2:	b2db      	uxtb	r3, r3
 800f4a4:	b25a      	sxtb	r2, r3
 800f4a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f4aa:	4013      	ands	r3, r2
 800f4ac:	b25b      	sxtb	r3, r3
 800f4ae:	73fb      	strb	r3, [r7, #15]

	if (result) {
 800f4b0:	7bfb      	ldrb	r3, [r7, #15]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d00e      	beq.n	800f4d4 <LSM6DSL_Config+0x2ac>
		// Store configuration parameters
		memcpy((uint8_t*) &currentAGConfig, (uint8_t*) pNewConfig,
 800f4b6:	221c      	movs	r2, #28
 800f4b8:	6879      	ldr	r1, [r7, #4]
 800f4ba:	4809      	ldr	r0, [pc, #36]	; (800f4e0 <LSM6DSL_Config+0x2b8>)
 800f4bc:	f001 fb02 	bl	8010ac4 <memcpy>
				sizeof(LSM6DSL_Init_t));

		// Define the sensors' sensitivities on the basis of the full scales
		Adjust_Axl_Sensitivity(currentAGConfig.axl_fs);
 800f4c0:	4b07      	ldr	r3, [pc, #28]	; (800f4e0 <LSM6DSL_Config+0x2b8>)
 800f4c2:	785b      	ldrb	r3, [r3, #1]
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f000 f9f9 	bl	800f8bc <Adjust_Axl_Sensitivity>
		Adjust_Gyro_Sensitivity(currentAGConfig.gyro_fs);
 800f4ca:	4b05      	ldr	r3, [pc, #20]	; (800f4e0 <LSM6DSL_Config+0x2b8>)
 800f4cc:	7a5b      	ldrb	r3, [r3, #9]
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f000 fa3e 	bl	800f950 <Adjust_Gyro_Sensitivity>
	}

	return result;
 800f4d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3710      	adds	r7, #16
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}
 800f4de:	bf00      	nop
 800f4e0:	200024c4 	.word	0x200024c4

0800f4e4 <LSM6DSL_Read_Axl>:
 * @brief      Read the current measured acceleration.
 * @param[out] pAxl_digits The acceleration expressed in ADC digits.
 * @param[out] pAxl        The acceleration expressed in mg.
 * @return     The success of the operation.
 */
uint8_t LSM6DSL_Read_Axl(uint16_t* pAxl_digits, float* pAxl) {
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b086      	sub	sp, #24
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
 800f4ec:	6039      	str	r1, [r7, #0]
	uint8_t result = 1;
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	75bb      	strb	r3, [r7, #22]
	uint8_t buffer[6];
	uint16_t temp_data;

	// Read the registers content
	result &= LSM6DSL_Read_Reg(LSM6DSL_REG_OUTX_L_XL, buffer, 6);
 800f4f2:	f107 0310 	add.w	r3, r7, #16
 800f4f6:	2206      	movs	r2, #6
 800f4f8:	4619      	mov	r1, r3
 800f4fa:	2028      	movs	r0, #40	; 0x28
 800f4fc:	f7ff fe5b 	bl	800f1b6 <LSM6DSL_Read_Reg>
 800f500:	4603      	mov	r3, r0
 800f502:	461a      	mov	r2, r3
 800f504:	7dbb      	ldrb	r3, [r7, #22]
 800f506:	4013      	ands	r3, r2
 800f508:	75bb      	strb	r3, [r7, #22]

	// Cast and return the acceleration values
	for (uint8_t i = 0; i < 3; i++) {
 800f50a:	2300      	movs	r3, #0
 800f50c:	75fb      	strb	r3, [r7, #23]
 800f50e:	e03d      	b.n	800f58c <LSM6DSL_Read_Axl+0xa8>
		temp_data = (((uint16_t) buffer[i * 2 + 1]) << 8)
 800f510:	7dfb      	ldrb	r3, [r7, #23]
 800f512:	005b      	lsls	r3, r3, #1
 800f514:	3301      	adds	r3, #1
 800f516:	f107 0218 	add.w	r2, r7, #24
 800f51a:	4413      	add	r3, r2
 800f51c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800f520:	021b      	lsls	r3, r3, #8
				| (uint16_t) buffer[i * 2];
 800f522:	b21a      	sxth	r2, r3
 800f524:	7dfb      	ldrb	r3, [r7, #23]
 800f526:	005b      	lsls	r3, r3, #1
 800f528:	f107 0118 	add.w	r1, r7, #24
 800f52c:	440b      	add	r3, r1
 800f52e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800f532:	b21b      	sxth	r3, r3
 800f534:	4313      	orrs	r3, r2
 800f536:	b21b      	sxth	r3, r3
 800f538:	b29b      	uxth	r3, r3
		temp_data = (((uint16_t) buffer[i * 2 + 1]) << 8)
 800f53a:	81fb      	strh	r3, [r7, #14]
		pAxl_digits[i] = temp_data;
 800f53c:	7dfb      	ldrb	r3, [r7, #23]
 800f53e:	005b      	lsls	r3, r3, #1
 800f540:	687a      	ldr	r2, [r7, #4]
 800f542:	4413      	add	r3, r2
 800f544:	89fa      	ldrh	r2, [r7, #14]
 800f546:	801a      	strh	r2, [r3, #0]
		pAxl[i] = (int16_t) (*((int16_t*) &temp_data));
 800f548:	7dfb      	ldrb	r3, [r7, #23]
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	683a      	ldr	r2, [r7, #0]
 800f54e:	4413      	add	r3, r2
 800f550:	f107 020e 	add.w	r2, r7, #14
 800f554:	f9b2 2000 	ldrsh.w	r2, [r2]
 800f558:	ee07 2a90 	vmov	s15, r2
 800f55c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f560:	edc3 7a00 	vstr	s15, [r3]
		pAxl[i] *= currentAGConfig.axl_sensitivity;
 800f564:	7dfb      	ldrb	r3, [r7, #23]
 800f566:	009b      	lsls	r3, r3, #2
 800f568:	683a      	ldr	r2, [r7, #0]
 800f56a:	4413      	add	r3, r2
 800f56c:	7dfa      	ldrb	r2, [r7, #23]
 800f56e:	0092      	lsls	r2, r2, #2
 800f570:	6839      	ldr	r1, [r7, #0]
 800f572:	440a      	add	r2, r1
 800f574:	ed92 7a00 	vldr	s14, [r2]
 800f578:	4a08      	ldr	r2, [pc, #32]	; (800f59c <LSM6DSL_Read_Axl+0xb8>)
 800f57a:	edd2 7a01 	vldr	s15, [r2, #4]
 800f57e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f582:	edc3 7a00 	vstr	s15, [r3]
	for (uint8_t i = 0; i < 3; i++) {
 800f586:	7dfb      	ldrb	r3, [r7, #23]
 800f588:	3301      	adds	r3, #1
 800f58a:	75fb      	strb	r3, [r7, #23]
 800f58c:	7dfb      	ldrb	r3, [r7, #23]
 800f58e:	2b02      	cmp	r3, #2
 800f590:	d9be      	bls.n	800f510 <LSM6DSL_Read_Axl+0x2c>
	}

	return result;
 800f592:	7dbb      	ldrb	r3, [r7, #22]
}
 800f594:	4618      	mov	r0, r3
 800f596:	3718      	adds	r7, #24
 800f598:	46bd      	mov	sp, r7
 800f59a:	bd80      	pop	{r7, pc}
 800f59c:	200024c4 	.word	0x200024c4

0800f5a0 <LSM6DSL_Read_Gyro>:
 * @brief      Read the current measured angular rate.
 * @param[out] pGyro_digits The angular rate expressed in ADC digits.
 * @param[out] pGyro        The angular rate expressed in mdps.
 * @return     The success of the operation.
 */
uint8_t LSM6DSL_Read_Gyro(uint16_t* pGyro_digits, float* pGyro) {
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b086      	sub	sp, #24
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
 800f5a8:	6039      	str	r1, [r7, #0]
	uint8_t result = 1;
 800f5aa:	2301      	movs	r3, #1
 800f5ac:	75bb      	strb	r3, [r7, #22]
	uint8_t buffer[6];
	uint16_t temp_data;

	// Read the registers content
	result &= LSM6DSL_Read_Reg(LSM6DSL_REG_OUTX_L_G, buffer, 6);
 800f5ae:	f107 0310 	add.w	r3, r7, #16
 800f5b2:	2206      	movs	r2, #6
 800f5b4:	4619      	mov	r1, r3
 800f5b6:	2022      	movs	r0, #34	; 0x22
 800f5b8:	f7ff fdfd 	bl	800f1b6 <LSM6DSL_Read_Reg>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	461a      	mov	r2, r3
 800f5c0:	7dbb      	ldrb	r3, [r7, #22]
 800f5c2:	4013      	ands	r3, r2
 800f5c4:	75bb      	strb	r3, [r7, #22]

	// Cast and return the angular rate values
	for (uint8_t i = 0; i < 3; i++) {
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	75fb      	strb	r3, [r7, #23]
 800f5ca:	e03d      	b.n	800f648 <LSM6DSL_Read_Gyro+0xa8>
		temp_data = (((uint16_t) buffer[i * 2 + 1]) << 8)
 800f5cc:	7dfb      	ldrb	r3, [r7, #23]
 800f5ce:	005b      	lsls	r3, r3, #1
 800f5d0:	3301      	adds	r3, #1
 800f5d2:	f107 0218 	add.w	r2, r7, #24
 800f5d6:	4413      	add	r3, r2
 800f5d8:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800f5dc:	021b      	lsls	r3, r3, #8
				| (uint16_t) buffer[i * 2];
 800f5de:	b21a      	sxth	r2, r3
 800f5e0:	7dfb      	ldrb	r3, [r7, #23]
 800f5e2:	005b      	lsls	r3, r3, #1
 800f5e4:	f107 0118 	add.w	r1, r7, #24
 800f5e8:	440b      	add	r3, r1
 800f5ea:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800f5ee:	b21b      	sxth	r3, r3
 800f5f0:	4313      	orrs	r3, r2
 800f5f2:	b21b      	sxth	r3, r3
 800f5f4:	b29b      	uxth	r3, r3
		temp_data = (((uint16_t) buffer[i * 2 + 1]) << 8)
 800f5f6:	81fb      	strh	r3, [r7, #14]
		pGyro_digits[i] = temp_data;
 800f5f8:	7dfb      	ldrb	r3, [r7, #23]
 800f5fa:	005b      	lsls	r3, r3, #1
 800f5fc:	687a      	ldr	r2, [r7, #4]
 800f5fe:	4413      	add	r3, r2
 800f600:	89fa      	ldrh	r2, [r7, #14]
 800f602:	801a      	strh	r2, [r3, #0]
		pGyro[i] = (int16_t) (*((int16_t*) &temp_data));
 800f604:	7dfb      	ldrb	r3, [r7, #23]
 800f606:	009b      	lsls	r3, r3, #2
 800f608:	683a      	ldr	r2, [r7, #0]
 800f60a:	4413      	add	r3, r2
 800f60c:	f107 020e 	add.w	r2, r7, #14
 800f610:	f9b2 2000 	ldrsh.w	r2, [r2]
 800f614:	ee07 2a90 	vmov	s15, r2
 800f618:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f61c:	edc3 7a00 	vstr	s15, [r3]
		pGyro[i] *= currentAGConfig.gyro_sensitivity;
 800f620:	7dfb      	ldrb	r3, [r7, #23]
 800f622:	009b      	lsls	r3, r3, #2
 800f624:	683a      	ldr	r2, [r7, #0]
 800f626:	4413      	add	r3, r2
 800f628:	7dfa      	ldrb	r2, [r7, #23]
 800f62a:	0092      	lsls	r2, r2, #2
 800f62c:	6839      	ldr	r1, [r7, #0]
 800f62e:	440a      	add	r2, r1
 800f630:	ed92 7a00 	vldr	s14, [r2]
 800f634:	4a08      	ldr	r2, [pc, #32]	; (800f658 <LSM6DSL_Read_Gyro+0xb8>)
 800f636:	edd2 7a03 	vldr	s15, [r2, #12]
 800f63a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f63e:	edc3 7a00 	vstr	s15, [r3]
	for (uint8_t i = 0; i < 3; i++) {
 800f642:	7dfb      	ldrb	r3, [r7, #23]
 800f644:	3301      	adds	r3, #1
 800f646:	75fb      	strb	r3, [r7, #23]
 800f648:	7dfb      	ldrb	r3, [r7, #23]
 800f64a:	2b02      	cmp	r3, #2
 800f64c:	d9be      	bls.n	800f5cc <LSM6DSL_Read_Gyro+0x2c>
	}

	return result;
 800f64e:	7dbb      	ldrb	r3, [r7, #22]
}
 800f650:	4618      	mov	r0, r3
 800f652:	3718      	adds	r7, #24
 800f654:	46bd      	mov	sp, r7
 800f656:	bd80      	pop	{r7, pc}
 800f658:	200024c4 	.word	0x200024c4

0800f65c <LSM6DSL_PowerDown_Axl>:
 * 			   This parameter can be one of the following values:
 *             @arg 0: turn on the device (in case it was powered off)
 *             @arg 1: turn off the device (in case it was powered on)
 * @return The success of the operation.
 */
uint8_t LSM6DSL_PowerDown_Axl(uint8_t arg) {
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b084      	sub	sp, #16
 800f660:	af00      	add	r7, sp, #0
 800f662:	4603      	mov	r3, r0
 800f664:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 1;
 800f666:	2301      	movs	r3, #1
 800f668:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// Read the register content
	result &= LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL1_XL, &temp, 1);
 800f66a:	f107 030e 	add.w	r3, r7, #14
 800f66e:	2201      	movs	r2, #1
 800f670:	4619      	mov	r1, r3
 800f672:	2010      	movs	r0, #16
 800f674:	f7ff fd9f 	bl	800f1b6 <LSM6DSL_Read_Reg>
 800f678:	4603      	mov	r3, r0
 800f67a:	461a      	mov	r2, r3
 800f67c:	7bfb      	ldrb	r3, [r7, #15]
 800f67e:	4013      	ands	r3, r2
 800f680:	73fb      	strb	r3, [r7, #15]

	// Check if accelerometer has already been configured by reading the ODR
	if (arg && (temp & 0xF0)) {
 800f682:	79fb      	ldrb	r3, [r7, #7]
 800f684:	2b00      	cmp	r3, #0
 800f686:	d014      	beq.n	800f6b2 <LSM6DSL_PowerDown_Axl+0x56>
 800f688:	7bbb      	ldrb	r3, [r7, #14]
 800f68a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d00f      	beq.n	800f6b2 <LSM6DSL_PowerDown_Axl+0x56>
		// Accelerometer is configured
		temp &= 0x0F;
 800f692:	7bbb      	ldrb	r3, [r7, #14]
 800f694:	f003 030f 	and.w	r3, r3, #15
 800f698:	b2db      	uxtb	r3, r3
 800f69a:	73bb      	strb	r3, [r7, #14]
		result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL1_XL, temp);
 800f69c:	7bbb      	ldrb	r3, [r7, #14]
 800f69e:	4619      	mov	r1, r3
 800f6a0:	2010      	movs	r0, #16
 800f6a2:	f7ff fda4 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f6a6:	4603      	mov	r3, r0
 800f6a8:	461a      	mov	r2, r3
 800f6aa:	7bfb      	ldrb	r3, [r7, #15]
 800f6ac:	4013      	ands	r3, r2
 800f6ae:	73fb      	strb	r3, [r7, #15]
 800f6b0:	e017      	b.n	800f6e2 <LSM6DSL_PowerDown_Axl+0x86>
	} else if (!arg && !((temp & 0xF0))) {
 800f6b2:	79fb      	ldrb	r3, [r7, #7]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d114      	bne.n	800f6e2 <LSM6DSL_PowerDown_Axl+0x86>
 800f6b8:	7bbb      	ldrb	r3, [r7, #14]
 800f6ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d10f      	bne.n	800f6e2 <LSM6DSL_PowerDown_Axl+0x86>
		// Accelerometer is in power down
		temp |= currentAGConfig.axl_odr;
 800f6c2:	4b0a      	ldr	r3, [pc, #40]	; (800f6ec <LSM6DSL_PowerDown_Axl+0x90>)
 800f6c4:	781a      	ldrb	r2, [r3, #0]
 800f6c6:	7bbb      	ldrb	r3, [r7, #14]
 800f6c8:	4313      	orrs	r3, r2
 800f6ca:	b2db      	uxtb	r3, r3
 800f6cc:	73bb      	strb	r3, [r7, #14]
		result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL1_XL, temp);
 800f6ce:	7bbb      	ldrb	r3, [r7, #14]
 800f6d0:	4619      	mov	r1, r3
 800f6d2:	2010      	movs	r0, #16
 800f6d4:	f7ff fd8b 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f6d8:	4603      	mov	r3, r0
 800f6da:	461a      	mov	r2, r3
 800f6dc:	7bfb      	ldrb	r3, [r7, #15]
 800f6de:	4013      	ands	r3, r2
 800f6e0:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 800f6e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3710      	adds	r7, #16
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}
 800f6ec:	200024c4 	.word	0x200024c4

0800f6f0 <LSM6DSL_PowerDown_Gyro>:
 * 			   This parameter can be one of the following values:
 *             @arg 0: turn on the device (in case it was powered off)
 *             @arg 1: turn off the device (in case it was powered on)
 * @return The success of the operation.
 */
uint8_t LSM6DSL_PowerDown_Gyro(uint8_t arg) {
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b084      	sub	sp, #16
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 1;
 800f6fa:	2301      	movs	r3, #1
 800f6fc:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// Read the register content
	result &= LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL2_G, &temp, 1);
 800f6fe:	f107 030e 	add.w	r3, r7, #14
 800f702:	2201      	movs	r2, #1
 800f704:	4619      	mov	r1, r3
 800f706:	2011      	movs	r0, #17
 800f708:	f7ff fd55 	bl	800f1b6 <LSM6DSL_Read_Reg>
 800f70c:	4603      	mov	r3, r0
 800f70e:	461a      	mov	r2, r3
 800f710:	7bfb      	ldrb	r3, [r7, #15]
 800f712:	4013      	ands	r3, r2
 800f714:	73fb      	strb	r3, [r7, #15]

	// Check if gyroscope has already been configured by reading the ODR
	if (arg && (temp & 0xF0)) {
 800f716:	79fb      	ldrb	r3, [r7, #7]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d014      	beq.n	800f746 <LSM6DSL_PowerDown_Gyro+0x56>
 800f71c:	7bbb      	ldrb	r3, [r7, #14]
 800f71e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f722:	2b00      	cmp	r3, #0
 800f724:	d00f      	beq.n	800f746 <LSM6DSL_PowerDown_Gyro+0x56>
		// Gyro is configured
		temp &= 0x0F;
 800f726:	7bbb      	ldrb	r3, [r7, #14]
 800f728:	f003 030f 	and.w	r3, r3, #15
 800f72c:	b2db      	uxtb	r3, r3
 800f72e:	73bb      	strb	r3, [r7, #14]
		result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL2_G, temp);
 800f730:	7bbb      	ldrb	r3, [r7, #14]
 800f732:	4619      	mov	r1, r3
 800f734:	2011      	movs	r0, #17
 800f736:	f7ff fd5a 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f73a:	4603      	mov	r3, r0
 800f73c:	461a      	mov	r2, r3
 800f73e:	7bfb      	ldrb	r3, [r7, #15]
 800f740:	4013      	ands	r3, r2
 800f742:	73fb      	strb	r3, [r7, #15]
 800f744:	e017      	b.n	800f776 <LSM6DSL_PowerDown_Gyro+0x86>
	} else if (!arg && !((temp & 0xF0))) {
 800f746:	79fb      	ldrb	r3, [r7, #7]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d114      	bne.n	800f776 <LSM6DSL_PowerDown_Gyro+0x86>
 800f74c:	7bbb      	ldrb	r3, [r7, #14]
 800f74e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f752:	2b00      	cmp	r3, #0
 800f754:	d10f      	bne.n	800f776 <LSM6DSL_PowerDown_Gyro+0x86>
		// Gyro is in power down
		temp |= currentAGConfig.gyro_odr;
 800f756:	4b0a      	ldr	r3, [pc, #40]	; (800f780 <LSM6DSL_PowerDown_Gyro+0x90>)
 800f758:	7a1a      	ldrb	r2, [r3, #8]
 800f75a:	7bbb      	ldrb	r3, [r7, #14]
 800f75c:	4313      	orrs	r3, r2
 800f75e:	b2db      	uxtb	r3, r3
 800f760:	73bb      	strb	r3, [r7, #14]
		result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL2_G, temp);
 800f762:	7bbb      	ldrb	r3, [r7, #14]
 800f764:	4619      	mov	r1, r3
 800f766:	2011      	movs	r0, #17
 800f768:	f7ff fd41 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f76c:	4603      	mov	r3, r0
 800f76e:	461a      	mov	r2, r3
 800f770:	7bfb      	ldrb	r3, [r7, #15]
 800f772:	4013      	ands	r3, r2
 800f774:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 800f776:	7bfb      	ldrb	r3, [r7, #15]
}
 800f778:	4618      	mov	r0, r3
 800f77a:	3710      	adds	r7, #16
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}
 800f780:	200024c4 	.word	0x200024c4

0800f784 <LSM6DSL_Set_Axl_ODR>:
/*
 * @brief  Change the ODR of the accelerometer.
 * @param  NewODR The new ODR value.
 * @return The success of the operation.
 */
uint8_t LSM6DSL_Set_Axl_ODR(LSM6DSL_ODR NewODR) {
 800f784:	b580      	push	{r7, lr}
 800f786:	b084      	sub	sp, #16
 800f788:	af00      	add	r7, sp, #0
 800f78a:	4603      	mov	r3, r0
 800f78c:	71fb      	strb	r3, [r7, #7]
	uint8_t result = Set_ODR(LSM6DSL_REG_CTRL1_XL, NewODR);
 800f78e:	79fb      	ldrb	r3, [r7, #7]
 800f790:	4619      	mov	r1, r3
 800f792:	2010      	movs	r0, #16
 800f794:	f000 f845 	bl	800f822 <Set_ODR>
 800f798:	4603      	mov	r3, r0
 800f79a:	73fb      	strb	r3, [r7, #15]
	if (result) currentAGConfig.axl_odr = NewODR;
 800f79c:	7bfb      	ldrb	r3, [r7, #15]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d002      	beq.n	800f7a8 <LSM6DSL_Set_Axl_ODR+0x24>
 800f7a2:	4a04      	ldr	r2, [pc, #16]	; (800f7b4 <LSM6DSL_Set_Axl_ODR+0x30>)
 800f7a4:	79fb      	ldrb	r3, [r7, #7]
 800f7a6:	7013      	strb	r3, [r2, #0]
	return result;
 800f7a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	3710      	adds	r7, #16
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	bd80      	pop	{r7, pc}
 800f7b2:	bf00      	nop
 800f7b4:	200024c4 	.word	0x200024c4

0800f7b8 <LSM6DSL_Enable_DoubleTapInterrupt>:
	uint8_t result = Set_ODR(LSM6DSL_REG_CTRL2_G, NewODR);
	if (result) currentAGConfig.gyro_odr = NewODR;
	return result;
}

uint8_t LSM6DSL_Enable_DoubleTapInterrupt(uint8_t arg) {
 800f7b8:	b580      	push	{r7, lr}
 800f7ba:	b082      	sub	sp, #8
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	4603      	mov	r3, r0
 800f7c0:	71fb      	strb	r3, [r7, #7]
	return LSM6DSL_Write_Reg(LSM6DSL_REG_WAKE_UP_THS,
 800f7c2:	79fb      	ldrb	r3, [r7, #7]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d001      	beq.n	800f7cc <LSM6DSL_Enable_DoubleTapInterrupt+0x14>
 800f7c8:	2380      	movs	r3, #128	; 0x80
 800f7ca:	e000      	b.n	800f7ce <LSM6DSL_Enable_DoubleTapInterrupt+0x16>
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	4619      	mov	r1, r3
 800f7d0:	205b      	movs	r0, #91	; 0x5b
 800f7d2:	f7ff fd0c 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f7d6:	4603      	mov	r3, r0
			(arg ? LSM6DSL_SDTAP_ENABLED : LSM6DSL_SDTAP_DISABLED));
}
 800f7d8:	4618      	mov	r0, r3
 800f7da:	3708      	adds	r7, #8
 800f7dc:	46bd      	mov	sp, r7
 800f7de:	bd80      	pop	{r7, pc}

0800f7e0 <LSM6DSL_Reset_DoubleTapInterrupt>:

uint8_t LSM6DSL_Reset_DoubleTapInterrupt(void) {
 800f7e0:	b580      	push	{r7, lr}
 800f7e2:	b082      	sub	sp, #8
 800f7e4:	af00      	add	r7, sp, #0
	uint8_t readByte;
	return LSM6DSL_Read_Reg(LSM6DSL_REG_TAP_SRC, &readByte, 1);
 800f7e6:	1dfb      	adds	r3, r7, #7
 800f7e8:	2201      	movs	r2, #1
 800f7ea:	4619      	mov	r1, r3
 800f7ec:	201c      	movs	r0, #28
 800f7ee:	f7ff fce2 	bl	800f1b6 <LSM6DSL_Read_Reg>
 800f7f2:	4603      	mov	r3, r0
}
 800f7f4:	4618      	mov	r0, r3
 800f7f6:	3708      	adds	r7, #8
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bd80      	pop	{r7, pc}

0800f7fc <LSM6DSL_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of LSM6DSL.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t LSM6DSL_Check_WhoAmI(void) {
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b082      	sub	sp, #8
 800f800:	af00      	add	r7, sp, #0
	uint8_t temp;
	LSM6DSL_Read_Reg(LSM6DSL_REG_WHO_AM_I, &temp, 1);
 800f802:	1dfb      	adds	r3, r7, #7
 800f804:	2201      	movs	r2, #1
 800f806:	4619      	mov	r1, r3
 800f808:	200f      	movs	r0, #15
 800f80a:	f7ff fcd4 	bl	800f1b6 <LSM6DSL_Read_Reg>
	return temp == LSM6DSL_WHO_AM_I_CONTENT;
 800f80e:	79fb      	ldrb	r3, [r7, #7]
 800f810:	2b6a      	cmp	r3, #106	; 0x6a
 800f812:	bf0c      	ite	eq
 800f814:	2301      	moveq	r3, #1
 800f816:	2300      	movne	r3, #0
 800f818:	b2db      	uxtb	r3, r3
}
 800f81a:	4618      	mov	r0, r3
 800f81c:	3708      	adds	r7, #8
 800f81e:	46bd      	mov	sp, r7
 800f820:	bd80      	pop	{r7, pc}

0800f822 <Set_ODR>:
 * @brief  Change the value of ODR in the specified register.
 * @param  Register The register to be modified.
 * @param  NewODR   The new ODR value.
 * @return The success of the operation.
 */
uint8_t Set_ODR(uint8_t Register, LSM6DSL_ODR NewODR) {
 800f822:	b580      	push	{r7, lr}
 800f824:	b084      	sub	sp, #16
 800f826:	af00      	add	r7, sp, #0
 800f828:	4603      	mov	r3, r0
 800f82a:	460a      	mov	r2, r1
 800f82c:	71fb      	strb	r3, [r7, #7]
 800f82e:	4613      	mov	r3, r2
 800f830:	71bb      	strb	r3, [r7, #6]
	uint8_t result = 1;
 800f832:	2301      	movs	r3, #1
 800f834:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = 0;
 800f836:	2300      	movs	r3, #0
 800f838:	73bb      	strb	r3, [r7, #14]

	// Read the current content of the related register
	result &= LSM6DSL_Read_Reg(Register, &temp, 1);
 800f83a:	f107 010e 	add.w	r1, r7, #14
 800f83e:	79fb      	ldrb	r3, [r7, #7]
 800f840:	2201      	movs	r2, #1
 800f842:	4618      	mov	r0, r3
 800f844:	f7ff fcb7 	bl	800f1b6 <LSM6DSL_Read_Reg>
 800f848:	4603      	mov	r3, r0
 800f84a:	461a      	mov	r2, r3
 800f84c:	7bfb      	ldrb	r3, [r7, #15]
 800f84e:	4013      	ands	r3, r2
 800f850:	73fb      	strb	r3, [r7, #15]

	// Reset the ODR bits and set the new values
	temp &= 0x0F;
 800f852:	7bbb      	ldrb	r3, [r7, #14]
 800f854:	f003 030f 	and.w	r3, r3, #15
 800f858:	b2db      	uxtb	r3, r3
 800f85a:	73bb      	strb	r3, [r7, #14]
	temp |= NewODR;
 800f85c:	7bba      	ldrb	r2, [r7, #14]
 800f85e:	79bb      	ldrb	r3, [r7, #6]
 800f860:	4313      	orrs	r3, r2
 800f862:	b2db      	uxtb	r3, r3
 800f864:	73bb      	strb	r3, [r7, #14]

	// Write the new value of the register
	result &= LSM6DSL_Write_Reg(Register, temp);
 800f866:	7bba      	ldrb	r2, [r7, #14]
 800f868:	79fb      	ldrb	r3, [r7, #7]
 800f86a:	4611      	mov	r1, r2
 800f86c:	4618      	mov	r0, r3
 800f86e:	f7ff fcbe 	bl	800f1ee <LSM6DSL_Write_Reg>
 800f872:	4603      	mov	r3, r0
 800f874:	461a      	mov	r2, r3
 800f876:	7bfb      	ldrb	r3, [r7, #15]
 800f878:	4013      	ands	r3, r2
 800f87a:	73fb      	strb	r3, [r7, #15]

	// Check if the register was correctly written
	result &= LSM6DSL_Read_Reg(Register, &temp, 1);
 800f87c:	f107 010e 	add.w	r1, r7, #14
 800f880:	79fb      	ldrb	r3, [r7, #7]
 800f882:	2201      	movs	r2, #1
 800f884:	4618      	mov	r0, r3
 800f886:	f7ff fc96 	bl	800f1b6 <LSM6DSL_Read_Reg>
 800f88a:	4603      	mov	r3, r0
 800f88c:	461a      	mov	r2, r3
 800f88e:	7bfb      	ldrb	r3, [r7, #15]
 800f890:	4013      	ands	r3, r2
 800f892:	73fb      	strb	r3, [r7, #15]
	result &= (temp & 0xF0) == NewODR;
 800f894:	7bbb      	ldrb	r3, [r7, #14]
 800f896:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800f89a:	79bb      	ldrb	r3, [r7, #6]
 800f89c:	429a      	cmp	r2, r3
 800f89e:	bf0c      	ite	eq
 800f8a0:	2301      	moveq	r3, #1
 800f8a2:	2300      	movne	r3, #0
 800f8a4:	b2db      	uxtb	r3, r3
 800f8a6:	b25a      	sxtb	r2, r3
 800f8a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f8ac:	4013      	ands	r3, r2
 800f8ae:	b25b      	sxtb	r3, r3
 800f8b0:	73fb      	strb	r3, [r7, #15]

	return result;
 800f8b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	3710      	adds	r7, #16
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	bd80      	pop	{r7, pc}

0800f8bc <Adjust_Axl_Sensitivity>:

/*
 * @brief  Change the accelerometer sensitivity according to the full scale.
 * @param  fs The full scale of the accelerometer.
 */
void Adjust_Axl_Sensitivity(LSM6DSL_FS_XL fs) {
 800f8bc:	b480      	push	{r7}
 800f8be:	b083      	sub	sp, #12
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	4603      	mov	r3, r0
 800f8c4:	71fb      	strb	r3, [r7, #7]
	switch (fs) {
 800f8c6:	79fb      	ldrb	r3, [r7, #7]
 800f8c8:	2b0c      	cmp	r3, #12
 800f8ca:	d82d      	bhi.n	800f928 <Adjust_Axl_Sensitivity+0x6c>
 800f8cc:	a201      	add	r2, pc, #4	; (adr r2, 800f8d4 <Adjust_Axl_Sensitivity+0x18>)
 800f8ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8d2:	bf00      	nop
 800f8d4:	0800f909 	.word	0x0800f909
 800f8d8:	0800f929 	.word	0x0800f929
 800f8dc:	0800f929 	.word	0x0800f929
 800f8e0:	0800f929 	.word	0x0800f929
 800f8e4:	0800f911 	.word	0x0800f911
 800f8e8:	0800f929 	.word	0x0800f929
 800f8ec:	0800f929 	.word	0x0800f929
 800f8f0:	0800f929 	.word	0x0800f929
 800f8f4:	0800f919 	.word	0x0800f919
 800f8f8:	0800f929 	.word	0x0800f929
 800f8fc:	0800f929 	.word	0x0800f929
 800f900:	0800f929 	.word	0x0800f929
 800f904:	0800f921 	.word	0x0800f921
		case LSM6DSL_FS_XL_2g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_2g;
 800f908:	4b0c      	ldr	r3, [pc, #48]	; (800f93c <Adjust_Axl_Sensitivity+0x80>)
 800f90a:	4a0d      	ldr	r2, [pc, #52]	; (800f940 <Adjust_Axl_Sensitivity+0x84>)
 800f90c:	605a      	str	r2, [r3, #4]
			break;
 800f90e:	e00f      	b.n	800f930 <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_16g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_16g;
 800f910:	4b0a      	ldr	r3, [pc, #40]	; (800f93c <Adjust_Axl_Sensitivity+0x80>)
 800f912:	4a0c      	ldr	r2, [pc, #48]	; (800f944 <Adjust_Axl_Sensitivity+0x88>)
 800f914:	605a      	str	r2, [r3, #4]
			break;
 800f916:	e00b      	b.n	800f930 <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_4g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_4g;
 800f918:	4b08      	ldr	r3, [pc, #32]	; (800f93c <Adjust_Axl_Sensitivity+0x80>)
 800f91a:	4a0b      	ldr	r2, [pc, #44]	; (800f948 <Adjust_Axl_Sensitivity+0x8c>)
 800f91c:	605a      	str	r2, [r3, #4]
			break;
 800f91e:	e007      	b.n	800f930 <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_8g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_8g;
 800f920:	4b06      	ldr	r3, [pc, #24]	; (800f93c <Adjust_Axl_Sensitivity+0x80>)
 800f922:	4a0a      	ldr	r2, [pc, #40]	; (800f94c <Adjust_Axl_Sensitivity+0x90>)
 800f924:	605a      	str	r2, [r3, #4]
			break;
 800f926:	e003      	b.n	800f930 <Adjust_Axl_Sensitivity+0x74>
		default:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_2g;
 800f928:	4b04      	ldr	r3, [pc, #16]	; (800f93c <Adjust_Axl_Sensitivity+0x80>)
 800f92a:	4a05      	ldr	r2, [pc, #20]	; (800f940 <Adjust_Axl_Sensitivity+0x84>)
 800f92c:	605a      	str	r2, [r3, #4]
			break;
 800f92e:	bf00      	nop
	}
}
 800f930:	bf00      	nop
 800f932:	370c      	adds	r7, #12
 800f934:	46bd      	mov	sp, r7
 800f936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93a:	4770      	bx	lr
 800f93c:	200024c4 	.word	0x200024c4
 800f940:	3d79db23 	.word	0x3d79db23
 800f944:	3ef9db23 	.word	0x3ef9db23
 800f948:	3df9db23 	.word	0x3df9db23
 800f94c:	3e79db23 	.word	0x3e79db23

0800f950 <Adjust_Gyro_Sensitivity>:

/*
 * @brief  Change the gyroscope sensitivity according to the full scale.
 * @param  fs The full scale of the gyroscope.
 */
void Adjust_Gyro_Sensitivity(LSM6DSL_FS_G fs) {
 800f950:	b480      	push	{r7}
 800f952:	b083      	sub	sp, #12
 800f954:	af00      	add	r7, sp, #0
 800f956:	4603      	mov	r3, r0
 800f958:	71fb      	strb	r3, [r7, #7]
	switch (fs) {
 800f95a:	79fb      	ldrb	r3, [r7, #7]
 800f95c:	2b0c      	cmp	r3, #12
 800f95e:	d831      	bhi.n	800f9c4 <Adjust_Gyro_Sensitivity+0x74>
 800f960:	a201      	add	r2, pc, #4	; (adr r2, 800f968 <Adjust_Gyro_Sensitivity+0x18>)
 800f962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f966:	bf00      	nop
 800f968:	0800f9a5 	.word	0x0800f9a5
 800f96c:	0800f9c5 	.word	0x0800f9c5
 800f970:	0800f99d 	.word	0x0800f99d
 800f974:	0800f9c5 	.word	0x0800f9c5
 800f978:	0800f9ad 	.word	0x0800f9ad
 800f97c:	0800f9c5 	.word	0x0800f9c5
 800f980:	0800f9c5 	.word	0x0800f9c5
 800f984:	0800f9c5 	.word	0x0800f9c5
 800f988:	0800f9b5 	.word	0x0800f9b5
 800f98c:	0800f9c5 	.word	0x0800f9c5
 800f990:	0800f9c5 	.word	0x0800f9c5
 800f994:	0800f9c5 	.word	0x0800f9c5
 800f998:	0800f9bd 	.word	0x0800f9bd
		case LSM6DSL_FS_G_125dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_125dps;
 800f99c:	4b13      	ldr	r3, [pc, #76]	; (800f9ec <Adjust_Gyro_Sensitivity+0x9c>)
 800f99e:	4a14      	ldr	r2, [pc, #80]	; (800f9f0 <Adjust_Gyro_Sensitivity+0xa0>)
 800f9a0:	60da      	str	r2, [r3, #12]
			break;
 800f9a2:	e013      	b.n	800f9cc <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_250dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_250dps;
 800f9a4:	4b11      	ldr	r3, [pc, #68]	; (800f9ec <Adjust_Gyro_Sensitivity+0x9c>)
 800f9a6:	4a13      	ldr	r2, [pc, #76]	; (800f9f4 <Adjust_Gyro_Sensitivity+0xa4>)
 800f9a8:	60da      	str	r2, [r3, #12]
			break;
 800f9aa:	e00f      	b.n	800f9cc <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_500dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_500dps;
 800f9ac:	4b0f      	ldr	r3, [pc, #60]	; (800f9ec <Adjust_Gyro_Sensitivity+0x9c>)
 800f9ae:	4a12      	ldr	r2, [pc, #72]	; (800f9f8 <Adjust_Gyro_Sensitivity+0xa8>)
 800f9b0:	60da      	str	r2, [r3, #12]
			break;
 800f9b2:	e00b      	b.n	800f9cc <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_1000dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000dps;
 800f9b4:	4b0d      	ldr	r3, [pc, #52]	; (800f9ec <Adjust_Gyro_Sensitivity+0x9c>)
 800f9b6:	4a11      	ldr	r2, [pc, #68]	; (800f9fc <Adjust_Gyro_Sensitivity+0xac>)
 800f9b8:	60da      	str	r2, [r3, #12]
			break;
 800f9ba:	e007      	b.n	800f9cc <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_2000dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000dps;
 800f9bc:	4b0b      	ldr	r3, [pc, #44]	; (800f9ec <Adjust_Gyro_Sensitivity+0x9c>)
 800f9be:	4a10      	ldr	r2, [pc, #64]	; (800fa00 <Adjust_Gyro_Sensitivity+0xb0>)
 800f9c0:	60da      	str	r2, [r3, #12]
			break;
 800f9c2:	e003      	b.n	800f9cc <Adjust_Gyro_Sensitivity+0x7c>
		default:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_250dps;
 800f9c4:	4b09      	ldr	r3, [pc, #36]	; (800f9ec <Adjust_Gyro_Sensitivity+0x9c>)
 800f9c6:	4a0b      	ldr	r2, [pc, #44]	; (800f9f4 <Adjust_Gyro_Sensitivity+0xa4>)
 800f9c8:	60da      	str	r2, [r3, #12]
			break;
 800f9ca:	bf00      	nop
	}

	currentAGConfig.gyro_sensitivity /= 1000;
 800f9cc:	4b07      	ldr	r3, [pc, #28]	; (800f9ec <Adjust_Gyro_Sensitivity+0x9c>)
 800f9ce:	ed93 7a03 	vldr	s14, [r3, #12]
 800f9d2:	eddf 6a0c 	vldr	s13, [pc, #48]	; 800fa04 <Adjust_Gyro_Sensitivity+0xb4>
 800f9d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f9da:	4b04      	ldr	r3, [pc, #16]	; (800f9ec <Adjust_Gyro_Sensitivity+0x9c>)
 800f9dc:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800f9e0:	bf00      	nop
 800f9e2:	370c      	adds	r7, #12
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ea:	4770      	bx	lr
 800f9ec:	200024c4 	.word	0x200024c4
 800f9f0:	408c0000 	.word	0x408c0000
 800f9f4:	410c0000 	.word	0x410c0000
 800f9f8:	418c0000 	.word	0x418c0000
 800f9fc:	420c0000 	.word	0x420c0000
 800fa00:	428c0000 	.word	0x428c0000
 800fa04:	447a0000 	.word	0x447a0000

0800fa08 <MAX17048_ReadReg>:
 * @param[in]  Register The first register to read from.
 * @param[out] ReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t MAX17048_ReadReg(uint8_t Register, uint8_t* ReadByte, uint16_t Size) {
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b084      	sub	sp, #16
 800fa0c:	af02      	add	r7, sp, #8
 800fa0e:	4603      	mov	r3, r0
 800fa10:	6039      	str	r1, [r7, #0]
 800fa12:	71fb      	strb	r3, [r7, #7]
 800fa14:	4613      	mov	r3, r2
 800fa16:	80bb      	strh	r3, [r7, #4]
	return I2C_Read(I2C_GAS, MAX17048_ADDR, Register, ReadByte, Size) == HAL_OK;
 800fa18:	4b09      	ldr	r3, [pc, #36]	; (800fa40 <MAX17048_ReadReg+0x38>)
 800fa1a:	881b      	ldrh	r3, [r3, #0]
 800fa1c:	b2d9      	uxtb	r1, r3
 800fa1e:	79fa      	ldrb	r2, [r7, #7]
 800fa20:	88bb      	ldrh	r3, [r7, #4]
 800fa22:	9300      	str	r3, [sp, #0]
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	2002      	movs	r0, #2
 800fa28:	f7fb ff44 	bl	800b8b4 <I2C_Read>
 800fa2c:	4603      	mov	r3, r0
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	bf0c      	ite	eq
 800fa32:	2301      	moveq	r3, #1
 800fa34:	2300      	movne	r3, #0
 800fa36:	b2db      	uxtb	r3, r3
}
 800fa38:	4618      	mov	r0, r3
 800fa3a:	3708      	adds	r7, #8
 800fa3c:	46bd      	mov	sp, r7
 800fa3e:	bd80      	pop	{r7, pc}
 800fa40:	20000028 	.word	0x20000028

0800fa44 <MAX17048_WriteReg>:
 * @brief     Write the specified value into the specified register of MAX17048.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t MAX17048_WriteReg(uint8_t Register, uint16_t Value) {
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b084      	sub	sp, #16
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	460a      	mov	r2, r1
 800fa4e:	71fb      	strb	r3, [r7, #7]
 800fa50:	4613      	mov	r3, r2
 800fa52:	80bb      	strh	r3, [r7, #4]
	uint8_t temp[3];
	uint8_t* pValue = ((uint8_t*) (&Value));
 800fa54:	1d3b      	adds	r3, r7, #4
 800fa56:	60fb      	str	r3, [r7, #12]
	temp[0] = Register;
 800fa58:	79fb      	ldrb	r3, [r7, #7]
 800fa5a:	723b      	strb	r3, [r7, #8]
	temp[1] = pValue[0];
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	781b      	ldrb	r3, [r3, #0]
 800fa60:	727b      	strb	r3, [r7, #9]
	temp[2] = pValue[1];
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	785b      	ldrb	r3, [r3, #1]
 800fa66:	72bb      	strb	r3, [r7, #10]

	return I2C_Write(I2C_GAS, MAX17048_ADDR, temp, 3) == HAL_OK;
 800fa68:	4b09      	ldr	r3, [pc, #36]	; (800fa90 <MAX17048_WriteReg+0x4c>)
 800fa6a:	881b      	ldrh	r3, [r3, #0]
 800fa6c:	b2d9      	uxtb	r1, r3
 800fa6e:	f107 0208 	add.w	r2, r7, #8
 800fa72:	2303      	movs	r3, #3
 800fa74:	2002      	movs	r0, #2
 800fa76:	f7fb fec9 	bl	800b80c <I2C_Write>
 800fa7a:	4603      	mov	r3, r0
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	bf0c      	ite	eq
 800fa80:	2301      	moveq	r3, #1
 800fa82:	2300      	movne	r3, #0
 800fa84:	b2db      	uxtb	r3, r3
}
 800fa86:	4618      	mov	r0, r3
 800fa88:	3710      	adds	r7, #16
 800fa8a:	46bd      	mov	sp, r7
 800fa8c:	bd80      	pop	{r7, pc}
 800fa8e:	bf00      	nop
 800fa90:	20000028 	.word	0x20000028

0800fa94 <MAX17048_Read_SOC>:
 * @param[out] Soc The value of battery SOC in %. If the sensor is stuck, this
 * 				   value is set to -1 and an attempt to reset the sensor is
 * 				   automatically carried out.
 * @return 	   The success of the operation.
 */
uint8_t MAX17048_Read_SOC(uint8_t* Soc) {
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b084      	sub	sp, #16
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800fa9c:	2301      	movs	r3, #1
 800fa9e:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];

	result &= MAX17048_ReadReg(MAX17048_REG_SOC, buffer, 2);
 800faa0:	f107 0308 	add.w	r3, r7, #8
 800faa4:	2202      	movs	r2, #2
 800faa6:	4619      	mov	r1, r3
 800faa8:	2004      	movs	r0, #4
 800faaa:	f7ff ffad 	bl	800fa08 <MAX17048_ReadReg>
 800faae:	4603      	mov	r3, r0
 800fab0:	461a      	mov	r2, r3
 800fab2:	7bfb      	ldrb	r3, [r7, #15]
 800fab4:	4013      	ands	r3, r2
 800fab6:	73fb      	strb	r3, [r7, #15]

	if (result) {
 800fab8:	7bfb      	ldrb	r3, [r7, #15]
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d01a      	beq.n	800faf4 <MAX17048_Read_SOC+0x60>
		if ((buffer[0] == 0 && buffer[1] == 0) || buffer[0] > 110) {
 800fabe:	7a3b      	ldrb	r3, [r7, #8]
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d102      	bne.n	800faca <MAX17048_Read_SOC+0x36>
 800fac4:	7a7b      	ldrb	r3, [r7, #9]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d002      	beq.n	800fad0 <MAX17048_Read_SOC+0x3c>
 800faca:	7a3b      	ldrb	r3, [r7, #8]
 800facc:	2b6e      	cmp	r3, #110	; 0x6e
 800face:	d90d      	bls.n	800faec <MAX17048_Read_SOC+0x58>
			*Soc = 0;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2200      	movs	r2, #0
 800fad4:	701a      	strb	r2, [r3, #0]

			// If the gas gauge is stuck, reset the IC
			uint16_t b = 0x5400;
 800fad6:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800fada:	81bb      	strh	r3, [r7, #12]
			MAX17048_WriteReg(MAX17048_REG_CMD, b);
 800fadc:	89bb      	ldrh	r3, [r7, #12]
 800fade:	4619      	mov	r1, r3
 800fae0:	20fe      	movs	r0, #254	; 0xfe
 800fae2:	f7ff ffaf 	bl	800fa44 <MAX17048_WriteReg>
			result = 0;
 800fae6:	2300      	movs	r3, #0
 800fae8:	73fb      	strb	r3, [r7, #15]
		if ((buffer[0] == 0 && buffer[1] == 0) || buffer[0] > 110) {
 800faea:	e006      	b.n	800fafa <MAX17048_Read_SOC+0x66>
		} else
			*Soc = buffer[0];
 800faec:	7a3a      	ldrb	r2, [r7, #8]
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	701a      	strb	r2, [r3, #0]
 800faf2:	e002      	b.n	800fafa <MAX17048_Read_SOC+0x66>
	} else
		*Soc = -1;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	22ff      	movs	r2, #255	; 0xff
 800faf8:	701a      	strb	r2, [r3, #0]

	return result;
 800fafa:	7bfb      	ldrb	r3, [r7, #15]
}
 800fafc:	4618      	mov	r0, r3
 800fafe:	3710      	adds	r7, #16
 800fb00:	46bd      	mov	sp, r7
 800fb02:	bd80      	pop	{r7, pc}

0800fb04 <Clock_Time>:
/**
 * @brief  Clock_Time
 * @param  None
 * @retval tClockTime
 */
tClockTime Clock_Time(void) {
 800fb04:	b580      	push	{r7, lr}
 800fb06:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 800fb08:	f7f0 fda6 	bl	8000658 <HAL_GetTick>
 800fb0c:	4603      	mov	r3, r0
}
 800fb0e:	4618      	mov	r0, r3
 800fb10:	bd80      	pop	{r7, pc}
	...

0800fb14 <RTC_SetDateTime>:
 * 					current time.
 * @param[in] pDate Pointer to a RTC_DateTypeDef structure which contains the
 * 					current date.
 * @return The success of the operation.
 */
uint8_t RTC_SetDateTime(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b084      	sub	sp, #16
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
 800fb1c:	6039      	str	r1, [r7, #0]
	uint8_t result = 0;
 800fb1e:	2300      	movs	r3, #0
 800fb20:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_SetTime(&hrtc, pTime, RTC_FORMAT_BIN);
 800fb22:	2200      	movs	r2, #0
 800fb24:	6879      	ldr	r1, [r7, #4]
 800fb26:	480e      	ldr	r0, [pc, #56]	; (800fb60 <RTC_SetDateTime+0x4c>)
 800fb28:	f7f3 feb5 	bl	8003896 <HAL_RTC_SetTime>
 800fb2c:	4603      	mov	r3, r0
 800fb2e:	461a      	mov	r2, r3
 800fb30:	7bfb      	ldrb	r3, [r7, #15]
 800fb32:	4313      	orrs	r3, r2
 800fb34:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_SetDate(&hrtc, pDate, RTC_FORMAT_BIN);
 800fb36:	2200      	movs	r2, #0
 800fb38:	6839      	ldr	r1, [r7, #0]
 800fb3a:	4809      	ldr	r0, [pc, #36]	; (800fb60 <RTC_SetDateTime+0x4c>)
 800fb3c:	f7f3 ffa4 	bl	8003a88 <HAL_RTC_SetDate>
 800fb40:	4603      	mov	r3, r0
 800fb42:	461a      	mov	r2, r3
 800fb44:	7bfb      	ldrb	r3, [r7, #15]
 800fb46:	4313      	orrs	r3, r2
 800fb48:	73fb      	strb	r3, [r7, #15]
	return result == HAL_OK;
 800fb4a:	7bfb      	ldrb	r3, [r7, #15]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	bf0c      	ite	eq
 800fb50:	2301      	moveq	r3, #1
 800fb52:	2300      	movne	r3, #0
 800fb54:	b2db      	uxtb	r3, r3
}
 800fb56:	4618      	mov	r0, r3
 800fb58:	3710      	adds	r7, #16
 800fb5a:	46bd      	mov	sp, r7
 800fb5c:	bd80      	pop	{r7, pc}
 800fb5e:	bf00      	nop
 800fb60:	200023cc 	.word	0x200023cc

0800fb64 <RTC_SetDateTime_Epoch>:
 * @brief  Set the date and time from a UNIX time.
 * @param  epoch A date and time expressed in UNIX time (number of seconds from
 * 				 01 Jan 1970).
 * @return The success of the operation.
 */
uint8_t RTC_SetDateTime_Epoch(uint32_t epoch) {
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b082      	sub	sp, #8
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
	RTC_FromEpoch(epoch, &RTC_Time, &RTC_Date);
 800fb6c:	4a06      	ldr	r2, [pc, #24]	; (800fb88 <RTC_SetDateTime_Epoch+0x24>)
 800fb6e:	4907      	ldr	r1, [pc, #28]	; (800fb8c <RTC_SetDateTime_Epoch+0x28>)
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	f000 f91b 	bl	800fdac <RTC_FromEpoch>
	return RTC_SetDateTime(&RTC_Time, &RTC_Date);
 800fb76:	4904      	ldr	r1, [pc, #16]	; (800fb88 <RTC_SetDateTime_Epoch+0x24>)
 800fb78:	4804      	ldr	r0, [pc, #16]	; (800fb8c <RTC_SetDateTime_Epoch+0x28>)
 800fb7a:	f7ff ffcb 	bl	800fb14 <RTC_SetDateTime>
 800fb7e:	4603      	mov	r3, r0
}
 800fb80:	4618      	mov	r0, r3
 800fb82:	3708      	adds	r7, #8
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bd80      	pop	{r7, pc}
 800fb88:	20000490 	.word	0x20000490
 800fb8c:	200004c8 	.word	0x200004c8

0800fb90 <RTC_GetDateTime>:
 * 					 the current time.
 * @param[out] pDate Pointer to a RTC_DateTypeDef structure which will contain
 * 					 the current date.
 * @return 	   The success of the operation.
 */
uint8_t RTC_GetDateTime(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b084      	sub	sp, #16
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
 800fb98:	6039      	str	r1, [r7, #0]
	uint8_t result = 0;
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_GetTime(&hrtc, pTime, RTC_FORMAT_BIN);
 800fb9e:	2200      	movs	r2, #0
 800fba0:	6879      	ldr	r1, [r7, #4]
 800fba2:	480e      	ldr	r0, [pc, #56]	; (800fbdc <RTC_GetDateTime+0x4c>)
 800fba4:	f7f3 ff14 	bl	80039d0 <HAL_RTC_GetTime>
 800fba8:	4603      	mov	r3, r0
 800fbaa:	461a      	mov	r2, r3
 800fbac:	7bfb      	ldrb	r3, [r7, #15]
 800fbae:	4313      	orrs	r3, r2
 800fbb0:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_GetDate(&hrtc, pDate, RTC_FORMAT_BIN);
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	6839      	ldr	r1, [r7, #0]
 800fbb6:	4809      	ldr	r0, [pc, #36]	; (800fbdc <RTC_GetDateTime+0x4c>)
 800fbb8:	f7f3 ffed 	bl	8003b96 <HAL_RTC_GetDate>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	7bfb      	ldrb	r3, [r7, #15]
 800fbc2:	4313      	orrs	r3, r2
 800fbc4:	73fb      	strb	r3, [r7, #15]
	return result == HAL_OK;
 800fbc6:	7bfb      	ldrb	r3, [r7, #15]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	bf0c      	ite	eq
 800fbcc:	2301      	moveq	r3, #1
 800fbce:	2300      	movne	r3, #0
 800fbd0:	b2db      	uxtb	r3, r3
}
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	3710      	adds	r7, #16
 800fbd6:	46bd      	mov	sp, r7
 800fbd8:	bd80      	pop	{r7, pc}
 800fbda:	bf00      	nop
 800fbdc:	200023cc 	.word	0x200023cc

0800fbe0 <RTC_GetDateTime_Epoch>:
 * @brief  	   Get the current date and time in UNIX time.
 * @param[out] pEpoch The current date and time expressed in UNIX time
 * 					  (number of seconds from 01 Jan 1970).
 * @return 	   The success of the operation.
 */
uint8_t RTC_GetDateTime_Epoch(uint32_t* pEpoch) {
 800fbe0:	b580      	push	{r7, lr}
 800fbe2:	b084      	sub	sp, #16
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
	uint8_t result = RTC_GetDateTime(&RTC_Time, &RTC_Date);
 800fbe8:	4908      	ldr	r1, [pc, #32]	; (800fc0c <RTC_GetDateTime_Epoch+0x2c>)
 800fbea:	4809      	ldr	r0, [pc, #36]	; (800fc10 <RTC_GetDateTime_Epoch+0x30>)
 800fbec:	f7ff ffd0 	bl	800fb90 <RTC_GetDateTime>
 800fbf0:	4603      	mov	r3, r0
 800fbf2:	73fb      	strb	r3, [r7, #15]
	*pEpoch = RTC_ToEpoch(&RTC_Time, &RTC_Date);
 800fbf4:	4905      	ldr	r1, [pc, #20]	; (800fc0c <RTC_GetDateTime_Epoch+0x2c>)
 800fbf6:	4806      	ldr	r0, [pc, #24]	; (800fc10 <RTC_GetDateTime_Epoch+0x30>)
 800fbf8:	f000 f83c 	bl	800fc74 <RTC_ToEpoch>
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	601a      	str	r2, [r3, #0]
	return result;
 800fc02:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc04:	4618      	mov	r0, r3
 800fc06:	3710      	adds	r7, #16
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	bd80      	pop	{r7, pc}
 800fc0c:	20000490 	.word	0x20000490
 800fc10:	200004c8 	.word	0x200004c8

0800fc14 <RTC_GetDateTime_FormattedChar>:
 * @brief  	   Get the current date and time as a char array.
 * @param[out] pDateTime The current date and time as a char array formatted as
 * 					  	 yyyymmdd_HHMMSS
 * @return 	   The success of the operation.
 */
uint8_t RTC_GetDateTime_FormattedChar(char* pDateTime) {
 800fc14:	b5b0      	push	{r4, r5, r7, lr}
 800fc16:	b088      	sub	sp, #32
 800fc18:	af04      	add	r7, sp, #16
 800fc1a:	6078      	str	r0, [r7, #4]
	uint8_t result = RTC_GetDateTime(&RTC_Time, &RTC_Date);
 800fc1c:	4912      	ldr	r1, [pc, #72]	; (800fc68 <RTC_GetDateTime_FormattedChar+0x54>)
 800fc1e:	4813      	ldr	r0, [pc, #76]	; (800fc6c <RTC_GetDateTime_FormattedChar+0x58>)
 800fc20:	f7ff ffb6 	bl	800fb90 <RTC_GetDateTime>
 800fc24:	4603      	mov	r3, r0
 800fc26:	73fb      	strb	r3, [r7, #15]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800fc28:	4b0f      	ldr	r3, [pc, #60]	; (800fc68 <RTC_GetDateTime_FormattedChar+0x54>)
 800fc2a:	78db      	ldrb	r3, [r3, #3]
 800fc2c:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
			RTC_Date.Month, RTC_Date.Date, RTC_Time.Hours, RTC_Time.Minutes,
 800fc30:	4b0d      	ldr	r3, [pc, #52]	; (800fc68 <RTC_GetDateTime_FormattedChar+0x54>)
 800fc32:	785b      	ldrb	r3, [r3, #1]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800fc34:	461d      	mov	r5, r3
			RTC_Date.Month, RTC_Date.Date, RTC_Time.Hours, RTC_Time.Minutes,
 800fc36:	4b0c      	ldr	r3, [pc, #48]	; (800fc68 <RTC_GetDateTime_FormattedChar+0x54>)
 800fc38:	789b      	ldrb	r3, [r3, #2]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800fc3a:	4619      	mov	r1, r3
			RTC_Date.Month, RTC_Date.Date, RTC_Time.Hours, RTC_Time.Minutes,
 800fc3c:	4b0b      	ldr	r3, [pc, #44]	; (800fc6c <RTC_GetDateTime_FormattedChar+0x58>)
 800fc3e:	781b      	ldrb	r3, [r3, #0]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800fc40:	4618      	mov	r0, r3
			RTC_Date.Month, RTC_Date.Date, RTC_Time.Hours, RTC_Time.Minutes,
 800fc42:	4b0a      	ldr	r3, [pc, #40]	; (800fc6c <RTC_GetDateTime_FormattedChar+0x58>)
 800fc44:	785b      	ldrb	r3, [r3, #1]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800fc46:	461c      	mov	r4, r3
			RTC_Time.Seconds);
 800fc48:	4b08      	ldr	r3, [pc, #32]	; (800fc6c <RTC_GetDateTime_FormattedChar+0x58>)
 800fc4a:	789b      	ldrb	r3, [r3, #2]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800fc4c:	9303      	str	r3, [sp, #12]
 800fc4e:	9402      	str	r4, [sp, #8]
 800fc50:	9001      	str	r0, [sp, #4]
 800fc52:	9100      	str	r1, [sp, #0]
 800fc54:	462b      	mov	r3, r5
 800fc56:	4906      	ldr	r1, [pc, #24]	; (800fc70 <RTC_GetDateTime_FormattedChar+0x5c>)
 800fc58:	6878      	ldr	r0, [r7, #4]
 800fc5a:	f001 f803 	bl	8010c64 <siprintf>
	return result;
 800fc5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc60:	4618      	mov	r0, r3
 800fc62:	3710      	adds	r7, #16
 800fc64:	46bd      	mov	sp, r7
 800fc66:	bdb0      	pop	{r4, r5, r7, pc}
 800fc68:	20000490 	.word	0x20000490
 800fc6c:	200004c8 	.word	0x200004c8
 800fc70:	0801157c 	.word	0x0801157c

0800fc74 <RTC_ToEpoch>:

// Convert Date/Time structures to epoch time
uint32_t RTC_ToEpoch(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 800fc74:	b480      	push	{r7}
 800fc76:	b087      	sub	sp, #28
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
 800fc7c:	6039      	str	r1, [r7, #0]
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	// Calculate some coefficients
	a = (14 - pDate->Month) / 12;
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	785b      	ldrb	r3, [r3, #1]
 800fc82:	f1c3 030e 	rsb	r3, r3, #14
 800fc86:	4a44      	ldr	r2, [pc, #272]	; (800fd98 <RTC_ToEpoch+0x124>)
 800fc88:	fb82 1203 	smull	r1, r2, r2, r3
 800fc8c:	1052      	asrs	r2, r2, #1
 800fc8e:	17db      	asrs	r3, r3, #31
 800fc90:	1ad3      	subs	r3, r2, r3
 800fc92:	75fb      	strb	r3, [r7, #23]
	y = (pDate->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	78db      	ldrb	r3, [r3, #3]
 800fc98:	b29a      	uxth	r2, r3
 800fc9a:	7dfb      	ldrb	r3, [r7, #23]
 800fc9c:	b29b      	uxth	r3, r3
 800fc9e:	1ad3      	subs	r3, r2, r3
 800fca0:	b29b      	uxth	r3, r3
 800fca2:	f503 53d4 	add.w	r3, r3, #6784	; 0x1a80
 800fca6:	3310      	adds	r3, #16
 800fca8:	82bb      	strh	r3, [r7, #20]
	m = pDate->Month + (12 * a) - 3; // since 1 March, 4801 BC
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	785a      	ldrb	r2, [r3, #1]
 800fcae:	7dfb      	ldrb	r3, [r7, #23]
 800fcb0:	4619      	mov	r1, r3
 800fcb2:	0049      	lsls	r1, r1, #1
 800fcb4:	440b      	add	r3, r1
 800fcb6:	009b      	lsls	r3, r3, #2
 800fcb8:	b2db      	uxtb	r3, r3
 800fcba:	4413      	add	r3, r2
 800fcbc:	b2db      	uxtb	r3, r3
 800fcbe:	3b03      	subs	r3, #3
 800fcc0:	74fb      	strb	r3, [r7, #19]

	// Gregorian calendar date compute
	JDN = pDate->Date;
 800fcc2:	683b      	ldr	r3, [r7, #0]
 800fcc4:	789b      	ldrb	r3, [r3, #2]
 800fcc6:	60fb      	str	r3, [r7, #12]
	JDN += (153 * m + 2) / 5;
 800fcc8:	7cfa      	ldrb	r2, [r7, #19]
 800fcca:	4613      	mov	r3, r2
 800fccc:	00db      	lsls	r3, r3, #3
 800fcce:	4413      	add	r3, r2
 800fcd0:	011a      	lsls	r2, r3, #4
 800fcd2:	4413      	add	r3, r2
 800fcd4:	3302      	adds	r3, #2
 800fcd6:	4a31      	ldr	r2, [pc, #196]	; (800fd9c <RTC_ToEpoch+0x128>)
 800fcd8:	fb82 1203 	smull	r1, r2, r2, r3
 800fcdc:	1052      	asrs	r2, r2, #1
 800fcde:	17db      	asrs	r3, r3, #31
 800fce0:	1ad3      	subs	r3, r2, r3
 800fce2:	461a      	mov	r2, r3
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	4413      	add	r3, r2
 800fce8:	60fb      	str	r3, [r7, #12]
	JDN += 365 * y;
 800fcea:	8abb      	ldrh	r3, [r7, #20]
 800fcec:	f240 126d 	movw	r2, #365	; 0x16d
 800fcf0:	fb02 f303 	mul.w	r3, r2, r3
 800fcf4:	461a      	mov	r2, r3
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	4413      	add	r3, r2
 800fcfa:	60fb      	str	r3, [r7, #12]
	JDN += y / 4;
 800fcfc:	8abb      	ldrh	r3, [r7, #20]
 800fcfe:	089b      	lsrs	r3, r3, #2
 800fd00:	b29b      	uxth	r3, r3
 800fd02:	461a      	mov	r2, r3
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	4413      	add	r3, r2
 800fd08:	60fb      	str	r3, [r7, #12]
	JDN += -y / 100;
 800fd0a:	8abb      	ldrh	r3, [r7, #20]
 800fd0c:	425b      	negs	r3, r3
 800fd0e:	4a24      	ldr	r2, [pc, #144]	; (800fda0 <RTC_ToEpoch+0x12c>)
 800fd10:	fb82 1203 	smull	r1, r2, r2, r3
 800fd14:	1152      	asrs	r2, r2, #5
 800fd16:	17db      	asrs	r3, r3, #31
 800fd18:	1ad3      	subs	r3, r2, r3
 800fd1a:	461a      	mov	r2, r3
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	4413      	add	r3, r2
 800fd20:	60fb      	str	r3, [r7, #12]
	JDN += y / 400;
 800fd22:	8abb      	ldrh	r3, [r7, #20]
 800fd24:	4a1e      	ldr	r2, [pc, #120]	; (800fda0 <RTC_ToEpoch+0x12c>)
 800fd26:	fba2 2303 	umull	r2, r3, r2, r3
 800fd2a:	09db      	lsrs	r3, r3, #7
 800fd2c:	b29b      	uxth	r3, r3
 800fd2e:	461a      	mov	r2, r3
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	4413      	add	r3, r2
 800fd34:	60fb      	str	r3, [r7, #12]
	JDN = JDN - 32045;
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	f5a3 43fa 	sub.w	r3, r3, #32000	; 0x7d00
 800fd3c:	3b2d      	subs	r3, #45	; 0x2d
 800fd3e:	60fb      	str	r3, [r7, #12]
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 800fd40:	68fa      	ldr	r2, [r7, #12]
 800fd42:	4b18      	ldr	r3, [pc, #96]	; (800fda4 <RTC_ToEpoch+0x130>)
 800fd44:	4413      	add	r3, r2
 800fd46:	60fb      	str	r3, [r7, #12]
	JDN *= 86400;                     // Days to seconds
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	4a17      	ldr	r2, [pc, #92]	; (800fda8 <RTC_ToEpoch+0x134>)
 800fd4c:	fb02 f303 	mul.w	r3, r2, r3
 800fd50:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Hours * 3600;    // ... and today seconds
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	781b      	ldrb	r3, [r3, #0]
 800fd56:	461a      	mov	r2, r3
 800fd58:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800fd5c:	fb03 f302 	mul.w	r3, r3, r2
 800fd60:	461a      	mov	r2, r3
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	4413      	add	r3, r2
 800fd66:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Minutes * 60;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	785b      	ldrb	r3, [r3, #1]
 800fd6c:	461a      	mov	r2, r3
 800fd6e:	4613      	mov	r3, r2
 800fd70:	011b      	lsls	r3, r3, #4
 800fd72:	1a9b      	subs	r3, r3, r2
 800fd74:	009b      	lsls	r3, r3, #2
 800fd76:	461a      	mov	r2, r3
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	4413      	add	r3, r2
 800fd7c:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Seconds;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	789b      	ldrb	r3, [r3, #2]
 800fd82:	461a      	mov	r2, r3
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	4413      	add	r3, r2
 800fd88:	60fb      	str	r3, [r7, #12]

	return JDN;
 800fd8a:	68fb      	ldr	r3, [r7, #12]
}
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	371c      	adds	r7, #28
 800fd90:	46bd      	mov	sp, r7
 800fd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd96:	4770      	bx	lr
 800fd98:	2aaaaaab 	.word	0x2aaaaaab
 800fd9c:	66666667 	.word	0x66666667
 800fda0:	51eb851f 	.word	0x51eb851f
 800fda4:	ffdac274 	.word	0xffdac274
 800fda8:	00015180 	.word	0x00015180

0800fdac <RTC_FromEpoch>:

// Convert epoch time to Date/Time structures
void RTC_FromEpoch(uint32_t epoch, RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 800fdac:	b590      	push	{r4, r7, lr}
 800fdae:	b095      	sub	sp, #84	; 0x54
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	60f8      	str	r0, [r7, #12]
 800fdb4:	60b9      	str	r1, [r7, #8]
 800fdb6:	607a      	str	r2, [r7, #4]
	uint32_t b;
	uint32_t c;
	uint32_t d;
	uint32_t e;
	uint32_t m;
	int16_t year = 0;
 800fdb8:	2300      	movs	r3, #0
 800fdba:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t month = 0;
 800fdbe:	2300      	movs	r3, #0
 800fdc0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t dow = 0;
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t mday = 0;
 800fdca:	2300      	movs	r3, #0
 800fdcc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t hour = 0;
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t min = 0;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t sec = 0;
 800fddc:	2300      	movs	r3, #0
 800fdde:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	uint64_t JD = 0;
 800fde2:	f04f 0300 	mov.w	r3, #0
 800fde6:	f04f 0400 	mov.w	r4, #0
 800fdea:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	uint64_t JDN = 0;
 800fdee:	f04f 0300 	mov.w	r3, #0
 800fdf2:	f04f 0400 	mov.w	r4, #0
 800fdf6:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	f503 4328 	add.w	r3, r3, #43008	; 0xa800
 800fe00:	33c0      	adds	r3, #192	; 0xc0
 800fe02:	4a7c      	ldr	r2, [pc, #496]	; (800fff4 <RTC_FromEpoch+0x248>)
 800fe04:	fba2 2303 	umull	r2, r3, r2, r3
 800fe08:	0bda      	lsrs	r2, r3, #15
 800fe0a:	4b7b      	ldr	r3, [pc, #492]	; (800fff8 <RTC_FromEpoch+0x24c>)
 800fe0c:	4413      	add	r3, r2
 800fe0e:	f04f 0400 	mov.w	r4, #0
 800fe12:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	JDN = JD >> 1;
 800fe16:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800fe1a:	0864      	lsrs	r4, r4, #1
 800fe1c:	ea4f 0333 	mov.w	r3, r3, rrx
 800fe20:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

	tm = epoch;
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 60;
 800fe28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe2a:	4a74      	ldr	r2, [pc, #464]	; (800fffc <RTC_FromEpoch+0x250>)
 800fe2c:	fba2 2303 	umull	r2, r3, r2, r3
 800fe30:	095b      	lsrs	r3, r3, #5
 800fe32:	62bb      	str	r3, [r7, #40]	; 0x28
	sec = tm - (t1 * 60);
 800fe34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe36:	b29a      	uxth	r2, r3
 800fe38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe3a:	b29b      	uxth	r3, r3
 800fe3c:	4619      	mov	r1, r3
 800fe3e:	0109      	lsls	r1, r1, #4
 800fe40:	1acb      	subs	r3, r1, r3
 800fe42:	009b      	lsls	r3, r3, #2
 800fe44:	b29b      	uxth	r3, r3
 800fe46:	1ad3      	subs	r3, r2, r3
 800fe48:	b29b      	uxth	r3, r3
 800fe4a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	tm = t1;
 800fe4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe50:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 60;
 800fe52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe54:	4a69      	ldr	r2, [pc, #420]	; (800fffc <RTC_FromEpoch+0x250>)
 800fe56:	fba2 2303 	umull	r2, r3, r2, r3
 800fe5a:	095b      	lsrs	r3, r3, #5
 800fe5c:	62bb      	str	r3, [r7, #40]	; 0x28
	min = tm - (t1 * 60);
 800fe5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe60:	b29a      	uxth	r2, r3
 800fe62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe64:	b29b      	uxth	r3, r3
 800fe66:	4619      	mov	r1, r3
 800fe68:	0109      	lsls	r1, r1, #4
 800fe6a:	1acb      	subs	r3, r1, r3
 800fe6c:	009b      	lsls	r3, r3, #2
 800fe6e:	b29b      	uxth	r3, r3
 800fe70:	1ad3      	subs	r3, r2, r3
 800fe72:	b29b      	uxth	r3, r3
 800fe74:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	tm = t1;
 800fe78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 24;
 800fe7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe7e:	4a60      	ldr	r2, [pc, #384]	; (8010000 <RTC_FromEpoch+0x254>)
 800fe80:	fba2 2303 	umull	r2, r3, r2, r3
 800fe84:	091b      	lsrs	r3, r3, #4
 800fe86:	62bb      	str	r3, [r7, #40]	; 0x28
	hour = tm - (t1 * 24);
 800fe88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe8a:	b29a      	uxth	r2, r3
 800fe8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe8e:	b29b      	uxth	r3, r3
 800fe90:	4619      	mov	r1, r3
 800fe92:	0049      	lsls	r1, r1, #1
 800fe94:	440b      	add	r3, r1
 800fe96:	00db      	lsls	r3, r3, #3
 800fe98:	b29b      	uxth	r3, r3
 800fe9a:	1ad3      	subs	r3, r2, r3
 800fe9c:	b29b      	uxth	r3, r3
 800fe9e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

	dow = JDN % 7;
 800fea2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800fea6:	f04f 0207 	mov.w	r2, #7
 800feaa:	f04f 0300 	mov.w	r3, #0
 800feae:	f7f0 f9e7 	bl	8000280 <__aeabi_uldivmod>
 800feb2:	461c      	mov	r4, r3
 800feb4:	4613      	mov	r3, r2
 800feb6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	a = JDN + 32044;
 800feba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800febc:	f503 43fa 	add.w	r3, r3, #32000	; 0x7d00
 800fec0:	332c      	adds	r3, #44	; 0x2c
 800fec2:	627b      	str	r3, [r7, #36]	; 0x24
	b = ((4 * a) + 3) / 146097;
 800fec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec6:	009b      	lsls	r3, r3, #2
 800fec8:	3303      	adds	r3, #3
 800feca:	4a4e      	ldr	r2, [pc, #312]	; (8010004 <RTC_FromEpoch+0x258>)
 800fecc:	fba2 2303 	umull	r2, r3, r2, r3
 800fed0:	0bdb      	lsrs	r3, r3, #15
 800fed2:	623b      	str	r3, [r7, #32]
	c = a - ((146097 * b) / 4);
 800fed4:	6a3b      	ldr	r3, [r7, #32]
 800fed6:	4a4c      	ldr	r2, [pc, #304]	; (8010008 <RTC_FromEpoch+0x25c>)
 800fed8:	fb02 f303 	mul.w	r3, r2, r3
 800fedc:	089b      	lsrs	r3, r3, #2
 800fede:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fee0:	1ad3      	subs	r3, r2, r3
 800fee2:	61fb      	str	r3, [r7, #28]
	d = ((4 * c) + 3) / 1461;
 800fee4:	69fb      	ldr	r3, [r7, #28]
 800fee6:	009b      	lsls	r3, r3, #2
 800fee8:	3303      	adds	r3, #3
 800feea:	4a48      	ldr	r2, [pc, #288]	; (801000c <RTC_FromEpoch+0x260>)
 800feec:	fba2 2303 	umull	r2, r3, r2, r3
 800fef0:	09db      	lsrs	r3, r3, #7
 800fef2:	61bb      	str	r3, [r7, #24]
	e = c - ((1461 * d) / 4);
 800fef4:	69bb      	ldr	r3, [r7, #24]
 800fef6:	f240 52b5 	movw	r2, #1461	; 0x5b5
 800fefa:	fb02 f303 	mul.w	r3, r2, r3
 800fefe:	089b      	lsrs	r3, r3, #2
 800ff00:	69fa      	ldr	r2, [r7, #28]
 800ff02:	1ad3      	subs	r3, r2, r3
 800ff04:	617b      	str	r3, [r7, #20]
	m = ((5 * e) + 2) / 153;
 800ff06:	697a      	ldr	r2, [r7, #20]
 800ff08:	4613      	mov	r3, r2
 800ff0a:	009b      	lsls	r3, r3, #2
 800ff0c:	4413      	add	r3, r2
 800ff0e:	3302      	adds	r3, #2
 800ff10:	4a3f      	ldr	r2, [pc, #252]	; (8010010 <RTC_FromEpoch+0x264>)
 800ff12:	fba2 2303 	umull	r2, r3, r2, r3
 800ff16:	09db      	lsrs	r3, r3, #7
 800ff18:	613b      	str	r3, [r7, #16]
	mday = e - (((153 * m) + 2) / 5) + 1;
 800ff1a:	697b      	ldr	r3, [r7, #20]
 800ff1c:	b299      	uxth	r1, r3
 800ff1e:	693a      	ldr	r2, [r7, #16]
 800ff20:	4613      	mov	r3, r2
 800ff22:	00db      	lsls	r3, r3, #3
 800ff24:	4413      	add	r3, r2
 800ff26:	011a      	lsls	r2, r3, #4
 800ff28:	4413      	add	r3, r2
 800ff2a:	3302      	adds	r3, #2
 800ff2c:	4a39      	ldr	r2, [pc, #228]	; (8010014 <RTC_FromEpoch+0x268>)
 800ff2e:	fba2 2303 	umull	r2, r3, r2, r3
 800ff32:	089b      	lsrs	r3, r3, #2
 800ff34:	b29b      	uxth	r3, r3
 800ff36:	1acb      	subs	r3, r1, r3
 800ff38:	b29b      	uxth	r3, r3
 800ff3a:	3301      	adds	r3, #1
 800ff3c:	b29b      	uxth	r3, r3
 800ff3e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	month = m + 3 - (12 * (m / 10));
 800ff42:	693b      	ldr	r3, [r7, #16]
 800ff44:	b29a      	uxth	r2, r3
 800ff46:	693b      	ldr	r3, [r7, #16]
 800ff48:	4932      	ldr	r1, [pc, #200]	; (8010014 <RTC_FromEpoch+0x268>)
 800ff4a:	fba1 1303 	umull	r1, r3, r1, r3
 800ff4e:	08db      	lsrs	r3, r3, #3
 800ff50:	b29b      	uxth	r3, r3
 800ff52:	4619      	mov	r1, r3
 800ff54:	0049      	lsls	r1, r1, #1
 800ff56:	440b      	add	r3, r1
 800ff58:	009b      	lsls	r3, r3, #2
 800ff5a:	b29b      	uxth	r3, r3
 800ff5c:	1ad3      	subs	r3, r2, r3
 800ff5e:	b29b      	uxth	r3, r3
 800ff60:	3303      	adds	r3, #3
 800ff62:	b29b      	uxth	r3, r3
 800ff64:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	year = (100 * b) + d - 4800 + (m / 10);
 800ff68:	6a3b      	ldr	r3, [r7, #32]
 800ff6a:	b29b      	uxth	r3, r3
 800ff6c:	461a      	mov	r2, r3
 800ff6e:	0092      	lsls	r2, r2, #2
 800ff70:	4413      	add	r3, r2
 800ff72:	461a      	mov	r2, r3
 800ff74:	0091      	lsls	r1, r2, #2
 800ff76:	461a      	mov	r2, r3
 800ff78:	460b      	mov	r3, r1
 800ff7a:	4413      	add	r3, r2
 800ff7c:	009b      	lsls	r3, r3, #2
 800ff7e:	b29a      	uxth	r2, r3
 800ff80:	69bb      	ldr	r3, [r7, #24]
 800ff82:	b29b      	uxth	r3, r3
 800ff84:	4413      	add	r3, r2
 800ff86:	b29a      	uxth	r2, r3
 800ff88:	693b      	ldr	r3, [r7, #16]
 800ff8a:	4922      	ldr	r1, [pc, #136]	; (8010014 <RTC_FromEpoch+0x268>)
 800ff8c:	fba1 1303 	umull	r1, r3, r1, r3
 800ff90:	08db      	lsrs	r3, r3, #3
 800ff92:	b29b      	uxth	r3, r3
 800ff94:	4413      	add	r3, r2
 800ff96:	b29b      	uxth	r3, r3
 800ff98:	f5a3 5396 	sub.w	r3, r3, #4800	; 0x12c0
 800ff9c:	b29b      	uxth	r3, r3
 800ff9e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

	pDate->Year = year - 2000;
 800ffa2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800ffa6:	b2db      	uxtb	r3, r3
 800ffa8:	3330      	adds	r3, #48	; 0x30
 800ffaa:	b2da      	uxtb	r2, r3
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	70da      	strb	r2, [r3, #3]
	pDate->Month = month;
 800ffb0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800ffb4:	b2da      	uxtb	r2, r3
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	705a      	strb	r2, [r3, #1]
	pDate->Date = mday;
 800ffba:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800ffbe:	b2da      	uxtb	r2, r3
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	709a      	strb	r2, [r3, #2]
	pDate->WeekDay = dow;
 800ffc4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800ffc8:	b2da      	uxtb	r2, r3
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	701a      	strb	r2, [r3, #0]
	pTime->Hours = hour;
 800ffce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800ffd2:	b2da      	uxtb	r2, r3
 800ffd4:	68bb      	ldr	r3, [r7, #8]
 800ffd6:	701a      	strb	r2, [r3, #0]
	pTime->Minutes = min;
 800ffd8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800ffdc:	b2da      	uxtb	r2, r3
 800ffde:	68bb      	ldr	r3, [r7, #8]
 800ffe0:	705a      	strb	r2, [r3, #1]
	pTime->Seconds = sec;
 800ffe2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800ffe6:	b2da      	uxtb	r2, r3
 800ffe8:	68bb      	ldr	r3, [r7, #8]
 800ffea:	709a      	strb	r2, [r3, #2]
}
 800ffec:	bf00      	nop
 800ffee:	3754      	adds	r7, #84	; 0x54
 800fff0:	46bd      	mov	sp, r7
 800fff2:	bd90      	pop	{r4, r7, pc}
 800fff4:	c22e4507 	.word	0xc22e4507
 800fff8:	004a7b17 	.word	0x004a7b17
 800fffc:	88888889 	.word	0x88888889
 8010000:	aaaaaaab 	.word	0xaaaaaaab
 8010004:	396b06bd 	.word	0x396b06bd
 8010008:	00023ab1 	.word	0x00023ab1
 801000c:	166db073 	.word	0x166db073
 8010010:	d62b80d7 	.word	0xd62b80d7
 8010014:	cccccccd 	.word	0xcccccccd

08010018 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8010018:	b580      	push	{r7, lr}
 801001a:	b084      	sub	sp, #16
 801001c:	af00      	add	r7, sp, #0
 801001e:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8010020:	f7f0 fb1a 	bl	8000658 <HAL_GetTick>
 8010024:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8010026:	e006      	b.n	8010036 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010028:	f7fa fb88 	bl	800a73c <BSP_SD_GetCardState>
 801002c:	4603      	mov	r3, r0
 801002e:	2b00      	cmp	r3, #0
 8010030:	d101      	bne.n	8010036 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8010032:	2300      	movs	r3, #0
 8010034:	e009      	b.n	801004a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8010036:	f7f0 fb0f 	bl	8000658 <HAL_GetTick>
 801003a:	4602      	mov	r2, r0
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	1ad2      	subs	r2, r2, r3
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	429a      	cmp	r2, r3
 8010044:	d3f0      	bcc.n	8010028 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8010046:	f04f 33ff 	mov.w	r3, #4294967295
}
 801004a:	4618      	mov	r0, r3
 801004c:	3710      	adds	r7, #16
 801004e:	46bd      	mov	sp, r7
 8010050:	bd80      	pop	{r7, pc}
	...

08010054 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010054:	b580      	push	{r7, lr}
 8010056:	b082      	sub	sp, #8
 8010058:	af00      	add	r7, sp, #0
 801005a:	4603      	mov	r3, r0
 801005c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801005e:	4b0b      	ldr	r3, [pc, #44]	; (801008c <SD_CheckStatus+0x38>)
 8010060:	2201      	movs	r2, #1
 8010062:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010064:	f7fa fb6a 	bl	800a73c <BSP_SD_GetCardState>
 8010068:	4603      	mov	r3, r0
 801006a:	2b00      	cmp	r3, #0
 801006c:	d107      	bne.n	801007e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801006e:	4b07      	ldr	r3, [pc, #28]	; (801008c <SD_CheckStatus+0x38>)
 8010070:	781b      	ldrb	r3, [r3, #0]
 8010072:	b2db      	uxtb	r3, r3
 8010074:	f023 0301 	bic.w	r3, r3, #1
 8010078:	b2da      	uxtb	r2, r3
 801007a:	4b04      	ldr	r3, [pc, #16]	; (801008c <SD_CheckStatus+0x38>)
 801007c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801007e:	4b03      	ldr	r3, [pc, #12]	; (801008c <SD_CheckStatus+0x38>)
 8010080:	781b      	ldrb	r3, [r3, #0]
 8010082:	b2db      	uxtb	r3, r3
}
 8010084:	4618      	mov	r0, r3
 8010086:	3708      	adds	r7, #8
 8010088:	46bd      	mov	sp, r7
 801008a:	bd80      	pop	{r7, pc}
 801008c:	2000002a 	.word	0x2000002a

08010090 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b082      	sub	sp, #8
 8010094:	af00      	add	r7, sp, #0
 8010096:	4603      	mov	r3, r0
 8010098:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 801009a:	f7fa fadd 	bl	800a658 <BSP_SD_Init>
 801009e:	4603      	mov	r3, r0
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d107      	bne.n	80100b4 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80100a4:	79fb      	ldrb	r3, [r7, #7]
 80100a6:	4618      	mov	r0, r3
 80100a8:	f7ff ffd4 	bl	8010054 <SD_CheckStatus>
 80100ac:	4603      	mov	r3, r0
 80100ae:	461a      	mov	r2, r3
 80100b0:	4b04      	ldr	r3, [pc, #16]	; (80100c4 <SD_initialize+0x34>)
 80100b2:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80100b4:	4b03      	ldr	r3, [pc, #12]	; (80100c4 <SD_initialize+0x34>)
 80100b6:	781b      	ldrb	r3, [r3, #0]
 80100b8:	b2db      	uxtb	r3, r3
}
 80100ba:	4618      	mov	r0, r3
 80100bc:	3708      	adds	r7, #8
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}
 80100c2:	bf00      	nop
 80100c4:	2000002a 	.word	0x2000002a

080100c8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80100c8:	b580      	push	{r7, lr}
 80100ca:	b082      	sub	sp, #8
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	4603      	mov	r3, r0
 80100d0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80100d2:	79fb      	ldrb	r3, [r7, #7]
 80100d4:	4618      	mov	r0, r3
 80100d6:	f7ff ffbd 	bl	8010054 <SD_CheckStatus>
 80100da:	4603      	mov	r3, r0
}
 80100dc:	4618      	mov	r0, r3
 80100de:	3708      	adds	r7, #8
 80100e0:	46bd      	mov	sp, r7
 80100e2:	bd80      	pop	{r7, pc}

080100e4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b086      	sub	sp, #24
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	60b9      	str	r1, [r7, #8]
 80100ec:	607a      	str	r2, [r7, #4]
 80100ee:	603b      	str	r3, [r7, #0]
 80100f0:	4603      	mov	r3, r0
 80100f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80100f4:	2301      	movs	r3, #1
 80100f6:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80100f8:	f247 5030 	movw	r0, #30000	; 0x7530
 80100fc:	f7ff ff8c 	bl	8010018 <SD_CheckStatusWithTimeout>
 8010100:	4603      	mov	r3, r0
 8010102:	2b00      	cmp	r3, #0
 8010104:	da01      	bge.n	801010a <SD_read+0x26>
  {
    return res;
 8010106:	7dfb      	ldrb	r3, [r7, #23]
 8010108:	e03b      	b.n	8010182 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 801010a:	683a      	ldr	r2, [r7, #0]
 801010c:	6879      	ldr	r1, [r7, #4]
 801010e:	68b8      	ldr	r0, [r7, #8]
 8010110:	f7fa fac8 	bl	800a6a4 <BSP_SD_ReadBlocks_DMA>
 8010114:	4603      	mov	r3, r0
 8010116:	2b00      	cmp	r3, #0
 8010118:	d132      	bne.n	8010180 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 801011a:	4b1c      	ldr	r3, [pc, #112]	; (801018c <SD_read+0xa8>)
 801011c:	2200      	movs	r2, #0
 801011e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8010120:	f7f0 fa9a 	bl	8000658 <HAL_GetTick>
 8010124:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010126:	bf00      	nop
 8010128:	4b18      	ldr	r3, [pc, #96]	; (801018c <SD_read+0xa8>)
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	2b00      	cmp	r3, #0
 801012e:	d108      	bne.n	8010142 <SD_read+0x5e>
 8010130:	f7f0 fa92 	bl	8000658 <HAL_GetTick>
 8010134:	4602      	mov	r2, r0
 8010136:	693b      	ldr	r3, [r7, #16]
 8010138:	1ad3      	subs	r3, r2, r3
 801013a:	f247 522f 	movw	r2, #29999	; 0x752f
 801013e:	4293      	cmp	r3, r2
 8010140:	d9f2      	bls.n	8010128 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 8010142:	4b12      	ldr	r3, [pc, #72]	; (801018c <SD_read+0xa8>)
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d102      	bne.n	8010150 <SD_read+0x6c>
      {
        res = RES_ERROR;
 801014a:	2301      	movs	r3, #1
 801014c:	75fb      	strb	r3, [r7, #23]
 801014e:	e017      	b.n	8010180 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8010150:	4b0e      	ldr	r3, [pc, #56]	; (801018c <SD_read+0xa8>)
 8010152:	2200      	movs	r2, #0
 8010154:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010156:	f7f0 fa7f 	bl	8000658 <HAL_GetTick>
 801015a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801015c:	e007      	b.n	801016e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801015e:	f7fa faed 	bl	800a73c <BSP_SD_GetCardState>
 8010162:	4603      	mov	r3, r0
 8010164:	2b00      	cmp	r3, #0
 8010166:	d102      	bne.n	801016e <SD_read+0x8a>
          {
            res = RES_OK;
 8010168:	2300      	movs	r3, #0
 801016a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 801016c:	e008      	b.n	8010180 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801016e:	f7f0 fa73 	bl	8000658 <HAL_GetTick>
 8010172:	4602      	mov	r2, r0
 8010174:	693b      	ldr	r3, [r7, #16]
 8010176:	1ad3      	subs	r3, r2, r3
 8010178:	f247 522f 	movw	r2, #29999	; 0x752f
 801017c:	4293      	cmp	r3, r2
 801017e:	d9ee      	bls.n	801015e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8010180:	7dfb      	ldrb	r3, [r7, #23]
}
 8010182:	4618      	mov	r0, r3
 8010184:	3718      	adds	r7, #24
 8010186:	46bd      	mov	sp, r7
 8010188:	bd80      	pop	{r7, pc}
 801018a:	bf00      	nop
 801018c:	2000047c 	.word	0x2000047c

08010190 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b086      	sub	sp, #24
 8010194:	af00      	add	r7, sp, #0
 8010196:	60b9      	str	r1, [r7, #8]
 8010198:	607a      	str	r2, [r7, #4]
 801019a:	603b      	str	r3, [r7, #0]
 801019c:	4603      	mov	r3, r0
 801019e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80101a0:	2301      	movs	r3, #1
 80101a2:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80101a4:	4b24      	ldr	r3, [pc, #144]	; (8010238 <SD_write+0xa8>)
 80101a6:	2200      	movs	r2, #0
 80101a8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80101aa:	f247 5030 	movw	r0, #30000	; 0x7530
 80101ae:	f7ff ff33 	bl	8010018 <SD_CheckStatusWithTimeout>
 80101b2:	4603      	mov	r3, r0
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	da01      	bge.n	80101bc <SD_write+0x2c>
  {
    return res;
 80101b8:	7dfb      	ldrb	r3, [r7, #23]
 80101ba:	e038      	b.n	801022e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80101bc:	683a      	ldr	r2, [r7, #0]
 80101be:	6879      	ldr	r1, [r7, #4]
 80101c0:	68b8      	ldr	r0, [r7, #8]
 80101c2:	f7fa fa95 	bl	800a6f0 <BSP_SD_WriteBlocks_DMA>
 80101c6:	4603      	mov	r3, r0
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d12f      	bne.n	801022c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80101cc:	f7f0 fa44 	bl	8000658 <HAL_GetTick>
 80101d0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80101d2:	bf00      	nop
 80101d4:	4b18      	ldr	r3, [pc, #96]	; (8010238 <SD_write+0xa8>)
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d108      	bne.n	80101ee <SD_write+0x5e>
 80101dc:	f7f0 fa3c 	bl	8000658 <HAL_GetTick>
 80101e0:	4602      	mov	r2, r0
 80101e2:	693b      	ldr	r3, [r7, #16]
 80101e4:	1ad3      	subs	r3, r2, r3
 80101e6:	f247 522f 	movw	r2, #29999	; 0x752f
 80101ea:	4293      	cmp	r3, r2
 80101ec:	d9f2      	bls.n	80101d4 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 80101ee:	4b12      	ldr	r3, [pc, #72]	; (8010238 <SD_write+0xa8>)
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d102      	bne.n	80101fc <SD_write+0x6c>
      {
        res = RES_ERROR;
 80101f6:	2301      	movs	r3, #1
 80101f8:	75fb      	strb	r3, [r7, #23]
 80101fa:	e017      	b.n	801022c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80101fc:	4b0e      	ldr	r3, [pc, #56]	; (8010238 <SD_write+0xa8>)
 80101fe:	2200      	movs	r2, #0
 8010200:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010202:	f7f0 fa29 	bl	8000658 <HAL_GetTick>
 8010206:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010208:	e007      	b.n	801021a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801020a:	f7fa fa97 	bl	800a73c <BSP_SD_GetCardState>
 801020e:	4603      	mov	r3, r0
 8010210:	2b00      	cmp	r3, #0
 8010212:	d102      	bne.n	801021a <SD_write+0x8a>
          {
            res = RES_OK;
 8010214:	2300      	movs	r3, #0
 8010216:	75fb      	strb	r3, [r7, #23]
            break;
 8010218:	e008      	b.n	801022c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801021a:	f7f0 fa1d 	bl	8000658 <HAL_GetTick>
 801021e:	4602      	mov	r2, r0
 8010220:	693b      	ldr	r3, [r7, #16]
 8010222:	1ad3      	subs	r3, r2, r3
 8010224:	f247 522f 	movw	r2, #29999	; 0x752f
 8010228:	4293      	cmp	r3, r2
 801022a:	d9ee      	bls.n	801020a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 801022c:	7dfb      	ldrb	r3, [r7, #23]
}
 801022e:	4618      	mov	r0, r3
 8010230:	3718      	adds	r7, #24
 8010232:	46bd      	mov	sp, r7
 8010234:	bd80      	pop	{r7, pc}
 8010236:	bf00      	nop
 8010238:	20000478 	.word	0x20000478

0801023c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b08c      	sub	sp, #48	; 0x30
 8010240:	af00      	add	r7, sp, #0
 8010242:	4603      	mov	r3, r0
 8010244:	603a      	str	r2, [r7, #0]
 8010246:	71fb      	strb	r3, [r7, #7]
 8010248:	460b      	mov	r3, r1
 801024a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 801024c:	2301      	movs	r3, #1
 801024e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010252:	4b25      	ldr	r3, [pc, #148]	; (80102e8 <SD_ioctl+0xac>)
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	b2db      	uxtb	r3, r3
 8010258:	f003 0301 	and.w	r3, r3, #1
 801025c:	2b00      	cmp	r3, #0
 801025e:	d001      	beq.n	8010264 <SD_ioctl+0x28>
 8010260:	2303      	movs	r3, #3
 8010262:	e03c      	b.n	80102de <SD_ioctl+0xa2>

  switch (cmd)
 8010264:	79bb      	ldrb	r3, [r7, #6]
 8010266:	2b03      	cmp	r3, #3
 8010268:	d834      	bhi.n	80102d4 <SD_ioctl+0x98>
 801026a:	a201      	add	r2, pc, #4	; (adr r2, 8010270 <SD_ioctl+0x34>)
 801026c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010270:	08010281 	.word	0x08010281
 8010274:	08010289 	.word	0x08010289
 8010278:	080102a1 	.word	0x080102a1
 801027c:	080102bb 	.word	0x080102bb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010280:	2300      	movs	r3, #0
 8010282:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010286:	e028      	b.n	80102da <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010288:	f107 030c 	add.w	r3, r7, #12
 801028c:	4618      	mov	r0, r3
 801028e:	f7fa fa65 	bl	800a75c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010294:	683b      	ldr	r3, [r7, #0]
 8010296:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010298:	2300      	movs	r3, #0
 801029a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801029e:	e01c      	b.n	80102da <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80102a0:	f107 030c 	add.w	r3, r7, #12
 80102a4:	4618      	mov	r0, r3
 80102a6:	f7fa fa59 	bl	800a75c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80102aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102ac:	b29a      	uxth	r2, r3
 80102ae:	683b      	ldr	r3, [r7, #0]
 80102b0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80102b2:	2300      	movs	r3, #0
 80102b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80102b8:	e00f      	b.n	80102da <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80102ba:	f107 030c 	add.w	r3, r7, #12
 80102be:	4618      	mov	r0, r3
 80102c0:	f7fa fa4c 	bl	800a75c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80102c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102c6:	0a5a      	lsrs	r2, r3, #9
 80102c8:	683b      	ldr	r3, [r7, #0]
 80102ca:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80102cc:	2300      	movs	r3, #0
 80102ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80102d2:	e002      	b.n	80102da <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80102d4:	2304      	movs	r3, #4
 80102d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80102da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80102de:	4618      	mov	r0, r3
 80102e0:	3730      	adds	r7, #48	; 0x30
 80102e2:	46bd      	mov	sp, r7
 80102e4:	bd80      	pop	{r7, pc}
 80102e6:	bf00      	nop
 80102e8:	2000002a 	.word	0x2000002a

080102ec <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80102ec:	b480      	push	{r7}
 80102ee:	af00      	add	r7, sp, #0
             
  WriteStatus = 1;
 80102f0:	4b03      	ldr	r3, [pc, #12]	; (8010300 <BSP_SD_WriteCpltCallback+0x14>)
 80102f2:	2201      	movs	r2, #1
 80102f4:	601a      	str	r2, [r3, #0]
}
 80102f6:	bf00      	nop
 80102f8:	46bd      	mov	sp, r7
 80102fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102fe:	4770      	bx	lr
 8010300:	20000478 	.word	0x20000478

08010304 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8010304:	b480      	push	{r7}
 8010306:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8010308:	4b03      	ldr	r3, [pc, #12]	; (8010318 <BSP_SD_ReadCpltCallback+0x14>)
 801030a:	2201      	movs	r2, #1
 801030c:	601a      	str	r2, [r3, #0]
}
 801030e:	bf00      	nop
 8010310:	46bd      	mov	sp, r7
 8010312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010316:	4770      	bx	lr
 8010318:	2000047c 	.word	0x2000047c

0801031c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 801031c:	b480      	push	{r7}
 801031e:	b083      	sub	sp, #12
 8010320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010322:	4a0f      	ldr	r2, [pc, #60]	; (8010360 <HAL_MspInit+0x44>)
 8010324:	4b0e      	ldr	r3, [pc, #56]	; (8010360 <HAL_MspInit+0x44>)
 8010326:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010328:	f043 0301 	orr.w	r3, r3, #1
 801032c:	6613      	str	r3, [r2, #96]	; 0x60
 801032e:	4b0c      	ldr	r3, [pc, #48]	; (8010360 <HAL_MspInit+0x44>)
 8010330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010332:	f003 0301 	and.w	r3, r3, #1
 8010336:	607b      	str	r3, [r7, #4]
 8010338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 801033a:	4a09      	ldr	r2, [pc, #36]	; (8010360 <HAL_MspInit+0x44>)
 801033c:	4b08      	ldr	r3, [pc, #32]	; (8010360 <HAL_MspInit+0x44>)
 801033e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010344:	6593      	str	r3, [r2, #88]	; 0x58
 8010346:	4b06      	ldr	r3, [pc, #24]	; (8010360 <HAL_MspInit+0x44>)
 8010348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801034a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801034e:	603b      	str	r3, [r7, #0]
 8010350:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8010352:	bf00      	nop
 8010354:	370c      	adds	r7, #12
 8010356:	46bd      	mov	sp, r7
 8010358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035c:	4770      	bx	lr
 801035e:	bf00      	nop
 8010360:	40021000 	.word	0x40021000

08010364 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b08e      	sub	sp, #56	; 0x38
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801036c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010370:	2200      	movs	r2, #0
 8010372:	601a      	str	r2, [r3, #0]
 8010374:	605a      	str	r2, [r3, #4]
 8010376:	609a      	str	r2, [r3, #8]
 8010378:	60da      	str	r2, [r3, #12]
 801037a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	4a45      	ldr	r2, [pc, #276]	; (8010498 <HAL_I2C_MspInit+0x134>)
 8010382:	4293      	cmp	r3, r2
 8010384:	d128      	bne.n	80103d8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010386:	4a45      	ldr	r2, [pc, #276]	; (801049c <HAL_I2C_MspInit+0x138>)
 8010388:	4b44      	ldr	r3, [pc, #272]	; (801049c <HAL_I2C_MspInit+0x138>)
 801038a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801038c:	f043 0302 	orr.w	r3, r3, #2
 8010390:	64d3      	str	r3, [r2, #76]	; 0x4c
 8010392:	4b42      	ldr	r3, [pc, #264]	; (801049c <HAL_I2C_MspInit+0x138>)
 8010394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010396:	f003 0302 	and.w	r3, r3, #2
 801039a:	623b      	str	r3, [r7, #32]
 801039c:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = ENV_SCL_Pin|ENV_SDA_Pin;
 801039e:	23c0      	movs	r3, #192	; 0xc0
 80103a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80103a2:	2312      	movs	r3, #18
 80103a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80103a6:	2301      	movs	r3, #1
 80103a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80103aa:	2303      	movs	r3, #3
 80103ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80103ae:	2304      	movs	r3, #4
 80103b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80103b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80103b6:	4619      	mov	r1, r3
 80103b8:	4839      	ldr	r0, [pc, #228]	; (80104a0 <HAL_I2C_MspInit+0x13c>)
 80103ba:	f7f0 fe71 	bl	80010a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80103be:	4a37      	ldr	r2, [pc, #220]	; (801049c <HAL_I2C_MspInit+0x138>)
 80103c0:	4b36      	ldr	r3, [pc, #216]	; (801049c <HAL_I2C_MspInit+0x138>)
 80103c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80103c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80103c8:	6593      	str	r3, [r2, #88]	; 0x58
 80103ca:	4b34      	ldr	r3, [pc, #208]	; (801049c <HAL_I2C_MspInit+0x138>)
 80103cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80103ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80103d2:	61fb      	str	r3, [r7, #28]
 80103d4:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80103d6:	e05b      	b.n	8010490 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	4a31      	ldr	r2, [pc, #196]	; (80104a4 <HAL_I2C_MspInit+0x140>)
 80103de:	4293      	cmp	r3, r2
 80103e0:	d129      	bne.n	8010436 <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80103e2:	4a2e      	ldr	r2, [pc, #184]	; (801049c <HAL_I2C_MspInit+0x138>)
 80103e4:	4b2d      	ldr	r3, [pc, #180]	; (801049c <HAL_I2C_MspInit+0x138>)
 80103e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80103e8:	f043 0302 	orr.w	r3, r3, #2
 80103ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80103ee:	4b2b      	ldr	r3, [pc, #172]	; (801049c <HAL_I2C_MspInit+0x138>)
 80103f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80103f2:	f003 0302 	and.w	r3, r3, #2
 80103f6:	61bb      	str	r3, [r7, #24]
 80103f8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GAS_SCL_Pin|GAS_SDA_Pin;
 80103fa:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80103fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8010400:	2312      	movs	r3, #18
 8010402:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010404:	2301      	movs	r3, #1
 8010406:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010408:	2303      	movs	r3, #3
 801040a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 801040c:	2304      	movs	r3, #4
 801040e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010414:	4619      	mov	r1, r3
 8010416:	4822      	ldr	r0, [pc, #136]	; (80104a0 <HAL_I2C_MspInit+0x13c>)
 8010418:	f7f0 fe42 	bl	80010a0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 801041c:	4a1f      	ldr	r2, [pc, #124]	; (801049c <HAL_I2C_MspInit+0x138>)
 801041e:	4b1f      	ldr	r3, [pc, #124]	; (801049c <HAL_I2C_MspInit+0x138>)
 8010420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010422:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8010426:	6593      	str	r3, [r2, #88]	; 0x58
 8010428:	4b1c      	ldr	r3, [pc, #112]	; (801049c <HAL_I2C_MspInit+0x138>)
 801042a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801042c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010430:	617b      	str	r3, [r7, #20]
 8010432:	697b      	ldr	r3, [r7, #20]
}
 8010434:	e02c      	b.n	8010490 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C3)
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	4a1b      	ldr	r2, [pc, #108]	; (80104a8 <HAL_I2C_MspInit+0x144>)
 801043c:	4293      	cmp	r3, r2
 801043e:	d127      	bne.n	8010490 <HAL_I2C_MspInit+0x12c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8010440:	4a16      	ldr	r2, [pc, #88]	; (801049c <HAL_I2C_MspInit+0x138>)
 8010442:	4b16      	ldr	r3, [pc, #88]	; (801049c <HAL_I2C_MspInit+0x138>)
 8010444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010446:	f043 0304 	orr.w	r3, r3, #4
 801044a:	64d3      	str	r3, [r2, #76]	; 0x4c
 801044c:	4b13      	ldr	r3, [pc, #76]	; (801049c <HAL_I2C_MspInit+0x138>)
 801044e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010450:	f003 0304 	and.w	r3, r3, #4
 8010454:	613b      	str	r3, [r7, #16]
 8010456:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = EXP_SCL_Pin|EXP_SDA_Pin;
 8010458:	2303      	movs	r3, #3
 801045a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 801045c:	2312      	movs	r3, #18
 801045e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010460:	2301      	movs	r3, #1
 8010462:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010464:	2303      	movs	r3, #3
 8010466:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8010468:	2304      	movs	r3, #4
 801046a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801046c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010470:	4619      	mov	r1, r3
 8010472:	480e      	ldr	r0, [pc, #56]	; (80104ac <HAL_I2C_MspInit+0x148>)
 8010474:	f7f0 fe14 	bl	80010a0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8010478:	4a08      	ldr	r2, [pc, #32]	; (801049c <HAL_I2C_MspInit+0x138>)
 801047a:	4b08      	ldr	r3, [pc, #32]	; (801049c <HAL_I2C_MspInit+0x138>)
 801047c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801047e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8010482:	6593      	str	r3, [r2, #88]	; 0x58
 8010484:	4b05      	ldr	r3, [pc, #20]	; (801049c <HAL_I2C_MspInit+0x138>)
 8010486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010488:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801048c:	60fb      	str	r3, [r7, #12]
 801048e:	68fb      	ldr	r3, [r7, #12]
}
 8010490:	bf00      	nop
 8010492:	3738      	adds	r7, #56	; 0x38
 8010494:	46bd      	mov	sp, r7
 8010496:	bd80      	pop	{r7, pc}
 8010498:	40005400 	.word	0x40005400
 801049c:	40021000 	.word	0x40021000
 80104a0:	48000400 	.word	0x48000400
 80104a4:	40005800 	.word	0x40005800
 80104a8:	40005c00 	.word	0x40005c00
 80104ac:	48000800 	.word	0x48000800

080104b0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80104b0:	b580      	push	{r7, lr}
 80104b2:	b082      	sub	sp, #8
 80104b4:	af00      	add	r7, sp, #0
 80104b6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	4a18      	ldr	r2, [pc, #96]	; (8010520 <HAL_I2C_MspDeInit+0x70>)
 80104be:	4293      	cmp	r3, r2
 80104c0:	d10a      	bne.n	80104d8 <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80104c2:	4a18      	ldr	r2, [pc, #96]	; (8010524 <HAL_I2C_MspDeInit+0x74>)
 80104c4:	4b17      	ldr	r3, [pc, #92]	; (8010524 <HAL_I2C_MspDeInit+0x74>)
 80104c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80104c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80104cc:	6593      	str	r3, [r2, #88]	; 0x58
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, ENV_SCL_Pin|ENV_SDA_Pin);
 80104ce:	21c0      	movs	r1, #192	; 0xc0
 80104d0:	4815      	ldr	r0, [pc, #84]	; (8010528 <HAL_I2C_MspDeInit+0x78>)
 80104d2:	f7f0 ff8d 	bl	80013f0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 80104d6:	e01f      	b.n	8010518 <HAL_I2C_MspDeInit+0x68>
  else if(hi2c->Instance==I2C2)
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	4a13      	ldr	r2, [pc, #76]	; (801052c <HAL_I2C_MspDeInit+0x7c>)
 80104de:	4293      	cmp	r3, r2
 80104e0:	d10b      	bne.n	80104fa <HAL_I2C_MspDeInit+0x4a>
    __HAL_RCC_I2C2_CLK_DISABLE();
 80104e2:	4a10      	ldr	r2, [pc, #64]	; (8010524 <HAL_I2C_MspDeInit+0x74>)
 80104e4:	4b0f      	ldr	r3, [pc, #60]	; (8010524 <HAL_I2C_MspDeInit+0x74>)
 80104e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80104e8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80104ec:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOB, GAS_SCL_Pin|GAS_SDA_Pin);
 80104ee:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80104f2:	480d      	ldr	r0, [pc, #52]	; (8010528 <HAL_I2C_MspDeInit+0x78>)
 80104f4:	f7f0 ff7c 	bl	80013f0 <HAL_GPIO_DeInit>
}
 80104f8:	e00e      	b.n	8010518 <HAL_I2C_MspDeInit+0x68>
  else if(hi2c->Instance==I2C3)
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	4a0c      	ldr	r2, [pc, #48]	; (8010530 <HAL_I2C_MspDeInit+0x80>)
 8010500:	4293      	cmp	r3, r2
 8010502:	d109      	bne.n	8010518 <HAL_I2C_MspDeInit+0x68>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8010504:	4a07      	ldr	r2, [pc, #28]	; (8010524 <HAL_I2C_MspDeInit+0x74>)
 8010506:	4b07      	ldr	r3, [pc, #28]	; (8010524 <HAL_I2C_MspDeInit+0x74>)
 8010508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801050a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 801050e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOC, EXP_SCL_Pin|EXP_SDA_Pin);
 8010510:	2103      	movs	r1, #3
 8010512:	4808      	ldr	r0, [pc, #32]	; (8010534 <HAL_I2C_MspDeInit+0x84>)
 8010514:	f7f0 ff6c 	bl	80013f0 <HAL_GPIO_DeInit>
}
 8010518:	bf00      	nop
 801051a:	3708      	adds	r7, #8
 801051c:	46bd      	mov	sp, r7
 801051e:	bd80      	pop	{r7, pc}
 8010520:	40005400 	.word	0x40005400
 8010524:	40021000 	.word	0x40021000
 8010528:	48000400 	.word	0x48000400
 801052c:	40005800 	.word	0x40005800
 8010530:	40005c00 	.word	0x40005c00
 8010534:	48000800 	.word	0x48000800

08010538 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8010538:	b480      	push	{r7}
 801053a:	b083      	sub	sp, #12
 801053c:	af00      	add	r7, sp, #0
 801053e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	4a08      	ldr	r2, [pc, #32]	; (8010568 <HAL_RTC_MspInit+0x30>)
 8010546:	4293      	cmp	r3, r2
 8010548:	d107      	bne.n	801055a <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 801054a:	4a08      	ldr	r2, [pc, #32]	; (801056c <HAL_RTC_MspInit+0x34>)
 801054c:	4b07      	ldr	r3, [pc, #28]	; (801056c <HAL_RTC_MspInit+0x34>)
 801054e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010552:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010556:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 801055a:	bf00      	nop
 801055c:	370c      	adds	r7, #12
 801055e:	46bd      	mov	sp, r7
 8010560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010564:	4770      	bx	lr
 8010566:	bf00      	nop
 8010568:	40002800 	.word	0x40002800
 801056c:	40021000 	.word	0x40021000

08010570 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8010570:	b580      	push	{r7, lr}
 8010572:	b088      	sub	sp, #32
 8010574:	af00      	add	r7, sp, #0
 8010576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010578:	f107 030c 	add.w	r3, r7, #12
 801057c:	2200      	movs	r2, #0
 801057e:	601a      	str	r2, [r3, #0]
 8010580:	605a      	str	r2, [r3, #4]
 8010582:	609a      	str	r2, [r3, #8]
 8010584:	60da      	str	r2, [r3, #12]
 8010586:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	4a26      	ldr	r2, [pc, #152]	; (8010628 <HAL_SD_MspInit+0xb8>)
 801058e:	4293      	cmp	r3, r2
 8010590:	d145      	bne.n	801061e <HAL_SD_MspInit+0xae>
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 1, 0);
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
  /* USER CODE BEGIN SDMMC1_MspInit 1 */
#else
		/* Peripheral clock enable */
		__HAL_RCC_SDMMC1_CLK_ENABLE();
 8010592:	4a26      	ldr	r2, [pc, #152]	; (801062c <HAL_SD_MspInit+0xbc>)
 8010594:	4b25      	ldr	r3, [pc, #148]	; (801062c <HAL_SD_MspInit+0xbc>)
 8010596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010598:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801059c:	6613      	str	r3, [r2, #96]	; 0x60
 801059e:	4b23      	ldr	r3, [pc, #140]	; (801062c <HAL_SD_MspInit+0xbc>)
 80105a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80105a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80105a6:	60bb      	str	r3, [r7, #8]
 80105a8:	68bb      	ldr	r3, [r7, #8]
		 PC10 ------> SDMMC1_D2
		 PC11 ------> SDMMC1_D3
		 PC12 ------> SDMMC1_CK
		 PD2 ------> SDMMC1_CMD
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80105aa:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80105ae:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80105b0:	2302      	movs	r3, #2
 80105b2:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80105b4:	2301      	movs	r3, #1
 80105b6:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80105b8:	2303      	movs	r3, #3
 80105ba:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80105bc:	230c      	movs	r3, #12
 80105be:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80105c0:	f107 030c 	add.w	r3, r7, #12
 80105c4:	4619      	mov	r1, r3
 80105c6:	481a      	ldr	r0, [pc, #104]	; (8010630 <HAL_SD_MspInit+0xc0>)
 80105c8:	f7f0 fd6a 	bl	80010a0 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_12;
 80105cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80105d0:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80105d2:	2302      	movs	r3, #2
 80105d4:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80105d6:	2300      	movs	r3, #0
 80105d8:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80105da:	2303      	movs	r3, #3
 80105dc:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80105de:	230c      	movs	r3, #12
 80105e0:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80105e2:	f107 030c 	add.w	r3, r7, #12
 80105e6:	4619      	mov	r1, r3
 80105e8:	4811      	ldr	r0, [pc, #68]	; (8010630 <HAL_SD_MspInit+0xc0>)
 80105ea:	f7f0 fd59 	bl	80010a0 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_2;
 80105ee:	2304      	movs	r3, #4
 80105f0:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80105f2:	2302      	movs	r3, #2
 80105f4:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80105f6:	2301      	movs	r3, #1
 80105f8:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80105fa:	2303      	movs	r3, #3
 80105fc:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80105fe:	230c      	movs	r3, #12
 8010600:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8010602:	f107 030c 	add.w	r3, r7, #12
 8010606:	4619      	mov	r1, r3
 8010608:	480a      	ldr	r0, [pc, #40]	; (8010634 <HAL_SD_MspInit+0xc4>)
 801060a:	f7f0 fd49 	bl	80010a0 <HAL_GPIO_Init>

		/* SDMMC1 DMA Init REMOVED*/
		/* SDMMC1 interrupt Init */
		HAL_NVIC_SetPriority(SDMMC1_IRQn, SDIO_Priority, 0);
 801060e:	2200      	movs	r2, #0
 8010610:	2101      	movs	r1, #1
 8010612:	2031      	movs	r0, #49	; 0x31
 8010614:	f7f0 f99b 	bl	800094e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8010618:	2031      	movs	r0, #49	; 0x31
 801061a:	f7f0 f9b4 	bl	8000986 <HAL_NVIC_EnableIRQ>
#endif
  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 801061e:	bf00      	nop
 8010620:	3720      	adds	r7, #32
 8010622:	46bd      	mov	sp, r7
 8010624:	bd80      	pop	{r7, pc}
 8010626:	bf00      	nop
 8010628:	40012800 	.word	0x40012800
 801062c:	40021000 	.word	0x40021000
 8010630:	48000800 	.word	0x48000800
 8010634:	48000c00 	.word	0x48000c00

08010638 <HAL_SD_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
{
 8010638:	b580      	push	{r7, lr}
 801063a:	b082      	sub	sp, #8
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]
  if(hsd->Instance==SDMMC1)
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	4a11      	ldr	r2, [pc, #68]	; (801068c <HAL_SD_MspDeInit+0x54>)
 8010646:	4293      	cmp	r3, r2
 8010648:	d11b      	bne.n	8010682 <HAL_SD_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN SDMMC1_MspDeInit 0 */

  /* USER CODE END SDMMC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDMMC1_CLK_DISABLE();
 801064a:	4a11      	ldr	r2, [pc, #68]	; (8010690 <HAL_SD_MspDeInit+0x58>)
 801064c:	4b10      	ldr	r3, [pc, #64]	; (8010690 <HAL_SD_MspDeInit+0x58>)
 801064e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010650:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010654:	6613      	str	r3, [r2, #96]	; 0x60
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD 
    */
    HAL_GPIO_DeInit(GPIOC, SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin 
 8010656:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 801065a:	480e      	ldr	r0, [pc, #56]	; (8010694 <HAL_SD_MspDeInit+0x5c>)
 801065c:	f7f0 fec8 	bl	80013f0 <HAL_GPIO_DeInit>
                          |SD_CLK_Pin);

    HAL_GPIO_DeInit(SD_CMD_GPIO_Port, SD_CMD_Pin);
 8010660:	2104      	movs	r1, #4
 8010662:	480d      	ldr	r0, [pc, #52]	; (8010698 <HAL_SD_MspDeInit+0x60>)
 8010664:	f7f0 fec4 	bl	80013f0 <HAL_GPIO_DeInit>

    /* SDMMC1 DMA DeInit */
    HAL_DMA_DeInit(hsd->hdmarx);
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801066c:	4618      	mov	r0, r3
 801066e:	f7f0 fa7d 	bl	8000b6c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsd->hdmatx);
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010676:	4618      	mov	r0, r3
 8010678:	f7f0 fa78 	bl	8000b6c <HAL_DMA_DeInit>

    /* SDMMC1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 801067c:	2031      	movs	r0, #49	; 0x31
 801067e:	f7f0 f990 	bl	80009a2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SDMMC1_MspDeInit 1 */

  /* USER CODE END SDMMC1_MspDeInit 1 */
  }

}
 8010682:	bf00      	nop
 8010684:	3708      	adds	r7, #8
 8010686:	46bd      	mov	sp, r7
 8010688:	bd80      	pop	{r7, pc}
 801068a:	bf00      	nop
 801068c:	40012800 	.word	0x40012800
 8010690:	40021000 	.word	0x40021000
 8010694:	48000800 	.word	0x48000800
 8010698:	48000c00 	.word	0x48000c00

0801069c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 801069c:	b580      	push	{r7, lr}
 801069e:	b08c      	sub	sp, #48	; 0x30
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80106a4:	f107 031c 	add.w	r3, r7, #28
 80106a8:	2200      	movs	r2, #0
 80106aa:	601a      	str	r2, [r3, #0]
 80106ac:	605a      	str	r2, [r3, #4]
 80106ae:	609a      	str	r2, [r3, #8]
 80106b0:	60da      	str	r2, [r3, #12]
 80106b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	4a3d      	ldr	r2, [pc, #244]	; (80107b0 <HAL_SPI_MspInit+0x114>)
 80106ba:	4293      	cmp	r3, r2
 80106bc:	d129      	bne.n	8010712 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80106be:	4a3d      	ldr	r2, [pc, #244]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 80106c0:	4b3c      	ldr	r3, [pc, #240]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 80106c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80106c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80106c8:	6613      	str	r3, [r2, #96]	; 0x60
 80106ca:	4b3a      	ldr	r3, [pc, #232]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 80106cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80106ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80106d2:	61bb      	str	r3, [r7, #24]
 80106d4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80106d6:	4a37      	ldr	r2, [pc, #220]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 80106d8:	4b36      	ldr	r3, [pc, #216]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 80106da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80106dc:	f043 0301 	orr.w	r3, r3, #1
 80106e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80106e2:	4b34      	ldr	r3, [pc, #208]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 80106e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80106e6:	f003 0301 	and.w	r3, r3, #1
 80106ea:	617b      	str	r3, [r7, #20]
 80106ec:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = BLE_SCK_Pin|BLE_MISO_Pin|BLE_MOSI_Pin;
 80106ee:	23e0      	movs	r3, #224	; 0xe0
 80106f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80106f2:	2302      	movs	r3, #2
 80106f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80106f6:	2300      	movs	r3, #0
 80106f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80106fa:	2303      	movs	r3, #3
 80106fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80106fe:	2305      	movs	r3, #5
 8010700:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010702:	f107 031c 	add.w	r3, r7, #28
 8010706:	4619      	mov	r1, r3
 8010708:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801070c:	f7f0 fcc8 	bl	80010a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8010710:	e049      	b.n	80107a6 <HAL_SPI_MspInit+0x10a>
  else if(hspi->Instance==SPI2)
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	4a28      	ldr	r2, [pc, #160]	; (80107b8 <HAL_SPI_MspInit+0x11c>)
 8010718:	4293      	cmp	r3, r2
 801071a:	d144      	bne.n	80107a6 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 801071c:	4a25      	ldr	r2, [pc, #148]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 801071e:	4b25      	ldr	r3, [pc, #148]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 8010720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010722:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010726:	6593      	str	r3, [r2, #88]	; 0x58
 8010728:	4b22      	ldr	r3, [pc, #136]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 801072a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801072c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010730:	613b      	str	r3, [r7, #16]
 8010732:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8010734:	4a1f      	ldr	r2, [pc, #124]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 8010736:	4b1f      	ldr	r3, [pc, #124]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 8010738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801073a:	f043 0304 	orr.w	r3, r3, #4
 801073e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8010740:	4b1c      	ldr	r3, [pc, #112]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 8010742:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010744:	f003 0304 	and.w	r3, r3, #4
 8010748:	60fb      	str	r3, [r7, #12]
 801074a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801074c:	4a19      	ldr	r2, [pc, #100]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 801074e:	4b19      	ldr	r3, [pc, #100]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 8010750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010752:	f043 0302 	orr.w	r3, r3, #2
 8010756:	64d3      	str	r3, [r2, #76]	; 0x4c
 8010758:	4b16      	ldr	r3, [pc, #88]	; (80107b4 <HAL_SPI_MspInit+0x118>)
 801075a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801075c:	f003 0302 	and.w	r3, r3, #2
 8010760:	60bb      	str	r3, [r7, #8]
 8010762:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MISC_MISO_Pin|MISC_MOSI_Pin;
 8010764:	230c      	movs	r3, #12
 8010766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010768:	2302      	movs	r3, #2
 801076a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801076c:	2300      	movs	r3, #0
 801076e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010770:	2303      	movs	r3, #3
 8010772:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8010774:	2305      	movs	r3, #5
 8010776:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010778:	f107 031c 	add.w	r3, r7, #28
 801077c:	4619      	mov	r1, r3
 801077e:	480f      	ldr	r0, [pc, #60]	; (80107bc <HAL_SPI_MspInit+0x120>)
 8010780:	f7f0 fc8e 	bl	80010a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISC_SCK_Pin;
 8010784:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801078a:	2302      	movs	r3, #2
 801078c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801078e:	2300      	movs	r3, #0
 8010790:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010792:	2303      	movs	r3, #3
 8010794:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8010796:	2305      	movs	r3, #5
 8010798:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MISC_SCK_GPIO_Port, &GPIO_InitStruct);
 801079a:	f107 031c 	add.w	r3, r7, #28
 801079e:	4619      	mov	r1, r3
 80107a0:	4807      	ldr	r0, [pc, #28]	; (80107c0 <HAL_SPI_MspInit+0x124>)
 80107a2:	f7f0 fc7d 	bl	80010a0 <HAL_GPIO_Init>
}
 80107a6:	bf00      	nop
 80107a8:	3730      	adds	r7, #48	; 0x30
 80107aa:	46bd      	mov	sp, r7
 80107ac:	bd80      	pop	{r7, pc}
 80107ae:	bf00      	nop
 80107b0:	40013000 	.word	0x40013000
 80107b4:	40021000 	.word	0x40021000
 80107b8:	40003800 	.word	0x40003800
 80107bc:	48000800 	.word	0x48000800
 80107c0:	48000400 	.word	0x48000400

080107c4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80107c4:	b580      	push	{r7, lr}
 80107c6:	b082      	sub	sp, #8
 80107c8:	af00      	add	r7, sp, #0
 80107ca:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	4a13      	ldr	r2, [pc, #76]	; (8010820 <HAL_SPI_MspDeInit+0x5c>)
 80107d2:	4293      	cmp	r3, r2
 80107d4:	d10b      	bne.n	80107ee <HAL_SPI_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80107d6:	4a13      	ldr	r2, [pc, #76]	; (8010824 <HAL_SPI_MspDeInit+0x60>)
 80107d8:	4b12      	ldr	r3, [pc, #72]	; (8010824 <HAL_SPI_MspDeInit+0x60>)
 80107da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80107dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80107e0:	6613      	str	r3, [r2, #96]	; 0x60
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, BLE_SCK_Pin|BLE_MISO_Pin|BLE_MOSI_Pin);
 80107e2:	21e0      	movs	r1, #224	; 0xe0
 80107e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80107e8:	f7f0 fe02 	bl	80013f0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 80107ec:	e013      	b.n	8010816 <HAL_SPI_MspDeInit+0x52>
  else if(hspi->Instance==SPI2)
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	4a0d      	ldr	r2, [pc, #52]	; (8010828 <HAL_SPI_MspDeInit+0x64>)
 80107f4:	4293      	cmp	r3, r2
 80107f6:	d10e      	bne.n	8010816 <HAL_SPI_MspDeInit+0x52>
    __HAL_RCC_SPI2_CLK_DISABLE();
 80107f8:	4a0a      	ldr	r2, [pc, #40]	; (8010824 <HAL_SPI_MspDeInit+0x60>)
 80107fa:	4b0a      	ldr	r3, [pc, #40]	; (8010824 <HAL_SPI_MspDeInit+0x60>)
 80107fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80107fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010802:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOC, MISC_MISO_Pin|MISC_MOSI_Pin);
 8010804:	210c      	movs	r1, #12
 8010806:	4809      	ldr	r0, [pc, #36]	; (801082c <HAL_SPI_MspDeInit+0x68>)
 8010808:	f7f0 fdf2 	bl	80013f0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(MISC_SCK_GPIO_Port, MISC_SCK_Pin);
 801080c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010810:	4807      	ldr	r0, [pc, #28]	; (8010830 <HAL_SPI_MspDeInit+0x6c>)
 8010812:	f7f0 fded 	bl	80013f0 <HAL_GPIO_DeInit>
}
 8010816:	bf00      	nop
 8010818:	3708      	adds	r7, #8
 801081a:	46bd      	mov	sp, r7
 801081c:	bd80      	pop	{r7, pc}
 801081e:	bf00      	nop
 8010820:	40013000 	.word	0x40013000
 8010824:	40021000 	.word	0x40021000
 8010828:	40003800 	.word	0x40003800
 801082c:	48000800 	.word	0x48000800
 8010830:	48000400 	.word	0x48000400

08010834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010834:	b480      	push	{r7}
 8010836:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8010838:	bf00      	nop
 801083a:	46bd      	mov	sp, r7
 801083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010840:	4770      	bx	lr

08010842 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8010842:	b580      	push	{r7, lr}
 8010844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	IO_SetLED(LED_RED);
 8010846:	2001      	movs	r0, #1
 8010848:	f7fe fb30 	bl	800eeac <IO_SetLED>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 801084c:	e7fe      	b.n	801084c <HardFault_Handler+0xa>

0801084e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 801084e:	b480      	push	{r7}
 8010850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8010852:	e7fe      	b.n	8010852 <MemManage_Handler+0x4>

08010854 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8010854:	b480      	push	{r7}
 8010856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8010858:	e7fe      	b.n	8010858 <BusFault_Handler+0x4>

0801085a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 801085a:	b480      	push	{r7}
 801085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 801085e:	e7fe      	b.n	801085e <UsageFault_Handler+0x4>

08010860 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8010860:	b480      	push	{r7}
 8010862:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8010864:	bf00      	nop
 8010866:	46bd      	mov	sp, r7
 8010868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086c:	4770      	bx	lr

0801086e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 801086e:	b480      	push	{r7}
 8010870:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8010872:	bf00      	nop
 8010874:	46bd      	mov	sp, r7
 8010876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087a:	4770      	bx	lr

0801087c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 801087c:	b480      	push	{r7}
 801087e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8010880:	bf00      	nop
 8010882:	46bd      	mov	sp, r7
 8010884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010888:	4770      	bx	lr

0801088a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 801088a:	b580      	push	{r7, lr}
 801088c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 801088e:	f7ef fed1 	bl	8000634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	App_Handle_SysTick();
 8010892:	f7f9 fc49 	bl	800a128 <App_Handle_SysTick>
  /* USER CODE END SysTick_IRQn 1 */
}
 8010896:	bf00      	nop
 8010898:	bd80      	pop	{r7, pc}

0801089a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 801089a:	b580      	push	{r7, lr}
 801089c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 801089e:	2001      	movs	r0, #1
 80108a0:	f7f0 fee4 	bl	800166c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	App_Handle_DoubleTap();
 80108a4:	f7f9 fc6c 	bl	800a180 <App_Handle_DoubleTap>
  /* USER CODE END EXTI0_IRQn 1 */
}
 80108a8:	bf00      	nop
 80108aa:	bd80      	pop	{r7, pc}

080108ac <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80108b0:	2004      	movs	r0, #4
 80108b2:	f7f0 fedb 	bl	800166c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
	HCI_Isr();
 80108b6:	f7fc fe35 	bl	800d524 <HCI_Isr>
  /* USER CODE END EXTI2_IRQn 1 */
}
 80108ba:	bf00      	nop
 80108bc:	bd80      	pop	{r7, pc}
	...

080108c0 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80108c4:	4802      	ldr	r0, [pc, #8]	; (80108d0 <SDMMC1_IRQHandler+0x10>)
 80108c6:	f7f3 fcf7 	bl	80042b8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80108ca:	bf00      	nop
 80108cc:	bd80      	pop	{r7, pc}
 80108ce:	bf00      	nop
 80108d0:	20002300 	.word	0x20002300

080108d4 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80108d4:	b580      	push	{r7, lr}
 80108d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_channel1);
 80108d8:	4802      	ldr	r0, [pc, #8]	; (80108e4 <DMA2_Channel1_IRQHandler+0x10>)
 80108da:	f7f0 fab8 	bl	8000e4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80108de:	bf00      	nop
 80108e0:	bd80      	pop	{r7, pc}
 80108e2:	bf00      	nop
 80108e4:	20002384 	.word	0x20002384

080108e8 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	af00      	add	r7, sp, #0
#ifndef SD_CODE_PATCH
  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1);
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */
#else
	if ((hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_READ_SINGLE_BLOCK))
 80108ec:	4b0b      	ldr	r3, [pc, #44]	; (801091c <DMA2_Channel4_IRQHandler+0x34>)
 80108ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108f0:	2b81      	cmp	r3, #129	; 0x81
 80108f2:	d003      	beq.n	80108fc <DMA2_Channel4_IRQHandler+0x14>
			|| (hsd1.Context
 80108f4:	4b09      	ldr	r3, [pc, #36]	; (801091c <DMA2_Channel4_IRQHandler+0x34>)
 80108f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108f8:	2b82      	cmp	r3, #130	; 0x82
 80108fa:	d102      	bne.n	8010902 <DMA2_Channel4_IRQHandler+0x1a>
					== (SD_CONTEXT_DMA | SD_CONTEXT_READ_MULTIPLE_BLOCK))) {
		BSP_SD_DMA_Rx_IRQHandler();
 80108fc:	f7f9 ff80 	bl	800a800 <BSP_SD_DMA_Rx_IRQHandler>
					== (SD_CONTEXT_DMA | SD_CONTEXT_WRITE_MULTIPLE_BLOCK))) {
		BSP_SD_DMA_Tx_IRQHandler();
	}
#endif
  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8010900:	e009      	b.n	8010916 <DMA2_Channel4_IRQHandler+0x2e>
	} else if ((hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_WRITE_SINGLE_BLOCK))
 8010902:	4b06      	ldr	r3, [pc, #24]	; (801091c <DMA2_Channel4_IRQHandler+0x34>)
 8010904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010906:	2b90      	cmp	r3, #144	; 0x90
 8010908:	d003      	beq.n	8010912 <DMA2_Channel4_IRQHandler+0x2a>
			|| (hsd1.Context
 801090a:	4b04      	ldr	r3, [pc, #16]	; (801091c <DMA2_Channel4_IRQHandler+0x34>)
 801090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801090e:	2ba0      	cmp	r3, #160	; 0xa0
 8010910:	d101      	bne.n	8010916 <DMA2_Channel4_IRQHandler+0x2e>
		BSP_SD_DMA_Tx_IRQHandler();
 8010912:	f7f9 ff69 	bl	800a7e8 <BSP_SD_DMA_Tx_IRQHandler>
}
 8010916:	bf00      	nop
 8010918:	bd80      	pop	{r7, pc}
 801091a:	bf00      	nop
 801091c:	20002300 	.word	0x20002300

08010920 <TIM2_IRQHandler>:

/* USER CODE BEGIN 1 */
/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void) {
 8010920:	b580      	push	{r7, lr}
 8010922:	af00      	add	r7, sp, #0
	BLE_DoJob();
 8010924:	f7fb fc16 	bl	800c154 <BLE_DoJob>
}
 8010928:	bf00      	nop
 801092a:	bd80      	pop	{r7, pc}

0801092c <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt.
 */
void TIM6_IRQHandler(void) {
 801092c:	b580      	push	{r7, lr}
 801092e:	af00      	add	r7, sp, #0
	App_DoJob();
 8010930:	f7f9 fbd6 	bl	800a0e0 <App_DoJob>
}
 8010934:	bf00      	nop
 8010936:	bd80      	pop	{r7, pc}

08010938 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b084      	sub	sp, #16
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8010940:	4b11      	ldr	r3, [pc, #68]	; (8010988 <_sbrk+0x50>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d102      	bne.n	801094e <_sbrk+0x16>
		heap_end = &end;
 8010948:	4b0f      	ldr	r3, [pc, #60]	; (8010988 <_sbrk+0x50>)
 801094a:	4a10      	ldr	r2, [pc, #64]	; (801098c <_sbrk+0x54>)
 801094c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 801094e:	4b0e      	ldr	r3, [pc, #56]	; (8010988 <_sbrk+0x50>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8010954:	4b0c      	ldr	r3, [pc, #48]	; (8010988 <_sbrk+0x50>)
 8010956:	681a      	ldr	r2, [r3, #0]
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	4413      	add	r3, r2
 801095c:	466a      	mov	r2, sp
 801095e:	4293      	cmp	r3, r2
 8010960:	d907      	bls.n	8010972 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8010962:	f000 f875 	bl	8010a50 <__errno>
 8010966:	4602      	mov	r2, r0
 8010968:	230c      	movs	r3, #12
 801096a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 801096c:	f04f 33ff 	mov.w	r3, #4294967295
 8010970:	e006      	b.n	8010980 <_sbrk+0x48>
	}

	heap_end += incr;
 8010972:	4b05      	ldr	r3, [pc, #20]	; (8010988 <_sbrk+0x50>)
 8010974:	681a      	ldr	r2, [r3, #0]
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	4413      	add	r3, r2
 801097a:	4a03      	ldr	r2, [pc, #12]	; (8010988 <_sbrk+0x50>)
 801097c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 801097e:	68fb      	ldr	r3, [r7, #12]
}
 8010980:	4618      	mov	r0, r3
 8010982:	3710      	adds	r7, #16
 8010984:	46bd      	mov	sp, r7
 8010986:	bd80      	pop	{r7, pc}
 8010988:	20000480 	.word	0x20000480
 801098c:	200024e4 	.word	0x200024e4

08010990 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8010990:	b480      	push	{r7}
 8010992:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8010994:	4a17      	ldr	r2, [pc, #92]	; (80109f4 <SystemInit+0x64>)
 8010996:	4b17      	ldr	r3, [pc, #92]	; (80109f4 <SystemInit+0x64>)
 8010998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801099c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80109a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80109a4:	4a14      	ldr	r2, [pc, #80]	; (80109f8 <SystemInit+0x68>)
 80109a6:	4b14      	ldr	r3, [pc, #80]	; (80109f8 <SystemInit+0x68>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	f043 0301 	orr.w	r3, r3, #1
 80109ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80109b0:	4b11      	ldr	r3, [pc, #68]	; (80109f8 <SystemInit+0x68>)
 80109b2:	2200      	movs	r2, #0
 80109b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80109b6:	4a10      	ldr	r2, [pc, #64]	; (80109f8 <SystemInit+0x68>)
 80109b8:	4b0f      	ldr	r3, [pc, #60]	; (80109f8 <SystemInit+0x68>)
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80109c0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80109c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80109c6:	4b0c      	ldr	r3, [pc, #48]	; (80109f8 <SystemInit+0x68>)
 80109c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80109cc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80109ce:	4a0a      	ldr	r2, [pc, #40]	; (80109f8 <SystemInit+0x68>)
 80109d0:	4b09      	ldr	r3, [pc, #36]	; (80109f8 <SystemInit+0x68>)
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80109d8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80109da:	4b07      	ldr	r3, [pc, #28]	; (80109f8 <SystemInit+0x68>)
 80109dc:	2200      	movs	r2, #0
 80109de:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80109e0:	4b04      	ldr	r3, [pc, #16]	; (80109f4 <SystemInit+0x64>)
 80109e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80109e6:	609a      	str	r2, [r3, #8]
#endif
}
 80109e8:	bf00      	nop
 80109ea:	46bd      	mov	sp, r7
 80109ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f0:	4770      	bx	lr
 80109f2:	bf00      	nop
 80109f4:	e000ed00 	.word	0xe000ed00
 80109f8:	40021000 	.word	0x40021000

080109fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80109fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010a34 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8010a00:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8010a02:	e003      	b.n	8010a0c <LoopCopyDataInit>

08010a04 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8010a04:	4b0c      	ldr	r3, [pc, #48]	; (8010a38 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8010a06:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8010a08:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8010a0a:	3104      	adds	r1, #4

08010a0c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8010a0c:	480b      	ldr	r0, [pc, #44]	; (8010a3c <LoopForever+0xa>)
	ldr	r3, =_edata
 8010a0e:	4b0c      	ldr	r3, [pc, #48]	; (8010a40 <LoopForever+0xe>)
	adds	r2, r0, r1
 8010a10:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8010a12:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8010a14:	d3f6      	bcc.n	8010a04 <CopyDataInit>
	ldr	r2, =_sbss
 8010a16:	4a0b      	ldr	r2, [pc, #44]	; (8010a44 <LoopForever+0x12>)
	b	LoopFillZerobss
 8010a18:	e002      	b.n	8010a20 <LoopFillZerobss>

08010a1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8010a1a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8010a1c:	f842 3b04 	str.w	r3, [r2], #4

08010a20 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8010a20:	4b09      	ldr	r3, [pc, #36]	; (8010a48 <LoopForever+0x16>)
	cmp	r2, r3
 8010a22:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8010a24:	d3f9      	bcc.n	8010a1a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8010a26:	f7ff ffb3 	bl	8010990 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8010a2a:	f000 f817 	bl	8010a5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8010a2e:	f7fa fb05 	bl	800b03c <main>

08010a32 <LoopForever>:

LoopForever:
    b LoopForever
 8010a32:	e7fe      	b.n	8010a32 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8010a34:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8010a38:	0802229c 	.word	0x0802229c
	ldr	r0, =_sdata
 8010a3c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8010a40:	20000094 	.word	0x20000094
	ldr	r2, =_sbss
 8010a44:	20000094 	.word	0x20000094
	ldr	r3, = _ebss
 8010a48:	200024e4 	.word	0x200024e4

08010a4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8010a4c:	e7fe      	b.n	8010a4c <ADC1_2_IRQHandler>
	...

08010a50 <__errno>:
 8010a50:	4b01      	ldr	r3, [pc, #4]	; (8010a58 <__errno+0x8>)
 8010a52:	6818      	ldr	r0, [r3, #0]
 8010a54:	4770      	bx	lr
 8010a56:	bf00      	nop
 8010a58:	20000030 	.word	0x20000030

08010a5c <__libc_init_array>:
 8010a5c:	b570      	push	{r4, r5, r6, lr}
 8010a5e:	4e0d      	ldr	r6, [pc, #52]	; (8010a94 <__libc_init_array+0x38>)
 8010a60:	4c0d      	ldr	r4, [pc, #52]	; (8010a98 <__libc_init_array+0x3c>)
 8010a62:	1ba4      	subs	r4, r4, r6
 8010a64:	10a4      	asrs	r4, r4, #2
 8010a66:	2500      	movs	r5, #0
 8010a68:	42a5      	cmp	r5, r4
 8010a6a:	d109      	bne.n	8010a80 <__libc_init_array+0x24>
 8010a6c:	4e0b      	ldr	r6, [pc, #44]	; (8010a9c <__libc_init_array+0x40>)
 8010a6e:	4c0c      	ldr	r4, [pc, #48]	; (8010aa0 <__libc_init_array+0x44>)
 8010a70:	f000 fca6 	bl	80113c0 <_init>
 8010a74:	1ba4      	subs	r4, r4, r6
 8010a76:	10a4      	asrs	r4, r4, #2
 8010a78:	2500      	movs	r5, #0
 8010a7a:	42a5      	cmp	r5, r4
 8010a7c:	d105      	bne.n	8010a8a <__libc_init_array+0x2e>
 8010a7e:	bd70      	pop	{r4, r5, r6, pc}
 8010a80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010a84:	4798      	blx	r3
 8010a86:	3501      	adds	r5, #1
 8010a88:	e7ee      	b.n	8010a68 <__libc_init_array+0xc>
 8010a8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010a8e:	4798      	blx	r3
 8010a90:	3501      	adds	r5, #1
 8010a92:	e7f2      	b.n	8010a7a <__libc_init_array+0x1e>
 8010a94:	08022294 	.word	0x08022294
 8010a98:	08022294 	.word	0x08022294
 8010a9c:	08022294 	.word	0x08022294
 8010aa0:	08022298 	.word	0x08022298

08010aa4 <malloc>:
 8010aa4:	4b02      	ldr	r3, [pc, #8]	; (8010ab0 <malloc+0xc>)
 8010aa6:	4601      	mov	r1, r0
 8010aa8:	6818      	ldr	r0, [r3, #0]
 8010aaa:	f000 b86d 	b.w	8010b88 <_malloc_r>
 8010aae:	bf00      	nop
 8010ab0:	20000030 	.word	0x20000030

08010ab4 <free>:
 8010ab4:	4b02      	ldr	r3, [pc, #8]	; (8010ac0 <free+0xc>)
 8010ab6:	4601      	mov	r1, r0
 8010ab8:	6818      	ldr	r0, [r3, #0]
 8010aba:	f000 b817 	b.w	8010aec <_free_r>
 8010abe:	bf00      	nop
 8010ac0:	20000030 	.word	0x20000030

08010ac4 <memcpy>:
 8010ac4:	b510      	push	{r4, lr}
 8010ac6:	1e43      	subs	r3, r0, #1
 8010ac8:	440a      	add	r2, r1
 8010aca:	4291      	cmp	r1, r2
 8010acc:	d100      	bne.n	8010ad0 <memcpy+0xc>
 8010ace:	bd10      	pop	{r4, pc}
 8010ad0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ad4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010ad8:	e7f7      	b.n	8010aca <memcpy+0x6>

08010ada <memset>:
 8010ada:	4402      	add	r2, r0
 8010adc:	4603      	mov	r3, r0
 8010ade:	4293      	cmp	r3, r2
 8010ae0:	d100      	bne.n	8010ae4 <memset+0xa>
 8010ae2:	4770      	bx	lr
 8010ae4:	f803 1b01 	strb.w	r1, [r3], #1
 8010ae8:	e7f9      	b.n	8010ade <memset+0x4>
	...

08010aec <_free_r>:
 8010aec:	b538      	push	{r3, r4, r5, lr}
 8010aee:	4605      	mov	r5, r0
 8010af0:	2900      	cmp	r1, #0
 8010af2:	d045      	beq.n	8010b80 <_free_r+0x94>
 8010af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010af8:	1f0c      	subs	r4, r1, #4
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	bfb8      	it	lt
 8010afe:	18e4      	addlt	r4, r4, r3
 8010b00:	f000 f92c 	bl	8010d5c <__malloc_lock>
 8010b04:	4a1f      	ldr	r2, [pc, #124]	; (8010b84 <_free_r+0x98>)
 8010b06:	6813      	ldr	r3, [r2, #0]
 8010b08:	4610      	mov	r0, r2
 8010b0a:	b933      	cbnz	r3, 8010b1a <_free_r+0x2e>
 8010b0c:	6063      	str	r3, [r4, #4]
 8010b0e:	6014      	str	r4, [r2, #0]
 8010b10:	4628      	mov	r0, r5
 8010b12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b16:	f000 b922 	b.w	8010d5e <__malloc_unlock>
 8010b1a:	42a3      	cmp	r3, r4
 8010b1c:	d90c      	bls.n	8010b38 <_free_r+0x4c>
 8010b1e:	6821      	ldr	r1, [r4, #0]
 8010b20:	1862      	adds	r2, r4, r1
 8010b22:	4293      	cmp	r3, r2
 8010b24:	bf04      	itt	eq
 8010b26:	681a      	ldreq	r2, [r3, #0]
 8010b28:	685b      	ldreq	r3, [r3, #4]
 8010b2a:	6063      	str	r3, [r4, #4]
 8010b2c:	bf04      	itt	eq
 8010b2e:	1852      	addeq	r2, r2, r1
 8010b30:	6022      	streq	r2, [r4, #0]
 8010b32:	6004      	str	r4, [r0, #0]
 8010b34:	e7ec      	b.n	8010b10 <_free_r+0x24>
 8010b36:	4613      	mov	r3, r2
 8010b38:	685a      	ldr	r2, [r3, #4]
 8010b3a:	b10a      	cbz	r2, 8010b40 <_free_r+0x54>
 8010b3c:	42a2      	cmp	r2, r4
 8010b3e:	d9fa      	bls.n	8010b36 <_free_r+0x4a>
 8010b40:	6819      	ldr	r1, [r3, #0]
 8010b42:	1858      	adds	r0, r3, r1
 8010b44:	42a0      	cmp	r0, r4
 8010b46:	d10b      	bne.n	8010b60 <_free_r+0x74>
 8010b48:	6820      	ldr	r0, [r4, #0]
 8010b4a:	4401      	add	r1, r0
 8010b4c:	1858      	adds	r0, r3, r1
 8010b4e:	4282      	cmp	r2, r0
 8010b50:	6019      	str	r1, [r3, #0]
 8010b52:	d1dd      	bne.n	8010b10 <_free_r+0x24>
 8010b54:	6810      	ldr	r0, [r2, #0]
 8010b56:	6852      	ldr	r2, [r2, #4]
 8010b58:	605a      	str	r2, [r3, #4]
 8010b5a:	4401      	add	r1, r0
 8010b5c:	6019      	str	r1, [r3, #0]
 8010b5e:	e7d7      	b.n	8010b10 <_free_r+0x24>
 8010b60:	d902      	bls.n	8010b68 <_free_r+0x7c>
 8010b62:	230c      	movs	r3, #12
 8010b64:	602b      	str	r3, [r5, #0]
 8010b66:	e7d3      	b.n	8010b10 <_free_r+0x24>
 8010b68:	6820      	ldr	r0, [r4, #0]
 8010b6a:	1821      	adds	r1, r4, r0
 8010b6c:	428a      	cmp	r2, r1
 8010b6e:	bf04      	itt	eq
 8010b70:	6811      	ldreq	r1, [r2, #0]
 8010b72:	6852      	ldreq	r2, [r2, #4]
 8010b74:	6062      	str	r2, [r4, #4]
 8010b76:	bf04      	itt	eq
 8010b78:	1809      	addeq	r1, r1, r0
 8010b7a:	6021      	streq	r1, [r4, #0]
 8010b7c:	605c      	str	r4, [r3, #4]
 8010b7e:	e7c7      	b.n	8010b10 <_free_r+0x24>
 8010b80:	bd38      	pop	{r3, r4, r5, pc}
 8010b82:	bf00      	nop
 8010b84:	20000484 	.word	0x20000484

08010b88 <_malloc_r>:
 8010b88:	b570      	push	{r4, r5, r6, lr}
 8010b8a:	1ccd      	adds	r5, r1, #3
 8010b8c:	f025 0503 	bic.w	r5, r5, #3
 8010b90:	3508      	adds	r5, #8
 8010b92:	2d0c      	cmp	r5, #12
 8010b94:	bf38      	it	cc
 8010b96:	250c      	movcc	r5, #12
 8010b98:	2d00      	cmp	r5, #0
 8010b9a:	4606      	mov	r6, r0
 8010b9c:	db01      	blt.n	8010ba2 <_malloc_r+0x1a>
 8010b9e:	42a9      	cmp	r1, r5
 8010ba0:	d903      	bls.n	8010baa <_malloc_r+0x22>
 8010ba2:	230c      	movs	r3, #12
 8010ba4:	6033      	str	r3, [r6, #0]
 8010ba6:	2000      	movs	r0, #0
 8010ba8:	bd70      	pop	{r4, r5, r6, pc}
 8010baa:	f000 f8d7 	bl	8010d5c <__malloc_lock>
 8010bae:	4a23      	ldr	r2, [pc, #140]	; (8010c3c <_malloc_r+0xb4>)
 8010bb0:	6814      	ldr	r4, [r2, #0]
 8010bb2:	4621      	mov	r1, r4
 8010bb4:	b991      	cbnz	r1, 8010bdc <_malloc_r+0x54>
 8010bb6:	4c22      	ldr	r4, [pc, #136]	; (8010c40 <_malloc_r+0xb8>)
 8010bb8:	6823      	ldr	r3, [r4, #0]
 8010bba:	b91b      	cbnz	r3, 8010bc4 <_malloc_r+0x3c>
 8010bbc:	4630      	mov	r0, r6
 8010bbe:	f000 f841 	bl	8010c44 <_sbrk_r>
 8010bc2:	6020      	str	r0, [r4, #0]
 8010bc4:	4629      	mov	r1, r5
 8010bc6:	4630      	mov	r0, r6
 8010bc8:	f000 f83c 	bl	8010c44 <_sbrk_r>
 8010bcc:	1c43      	adds	r3, r0, #1
 8010bce:	d126      	bne.n	8010c1e <_malloc_r+0x96>
 8010bd0:	230c      	movs	r3, #12
 8010bd2:	6033      	str	r3, [r6, #0]
 8010bd4:	4630      	mov	r0, r6
 8010bd6:	f000 f8c2 	bl	8010d5e <__malloc_unlock>
 8010bda:	e7e4      	b.n	8010ba6 <_malloc_r+0x1e>
 8010bdc:	680b      	ldr	r3, [r1, #0]
 8010bde:	1b5b      	subs	r3, r3, r5
 8010be0:	d41a      	bmi.n	8010c18 <_malloc_r+0x90>
 8010be2:	2b0b      	cmp	r3, #11
 8010be4:	d90f      	bls.n	8010c06 <_malloc_r+0x7e>
 8010be6:	600b      	str	r3, [r1, #0]
 8010be8:	50cd      	str	r5, [r1, r3]
 8010bea:	18cc      	adds	r4, r1, r3
 8010bec:	4630      	mov	r0, r6
 8010bee:	f000 f8b6 	bl	8010d5e <__malloc_unlock>
 8010bf2:	f104 000b 	add.w	r0, r4, #11
 8010bf6:	1d23      	adds	r3, r4, #4
 8010bf8:	f020 0007 	bic.w	r0, r0, #7
 8010bfc:	1ac3      	subs	r3, r0, r3
 8010bfe:	d01b      	beq.n	8010c38 <_malloc_r+0xb0>
 8010c00:	425a      	negs	r2, r3
 8010c02:	50e2      	str	r2, [r4, r3]
 8010c04:	bd70      	pop	{r4, r5, r6, pc}
 8010c06:	428c      	cmp	r4, r1
 8010c08:	bf0d      	iteet	eq
 8010c0a:	6863      	ldreq	r3, [r4, #4]
 8010c0c:	684b      	ldrne	r3, [r1, #4]
 8010c0e:	6063      	strne	r3, [r4, #4]
 8010c10:	6013      	streq	r3, [r2, #0]
 8010c12:	bf18      	it	ne
 8010c14:	460c      	movne	r4, r1
 8010c16:	e7e9      	b.n	8010bec <_malloc_r+0x64>
 8010c18:	460c      	mov	r4, r1
 8010c1a:	6849      	ldr	r1, [r1, #4]
 8010c1c:	e7ca      	b.n	8010bb4 <_malloc_r+0x2c>
 8010c1e:	1cc4      	adds	r4, r0, #3
 8010c20:	f024 0403 	bic.w	r4, r4, #3
 8010c24:	42a0      	cmp	r0, r4
 8010c26:	d005      	beq.n	8010c34 <_malloc_r+0xac>
 8010c28:	1a21      	subs	r1, r4, r0
 8010c2a:	4630      	mov	r0, r6
 8010c2c:	f000 f80a 	bl	8010c44 <_sbrk_r>
 8010c30:	3001      	adds	r0, #1
 8010c32:	d0cd      	beq.n	8010bd0 <_malloc_r+0x48>
 8010c34:	6025      	str	r5, [r4, #0]
 8010c36:	e7d9      	b.n	8010bec <_malloc_r+0x64>
 8010c38:	bd70      	pop	{r4, r5, r6, pc}
 8010c3a:	bf00      	nop
 8010c3c:	20000484 	.word	0x20000484
 8010c40:	20000488 	.word	0x20000488

08010c44 <_sbrk_r>:
 8010c44:	b538      	push	{r3, r4, r5, lr}
 8010c46:	4c06      	ldr	r4, [pc, #24]	; (8010c60 <_sbrk_r+0x1c>)
 8010c48:	2300      	movs	r3, #0
 8010c4a:	4605      	mov	r5, r0
 8010c4c:	4608      	mov	r0, r1
 8010c4e:	6023      	str	r3, [r4, #0]
 8010c50:	f7ff fe72 	bl	8010938 <_sbrk>
 8010c54:	1c43      	adds	r3, r0, #1
 8010c56:	d102      	bne.n	8010c5e <_sbrk_r+0x1a>
 8010c58:	6823      	ldr	r3, [r4, #0]
 8010c5a:	b103      	cbz	r3, 8010c5e <_sbrk_r+0x1a>
 8010c5c:	602b      	str	r3, [r5, #0]
 8010c5e:	bd38      	pop	{r3, r4, r5, pc}
 8010c60:	200024e0 	.word	0x200024e0

08010c64 <siprintf>:
 8010c64:	b40e      	push	{r1, r2, r3}
 8010c66:	b500      	push	{lr}
 8010c68:	b09c      	sub	sp, #112	; 0x70
 8010c6a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8010c6e:	ab1d      	add	r3, sp, #116	; 0x74
 8010c70:	f8ad 1014 	strh.w	r1, [sp, #20]
 8010c74:	9002      	str	r0, [sp, #8]
 8010c76:	9006      	str	r0, [sp, #24]
 8010c78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010c7c:	480a      	ldr	r0, [pc, #40]	; (8010ca8 <siprintf+0x44>)
 8010c7e:	9104      	str	r1, [sp, #16]
 8010c80:	9107      	str	r1, [sp, #28]
 8010c82:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010c86:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c8a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8010c8e:	6800      	ldr	r0, [r0, #0]
 8010c90:	9301      	str	r3, [sp, #4]
 8010c92:	a902      	add	r1, sp, #8
 8010c94:	f000 f8c0 	bl	8010e18 <_svfiprintf_r>
 8010c98:	9b02      	ldr	r3, [sp, #8]
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	701a      	strb	r2, [r3, #0]
 8010c9e:	b01c      	add	sp, #112	; 0x70
 8010ca0:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ca4:	b003      	add	sp, #12
 8010ca6:	4770      	bx	lr
 8010ca8:	20000030 	.word	0x20000030

08010cac <strncpy>:
 8010cac:	b570      	push	{r4, r5, r6, lr}
 8010cae:	4604      	mov	r4, r0
 8010cb0:	b902      	cbnz	r2, 8010cb4 <strncpy+0x8>
 8010cb2:	bd70      	pop	{r4, r5, r6, pc}
 8010cb4:	4623      	mov	r3, r4
 8010cb6:	f811 5b01 	ldrb.w	r5, [r1], #1
 8010cba:	f803 5b01 	strb.w	r5, [r3], #1
 8010cbe:	1e56      	subs	r6, r2, #1
 8010cc0:	b91d      	cbnz	r5, 8010cca <strncpy+0x1e>
 8010cc2:	4414      	add	r4, r2
 8010cc4:	42a3      	cmp	r3, r4
 8010cc6:	d103      	bne.n	8010cd0 <strncpy+0x24>
 8010cc8:	bd70      	pop	{r4, r5, r6, pc}
 8010cca:	461c      	mov	r4, r3
 8010ccc:	4632      	mov	r2, r6
 8010cce:	e7ef      	b.n	8010cb0 <strncpy+0x4>
 8010cd0:	f803 5b01 	strb.w	r5, [r3], #1
 8010cd4:	e7f6      	b.n	8010cc4 <strncpy+0x18>
	...

08010cd8 <__utoa>:
 8010cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cda:	4c1e      	ldr	r4, [pc, #120]	; (8010d54 <__utoa+0x7c>)
 8010cdc:	b08b      	sub	sp, #44	; 0x2c
 8010cde:	4603      	mov	r3, r0
 8010ce0:	460f      	mov	r7, r1
 8010ce2:	466d      	mov	r5, sp
 8010ce4:	f104 0e20 	add.w	lr, r4, #32
 8010ce8:	6820      	ldr	r0, [r4, #0]
 8010cea:	6861      	ldr	r1, [r4, #4]
 8010cec:	462e      	mov	r6, r5
 8010cee:	c603      	stmia	r6!, {r0, r1}
 8010cf0:	3408      	adds	r4, #8
 8010cf2:	4574      	cmp	r4, lr
 8010cf4:	4635      	mov	r5, r6
 8010cf6:	d1f7      	bne.n	8010ce8 <__utoa+0x10>
 8010cf8:	7921      	ldrb	r1, [r4, #4]
 8010cfa:	7131      	strb	r1, [r6, #4]
 8010cfc:	1e91      	subs	r1, r2, #2
 8010cfe:	6820      	ldr	r0, [r4, #0]
 8010d00:	6030      	str	r0, [r6, #0]
 8010d02:	2922      	cmp	r1, #34	; 0x22
 8010d04:	f04f 0100 	mov.w	r1, #0
 8010d08:	d904      	bls.n	8010d14 <__utoa+0x3c>
 8010d0a:	7039      	strb	r1, [r7, #0]
 8010d0c:	460f      	mov	r7, r1
 8010d0e:	4638      	mov	r0, r7
 8010d10:	b00b      	add	sp, #44	; 0x2c
 8010d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d14:	1e78      	subs	r0, r7, #1
 8010d16:	4606      	mov	r6, r0
 8010d18:	fbb3 f5f2 	udiv	r5, r3, r2
 8010d1c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8010d20:	fb02 3315 	mls	r3, r2, r5, r3
 8010d24:	4473      	add	r3, lr
 8010d26:	1c4c      	adds	r4, r1, #1
 8010d28:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8010d2c:	f806 3f01 	strb.w	r3, [r6, #1]!
 8010d30:	462b      	mov	r3, r5
 8010d32:	b965      	cbnz	r5, 8010d4e <__utoa+0x76>
 8010d34:	553d      	strb	r5, [r7, r4]
 8010d36:	187a      	adds	r2, r7, r1
 8010d38:	1acc      	subs	r4, r1, r3
 8010d3a:	42a3      	cmp	r3, r4
 8010d3c:	dae7      	bge.n	8010d0e <__utoa+0x36>
 8010d3e:	7844      	ldrb	r4, [r0, #1]
 8010d40:	7815      	ldrb	r5, [r2, #0]
 8010d42:	f800 5f01 	strb.w	r5, [r0, #1]!
 8010d46:	3301      	adds	r3, #1
 8010d48:	f802 4901 	strb.w	r4, [r2], #-1
 8010d4c:	e7f4      	b.n	8010d38 <__utoa+0x60>
 8010d4e:	4621      	mov	r1, r4
 8010d50:	e7e2      	b.n	8010d18 <__utoa+0x40>
 8010d52:	bf00      	nop
 8010d54:	08022234 	.word	0x08022234

08010d58 <utoa>:
 8010d58:	f7ff bfbe 	b.w	8010cd8 <__utoa>

08010d5c <__malloc_lock>:
 8010d5c:	4770      	bx	lr

08010d5e <__malloc_unlock>:
 8010d5e:	4770      	bx	lr

08010d60 <__ssputs_r>:
 8010d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d64:	688e      	ldr	r6, [r1, #8]
 8010d66:	429e      	cmp	r6, r3
 8010d68:	4682      	mov	sl, r0
 8010d6a:	460c      	mov	r4, r1
 8010d6c:	4691      	mov	r9, r2
 8010d6e:	4698      	mov	r8, r3
 8010d70:	d835      	bhi.n	8010dde <__ssputs_r+0x7e>
 8010d72:	898a      	ldrh	r2, [r1, #12]
 8010d74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010d78:	d031      	beq.n	8010dde <__ssputs_r+0x7e>
 8010d7a:	6825      	ldr	r5, [r4, #0]
 8010d7c:	6909      	ldr	r1, [r1, #16]
 8010d7e:	1a6f      	subs	r7, r5, r1
 8010d80:	6965      	ldr	r5, [r4, #20]
 8010d82:	2302      	movs	r3, #2
 8010d84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010d88:	fb95 f5f3 	sdiv	r5, r5, r3
 8010d8c:	f108 0301 	add.w	r3, r8, #1
 8010d90:	443b      	add	r3, r7
 8010d92:	429d      	cmp	r5, r3
 8010d94:	bf38      	it	cc
 8010d96:	461d      	movcc	r5, r3
 8010d98:	0553      	lsls	r3, r2, #21
 8010d9a:	d531      	bpl.n	8010e00 <__ssputs_r+0xa0>
 8010d9c:	4629      	mov	r1, r5
 8010d9e:	f7ff fef3 	bl	8010b88 <_malloc_r>
 8010da2:	4606      	mov	r6, r0
 8010da4:	b950      	cbnz	r0, 8010dbc <__ssputs_r+0x5c>
 8010da6:	230c      	movs	r3, #12
 8010da8:	f8ca 3000 	str.w	r3, [sl]
 8010dac:	89a3      	ldrh	r3, [r4, #12]
 8010dae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010db2:	81a3      	strh	r3, [r4, #12]
 8010db4:	f04f 30ff 	mov.w	r0, #4294967295
 8010db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dbc:	463a      	mov	r2, r7
 8010dbe:	6921      	ldr	r1, [r4, #16]
 8010dc0:	f7ff fe80 	bl	8010ac4 <memcpy>
 8010dc4:	89a3      	ldrh	r3, [r4, #12]
 8010dc6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010dca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010dce:	81a3      	strh	r3, [r4, #12]
 8010dd0:	6126      	str	r6, [r4, #16]
 8010dd2:	6165      	str	r5, [r4, #20]
 8010dd4:	443e      	add	r6, r7
 8010dd6:	1bed      	subs	r5, r5, r7
 8010dd8:	6026      	str	r6, [r4, #0]
 8010dda:	60a5      	str	r5, [r4, #8]
 8010ddc:	4646      	mov	r6, r8
 8010dde:	4546      	cmp	r6, r8
 8010de0:	bf28      	it	cs
 8010de2:	4646      	movcs	r6, r8
 8010de4:	4632      	mov	r2, r6
 8010de6:	4649      	mov	r1, r9
 8010de8:	6820      	ldr	r0, [r4, #0]
 8010dea:	f000 fa9f 	bl	801132c <memmove>
 8010dee:	68a3      	ldr	r3, [r4, #8]
 8010df0:	1b9b      	subs	r3, r3, r6
 8010df2:	60a3      	str	r3, [r4, #8]
 8010df4:	6823      	ldr	r3, [r4, #0]
 8010df6:	441e      	add	r6, r3
 8010df8:	6026      	str	r6, [r4, #0]
 8010dfa:	2000      	movs	r0, #0
 8010dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e00:	462a      	mov	r2, r5
 8010e02:	f000 faad 	bl	8011360 <_realloc_r>
 8010e06:	4606      	mov	r6, r0
 8010e08:	2800      	cmp	r0, #0
 8010e0a:	d1e1      	bne.n	8010dd0 <__ssputs_r+0x70>
 8010e0c:	6921      	ldr	r1, [r4, #16]
 8010e0e:	4650      	mov	r0, sl
 8010e10:	f7ff fe6c 	bl	8010aec <_free_r>
 8010e14:	e7c7      	b.n	8010da6 <__ssputs_r+0x46>
	...

08010e18 <_svfiprintf_r>:
 8010e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e1c:	b09d      	sub	sp, #116	; 0x74
 8010e1e:	4680      	mov	r8, r0
 8010e20:	9303      	str	r3, [sp, #12]
 8010e22:	898b      	ldrh	r3, [r1, #12]
 8010e24:	061c      	lsls	r4, r3, #24
 8010e26:	460d      	mov	r5, r1
 8010e28:	4616      	mov	r6, r2
 8010e2a:	d50f      	bpl.n	8010e4c <_svfiprintf_r+0x34>
 8010e2c:	690b      	ldr	r3, [r1, #16]
 8010e2e:	b96b      	cbnz	r3, 8010e4c <_svfiprintf_r+0x34>
 8010e30:	2140      	movs	r1, #64	; 0x40
 8010e32:	f7ff fea9 	bl	8010b88 <_malloc_r>
 8010e36:	6028      	str	r0, [r5, #0]
 8010e38:	6128      	str	r0, [r5, #16]
 8010e3a:	b928      	cbnz	r0, 8010e48 <_svfiprintf_r+0x30>
 8010e3c:	230c      	movs	r3, #12
 8010e3e:	f8c8 3000 	str.w	r3, [r8]
 8010e42:	f04f 30ff 	mov.w	r0, #4294967295
 8010e46:	e0c5      	b.n	8010fd4 <_svfiprintf_r+0x1bc>
 8010e48:	2340      	movs	r3, #64	; 0x40
 8010e4a:	616b      	str	r3, [r5, #20]
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	9309      	str	r3, [sp, #36]	; 0x24
 8010e50:	2320      	movs	r3, #32
 8010e52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010e56:	2330      	movs	r3, #48	; 0x30
 8010e58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010e5c:	f04f 0b01 	mov.w	fp, #1
 8010e60:	4637      	mov	r7, r6
 8010e62:	463c      	mov	r4, r7
 8010e64:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d13c      	bne.n	8010ee6 <_svfiprintf_r+0xce>
 8010e6c:	ebb7 0a06 	subs.w	sl, r7, r6
 8010e70:	d00b      	beq.n	8010e8a <_svfiprintf_r+0x72>
 8010e72:	4653      	mov	r3, sl
 8010e74:	4632      	mov	r2, r6
 8010e76:	4629      	mov	r1, r5
 8010e78:	4640      	mov	r0, r8
 8010e7a:	f7ff ff71 	bl	8010d60 <__ssputs_r>
 8010e7e:	3001      	adds	r0, #1
 8010e80:	f000 80a3 	beq.w	8010fca <_svfiprintf_r+0x1b2>
 8010e84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e86:	4453      	add	r3, sl
 8010e88:	9309      	str	r3, [sp, #36]	; 0x24
 8010e8a:	783b      	ldrb	r3, [r7, #0]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	f000 809c 	beq.w	8010fca <_svfiprintf_r+0x1b2>
 8010e92:	2300      	movs	r3, #0
 8010e94:	f04f 32ff 	mov.w	r2, #4294967295
 8010e98:	9304      	str	r3, [sp, #16]
 8010e9a:	9307      	str	r3, [sp, #28]
 8010e9c:	9205      	str	r2, [sp, #20]
 8010e9e:	9306      	str	r3, [sp, #24]
 8010ea0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010ea4:	931a      	str	r3, [sp, #104]	; 0x68
 8010ea6:	2205      	movs	r2, #5
 8010ea8:	7821      	ldrb	r1, [r4, #0]
 8010eaa:	4850      	ldr	r0, [pc, #320]	; (8010fec <_svfiprintf_r+0x1d4>)
 8010eac:	f7ef f998 	bl	80001e0 <memchr>
 8010eb0:	1c67      	adds	r7, r4, #1
 8010eb2:	9b04      	ldr	r3, [sp, #16]
 8010eb4:	b9d8      	cbnz	r0, 8010eee <_svfiprintf_r+0xd6>
 8010eb6:	06d9      	lsls	r1, r3, #27
 8010eb8:	bf44      	itt	mi
 8010eba:	2220      	movmi	r2, #32
 8010ebc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010ec0:	071a      	lsls	r2, r3, #28
 8010ec2:	bf44      	itt	mi
 8010ec4:	222b      	movmi	r2, #43	; 0x2b
 8010ec6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010eca:	7822      	ldrb	r2, [r4, #0]
 8010ecc:	2a2a      	cmp	r2, #42	; 0x2a
 8010ece:	d016      	beq.n	8010efe <_svfiprintf_r+0xe6>
 8010ed0:	9a07      	ldr	r2, [sp, #28]
 8010ed2:	2100      	movs	r1, #0
 8010ed4:	200a      	movs	r0, #10
 8010ed6:	4627      	mov	r7, r4
 8010ed8:	3401      	adds	r4, #1
 8010eda:	783b      	ldrb	r3, [r7, #0]
 8010edc:	3b30      	subs	r3, #48	; 0x30
 8010ede:	2b09      	cmp	r3, #9
 8010ee0:	d951      	bls.n	8010f86 <_svfiprintf_r+0x16e>
 8010ee2:	b1c9      	cbz	r1, 8010f18 <_svfiprintf_r+0x100>
 8010ee4:	e011      	b.n	8010f0a <_svfiprintf_r+0xf2>
 8010ee6:	2b25      	cmp	r3, #37	; 0x25
 8010ee8:	d0c0      	beq.n	8010e6c <_svfiprintf_r+0x54>
 8010eea:	4627      	mov	r7, r4
 8010eec:	e7b9      	b.n	8010e62 <_svfiprintf_r+0x4a>
 8010eee:	4a3f      	ldr	r2, [pc, #252]	; (8010fec <_svfiprintf_r+0x1d4>)
 8010ef0:	1a80      	subs	r0, r0, r2
 8010ef2:	fa0b f000 	lsl.w	r0, fp, r0
 8010ef6:	4318      	orrs	r0, r3
 8010ef8:	9004      	str	r0, [sp, #16]
 8010efa:	463c      	mov	r4, r7
 8010efc:	e7d3      	b.n	8010ea6 <_svfiprintf_r+0x8e>
 8010efe:	9a03      	ldr	r2, [sp, #12]
 8010f00:	1d11      	adds	r1, r2, #4
 8010f02:	6812      	ldr	r2, [r2, #0]
 8010f04:	9103      	str	r1, [sp, #12]
 8010f06:	2a00      	cmp	r2, #0
 8010f08:	db01      	blt.n	8010f0e <_svfiprintf_r+0xf6>
 8010f0a:	9207      	str	r2, [sp, #28]
 8010f0c:	e004      	b.n	8010f18 <_svfiprintf_r+0x100>
 8010f0e:	4252      	negs	r2, r2
 8010f10:	f043 0302 	orr.w	r3, r3, #2
 8010f14:	9207      	str	r2, [sp, #28]
 8010f16:	9304      	str	r3, [sp, #16]
 8010f18:	783b      	ldrb	r3, [r7, #0]
 8010f1a:	2b2e      	cmp	r3, #46	; 0x2e
 8010f1c:	d10e      	bne.n	8010f3c <_svfiprintf_r+0x124>
 8010f1e:	787b      	ldrb	r3, [r7, #1]
 8010f20:	2b2a      	cmp	r3, #42	; 0x2a
 8010f22:	f107 0101 	add.w	r1, r7, #1
 8010f26:	d132      	bne.n	8010f8e <_svfiprintf_r+0x176>
 8010f28:	9b03      	ldr	r3, [sp, #12]
 8010f2a:	1d1a      	adds	r2, r3, #4
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	9203      	str	r2, [sp, #12]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	bfb8      	it	lt
 8010f34:	f04f 33ff 	movlt.w	r3, #4294967295
 8010f38:	3702      	adds	r7, #2
 8010f3a:	9305      	str	r3, [sp, #20]
 8010f3c:	4c2c      	ldr	r4, [pc, #176]	; (8010ff0 <_svfiprintf_r+0x1d8>)
 8010f3e:	7839      	ldrb	r1, [r7, #0]
 8010f40:	2203      	movs	r2, #3
 8010f42:	4620      	mov	r0, r4
 8010f44:	f7ef f94c 	bl	80001e0 <memchr>
 8010f48:	b138      	cbz	r0, 8010f5a <_svfiprintf_r+0x142>
 8010f4a:	2340      	movs	r3, #64	; 0x40
 8010f4c:	1b00      	subs	r0, r0, r4
 8010f4e:	fa03 f000 	lsl.w	r0, r3, r0
 8010f52:	9b04      	ldr	r3, [sp, #16]
 8010f54:	4303      	orrs	r3, r0
 8010f56:	9304      	str	r3, [sp, #16]
 8010f58:	3701      	adds	r7, #1
 8010f5a:	7839      	ldrb	r1, [r7, #0]
 8010f5c:	4825      	ldr	r0, [pc, #148]	; (8010ff4 <_svfiprintf_r+0x1dc>)
 8010f5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010f62:	2206      	movs	r2, #6
 8010f64:	1c7e      	adds	r6, r7, #1
 8010f66:	f7ef f93b 	bl	80001e0 <memchr>
 8010f6a:	2800      	cmp	r0, #0
 8010f6c:	d035      	beq.n	8010fda <_svfiprintf_r+0x1c2>
 8010f6e:	4b22      	ldr	r3, [pc, #136]	; (8010ff8 <_svfiprintf_r+0x1e0>)
 8010f70:	b9fb      	cbnz	r3, 8010fb2 <_svfiprintf_r+0x19a>
 8010f72:	9b03      	ldr	r3, [sp, #12]
 8010f74:	3307      	adds	r3, #7
 8010f76:	f023 0307 	bic.w	r3, r3, #7
 8010f7a:	3308      	adds	r3, #8
 8010f7c:	9303      	str	r3, [sp, #12]
 8010f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f80:	444b      	add	r3, r9
 8010f82:	9309      	str	r3, [sp, #36]	; 0x24
 8010f84:	e76c      	b.n	8010e60 <_svfiprintf_r+0x48>
 8010f86:	fb00 3202 	mla	r2, r0, r2, r3
 8010f8a:	2101      	movs	r1, #1
 8010f8c:	e7a3      	b.n	8010ed6 <_svfiprintf_r+0xbe>
 8010f8e:	2300      	movs	r3, #0
 8010f90:	9305      	str	r3, [sp, #20]
 8010f92:	4618      	mov	r0, r3
 8010f94:	240a      	movs	r4, #10
 8010f96:	460f      	mov	r7, r1
 8010f98:	3101      	adds	r1, #1
 8010f9a:	783a      	ldrb	r2, [r7, #0]
 8010f9c:	3a30      	subs	r2, #48	; 0x30
 8010f9e:	2a09      	cmp	r2, #9
 8010fa0:	d903      	bls.n	8010faa <_svfiprintf_r+0x192>
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d0ca      	beq.n	8010f3c <_svfiprintf_r+0x124>
 8010fa6:	9005      	str	r0, [sp, #20]
 8010fa8:	e7c8      	b.n	8010f3c <_svfiprintf_r+0x124>
 8010faa:	fb04 2000 	mla	r0, r4, r0, r2
 8010fae:	2301      	movs	r3, #1
 8010fb0:	e7f1      	b.n	8010f96 <_svfiprintf_r+0x17e>
 8010fb2:	ab03      	add	r3, sp, #12
 8010fb4:	9300      	str	r3, [sp, #0]
 8010fb6:	462a      	mov	r2, r5
 8010fb8:	4b10      	ldr	r3, [pc, #64]	; (8010ffc <_svfiprintf_r+0x1e4>)
 8010fba:	a904      	add	r1, sp, #16
 8010fbc:	4640      	mov	r0, r8
 8010fbe:	f3af 8000 	nop.w
 8010fc2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010fc6:	4681      	mov	r9, r0
 8010fc8:	d1d9      	bne.n	8010f7e <_svfiprintf_r+0x166>
 8010fca:	89ab      	ldrh	r3, [r5, #12]
 8010fcc:	065b      	lsls	r3, r3, #25
 8010fce:	f53f af38 	bmi.w	8010e42 <_svfiprintf_r+0x2a>
 8010fd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010fd4:	b01d      	add	sp, #116	; 0x74
 8010fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fda:	ab03      	add	r3, sp, #12
 8010fdc:	9300      	str	r3, [sp, #0]
 8010fde:	462a      	mov	r2, r5
 8010fe0:	4b06      	ldr	r3, [pc, #24]	; (8010ffc <_svfiprintf_r+0x1e4>)
 8010fe2:	a904      	add	r1, sp, #16
 8010fe4:	4640      	mov	r0, r8
 8010fe6:	f000 f881 	bl	80110ec <_printf_i>
 8010fea:	e7ea      	b.n	8010fc2 <_svfiprintf_r+0x1aa>
 8010fec:	08022259 	.word	0x08022259
 8010ff0:	0802225f 	.word	0x0802225f
 8010ff4:	08022263 	.word	0x08022263
 8010ff8:	00000000 	.word	0x00000000
 8010ffc:	08010d61 	.word	0x08010d61

08011000 <_printf_common>:
 8011000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011004:	4691      	mov	r9, r2
 8011006:	461f      	mov	r7, r3
 8011008:	688a      	ldr	r2, [r1, #8]
 801100a:	690b      	ldr	r3, [r1, #16]
 801100c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011010:	4293      	cmp	r3, r2
 8011012:	bfb8      	it	lt
 8011014:	4613      	movlt	r3, r2
 8011016:	f8c9 3000 	str.w	r3, [r9]
 801101a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801101e:	4606      	mov	r6, r0
 8011020:	460c      	mov	r4, r1
 8011022:	b112      	cbz	r2, 801102a <_printf_common+0x2a>
 8011024:	3301      	adds	r3, #1
 8011026:	f8c9 3000 	str.w	r3, [r9]
 801102a:	6823      	ldr	r3, [r4, #0]
 801102c:	0699      	lsls	r1, r3, #26
 801102e:	bf42      	ittt	mi
 8011030:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011034:	3302      	addmi	r3, #2
 8011036:	f8c9 3000 	strmi.w	r3, [r9]
 801103a:	6825      	ldr	r5, [r4, #0]
 801103c:	f015 0506 	ands.w	r5, r5, #6
 8011040:	d107      	bne.n	8011052 <_printf_common+0x52>
 8011042:	f104 0a19 	add.w	sl, r4, #25
 8011046:	68e3      	ldr	r3, [r4, #12]
 8011048:	f8d9 2000 	ldr.w	r2, [r9]
 801104c:	1a9b      	subs	r3, r3, r2
 801104e:	429d      	cmp	r5, r3
 8011050:	db29      	blt.n	80110a6 <_printf_common+0xa6>
 8011052:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011056:	6822      	ldr	r2, [r4, #0]
 8011058:	3300      	adds	r3, #0
 801105a:	bf18      	it	ne
 801105c:	2301      	movne	r3, #1
 801105e:	0692      	lsls	r2, r2, #26
 8011060:	d42e      	bmi.n	80110c0 <_printf_common+0xc0>
 8011062:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011066:	4639      	mov	r1, r7
 8011068:	4630      	mov	r0, r6
 801106a:	47c0      	blx	r8
 801106c:	3001      	adds	r0, #1
 801106e:	d021      	beq.n	80110b4 <_printf_common+0xb4>
 8011070:	6823      	ldr	r3, [r4, #0]
 8011072:	68e5      	ldr	r5, [r4, #12]
 8011074:	f8d9 2000 	ldr.w	r2, [r9]
 8011078:	f003 0306 	and.w	r3, r3, #6
 801107c:	2b04      	cmp	r3, #4
 801107e:	bf08      	it	eq
 8011080:	1aad      	subeq	r5, r5, r2
 8011082:	68a3      	ldr	r3, [r4, #8]
 8011084:	6922      	ldr	r2, [r4, #16]
 8011086:	bf0c      	ite	eq
 8011088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801108c:	2500      	movne	r5, #0
 801108e:	4293      	cmp	r3, r2
 8011090:	bfc4      	itt	gt
 8011092:	1a9b      	subgt	r3, r3, r2
 8011094:	18ed      	addgt	r5, r5, r3
 8011096:	f04f 0900 	mov.w	r9, #0
 801109a:	341a      	adds	r4, #26
 801109c:	454d      	cmp	r5, r9
 801109e:	d11b      	bne.n	80110d8 <_printf_common+0xd8>
 80110a0:	2000      	movs	r0, #0
 80110a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110a6:	2301      	movs	r3, #1
 80110a8:	4652      	mov	r2, sl
 80110aa:	4639      	mov	r1, r7
 80110ac:	4630      	mov	r0, r6
 80110ae:	47c0      	blx	r8
 80110b0:	3001      	adds	r0, #1
 80110b2:	d103      	bne.n	80110bc <_printf_common+0xbc>
 80110b4:	f04f 30ff 	mov.w	r0, #4294967295
 80110b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110bc:	3501      	adds	r5, #1
 80110be:	e7c2      	b.n	8011046 <_printf_common+0x46>
 80110c0:	18e1      	adds	r1, r4, r3
 80110c2:	1c5a      	adds	r2, r3, #1
 80110c4:	2030      	movs	r0, #48	; 0x30
 80110c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80110ca:	4422      	add	r2, r4
 80110cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80110d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80110d4:	3302      	adds	r3, #2
 80110d6:	e7c4      	b.n	8011062 <_printf_common+0x62>
 80110d8:	2301      	movs	r3, #1
 80110da:	4622      	mov	r2, r4
 80110dc:	4639      	mov	r1, r7
 80110de:	4630      	mov	r0, r6
 80110e0:	47c0      	blx	r8
 80110e2:	3001      	adds	r0, #1
 80110e4:	d0e6      	beq.n	80110b4 <_printf_common+0xb4>
 80110e6:	f109 0901 	add.w	r9, r9, #1
 80110ea:	e7d7      	b.n	801109c <_printf_common+0x9c>

080110ec <_printf_i>:
 80110ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80110f0:	4617      	mov	r7, r2
 80110f2:	7e0a      	ldrb	r2, [r1, #24]
 80110f4:	b085      	sub	sp, #20
 80110f6:	2a6e      	cmp	r2, #110	; 0x6e
 80110f8:	4698      	mov	r8, r3
 80110fa:	4606      	mov	r6, r0
 80110fc:	460c      	mov	r4, r1
 80110fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011100:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8011104:	f000 80bc 	beq.w	8011280 <_printf_i+0x194>
 8011108:	d81a      	bhi.n	8011140 <_printf_i+0x54>
 801110a:	2a63      	cmp	r2, #99	; 0x63
 801110c:	d02e      	beq.n	801116c <_printf_i+0x80>
 801110e:	d80a      	bhi.n	8011126 <_printf_i+0x3a>
 8011110:	2a00      	cmp	r2, #0
 8011112:	f000 80c8 	beq.w	80112a6 <_printf_i+0x1ba>
 8011116:	2a58      	cmp	r2, #88	; 0x58
 8011118:	f000 808a 	beq.w	8011230 <_printf_i+0x144>
 801111c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011120:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8011124:	e02a      	b.n	801117c <_printf_i+0x90>
 8011126:	2a64      	cmp	r2, #100	; 0x64
 8011128:	d001      	beq.n	801112e <_printf_i+0x42>
 801112a:	2a69      	cmp	r2, #105	; 0x69
 801112c:	d1f6      	bne.n	801111c <_printf_i+0x30>
 801112e:	6821      	ldr	r1, [r4, #0]
 8011130:	681a      	ldr	r2, [r3, #0]
 8011132:	f011 0f80 	tst.w	r1, #128	; 0x80
 8011136:	d023      	beq.n	8011180 <_printf_i+0x94>
 8011138:	1d11      	adds	r1, r2, #4
 801113a:	6019      	str	r1, [r3, #0]
 801113c:	6813      	ldr	r3, [r2, #0]
 801113e:	e027      	b.n	8011190 <_printf_i+0xa4>
 8011140:	2a73      	cmp	r2, #115	; 0x73
 8011142:	f000 80b4 	beq.w	80112ae <_printf_i+0x1c2>
 8011146:	d808      	bhi.n	801115a <_printf_i+0x6e>
 8011148:	2a6f      	cmp	r2, #111	; 0x6f
 801114a:	d02a      	beq.n	80111a2 <_printf_i+0xb6>
 801114c:	2a70      	cmp	r2, #112	; 0x70
 801114e:	d1e5      	bne.n	801111c <_printf_i+0x30>
 8011150:	680a      	ldr	r2, [r1, #0]
 8011152:	f042 0220 	orr.w	r2, r2, #32
 8011156:	600a      	str	r2, [r1, #0]
 8011158:	e003      	b.n	8011162 <_printf_i+0x76>
 801115a:	2a75      	cmp	r2, #117	; 0x75
 801115c:	d021      	beq.n	80111a2 <_printf_i+0xb6>
 801115e:	2a78      	cmp	r2, #120	; 0x78
 8011160:	d1dc      	bne.n	801111c <_printf_i+0x30>
 8011162:	2278      	movs	r2, #120	; 0x78
 8011164:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8011168:	496e      	ldr	r1, [pc, #440]	; (8011324 <_printf_i+0x238>)
 801116a:	e064      	b.n	8011236 <_printf_i+0x14a>
 801116c:	681a      	ldr	r2, [r3, #0]
 801116e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8011172:	1d11      	adds	r1, r2, #4
 8011174:	6019      	str	r1, [r3, #0]
 8011176:	6813      	ldr	r3, [r2, #0]
 8011178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801117c:	2301      	movs	r3, #1
 801117e:	e0a3      	b.n	80112c8 <_printf_i+0x1dc>
 8011180:	f011 0f40 	tst.w	r1, #64	; 0x40
 8011184:	f102 0104 	add.w	r1, r2, #4
 8011188:	6019      	str	r1, [r3, #0]
 801118a:	d0d7      	beq.n	801113c <_printf_i+0x50>
 801118c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8011190:	2b00      	cmp	r3, #0
 8011192:	da03      	bge.n	801119c <_printf_i+0xb0>
 8011194:	222d      	movs	r2, #45	; 0x2d
 8011196:	425b      	negs	r3, r3
 8011198:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801119c:	4962      	ldr	r1, [pc, #392]	; (8011328 <_printf_i+0x23c>)
 801119e:	220a      	movs	r2, #10
 80111a0:	e017      	b.n	80111d2 <_printf_i+0xe6>
 80111a2:	6820      	ldr	r0, [r4, #0]
 80111a4:	6819      	ldr	r1, [r3, #0]
 80111a6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80111aa:	d003      	beq.n	80111b4 <_printf_i+0xc8>
 80111ac:	1d08      	adds	r0, r1, #4
 80111ae:	6018      	str	r0, [r3, #0]
 80111b0:	680b      	ldr	r3, [r1, #0]
 80111b2:	e006      	b.n	80111c2 <_printf_i+0xd6>
 80111b4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80111b8:	f101 0004 	add.w	r0, r1, #4
 80111bc:	6018      	str	r0, [r3, #0]
 80111be:	d0f7      	beq.n	80111b0 <_printf_i+0xc4>
 80111c0:	880b      	ldrh	r3, [r1, #0]
 80111c2:	4959      	ldr	r1, [pc, #356]	; (8011328 <_printf_i+0x23c>)
 80111c4:	2a6f      	cmp	r2, #111	; 0x6f
 80111c6:	bf14      	ite	ne
 80111c8:	220a      	movne	r2, #10
 80111ca:	2208      	moveq	r2, #8
 80111cc:	2000      	movs	r0, #0
 80111ce:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80111d2:	6865      	ldr	r5, [r4, #4]
 80111d4:	60a5      	str	r5, [r4, #8]
 80111d6:	2d00      	cmp	r5, #0
 80111d8:	f2c0 809c 	blt.w	8011314 <_printf_i+0x228>
 80111dc:	6820      	ldr	r0, [r4, #0]
 80111de:	f020 0004 	bic.w	r0, r0, #4
 80111e2:	6020      	str	r0, [r4, #0]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d13f      	bne.n	8011268 <_printf_i+0x17c>
 80111e8:	2d00      	cmp	r5, #0
 80111ea:	f040 8095 	bne.w	8011318 <_printf_i+0x22c>
 80111ee:	4675      	mov	r5, lr
 80111f0:	2a08      	cmp	r2, #8
 80111f2:	d10b      	bne.n	801120c <_printf_i+0x120>
 80111f4:	6823      	ldr	r3, [r4, #0]
 80111f6:	07da      	lsls	r2, r3, #31
 80111f8:	d508      	bpl.n	801120c <_printf_i+0x120>
 80111fa:	6923      	ldr	r3, [r4, #16]
 80111fc:	6862      	ldr	r2, [r4, #4]
 80111fe:	429a      	cmp	r2, r3
 8011200:	bfde      	ittt	le
 8011202:	2330      	movle	r3, #48	; 0x30
 8011204:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011208:	f105 35ff 	addle.w	r5, r5, #4294967295
 801120c:	ebae 0305 	sub.w	r3, lr, r5
 8011210:	6123      	str	r3, [r4, #16]
 8011212:	f8cd 8000 	str.w	r8, [sp]
 8011216:	463b      	mov	r3, r7
 8011218:	aa03      	add	r2, sp, #12
 801121a:	4621      	mov	r1, r4
 801121c:	4630      	mov	r0, r6
 801121e:	f7ff feef 	bl	8011000 <_printf_common>
 8011222:	3001      	adds	r0, #1
 8011224:	d155      	bne.n	80112d2 <_printf_i+0x1e6>
 8011226:	f04f 30ff 	mov.w	r0, #4294967295
 801122a:	b005      	add	sp, #20
 801122c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011230:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8011234:	493c      	ldr	r1, [pc, #240]	; (8011328 <_printf_i+0x23c>)
 8011236:	6822      	ldr	r2, [r4, #0]
 8011238:	6818      	ldr	r0, [r3, #0]
 801123a:	f012 0f80 	tst.w	r2, #128	; 0x80
 801123e:	f100 0504 	add.w	r5, r0, #4
 8011242:	601d      	str	r5, [r3, #0]
 8011244:	d001      	beq.n	801124a <_printf_i+0x15e>
 8011246:	6803      	ldr	r3, [r0, #0]
 8011248:	e002      	b.n	8011250 <_printf_i+0x164>
 801124a:	0655      	lsls	r5, r2, #25
 801124c:	d5fb      	bpl.n	8011246 <_printf_i+0x15a>
 801124e:	8803      	ldrh	r3, [r0, #0]
 8011250:	07d0      	lsls	r0, r2, #31
 8011252:	bf44      	itt	mi
 8011254:	f042 0220 	orrmi.w	r2, r2, #32
 8011258:	6022      	strmi	r2, [r4, #0]
 801125a:	b91b      	cbnz	r3, 8011264 <_printf_i+0x178>
 801125c:	6822      	ldr	r2, [r4, #0]
 801125e:	f022 0220 	bic.w	r2, r2, #32
 8011262:	6022      	str	r2, [r4, #0]
 8011264:	2210      	movs	r2, #16
 8011266:	e7b1      	b.n	80111cc <_printf_i+0xe0>
 8011268:	4675      	mov	r5, lr
 801126a:	fbb3 f0f2 	udiv	r0, r3, r2
 801126e:	fb02 3310 	mls	r3, r2, r0, r3
 8011272:	5ccb      	ldrb	r3, [r1, r3]
 8011274:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011278:	4603      	mov	r3, r0
 801127a:	2800      	cmp	r0, #0
 801127c:	d1f5      	bne.n	801126a <_printf_i+0x17e>
 801127e:	e7b7      	b.n	80111f0 <_printf_i+0x104>
 8011280:	6808      	ldr	r0, [r1, #0]
 8011282:	681a      	ldr	r2, [r3, #0]
 8011284:	6949      	ldr	r1, [r1, #20]
 8011286:	f010 0f80 	tst.w	r0, #128	; 0x80
 801128a:	d004      	beq.n	8011296 <_printf_i+0x1aa>
 801128c:	1d10      	adds	r0, r2, #4
 801128e:	6018      	str	r0, [r3, #0]
 8011290:	6813      	ldr	r3, [r2, #0]
 8011292:	6019      	str	r1, [r3, #0]
 8011294:	e007      	b.n	80112a6 <_printf_i+0x1ba>
 8011296:	f010 0f40 	tst.w	r0, #64	; 0x40
 801129a:	f102 0004 	add.w	r0, r2, #4
 801129e:	6018      	str	r0, [r3, #0]
 80112a0:	6813      	ldr	r3, [r2, #0]
 80112a2:	d0f6      	beq.n	8011292 <_printf_i+0x1a6>
 80112a4:	8019      	strh	r1, [r3, #0]
 80112a6:	2300      	movs	r3, #0
 80112a8:	6123      	str	r3, [r4, #16]
 80112aa:	4675      	mov	r5, lr
 80112ac:	e7b1      	b.n	8011212 <_printf_i+0x126>
 80112ae:	681a      	ldr	r2, [r3, #0]
 80112b0:	1d11      	adds	r1, r2, #4
 80112b2:	6019      	str	r1, [r3, #0]
 80112b4:	6815      	ldr	r5, [r2, #0]
 80112b6:	6862      	ldr	r2, [r4, #4]
 80112b8:	2100      	movs	r1, #0
 80112ba:	4628      	mov	r0, r5
 80112bc:	f7ee ff90 	bl	80001e0 <memchr>
 80112c0:	b108      	cbz	r0, 80112c6 <_printf_i+0x1da>
 80112c2:	1b40      	subs	r0, r0, r5
 80112c4:	6060      	str	r0, [r4, #4]
 80112c6:	6863      	ldr	r3, [r4, #4]
 80112c8:	6123      	str	r3, [r4, #16]
 80112ca:	2300      	movs	r3, #0
 80112cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80112d0:	e79f      	b.n	8011212 <_printf_i+0x126>
 80112d2:	6923      	ldr	r3, [r4, #16]
 80112d4:	462a      	mov	r2, r5
 80112d6:	4639      	mov	r1, r7
 80112d8:	4630      	mov	r0, r6
 80112da:	47c0      	blx	r8
 80112dc:	3001      	adds	r0, #1
 80112de:	d0a2      	beq.n	8011226 <_printf_i+0x13a>
 80112e0:	6823      	ldr	r3, [r4, #0]
 80112e2:	079b      	lsls	r3, r3, #30
 80112e4:	d507      	bpl.n	80112f6 <_printf_i+0x20a>
 80112e6:	2500      	movs	r5, #0
 80112e8:	f104 0919 	add.w	r9, r4, #25
 80112ec:	68e3      	ldr	r3, [r4, #12]
 80112ee:	9a03      	ldr	r2, [sp, #12]
 80112f0:	1a9b      	subs	r3, r3, r2
 80112f2:	429d      	cmp	r5, r3
 80112f4:	db05      	blt.n	8011302 <_printf_i+0x216>
 80112f6:	68e0      	ldr	r0, [r4, #12]
 80112f8:	9b03      	ldr	r3, [sp, #12]
 80112fa:	4298      	cmp	r0, r3
 80112fc:	bfb8      	it	lt
 80112fe:	4618      	movlt	r0, r3
 8011300:	e793      	b.n	801122a <_printf_i+0x13e>
 8011302:	2301      	movs	r3, #1
 8011304:	464a      	mov	r2, r9
 8011306:	4639      	mov	r1, r7
 8011308:	4630      	mov	r0, r6
 801130a:	47c0      	blx	r8
 801130c:	3001      	adds	r0, #1
 801130e:	d08a      	beq.n	8011226 <_printf_i+0x13a>
 8011310:	3501      	adds	r5, #1
 8011312:	e7eb      	b.n	80112ec <_printf_i+0x200>
 8011314:	2b00      	cmp	r3, #0
 8011316:	d1a7      	bne.n	8011268 <_printf_i+0x17c>
 8011318:	780b      	ldrb	r3, [r1, #0]
 801131a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801131e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011322:	e765      	b.n	80111f0 <_printf_i+0x104>
 8011324:	0802227b 	.word	0x0802227b
 8011328:	0802226a 	.word	0x0802226a

0801132c <memmove>:
 801132c:	4288      	cmp	r0, r1
 801132e:	b510      	push	{r4, lr}
 8011330:	eb01 0302 	add.w	r3, r1, r2
 8011334:	d803      	bhi.n	801133e <memmove+0x12>
 8011336:	1e42      	subs	r2, r0, #1
 8011338:	4299      	cmp	r1, r3
 801133a:	d10c      	bne.n	8011356 <memmove+0x2a>
 801133c:	bd10      	pop	{r4, pc}
 801133e:	4298      	cmp	r0, r3
 8011340:	d2f9      	bcs.n	8011336 <memmove+0xa>
 8011342:	1881      	adds	r1, r0, r2
 8011344:	1ad2      	subs	r2, r2, r3
 8011346:	42d3      	cmn	r3, r2
 8011348:	d100      	bne.n	801134c <memmove+0x20>
 801134a:	bd10      	pop	{r4, pc}
 801134c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011350:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011354:	e7f7      	b.n	8011346 <memmove+0x1a>
 8011356:	f811 4b01 	ldrb.w	r4, [r1], #1
 801135a:	f802 4f01 	strb.w	r4, [r2, #1]!
 801135e:	e7eb      	b.n	8011338 <memmove+0xc>

08011360 <_realloc_r>:
 8011360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011362:	4607      	mov	r7, r0
 8011364:	4614      	mov	r4, r2
 8011366:	460e      	mov	r6, r1
 8011368:	b921      	cbnz	r1, 8011374 <_realloc_r+0x14>
 801136a:	4611      	mov	r1, r2
 801136c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011370:	f7ff bc0a 	b.w	8010b88 <_malloc_r>
 8011374:	b922      	cbnz	r2, 8011380 <_realloc_r+0x20>
 8011376:	f7ff fbb9 	bl	8010aec <_free_r>
 801137a:	4625      	mov	r5, r4
 801137c:	4628      	mov	r0, r5
 801137e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011380:	f000 f814 	bl	80113ac <_malloc_usable_size_r>
 8011384:	4284      	cmp	r4, r0
 8011386:	d90f      	bls.n	80113a8 <_realloc_r+0x48>
 8011388:	4621      	mov	r1, r4
 801138a:	4638      	mov	r0, r7
 801138c:	f7ff fbfc 	bl	8010b88 <_malloc_r>
 8011390:	4605      	mov	r5, r0
 8011392:	2800      	cmp	r0, #0
 8011394:	d0f2      	beq.n	801137c <_realloc_r+0x1c>
 8011396:	4631      	mov	r1, r6
 8011398:	4622      	mov	r2, r4
 801139a:	f7ff fb93 	bl	8010ac4 <memcpy>
 801139e:	4631      	mov	r1, r6
 80113a0:	4638      	mov	r0, r7
 80113a2:	f7ff fba3 	bl	8010aec <_free_r>
 80113a6:	e7e9      	b.n	801137c <_realloc_r+0x1c>
 80113a8:	4635      	mov	r5, r6
 80113aa:	e7e7      	b.n	801137c <_realloc_r+0x1c>

080113ac <_malloc_usable_size_r>:
 80113ac:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80113b0:	2800      	cmp	r0, #0
 80113b2:	f1a0 0004 	sub.w	r0, r0, #4
 80113b6:	bfbc      	itt	lt
 80113b8:	580b      	ldrlt	r3, [r1, r0]
 80113ba:	18c0      	addlt	r0, r0, r3
 80113bc:	4770      	bx	lr
	...

080113c0 <_init>:
 80113c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113c2:	bf00      	nop
 80113c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80113c6:	bc08      	pop	{r3}
 80113c8:	469e      	mov	lr, r3
 80113ca:	4770      	bx	lr

080113cc <_fini>:
 80113cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113ce:	bf00      	nop
 80113d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80113d2:	bc08      	pop	{r3}
 80113d4:	469e      	mov	lr, r3
 80113d6:	4770      	bx	lr
