# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-9392-vitishlsnew/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    rt::set_parameter datapathDensePacking false
    set rt::partid xck26-sfvc784-2LV-c
     file delete -force synth_hints.os

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common.tcl
    set rt::defaultWorkLibName xil_defaultlib

    # Skipping read_* RTL commands because this is post-elab optimize flow
    set rt::useElabCache true
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv {
      /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
      /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
    }
      rt::read_verilog {
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/342a/hdl/floating_point_v7_1_rfs.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_avg_pool.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_avg_pool_Pipeline_avg_pool_loop1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_control_s_axi.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_controller.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_conv_kernel_loop2.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_conv_kernel_loop3.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_fc_loop1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_load_weight_loop9.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_sotre_output_loop6.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fifo_w32_d9_S.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_flow_control_loop_pipe_sequential_init.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input_Pipeline_load_input_loop6.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input_Pipeline_load_input_loop14_load_input_loop15.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_max_pool.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_7ns_38_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_30ns_64_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_37ns_70_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_38ns_71_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_70ns_102_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_100ns_134_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_31ns_7ns_39_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_32ns_64_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_34ns_65_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_38ns_70_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_60ns_96_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_64ns_96_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_68ns_102_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_69ns_103_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_130ns_166_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_33ns_35ns_67_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mux_73_32_1_1.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop11_pe_loop12.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop18.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop20_pe_loop21.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip.v
      /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ip/design_1_conv_kernel_0_0/synth/design_1_conv_kernel_0_0.v
    }
      rt::read_vhdl -lib xpm /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd
      rt::read_vhdl -lib xbip_utils_v3_0_10 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib axi_utils_v2_0_6 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_pipe_v3_0_6 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_dsp48_wrapper_v3_0_4 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_dsp48_addsub_v3_0_6 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_dsp48_multadd_v3_0_6 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_bram18k_v3_0_6 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib mult_gen_v12_0_18 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd
      rt::read_vhdl -lib floating_point_v7_1_14 /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/342a/hdl/floating_point_v7_1_rfs.vhd
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification true
    set rt::SDCFileList ./.Xil/Vivado-9392-vitishlsnew/realtime/design_1_conv_kernel_0_0_synth.xdc
    rt::sdcChecksum
    set rt::top design_1_conv_kernel_0_0
    rt::set_parameter enableIncremental true
    rt::set_parameter markDebugPreservationLevel "enable"
    set rt::ioInsertion false
    set rt::reportTiming false
    rt::set_parameter elaborateOnly false
    rt::set_parameter elaborateRtl false
    rt::set_parameter eliminateRedundantBitOperator true
    rt::set_parameter dataflowBusHighlighting false
    rt::set_parameter generateDataflowBusNetlist false
    rt::set_parameter dataFlowViewInElab false
    rt::set_parameter busViewFixBrokenConnections false
    set_param edifin.funnel true
    rt::set_parameter elaborateRtlOnlyFlow false
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter ramStyle auto
    rt::set_parameter merge_flipflops true
# MODE: out_of_context
    rt::set_parameter webTalkPath {}
    rt::set_parameter synthDebugLog false
    rt::set_parameter printModuleName false
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-9392-vitishlsnew/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
        $rt::db readXRFFile
      rt::run_synthesis -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    rt::HARTNDb_reportJobStats "Synthesis Optimization Runtime"
    rt::HARTNDb_stopSystemStats
    if { $rt::flowresult == 1 } { return -code error }


  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  rt::set_parameter helper_shm_key "" 
    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }

    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
